
Projet_iese.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094fc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  080096d0  080096d0  000196d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c90  08009c90  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009c90  08009c90  00019c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c98  08009c98  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c98  08009c98  00019c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c9c  08009c9c  00019c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009ca0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  200001dc  08009e7c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08009e7c  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000caa3  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e07  00000000  00000000  0002ccaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  0002eab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e0  00000000  00000000  0002f558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022781  00000000  00000000  0002ff38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ea34  00000000  00000000  000526b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc8ca  00000000  00000000  000610ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012d9b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040ac  00000000  00000000  0012da08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080096b4 	.word	0x080096b4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080096b4 	.word	0x080096b4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	; 0x28
 8000f90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	4b2d      	ldr	r3, [pc, #180]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	4a2c      	ldr	r2, [pc, #176]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fac:	f043 0304 	orr.w	r3, r3, #4
 8000fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb2:	4b2a      	ldr	r3, [pc, #168]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	f003 0304 	and.w	r3, r3, #4
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	4b26      	ldr	r3, [pc, #152]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	4a25      	ldr	r2, [pc, #148]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fce:	4b23      	ldr	r3, [pc, #140]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	4b1f      	ldr	r3, [pc, #124]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	4a1e      	ldr	r2, [pc, #120]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fea:	4b1c      	ldr	r3, [pc, #112]	; (800105c <MX_GPIO_Init+0xd0>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	4b18      	ldr	r3, [pc, #96]	; (800105c <MX_GPIO_Init+0xd0>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffe:	4a17      	ldr	r2, [pc, #92]	; (800105c <MX_GPIO_Init+0xd0>)
 8001000:	f043 0302 	orr.w	r3, r3, #2
 8001004:	6313      	str	r3, [r2, #48]	; 0x30
 8001006:	4b15      	ldr	r3, [pc, #84]	; (800105c <MX_GPIO_Init+0xd0>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	f003 0302 	and.w	r3, r3, #2
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	2120      	movs	r1, #32
 8001016:	4812      	ldr	r0, [pc, #72]	; (8001060 <MX_GPIO_Init+0xd4>)
 8001018:	f001 fb9a 	bl	8002750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800101c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001022:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	480c      	ldr	r0, [pc, #48]	; (8001064 <MX_GPIO_Init+0xd8>)
 8001034:	f001 f9f8 	bl	8002428 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001038:	2320      	movs	r3, #32
 800103a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103c:	2301      	movs	r3, #1
 800103e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001044:	2300      	movs	r3, #0
 8001046:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	4619      	mov	r1, r3
 800104e:	4804      	ldr	r0, [pc, #16]	; (8001060 <MX_GPIO_Init+0xd4>)
 8001050:	f001 f9ea 	bl	8002428 <HAL_GPIO_Init>

}
 8001054:	bf00      	nop
 8001056:	3728      	adds	r7, #40	; 0x28
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800
 8001060:	40020000 	.word	0x40020000
 8001064:	40020800 	.word	0x40020800

08001068 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800106c:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <MX_I2C1_Init+0x50>)
 800106e:	4a13      	ldr	r2, [pc, #76]	; (80010bc <MX_I2C1_Init+0x54>)
 8001070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001072:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <MX_I2C1_Init+0x58>)
 8001076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_I2C1_Init+0x50>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800107e:	4b0e      	ldr	r3, [pc, #56]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001086:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800108a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800108c:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <MX_I2C1_Init+0x50>)
 800108e:	2200      	movs	r2, #0
 8001090:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001098:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <MX_I2C1_Init+0x50>)
 800109a:	2200      	movs	r2, #0
 800109c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <MX_I2C1_Init+0x50>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010a4:	4804      	ldr	r0, [pc, #16]	; (80010b8 <MX_I2C1_Init+0x50>)
 80010a6:	f001 fb6d 	bl	8002784 <HAL_I2C_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010b0:	f000 fe92 	bl	8001dd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200001f8 	.word	0x200001f8
 80010bc:	40005400 	.word	0x40005400
 80010c0:	00061a80 	.word	0x00061a80

080010c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	; 0x28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a19      	ldr	r2, [pc, #100]	; (8001148 <HAL_I2C_MspInit+0x84>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d12c      	bne.n	8001140 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	4b18      	ldr	r3, [pc, #96]	; (800114c <HAL_I2C_MspInit+0x88>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a17      	ldr	r2, [pc, #92]	; (800114c <HAL_I2C_MspInit+0x88>)
 80010f0:	f043 0302 	orr.w	r3, r3, #2
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b15      	ldr	r3, [pc, #84]	; (800114c <HAL_I2C_MspInit+0x88>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001102:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001108:	2312      	movs	r3, #18
 800110a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001114:	2304      	movs	r3, #4
 8001116:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4619      	mov	r1, r3
 800111e:	480c      	ldr	r0, [pc, #48]	; (8001150 <HAL_I2C_MspInit+0x8c>)
 8001120:	f001 f982 	bl	8002428 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	4b08      	ldr	r3, [pc, #32]	; (800114c <HAL_I2C_MspInit+0x88>)
 800112a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112c:	4a07      	ldr	r2, [pc, #28]	; (800114c <HAL_I2C_MspInit+0x88>)
 800112e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001132:	6413      	str	r3, [r2, #64]	; 0x40
 8001134:	4b05      	ldr	r3, [pc, #20]	; (800114c <HAL_I2C_MspInit+0x88>)
 8001136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001138:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001140:	bf00      	nop
 8001142:	3728      	adds	r7, #40	; 0x28
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40005400 	.word	0x40005400
 800114c:	40023800 	.word	0x40023800
 8001150:	40020400 	.word	0x40020400

08001154 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*------------Fonction permettant de relier le printf et l'uart---------------*/
int __io_putchar(int ch) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	uint8_t c = ch & 0x00FF;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	b2db      	uxtb	r3, r3
 8001160:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, &c, 1, 10);
 8001162:	f107 010f 	add.w	r1, r7, #15
 8001166:	230a      	movs	r3, #10
 8001168:	2201      	movs	r2, #1
 800116a:	4804      	ldr	r0, [pc, #16]	; (800117c <__io_putchar+0x28>)
 800116c:	f003 fd73 	bl	8004c56 <HAL_UART_Transmit>
	return ch;
 8001170:	687b      	ldr	r3, [r7, #4]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000250 	.word	0x20000250

08001180 <who_am_i_sensors>:
/*----------------------------------------------------------------------------*/

/*---Fonction permettant d'attester la prsence du magneto et de l'accelero---*/
int who_am_i_sensors(){
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af02      	add	r7, sp, #8
	uint8_t buf[1];                                                              //Buffer de 1 octet car on ne lit que une case mmoire
	HAL_StatusTypeDef ret;                                                       //Variable HAL permettant de voir l'tat de la transmission I2C
	buf[0] = WHO_AM_I_A;                                                         //On affecte l'adresse de la case mmoire stockant WHOAMI pour l'accelero
 8001186:	230f      	movs	r3, #15
 8001188:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, ACC_ADR, buf, 1, HAL_MAX_DELAY);       //On effectue la transmission sur l'accelero
 800118a:	1d3a      	adds	r2, r7, #4
 800118c:	f04f 33ff 	mov.w	r3, #4294967295
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	2301      	movs	r3, #1
 8001194:	2132      	movs	r1, #50	; 0x32
 8001196:	482a      	ldr	r0, [pc, #168]	; (8001240 <who_am_i_sensors+0xc0>)
 8001198:	f001 fc38 	bl	8002a0c <HAL_I2C_Master_Transmit>
 800119c:	4603      	mov	r3, r0
 800119e:	71fb      	strb	r3, [r7, #7]
	if ( ret != HAL_OK ) {                                                       //Si la transmission s'est mal passe, on affiche une erreur
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <who_am_i_sensors+0x2e>
		printf("Error Tx\r\n");
 80011a6:	4827      	ldr	r0, [pc, #156]	; (8001244 <who_am_i_sensors+0xc4>)
 80011a8:	f004 fe02 	bl	8005db0 <puts>
 80011ac:	e017      	b.n	80011de <who_am_i_sensors+0x5e>
	}
	else {
	    ret = HAL_I2C_Master_Receive(&hi2c1, ACC_ADR, buf, 1, HAL_MAX_DELAY);     //Sinon, on recupere la valeur dans la case memoire
 80011ae:	1d3a      	adds	r2, r7, #4
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	2301      	movs	r3, #1
 80011b8:	2132      	movs	r1, #50	; 0x32
 80011ba:	4821      	ldr	r0, [pc, #132]	; (8001240 <who_am_i_sensors+0xc0>)
 80011bc:	f001 fd24 	bl	8002c08 <HAL_I2C_Master_Receive>
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
	    if ( ret != HAL_OK ) {                                                    //Si la rception s'est mal passe, on affiche une erreur
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <who_am_i_sensors+0x52>
	      printf("Error Rx\r\n");
 80011ca:	481f      	ldr	r0, [pc, #124]	; (8001248 <who_am_i_sensors+0xc8>)
 80011cc:	f004 fdf0 	bl	8005db0 <puts>
 80011d0:	e005      	b.n	80011de <who_am_i_sensors+0x5e>
	    }
	    else {
	    	if ( buf[0]==0x33 ) {                                                 //On teste si la valeur prsente dans la case memoire est identique  celle indique dans la doc
 80011d2:	793b      	ldrb	r3, [r7, #4]
 80011d4:	2b33      	cmp	r3, #51	; 0x33
 80011d6:	d102      	bne.n	80011de <who_am_i_sensors+0x5e>
	        printf("Detection de accelerometre \n\r");
 80011d8:	481c      	ldr	r0, [pc, #112]	; (800124c <who_am_i_sensors+0xcc>)
 80011da:	f004 fd4d 	bl	8005c78 <iprintf>
	    	}
	    }
  }
  buf[0] = WHO_AM_I_M;                                                             //On affecte l'adresse de la case mmoire du WHOAMI pour le magneto
 80011de:	234f      	movs	r3, #79	; 0x4f
 80011e0:	713b      	strb	r3, [r7, #4]
  ret = HAL_I2C_Master_Transmit(&hi2c1, MAG_ADR, buf, 1, HAL_MAX_DELAY);           //On effectue la transmission sur le magneto
 80011e2:	1d3a      	adds	r2, r7, #4
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	213c      	movs	r1, #60	; 0x3c
 80011ee:	4814      	ldr	r0, [pc, #80]	; (8001240 <who_am_i_sensors+0xc0>)
 80011f0:	f001 fc0c 	bl	8002a0c <HAL_I2C_Master_Transmit>
 80011f4:	4603      	mov	r3, r0
 80011f6:	71fb      	strb	r3, [r7, #7]
  if ( ret != HAL_OK ) {                                                           //Si la transmission s'est mal passe, on affiche une erreur
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <who_am_i_sensors+0x86>
	  printf("Error Tx\r\n");
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <who_am_i_sensors+0xc4>)
 8001200:	f004 fdd6 	bl	8005db0 <puts>
 8001204:	e017      	b.n	8001236 <who_am_i_sensors+0xb6>
  }
  else {
  	ret = HAL_I2C_Master_Receive(&hi2c1, MAG_ADR, buf, 1, HAL_MAX_DELAY);          //Sinon, on recupere la valeur dans la case memoire
 8001206:	1d3a      	adds	r2, r7, #4
 8001208:	f04f 33ff 	mov.w	r3, #4294967295
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	2301      	movs	r3, #1
 8001210:	213c      	movs	r1, #60	; 0x3c
 8001212:	480b      	ldr	r0, [pc, #44]	; (8001240 <who_am_i_sensors+0xc0>)
 8001214:	f001 fcf8 	bl	8002c08 <HAL_I2C_Master_Receive>
 8001218:	4603      	mov	r3, r0
 800121a:	71fb      	strb	r3, [r7, #7]
  	if ( ret != HAL_OK ) {                                                          //Si la rception s'est mal passe, on affiche une erreur
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d003      	beq.n	800122a <who_am_i_sensors+0xaa>
  	  printf("Error Rx\r\n");
 8001222:	4809      	ldr	r0, [pc, #36]	; (8001248 <who_am_i_sensors+0xc8>)
 8001224:	f004 fdc4 	bl	8005db0 <puts>
 8001228:	e005      	b.n	8001236 <who_am_i_sensors+0xb6>
  	}
    else {
    	if ( buf[0]==0x40 ) {                                                        //On teste si la valeur prsente dans la case memoire est identique  celle indique dans la doc
 800122a:	793b      	ldrb	r3, [r7, #4]
 800122c:	2b40      	cmp	r3, #64	; 0x40
 800122e:	d102      	bne.n	8001236 <who_am_i_sensors+0xb6>
    		printf("Detection de magneto \n\r");
 8001230:	4807      	ldr	r0, [pc, #28]	; (8001250 <who_am_i_sensors+0xd0>)
 8001232:	f004 fd21 	bl	8005c78 <iprintf>
    	}
    }
  }
}
 8001236:	bf00      	nop
 8001238:	4618      	mov	r0, r3
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200001f8 	.word	0x200001f8
 8001244:	080096d0 	.word	0x080096d0
 8001248:	080096dc 	.word	0x080096dc
 800124c:	080096e8 	.word	0x080096e8
 8001250:	08009708 	.word	0x08009708

08001254 <reset_acc>:

int reset_acc(){
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af02      	add	r7, sp, #8
	uint8_t buf[2];																	//Buffer de 2 octets car on dirige la mmoire puis on crit une valeur
	HAL_StatusTypeDef ret;
	buf[0] = CTRL_REG5_A;  															//L'adresse o crire sera CTRL_REG_5
 800125a:	2324      	movs	r3, #36	; 0x24
 800125c:	713b      	strb	r3, [r7, #4]
 	buf[1]=0x80;  																	//Data de reset, 1 logique sur BOOT
 800125e:	2380      	movs	r3, #128	; 0x80
 8001260:	717b      	strb	r3, [r7, #5]
	ret = HAL_I2C_Master_Transmit(&hi2c1, ACC_ADR, buf, 2, HAL_MAX_DELAY);			//On teste si la transmission se passe bien
 8001262:	1d3a      	adds	r2, r7, #4
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2302      	movs	r3, #2
 800126c:	2132      	movs	r1, #50	; 0x32
 800126e:	4808      	ldr	r0, [pc, #32]	; (8001290 <reset_acc+0x3c>)
 8001270:	f001 fbcc 	bl	8002a0c <HAL_I2C_Master_Transmit>
 8001274:	4603      	mov	r3, r0
 8001276:	71fb      	strb	r3, [r7, #7]
	if ( ret != HAL_OK ) {
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <reset_acc+0x30>
		printf("Error Tx\r\n");														//Si elle se passe mal, on met une erreur
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <reset_acc+0x40>)
 8001280:	f004 fd96 	bl	8005db0 <puts>
	}
}
 8001284:	bf00      	nop
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200001f8 	.word	0x200001f8
 8001294:	080096d0 	.word	0x080096d0

08001298 <config_acc>:

int config_acc(){
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef ret;
	uint8_t buf[6] ;																//Buffer de 6 car on va crire sur 6 reg d'un coup
	uint8_t res[6] ;																//Buffer permettant de vrifier si les valeurs ont bien t crites
	buf[0]=0x27;//ODR=10Hz, Axe X Y et Z actifs
 800129e:	2327      	movs	r3, #39	; 0x27
 80012a0:	723b      	strb	r3, [r7, #8]
	buf[1]=0x00;//Pas de filtres
 80012a2:	2300      	movs	r3, #0
 80012a4:	727b      	strb	r3, [r7, #9]
	buf[2]=0x00;//Pas d'interruptions
 80012a6:	2300      	movs	r3, #0
 80012a8:	72bb      	strb	r3, [r7, #10]
	buf[3]=0x00;//FS=+/-2g, SPI disabled
 80012aa:	2300      	movs	r3, #0
 80012ac:	72fb      	strb	r3, [r7, #11]
	buf[4]=0x00;//Valeur a mettre dans ctrm_reg_5
 80012ae:	2300      	movs	r3, #0
 80012b0:	733b      	strb	r3, [r7, #12]
	buf[5]=0x00;//Pas d'interruptions
 80012b2:	2300      	movs	r3, #0
 80012b4:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Mem_Write(&hi2c1, ACC_ADR, CTRL_REG1_A|SUB_INCREMENT, I2C_MEMADD_SIZE_8BIT, buf, 6, HAL_MAX_DELAY);
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	9302      	str	r3, [sp, #8]
 80012bc:	2306      	movs	r3, #6
 80012be:	9301      	str	r3, [sp, #4]
 80012c0:	f107 0308 	add.w	r3, r7, #8
 80012c4:	9300      	str	r3, [sp, #0]
 80012c6:	2301      	movs	r3, #1
 80012c8:	22a0      	movs	r2, #160	; 0xa0
 80012ca:	2132      	movs	r1, #50	; 0x32
 80012cc:	4824      	ldr	r0, [pc, #144]	; (8001360 <config_acc+0xc8>)
 80012ce:	f001 fec1 	bl	8003054 <HAL_I2C_Mem_Write>
 80012d2:	4603      	mov	r3, r0
 80012d4:	73bb      	strb	r3, [r7, #14]
	//NOTE : SUB_INCREMENT permet d'autoriser l'incrmentation des registres en cas d'criture multiple
	if ( ret != HAL_OK ) {
 80012d6:	7bbb      	ldrb	r3, [r7, #14]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d002      	beq.n	80012e2 <config_acc+0x4a>
		printf("Error Tx\r\n");
 80012dc:	4821      	ldr	r0, [pc, #132]	; (8001364 <config_acc+0xcc>)
 80012de:	f004 fd67 	bl	8005db0 <puts>
	}
	ret = HAL_I2C_Mem_Read(&hi2c1, ACC_ADR, CTRL_REG1_A|SUB_INCREMENT, I2C_MEMADD_SIZE_8BIT, res, 6, HAL_MAX_DELAY);
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295
 80012e6:	9302      	str	r3, [sp, #8]
 80012e8:	2306      	movs	r3, #6
 80012ea:	9301      	str	r3, [sp, #4]
 80012ec:	463b      	mov	r3, r7
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	22a0      	movs	r2, #160	; 0xa0
 80012f4:	2132      	movs	r1, #50	; 0x32
 80012f6:	481a      	ldr	r0, [pc, #104]	; (8001360 <config_acc+0xc8>)
 80012f8:	f001 ffa6 	bl	8003248 <HAL_I2C_Mem_Read>
 80012fc:	4603      	mov	r3, r0
 80012fe:	73bb      	strb	r3, [r7, #14]
	uint8_t i=0;
 8001300:	2300      	movs	r3, #0
 8001302:	73fb      	strb	r3, [r7, #15]
	//Ici on relit les 6 registres pour vrifier que la valeur souhaite  bien t inscrite
	for(i=0;i<6;i++){
 8001304:	2300      	movs	r3, #0
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	e021      	b.n	800134e <config_acc+0xb6>
		if(buf[i]==res[i]){
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	3310      	adds	r3, #16
 800130e:	443b      	add	r3, r7
 8001310:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	3310      	adds	r3, #16
 8001318:	443b      	add	r3, r7
 800131a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800131e:	429a      	cmp	r2, r3
 8001320:	d10c      	bne.n	800133c <config_acc+0xa4>
			printf("0x%02x mis dans le registre CTRL_REG_%d_A \n\r", buf[i], i+1);
 8001322:	7bfb      	ldrb	r3, [r7, #15]
 8001324:	3310      	adds	r3, #16
 8001326:	443b      	add	r3, r7
 8001328:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800132c:	4619      	mov	r1, r3
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	3301      	adds	r3, #1
 8001332:	461a      	mov	r2, r3
 8001334:	480c      	ldr	r0, [pc, #48]	; (8001368 <config_acc+0xd0>)
 8001336:	f004 fc9f 	bl	8005c78 <iprintf>
 800133a:	e005      	b.n	8001348 <config_acc+0xb0>
		}
		else{
			printf("Valeur mise dans le registre CTRL_REG_%d_A erronee \n\r",i+1);
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	3301      	adds	r3, #1
 8001340:	4619      	mov	r1, r3
 8001342:	480a      	ldr	r0, [pc, #40]	; (800136c <config_acc+0xd4>)
 8001344:	f004 fc98 	bl	8005c78 <iprintf>
	for(i=0;i<6;i++){
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	3301      	adds	r3, #1
 800134c:	73fb      	strb	r3, [r7, #15]
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	2b05      	cmp	r3, #5
 8001352:	d9da      	bls.n	800130a <config_acc+0x72>
		}
	}
}
 8001354:	bf00      	nop
 8001356:	4618      	mov	r0, r3
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	200001f8 	.word	0x200001f8
 8001364:	080096d0 	.word	0x080096d0
 8001368:	08009720 	.word	0x08009720
 800136c:	08009750 	.word	0x08009750

08001370 <reset_mag>:

int reset_mag(){
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af04      	add	r7, sp, #16
	uint8_t buf[1];
	HAL_StatusTypeDef ret;
	buf[0] = 0x60;//1 sur reboot et SOFT_RST
 8001376:	2360      	movs	r3, #96	; 0x60
 8001378:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Mem_Write(&hi2c1, MAG_ADR, CTRL_REG_A_M, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 800137a:	f04f 33ff 	mov.w	r3, #4294967295
 800137e:	9302      	str	r3, [sp, #8]
 8001380:	2301      	movs	r3, #1
 8001382:	9301      	str	r3, [sp, #4]
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	2301      	movs	r3, #1
 800138a:	2260      	movs	r2, #96	; 0x60
 800138c:	213c      	movs	r1, #60	; 0x3c
 800138e:	4808      	ldr	r0, [pc, #32]	; (80013b0 <reset_mag+0x40>)
 8001390:	f001 fe60 	bl	8003054 <HAL_I2C_Mem_Write>
 8001394:	4603      	mov	r3, r0
 8001396:	71fb      	strb	r3, [r7, #7]
	if ( ret != HAL_OK ) {
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d002      	beq.n	80013a4 <reset_mag+0x34>
		printf("Error Tx\r\n");
 800139e:	4805      	ldr	r0, [pc, #20]	; (80013b4 <reset_mag+0x44>)
 80013a0:	f004 fd06 	bl	8005db0 <puts>
	}
}
 80013a4:	bf00      	nop
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200001f8 	.word	0x200001f8
 80013b4:	080096d0 	.word	0x080096d0

080013b8 <config_mag>:

int config_mag(){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b088      	sub	sp, #32
 80013bc:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef ret;
	uint8_t buf[3] ;															//Buffer de 3 car on va crire sur 3 reg d'un coup
	uint8_t res[3] ;															//Buffer permettant de vrifier si les valeurs ont bien t crites
	buf[0]=0x80;//Activation de la compensation de temprature, ODR=10Hz
 80013be:	2380      	movs	r3, #128	; 0x80
 80013c0:	723b      	strb	r3, [r7, #8]
	buf[1]=0x02;//Activation de offset cancellation
 80013c2:	2302      	movs	r3, #2
 80013c4:	727b      	strb	r3, [r7, #9]
	buf[2]=0x00;//Pas de dsactivation de I2C, pas d'interruption
 80013c6:	2300      	movs	r3, #0
 80013c8:	72bb      	strb	r3, [r7, #10]
	ret = HAL_I2C_Mem_Write(&hi2c1, MAG_ADR, CTRL_REG_A_M|SUB_INCREMENT, I2C_MEMADD_SIZE_8BIT, buf, 3, HAL_MAX_DELAY);
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	2303      	movs	r3, #3
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	f107 0308 	add.w	r3, r7, #8
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	2301      	movs	r3, #1
 80013dc:	22e0      	movs	r2, #224	; 0xe0
 80013de:	213c      	movs	r1, #60	; 0x3c
 80013e0:	4824      	ldr	r0, [pc, #144]	; (8001474 <config_mag+0xbc>)
 80013e2:	f001 fe37 	bl	8003054 <HAL_I2C_Mem_Write>
 80013e6:	4603      	mov	r3, r0
 80013e8:	73bb      	strb	r3, [r7, #14]
	if ( ret != HAL_OK ) {
 80013ea:	7bbb      	ldrb	r3, [r7, #14]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <config_mag+0x3e>
		printf("Error Tx\r\n");
 80013f0:	4821      	ldr	r0, [pc, #132]	; (8001478 <config_mag+0xc0>)
 80013f2:	f004 fcdd 	bl	8005db0 <puts>
	}
	ret = HAL_I2C_Mem_Read(&hi2c1, MAG_ADR, CTRL_REG_A_M|SUB_INCREMENT, I2C_MEMADD_SIZE_8BIT, res, 3, HAL_MAX_DELAY);
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	9302      	str	r3, [sp, #8]
 80013fc:	2303      	movs	r3, #3
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	2301      	movs	r3, #1
 8001406:	22e0      	movs	r2, #224	; 0xe0
 8001408:	213c      	movs	r1, #60	; 0x3c
 800140a:	481a      	ldr	r0, [pc, #104]	; (8001474 <config_mag+0xbc>)
 800140c:	f001 ff1c 	bl	8003248 <HAL_I2C_Mem_Read>
 8001410:	4603      	mov	r3, r0
 8001412:	73bb      	strb	r3, [r7, #14]
	uint8_t i=0;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]
	//Ici on relit les 3 registres pour vrifier que la valeur souhaite  bien t inscrite
	for(i=0;i<3;i++){
 8001418:	2300      	movs	r3, #0
 800141a:	73fb      	strb	r3, [r7, #15]
 800141c:	e021      	b.n	8001462 <config_mag+0xaa>
		if(buf[i]==res[i]){
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	3310      	adds	r3, #16
 8001422:	443b      	add	r3, r7
 8001424:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	3310      	adds	r3, #16
 800142c:	443b      	add	r3, r7
 800142e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001432:	429a      	cmp	r2, r3
 8001434:	d10c      	bne.n	8001450 <config_mag+0x98>
			printf("0x%02x mis dans le registre CTRL_REG_%d_A \n\r", buf[i], i+1);
 8001436:	7bfb      	ldrb	r3, [r7, #15]
 8001438:	3310      	adds	r3, #16
 800143a:	443b      	add	r3, r7
 800143c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001440:	4619      	mov	r1, r3
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	3301      	adds	r3, #1
 8001446:	461a      	mov	r2, r3
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <config_mag+0xc4>)
 800144a:	f004 fc15 	bl	8005c78 <iprintf>
 800144e:	e005      	b.n	800145c <config_mag+0xa4>
		}
		else{
			printf("Valeur mise dans le registre CTRL_REG_%d_A erronee \n\r",i+1);
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	3301      	adds	r3, #1
 8001454:	4619      	mov	r1, r3
 8001456:	480a      	ldr	r0, [pc, #40]	; (8001480 <config_mag+0xc8>)
 8001458:	f004 fc0e 	bl	8005c78 <iprintf>
	for(i=0;i<3;i++){
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	3301      	adds	r3, #1
 8001460:	73fb      	strb	r3, [r7, #15]
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	2b02      	cmp	r3, #2
 8001466:	d9da      	bls.n	800141e <config_mag+0x66>
		}
	}
}
 8001468:	bf00      	nop
 800146a:	4618      	mov	r0, r3
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	200001f8 	.word	0x200001f8
 8001478:	080096d0 	.word	0x080096d0
 800147c:	08009720 	.word	0x08009720
 8001480:	08009750 	.word	0x08009750

08001484 <get_data>:

void get_data(struct data_meas* acc, struct data_meas* mag){
 8001484:	b580      	push	{r7, lr}
 8001486:	b088      	sub	sp, #32
 8001488:	af04      	add	r7, sp, #16
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
		HAL_StatusTypeDef ret;
		uint8_t buf[6] ;
		ret = HAL_I2C_Mem_Write(&hi2c1, ACC_ADR, OUT_X_L_A, I2C_MEMADD_SIZE_8BIT, 0, 0, HAL_MAX_DELAY);//On va dans le registre contenant la sortie de ACC
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	9302      	str	r3, [sp, #8]
 8001494:	2300      	movs	r3, #0
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	2300      	movs	r3, #0
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2301      	movs	r3, #1
 800149e:	2228      	movs	r2, #40	; 0x28
 80014a0:	2132      	movs	r1, #50	; 0x32
 80014a2:	483d      	ldr	r0, [pc, #244]	; (8001598 <get_data+0x114>)
 80014a4:	f001 fdd6 	bl	8003054 <HAL_I2C_Mem_Write>
 80014a8:	4603      	mov	r3, r0
 80014aa:	73fb      	strb	r3, [r7, #15]
		if ( ret != HAL_OK ) {
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d002      	beq.n	80014b8 <get_data+0x34>
			printf("Error Tx\r\n");
 80014b2:	483a      	ldr	r0, [pc, #232]	; (800159c <get_data+0x118>)
 80014b4:	f004 fc7c 	bl	8005db0 <puts>
		}
		ret = HAL_I2C_Mem_Read(&hi2c1, ACC_ADR, OUT_X_L_A|SUB_INCREMENT, I2C_MEMADD_SIZE_8BIT, buf, 6, HAL_MAX_DELAY);//On lit les 6 registres contenant X,Y et Z
 80014b8:	f04f 33ff 	mov.w	r3, #4294967295
 80014bc:	9302      	str	r3, [sp, #8]
 80014be:	2306      	movs	r3, #6
 80014c0:	9301      	str	r3, [sp, #4]
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2301      	movs	r3, #1
 80014ca:	22a8      	movs	r2, #168	; 0xa8
 80014cc:	2132      	movs	r1, #50	; 0x32
 80014ce:	4832      	ldr	r0, [pc, #200]	; (8001598 <get_data+0x114>)
 80014d0:	f001 feba 	bl	8003248 <HAL_I2C_Mem_Read>
 80014d4:	4603      	mov	r3, r0
 80014d6:	73fb      	strb	r3, [r7, #15]
		acc->X=(buf[1]<<8)|(buf[0]);//Les deux premiers registres lus sont l'axe X. Le 1er reg est celui de poids faible, le 2nd est celui de poids fort
 80014d8:	7a7b      	ldrb	r3, [r7, #9]
 80014da:	021b      	lsls	r3, r3, #8
 80014dc:	b21a      	sxth	r2, r3
 80014de:	7a3b      	ldrb	r3, [r7, #8]
 80014e0:	b21b      	sxth	r3, r3
 80014e2:	4313      	orrs	r3, r2
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	801a      	strh	r2, [r3, #0]
		acc->Y=(buf[3]<<8)|(buf[2]);//Les deux suivants sont l'axe Y. Le 1er reg est celui de poids faible, le 2nd est celui de poids fort
 80014ea:	7afb      	ldrb	r3, [r7, #11]
 80014ec:	021b      	lsls	r3, r3, #8
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	7abb      	ldrb	r3, [r7, #10]
 80014f2:	b21b      	sxth	r3, r3
 80014f4:	4313      	orrs	r3, r2
 80014f6:	b21a      	sxth	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	805a      	strh	r2, [r3, #2]
		acc->Z=(buf[5]<<8)|(buf[4]);//Les deux suivants sont l'axe Z. Le 1er reg est celui de poids faible, le 2nd est celui de poids fort
 80014fc:	7b7b      	ldrb	r3, [r7, #13]
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	b21a      	sxth	r2, r3
 8001502:	7b3b      	ldrb	r3, [r7, #12]
 8001504:	b21b      	sxth	r3, r3
 8001506:	4313      	orrs	r3, r2
 8001508:	b21a      	sxth	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	809a      	strh	r2, [r3, #4]

		ret = HAL_I2C_Mem_Write(&hi2c1, MAG_ADR, OUTX_L_REG_M, I2C_MEMADD_SIZE_8BIT, 0, 0, HAL_MAX_DELAY);
 800150e:	f04f 33ff 	mov.w	r3, #4294967295
 8001512:	9302      	str	r3, [sp, #8]
 8001514:	2300      	movs	r3, #0
 8001516:	9301      	str	r3, [sp, #4]
 8001518:	2300      	movs	r3, #0
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	2301      	movs	r3, #1
 800151e:	2268      	movs	r2, #104	; 0x68
 8001520:	213c      	movs	r1, #60	; 0x3c
 8001522:	481d      	ldr	r0, [pc, #116]	; (8001598 <get_data+0x114>)
 8001524:	f001 fd96 	bl	8003054 <HAL_I2C_Mem_Write>
 8001528:	4603      	mov	r3, r0
 800152a:	73fb      	strb	r3, [r7, #15]
		if ( ret != HAL_OK ) {
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d002      	beq.n	8001538 <get_data+0xb4>
			printf("Error Tx\r\n");
 8001532:	481a      	ldr	r0, [pc, #104]	; (800159c <get_data+0x118>)
 8001534:	f004 fc3c 	bl	8005db0 <puts>
		}
		ret = HAL_I2C_Mem_Read(&hi2c1, MAG_ADR, OUTX_L_REG_M|SUB_INCREMENT, I2C_MEMADD_SIZE_8BIT, buf, 6, HAL_MAX_DELAY);//On va dans le registre contenant la sortie de MAG
 8001538:	f04f 33ff 	mov.w	r3, #4294967295
 800153c:	9302      	str	r3, [sp, #8]
 800153e:	2306      	movs	r3, #6
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	f107 0308 	add.w	r3, r7, #8
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2301      	movs	r3, #1
 800154a:	22e8      	movs	r2, #232	; 0xe8
 800154c:	213c      	movs	r1, #60	; 0x3c
 800154e:	4812      	ldr	r0, [pc, #72]	; (8001598 <get_data+0x114>)
 8001550:	f001 fe7a 	bl	8003248 <HAL_I2C_Mem_Read>
 8001554:	4603      	mov	r3, r0
 8001556:	73fb      	strb	r3, [r7, #15]
		mag->X=(buf[1]<<8)|(buf[0]);//Les deux premiers registres lus sont l'axe X. Le 1er reg est celui de poids faible, le 2nd est celui de poids fort
 8001558:	7a7b      	ldrb	r3, [r7, #9]
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	b21a      	sxth	r2, r3
 800155e:	7a3b      	ldrb	r3, [r7, #8]
 8001560:	b21b      	sxth	r3, r3
 8001562:	4313      	orrs	r3, r2
 8001564:	b21a      	sxth	r2, r3
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	801a      	strh	r2, [r3, #0]
		mag->Y=(buf[3]<<8)|(buf[2]);//Les deux suivants sont l'axe Y. Le 1er reg est celui de poids faible, le 2nd est celui de poids fort
 800156a:	7afb      	ldrb	r3, [r7, #11]
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	7abb      	ldrb	r3, [r7, #10]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21a      	sxth	r2, r3
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	805a      	strh	r2, [r3, #2]
		mag->Z=(buf[5]<<8)|(buf[4]);//Les deux suivants sont l'axe Z. Le 1er reg est celui de poids faible, le 2nd est celui de poids fort
 800157c:	7b7b      	ldrb	r3, [r7, #13]
 800157e:	021b      	lsls	r3, r3, #8
 8001580:	b21a      	sxth	r2, r3
 8001582:	7b3b      	ldrb	r3, [r7, #12]
 8001584:	b21b      	sxth	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	b21a      	sxth	r2, r3
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	809a      	strh	r2, [r3, #4]
}
 800158e:	bf00      	nop
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	200001f8 	.word	0x200001f8
 800159c:	080096d0 	.word	0x080096d0

080015a0 <acc_calibration>:

void acc_calibration(struct data_meas* acc, struct data_real* real_acc){
 80015a0:	b5b0      	push	{r4, r5, r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
	//Cette fonction permet de corriger les valeurs de l'ACC. Les coefficients crits ont t calculs  partir du tableur Excel, voir PJ
	real_acc->X=-6.025*pow(10,-5)*(acc->X+1152)+1.075*pow(10,-7)*(acc->Y-1055)+1.387*pow(10,-6)*(acc->Z-1504);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b0:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ffd5 	bl	8000564 <__aeabi_i2d>
 80015ba:	a365      	add	r3, pc, #404	; (adr r3, 8001750 <acc_calibration+0x1b0>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	f7ff f83a 	bl	8000638 <__aeabi_dmul>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4614      	mov	r4, r2
 80015ca:	461d      	mov	r5, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015d2:	f2a3 431f 	subw	r3, r3, #1055	; 0x41f
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7fe ffc4 	bl	8000564 <__aeabi_i2d>
 80015dc:	a35e      	add	r3, pc, #376	; (adr r3, 8001758 <acc_calibration+0x1b8>)
 80015de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e2:	f7ff f829 	bl	8000638 <__aeabi_dmul>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4620      	mov	r0, r4
 80015ec:	4629      	mov	r1, r5
 80015ee:	f7fe fe6d 	bl	80002cc <__adddf3>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	4614      	mov	r4, r2
 80015f8:	461d      	mov	r5, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001600:	f5a3 63bc 	sub.w	r3, r3, #1504	; 0x5e0
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ffad 	bl	8000564 <__aeabi_i2d>
 800160a:	a355      	add	r3, pc, #340	; (adr r3, 8001760 <acc_calibration+0x1c0>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	f7ff f812 	bl	8000638 <__aeabi_dmul>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4620      	mov	r0, r4
 800161a:	4629      	mov	r1, r5
 800161c:	f7fe fe56 	bl	80002cc <__adddf3>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4610      	mov	r0, r2
 8001626:	4619      	mov	r1, r3
 8001628:	f7ff fade 	bl	8000be8 <__aeabi_d2f>
 800162c:	4602      	mov	r2, r0
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	601a      	str	r2, [r3, #0]
	real_acc->Y=1.299*pow(10,-6)*(acc->X+1152)-6.14*pow(10,-5)*(acc->Y-1055)+8.793*pow(10,-8)*(acc->Z-1504);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001638:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 800163c:	4618      	mov	r0, r3
 800163e:	f7fe ff91 	bl	8000564 <__aeabi_i2d>
 8001642:	a349      	add	r3, pc, #292	; (adr r3, 8001768 <acc_calibration+0x1c8>)
 8001644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001648:	f7fe fff6 	bl	8000638 <__aeabi_dmul>
 800164c:	4602      	mov	r2, r0
 800164e:	460b      	mov	r3, r1
 8001650:	4614      	mov	r4, r2
 8001652:	461d      	mov	r5, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800165a:	f2a3 431f 	subw	r3, r3, #1055	; 0x41f
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff80 	bl	8000564 <__aeabi_i2d>
 8001664:	a342      	add	r3, pc, #264	; (adr r3, 8001770 <acc_calibration+0x1d0>)
 8001666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166a:	f7fe ffe5 	bl	8000638 <__aeabi_dmul>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4620      	mov	r0, r4
 8001674:	4629      	mov	r1, r5
 8001676:	f7fe fe27 	bl	80002c8 <__aeabi_dsub>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4614      	mov	r4, r2
 8001680:	461d      	mov	r5, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001688:	f5a3 63bc 	sub.w	r3, r3, #1504	; 0x5e0
 800168c:	4618      	mov	r0, r3
 800168e:	f7fe ff69 	bl	8000564 <__aeabi_i2d>
 8001692:	a339      	add	r3, pc, #228	; (adr r3, 8001778 <acc_calibration+0x1d8>)
 8001694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001698:	f7fe ffce 	bl	8000638 <__aeabi_dmul>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4620      	mov	r0, r4
 80016a2:	4629      	mov	r1, r5
 80016a4:	f7fe fe12 	bl	80002cc <__adddf3>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4610      	mov	r0, r2
 80016ae:	4619      	mov	r1, r3
 80016b0:	f7ff fa9a 	bl	8000be8 <__aeabi_d2f>
 80016b4:	4602      	mov	r2, r0
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	605a      	str	r2, [r3, #4]
	real_acc->Z=-1.378*pow(10,-6)*(acc->X+1152)+4.689*pow(10,-7)*(acc->Y-1055)-6.001*pow(10,-5)*(acc->Z-1504);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c0:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe ff4d 	bl	8000564 <__aeabi_i2d>
 80016ca:	a32d      	add	r3, pc, #180	; (adr r3, 8001780 <acc_calibration+0x1e0>)
 80016cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d0:	f7fe ffb2 	bl	8000638 <__aeabi_dmul>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4614      	mov	r4, r2
 80016da:	461d      	mov	r5, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016e2:	f2a3 431f 	subw	r3, r3, #1055	; 0x41f
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe ff3c 	bl	8000564 <__aeabi_i2d>
 80016ec:	a326      	add	r3, pc, #152	; (adr r3, 8001788 <acc_calibration+0x1e8>)
 80016ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f2:	f7fe ffa1 	bl	8000638 <__aeabi_dmul>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	4620      	mov	r0, r4
 80016fc:	4629      	mov	r1, r5
 80016fe:	f7fe fde5 	bl	80002cc <__adddf3>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4614      	mov	r4, r2
 8001708:	461d      	mov	r5, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001710:	f5a3 63bc 	sub.w	r3, r3, #1504	; 0x5e0
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff25 	bl	8000564 <__aeabi_i2d>
 800171a:	a31d      	add	r3, pc, #116	; (adr r3, 8001790 <acc_calibration+0x1f0>)
 800171c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001720:	f7fe ff8a 	bl	8000638 <__aeabi_dmul>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4620      	mov	r0, r4
 800172a:	4629      	mov	r1, r5
 800172c:	f7fe fdcc 	bl	80002c8 <__aeabi_dsub>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	4610      	mov	r0, r2
 8001736:	4619      	mov	r1, r3
 8001738:	f7ff fa56 	bl	8000be8 <__aeabi_d2f>
 800173c:	4602      	mov	r2, r0
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	609a      	str	r2, [r3, #8]
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bdb0      	pop	{r4, r5, r7, pc}
 800174a:	bf00      	nop
 800174c:	f3af 8000 	nop.w
 8001750:	3c968945 	.word	0x3c968945
 8001754:	bf0f969e 	.word	0xbf0f969e
 8001758:	fff13c6d 	.word	0xfff13c6d
 800175c:	3e7cdb57 	.word	0x3e7cdb57
 8001760:	a0b29b26 	.word	0xa0b29b26
 8001764:	3eb7451e 	.word	0x3eb7451e
 8001768:	9abf44b5 	.word	0x9abf44b5
 800176c:	3eb5cb29 	.word	0x3eb5cb29
 8001770:	f7c8231a 	.word	0xf7c8231a
 8001774:	3f10187b 	.word	0x3f10187b
 8001778:	eb3c147e 	.word	0xeb3c147e
 800177c:	3e779a80 	.word	0x3e779a80
 8001780:	05e843c2 	.word	0x05e843c2
 8001784:	beb71e77 	.word	0xbeb71e77
 8001788:	025189a2 	.word	0x025189a2
 800178c:	3e9f77a4 	.word	0x3e9f77a4
 8001790:	e6434073 	.word	0xe6434073
 8001794:	3f0f7667 	.word	0x3f0f7667

08001798 <mag_calibration>:

void mag_calibration(struct data_meas* mag){
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
	//Cette fonction permet de corriger les valeurs de MAG. Les coefficients crits ont t calculs  partir d'un tableau Excel
	  mag->X=mag->X-46;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	3b2e      	subs	r3, #46	; 0x2e
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	b21a      	sxth	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	801a      	strh	r2, [r3, #0]
	  mag->Y=mag->Y-88;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	3b58      	subs	r3, #88	; 0x58
 80017bc:	b29b      	uxth	r3, r3
 80017be:	b21a      	sxth	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	805a      	strh	r2, [r3, #2]
	  mag->Z=mag->Z-12;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	3b0c      	subs	r3, #12
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	b21a      	sxth	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	809a      	strh	r2, [r3, #4]
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	0000      	movs	r0, r0
 80017e4:	0000      	movs	r0, r0
	...

080017e8 <calcul_angle>:

void calcul_angle(struct angle* angle, struct data_real* acc, struct data_meas* mag){
 80017e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	60f8      	str	r0, [r7, #12]
 80017f2:	60b9      	str	r1, [r7, #8]
 80017f4:	607a      	str	r2, [r7, #4]
	//Cette fonction calcule les 3 angles selon les formules donnes dans le poly
	//ATTENTION, atan retourne une valeur en RADIANS
	angle->theta=atan((acc->Y)/(acc->X));
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	edd3 7a00 	vldr	s15, [r3]
 8001802:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001806:	ee16 0a90 	vmov	r0, s13
 800180a:	f7fe febd 	bl	8000588 <__aeabi_f2d>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	ec43 2b10 	vmov	d0, r2, r3
 8001816:	f006 fbc7 	bl	8007fa8 <atan>
 800181a:	ec53 2b10 	vmov	r2, r3, d0
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f7ff f9e1 	bl	8000be8 <__aeabi_d2f>
 8001826:	4602      	mov	r2, r0
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	601a      	str	r2, [r3, #0]
	angle->psi=atan((-acc->Z)/(sqrt(acc->Y*acc->Y+acc->X*acc->X)));
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001832:	eef1 7a67 	vneg.f32	s15, s15
 8001836:	ee17 3a90 	vmov	r3, s15
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fea4 	bl	8000588 <__aeabi_f2d>
 8001840:	4604      	mov	r4, r0
 8001842:	460d      	mov	r5, r1
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	ed93 7a01 	vldr	s14, [r3, #4]
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001850:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	edd3 6a00 	vldr	s13, [r3]
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	edd3 7a00 	vldr	s15, [r3]
 8001860:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001868:	ee17 0a90 	vmov	r0, s15
 800186c:	f7fe fe8c 	bl	8000588 <__aeabi_f2d>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	ec43 2b10 	vmov	d0, r2, r3
 8001878:	f006 fde4 	bl	8008444 <sqrt>
 800187c:	ec53 2b10 	vmov	r2, r3, d0
 8001880:	4620      	mov	r0, r4
 8001882:	4629      	mov	r1, r5
 8001884:	f7ff f802 	bl	800088c <__aeabi_ddiv>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	ec43 2b17 	vmov	d7, r2, r3
 8001890:	eeb0 0a47 	vmov.f32	s0, s14
 8001894:	eef0 0a67 	vmov.f32	s1, s15
 8001898:	f006 fb86 	bl	8007fa8 <atan>
 800189c:	ec53 2b10 	vmov	r2, r3, d0
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	f7ff f9a0 	bl	8000be8 <__aeabi_d2f>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	605a      	str	r2, [r3, #4]
	angle->delta=acos(sqrt(pow((mag->Y*acc->Z-mag->Z*acc->Y),2)+pow((mag->Z*acc->X-mag->X*acc->Z),2)+pow((mag->X*acc->Y-mag->Y*acc->X),2)+(mag->X*acc->Y-mag->Y*acc->Z))/(sqrt(mag->X*mag->X+mag->Y*mag->Y+mag->Z*mag->Z)*sqrt(acc->X*acc->X+acc->Y*acc->Y+acc->Z*acc->Z)));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018b4:	ee07 3a90 	vmov	s15, r3
 80018b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	edd3 7a02 	vldr	s15, [r3, #8]
 80018c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018cc:	ee07 3a90 	vmov	s15, r3
 80018d0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80018da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018e2:	ee17 0a90 	vmov	r0, s15
 80018e6:	f7fe fe4f 	bl	8000588 <__aeabi_f2d>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	ed9f 1ba2 	vldr	d1, [pc, #648]	; 8001b78 <calcul_angle+0x390>
 80018f2:	ec43 2b10 	vmov	d0, r2, r3
 80018f6:	f006 fd35 	bl	8008364 <pow>
 80018fa:	ec55 4b10 	vmov	r4, r5, d0
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001904:	ee07 3a90 	vmov	s15, r3
 8001908:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f9b3 3000 	ldrsh.w	r3, [r3]
 800191c:	ee07 3a90 	vmov	s15, r3
 8001920:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	edd3 7a02 	vldr	s15, [r3, #8]
 800192a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800192e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001932:	ee17 0a90 	vmov	r0, s15
 8001936:	f7fe fe27 	bl	8000588 <__aeabi_f2d>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	ed9f 1b8e 	vldr	d1, [pc, #568]	; 8001b78 <calcul_angle+0x390>
 8001942:	ec43 2b10 	vmov	d0, r2, r3
 8001946:	f006 fd0d 	bl	8008364 <pow>
 800194a:	ec53 2b10 	vmov	r2, r3, d0
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe fcbb 	bl	80002cc <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4614      	mov	r4, r2
 800195c:	461d      	mov	r5, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001964:	ee07 3a90 	vmov	s15, r3
 8001968:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001972:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800197c:	ee07 3a90 	vmov	s15, r3
 8001980:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	edd3 7a00 	vldr	s15, [r3]
 800198a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800198e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001992:	ee17 0a90 	vmov	r0, s15
 8001996:	f7fe fdf7 	bl	8000588 <__aeabi_f2d>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	ed9f 1b76 	vldr	d1, [pc, #472]	; 8001b78 <calcul_angle+0x390>
 80019a2:	ec43 2b10 	vmov	d0, r2, r3
 80019a6:	f006 fcdd 	bl	8008364 <pow>
 80019aa:	ec53 2b10 	vmov	r2, r3, d0
 80019ae:	4620      	mov	r0, r4
 80019b0:	4629      	mov	r1, r5
 80019b2:	f7fe fc8b 	bl	80002cc <__adddf3>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4614      	mov	r4, r2
 80019bc:	461d      	mov	r5, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80019d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80019ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f2:	ee17 0a90 	vmov	r0, s15
 80019f6:	f7fe fdc7 	bl	8000588 <__aeabi_f2d>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4620      	mov	r0, r4
 8001a00:	4629      	mov	r1, r5
 8001a02:	f7fe fc63 	bl	80002cc <__adddf3>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	ec43 2b17 	vmov	d7, r2, r3
 8001a0e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a12:	eef0 0a67 	vmov.f32	s1, s15
 8001a16:	f006 fd15 	bl	8008444 <sqrt>
 8001a1a:	ec55 4b10 	vmov	r4, r5, d0
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a24:	461a      	mov	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a2c:	fb03 f202 	mul.w	r2, r3, r2
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a36:	4619      	mov	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a3e:	fb01 f303 	mul.w	r3, r1, r3
 8001a42:	441a      	add	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a52:	fb01 f303 	mul.w	r3, r1, r3
 8001a56:	4413      	add	r3, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fd83 	bl	8000564 <__aeabi_i2d>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	ec43 2b10 	vmov	d0, r2, r3
 8001a66:	f006 fced 	bl	8008444 <sqrt>
 8001a6a:	ec59 8b10 	vmov	r8, r9, d0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	ed93 7a00 	vldr	s14, [r3]
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	edd3 7a00 	vldr	s15, [r3]
 8001a7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa6:	ee17 0a90 	vmov	r0, s15
 8001aaa:	f7fe fd6d 	bl	8000588 <__aeabi_f2d>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	ec43 2b10 	vmov	d0, r2, r3
 8001ab6:	f006 fcc5 	bl	8008444 <sqrt>
 8001aba:	ec53 2b10 	vmov	r2, r3, d0
 8001abe:	4640      	mov	r0, r8
 8001ac0:	4649      	mov	r1, r9
 8001ac2:	f7fe fdb9 	bl	8000638 <__aeabi_dmul>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4620      	mov	r0, r4
 8001acc:	4629      	mov	r1, r5
 8001ace:	f7fe fedd 	bl	800088c <__aeabi_ddiv>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	ec43 2b17 	vmov	d7, r2, r3
 8001ada:	eeb0 0a47 	vmov.f32	s0, s14
 8001ade:	eef0 0a67 	vmov.f32	s1, s15
 8001ae2:	f006 fc0b 	bl	80082fc <acos>
 8001ae6:	ec53 2b10 	vmov	r2, r3, d0
 8001aea:	4610      	mov	r0, r2
 8001aec:	4619      	mov	r1, r3
 8001aee:	f7ff f87b 	bl	8000be8 <__aeabi_d2f>
 8001af2:	4602      	mov	r2, r0
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	60da      	str	r2, [r3, #12]
	//Conversion en radians
	//NOTE : 57.3 = (360)/(2*pi)
	angle->theta=angle->theta*57.3;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fd43 	bl	8000588 <__aeabi_f2d>
 8001b02:	a31f      	add	r3, pc, #124	; (adr r3, 8001b80 <calcul_angle+0x398>)
 8001b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b08:	f7fe fd96 	bl	8000638 <__aeabi_dmul>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4610      	mov	r0, r2
 8001b12:	4619      	mov	r1, r3
 8001b14:	f7ff f868 	bl	8000be8 <__aeabi_d2f>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	601a      	str	r2, [r3, #0]
	angle->psi=angle->psi*57.3;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd30 	bl	8000588 <__aeabi_f2d>
 8001b28:	a315      	add	r3, pc, #84	; (adr r3, 8001b80 <calcul_angle+0x398>)
 8001b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2e:	f7fe fd83 	bl	8000638 <__aeabi_dmul>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f7ff f855 	bl	8000be8 <__aeabi_d2f>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	605a      	str	r2, [r3, #4]
	angle->delta=angle->delta*57.3;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7fe fd1d 	bl	8000588 <__aeabi_f2d>
 8001b4e:	a30c      	add	r3, pc, #48	; (adr r3, 8001b80 <calcul_angle+0x398>)
 8001b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b54:	f7fe fd70 	bl	8000638 <__aeabi_dmul>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f7ff f842 	bl	8000be8 <__aeabi_d2f>
 8001b64:	4602      	mov	r2, r0
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	60da      	str	r2, [r3, #12]
}
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b74:	f3af 8000 	nop.w
 8001b78:	00000000 	.word	0x00000000
 8001b7c:	40000000 	.word	0x40000000
 8001b80:	66666666 	.word	0x66666666
 8001b84:	404ca666 	.word	0x404ca666

08001b88 <affich_meas>:
void affich_meas(struct data_meas* acc,struct data_real* real_acc,struct data_meas* mag,struct angle* angle){
 8001b88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b8c:	b088      	sub	sp, #32
 8001b8e:	af04      	add	r7, sp, #16
 8001b90:	60f8      	str	r0, [r7, #12]
 8001b92:	60b9      	str	r1, [r7, #8]
 8001b94:	607a      	str	r2, [r7, #4]
 8001b96:	603b      	str	r3, [r7, #0]
	//Affichage des toutes les valeurs
	printf("accX=%5d\t accY=%5d\t accZ=%5d\t |\t magX=%5d\t magY=%5d\t magZ=%5d",acc->X,acc->Y,acc->Z,mag->X,mag->Y,mag->Z);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ba6:	461c      	mov	r4, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bae:	461d      	mov	r5, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bc6:	9302      	str	r3, [sp, #8]
 8001bc8:	9101      	str	r1, [sp, #4]
 8001bca:	9200      	str	r2, [sp, #0]
 8001bcc:	462b      	mov	r3, r5
 8001bce:	4622      	mov	r2, r4
 8001bd0:	4601      	mov	r1, r0
 8001bd2:	4826      	ldr	r0, [pc, #152]	; (8001c6c <affich_meas+0xe4>)
 8001bd4:	f004 f850 	bl	8005c78 <iprintf>
	printf("\t|||||\t");
 8001bd8:	4825      	ldr	r0, [pc, #148]	; (8001c70 <affich_meas+0xe8>)
 8001bda:	f004 f84d 	bl	8005c78 <iprintf>
	printf("accX=%.2f\t accY=%.2f\t accZ=%.2f",real_acc->X,real_acc->Y,real_acc->Z);
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fcd0 	bl	8000588 <__aeabi_f2d>
 8001be8:	4680      	mov	r8, r0
 8001bea:	4689      	mov	r9, r1
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe fcc9 	bl	8000588 <__aeabi_f2d>
 8001bf6:	4604      	mov	r4, r0
 8001bf8:	460d      	mov	r5, r1
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fcc2 	bl	8000588 <__aeabi_f2d>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c0c:	e9cd 4500 	strd	r4, r5, [sp]
 8001c10:	4642      	mov	r2, r8
 8001c12:	464b      	mov	r3, r9
 8001c14:	4817      	ldr	r0, [pc, #92]	; (8001c74 <affich_meas+0xec>)
 8001c16:	f004 f82f 	bl	8005c78 <iprintf>
	printf("\t|||\t");
 8001c1a:	4817      	ldr	r0, [pc, #92]	; (8001c78 <affich_meas+0xf0>)
 8001c1c:	f004 f82c 	bl	8005c78 <iprintf>
	printf("theta=%.2f\t psi=%.2f\t delta=%.2f",angle->theta,angle->psi,angle->delta);
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe fcaf 	bl	8000588 <__aeabi_f2d>
 8001c2a:	4680      	mov	r8, r0
 8001c2c:	4689      	mov	r9, r1
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fca8 	bl	8000588 <__aeabi_f2d>
 8001c38:	4604      	mov	r4, r0
 8001c3a:	460d      	mov	r5, r1
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fca1 	bl	8000588 <__aeabi_f2d>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c4e:	e9cd 4500 	strd	r4, r5, [sp]
 8001c52:	4642      	mov	r2, r8
 8001c54:	464b      	mov	r3, r9
 8001c56:	4809      	ldr	r0, [pc, #36]	; (8001c7c <affich_meas+0xf4>)
 8001c58:	f004 f80e 	bl	8005c78 <iprintf>
	printf("\r");
 8001c5c:	200d      	movs	r0, #13
 8001c5e:	f004 f823 	bl	8005ca8 <putchar>
}
 8001c62:	bf00      	nop
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c6c:	08009788 	.word	0x08009788
 8001c70:	080097c8 	.word	0x080097c8
 8001c74:	080097d0 	.word	0x080097d0
 8001c78:	080097f0 	.word	0x080097f0
 8001c7c:	080097f8 	.word	0x080097f8

08001c80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	; 0x30
 8001c84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c86:	f000 fa77 	bl	8002178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c8a:	f000 f837 	bl	8001cfc <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c8e:	f7ff f97d 	bl	8000f8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c92:	f000 f9d5 	bl	8002040 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001c96:	f7ff f9e7 	bl	8001068 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  who_am_i_sensors();//Fonction qui permet d vrifier la communication avec les capteurs
 8001c9a:	f7ff fa71 	bl	8001180 <who_am_i_sensors>
  reset_acc();//Fonction qui permet de reset les registres de Acc
 8001c9e:	f7ff fad9 	bl	8001254 <reset_acc>
  config_acc();//Fonction qui permet de rgler les registres de config de Mag
 8001ca2:	f7ff faf9 	bl	8001298 <config_acc>
  reset_mag();//Fonction qui permet de reset les registres de Acc
 8001ca6:	f7ff fb63 	bl	8001370 <reset_mag>
  config_mag();//Fonction qui permet de rgler les registres de config de Mag
 8001caa:	f7ff fb85 	bl	80013b8 <config_mag>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  get_data(&acc,&mag);//Cette fonction permet d'acqurir les donnes
 8001cae:	f107 0220 	add.w	r2, r7, #32
 8001cb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fbe3 	bl	8001484 <get_data>
	  acc_calibration(&acc,&real_acc);//Cette fonction corrige les valeurs de ACC
 8001cbe:	f107 0214 	add.w	r2, r7, #20
 8001cc2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff fc69 	bl	80015a0 <acc_calibration>
	  mag_calibration(&mag);//Cette fonction corrige les valeurs de MAG
 8001cce:	f107 0320 	add.w	r3, r7, #32
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff fd60 	bl	8001798 <mag_calibration>
	  calcul_angle(&angle,&real_acc,&mag);//Cette fonction retourne les angles calculs
 8001cd8:	f107 0220 	add.w	r2, r7, #32
 8001cdc:	f107 0114 	add.w	r1, r7, #20
 8001ce0:	1d3b      	adds	r3, r7, #4
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff fd80 	bl	80017e8 <calcul_angle>
	  affich_meas(&acc,&real_acc,&mag,&angle);//Cette fonction affiche les angles
 8001ce8:	1d3b      	adds	r3, r7, #4
 8001cea:	f107 0220 	add.w	r2, r7, #32
 8001cee:	f107 0114 	add.w	r1, r7, #20
 8001cf2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001cf6:	f7ff ff47 	bl	8001b88 <affich_meas>
	  get_data(&acc,&mag);//Cette fonction permet d'acqurir les donnes
 8001cfa:	e7d8      	b.n	8001cae <main+0x2e>

08001cfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b094      	sub	sp, #80	; 0x50
 8001d00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d02:	f107 031c 	add.w	r3, r7, #28
 8001d06:	2234      	movs	r2, #52	; 0x34
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f003 fb42 	bl	8005394 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d10:	f107 0308 	add.w	r3, r7, #8
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d20:	2300      	movs	r3, #0
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	4b2a      	ldr	r3, [pc, #168]	; (8001dd0 <SystemClock_Config+0xd4>)
 8001d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d28:	4a29      	ldr	r2, [pc, #164]	; (8001dd0 <SystemClock_Config+0xd4>)
 8001d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d2e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d30:	4b27      	ldr	r3, [pc, #156]	; (8001dd0 <SystemClock_Config+0xd4>)
 8001d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d38:	607b      	str	r3, [r7, #4]
 8001d3a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	4b24      	ldr	r3, [pc, #144]	; (8001dd4 <SystemClock_Config+0xd8>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001d48:	4a22      	ldr	r2, [pc, #136]	; (8001dd4 <SystemClock_Config+0xd8>)
 8001d4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	4b20      	ldr	r3, [pc, #128]	; (8001dd4 <SystemClock_Config+0xd8>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d58:	603b      	str	r3, [r7, #0]
 8001d5a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d60:	2301      	movs	r3, #1
 8001d62:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d64:	2310      	movs	r3, #16
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001d70:	2310      	movs	r3, #16
 8001d72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001d74:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001d78:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d82:	2302      	movs	r3, #2
 8001d84:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d86:	f107 031c 	add.w	r3, r7, #28
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f002 fc78 	bl	8004680 <HAL_RCC_OscConfig>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d96:	f000 f81f 	bl	8001dd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d9a:	230f      	movs	r3, #15
 8001d9c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001da6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001daa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001db0:	f107 0308 	add.w	r3, r7, #8
 8001db4:	2102      	movs	r1, #2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f002 f918 	bl	8003fec <HAL_RCC_ClockConfig>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001dc2:	f000 f809 	bl	8001dd8 <Error_Handler>
  }
}
 8001dc6:	bf00      	nop
 8001dc8:	3750      	adds	r7, #80	; 0x50
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40007000 	.word	0x40007000

08001dd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ddc:	b672      	cpsid	i
}
 8001dde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  printf("error i2c");
 8001de0:	4801      	ldr	r0, [pc, #4]	; (8001de8 <Error_Handler+0x10>)
 8001de2:	f003 ff49 	bl	8005c78 <iprintf>
  {
 8001de6:	e7fb      	b.n	8001de0 <Error_Handler+0x8>
 8001de8:	0800981c 	.word	0x0800981c

08001dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <HAL_MspInit+0x4c>)
 8001df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfa:	4a0f      	ldr	r2, [pc, #60]	; (8001e38 <HAL_MspInit+0x4c>)
 8001dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e00:	6453      	str	r3, [r2, #68]	; 0x44
 8001e02:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	603b      	str	r3, [r7, #0]
 8001e12:	4b09      	ldr	r3, [pc, #36]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	4a08      	ldr	r2, [pc, #32]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1e:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e26:	603b      	str	r3, [r7, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e2a:	2007      	movs	r0, #7
 8001e2c:	f000 fac8 	bl	80023c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40023800 	.word	0x40023800

08001e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <NMI_Handler+0x4>

08001e42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e46:	e7fe      	b.n	8001e46 <HardFault_Handler+0x4>

08001e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e4c:	e7fe      	b.n	8001e4c <MemManage_Handler+0x4>

08001e4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e52:	e7fe      	b.n	8001e52 <BusFault_Handler+0x4>

08001e54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e58:	e7fe      	b.n	8001e58 <UsageFault_Handler+0x4>

08001e5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e88:	f000 f9c8 	bl	800221c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
	return 1;
 8001e94:	2301      	movs	r3, #1
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <_kill>:

int _kill(int pid, int sig)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001eaa:	f003 fa49 	bl	8005340 <__errno>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2216      	movs	r2, #22
 8001eb2:	601a      	str	r2, [r3, #0]
	return -1;
 8001eb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <_exit>:

void _exit (int status)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff ffe7 	bl	8001ea0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ed2:	e7fe      	b.n	8001ed2 <_exit+0x12>

08001ed4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	e00a      	b.n	8001efc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ee6:	f3af 8000 	nop.w
 8001eea:	4601      	mov	r1, r0
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	1c5a      	adds	r2, r3, #1
 8001ef0:	60ba      	str	r2, [r7, #8]
 8001ef2:	b2ca      	uxtb	r2, r1
 8001ef4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	dbf0      	blt.n	8001ee6 <_read+0x12>
	}

return len;
 8001f04:	687b      	ldr	r3, [r7, #4]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b086      	sub	sp, #24
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	60f8      	str	r0, [r7, #12]
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	e009      	b.n	8001f34 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	1c5a      	adds	r2, r3, #1
 8001f24:	60ba      	str	r2, [r7, #8]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff f913 	bl	8001154 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	3301      	adds	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	dbf1      	blt.n	8001f20 <_write+0x12>
	}
	return len;
 8001f3c:	687b      	ldr	r3, [r7, #4]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <_close>:

int _close(int file)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
	return -1;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f6e:	605a      	str	r2, [r3, #4]
	return 0;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <_isatty>:

int _isatty(int file)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
	return 1;
 8001f86:	2301      	movs	r3, #1
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
	return 0;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
	...

08001fb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fb8:	4a14      	ldr	r2, [pc, #80]	; (800200c <_sbrk+0x5c>)
 8001fba:	4b15      	ldr	r3, [pc, #84]	; (8002010 <_sbrk+0x60>)
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fc4:	4b13      	ldr	r3, [pc, #76]	; (8002014 <_sbrk+0x64>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d102      	bne.n	8001fd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <_sbrk+0x64>)
 8001fce:	4a12      	ldr	r2, [pc, #72]	; (8002018 <_sbrk+0x68>)
 8001fd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <_sbrk+0x64>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d207      	bcs.n	8001ff0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fe0:	f003 f9ae 	bl	8005340 <__errno>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fea:	f04f 33ff 	mov.w	r3, #4294967295
 8001fee:	e009      	b.n	8002004 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ff0:	4b08      	ldr	r3, [pc, #32]	; (8002014 <_sbrk+0x64>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ff6:	4b07      	ldr	r3, [pc, #28]	; (8002014 <_sbrk+0x64>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	4a05      	ldr	r2, [pc, #20]	; (8002014 <_sbrk+0x64>)
 8002000:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002002:	68fb      	ldr	r3, [r7, #12]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20020000 	.word	0x20020000
 8002010:	00000400 	.word	0x00000400
 8002014:	2000024c 	.word	0x2000024c
 8002018:	200002a8 	.word	0x200002a8

0800201c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002020:	4b06      	ldr	r3, [pc, #24]	; (800203c <SystemInit+0x20>)
 8002022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002026:	4a05      	ldr	r2, [pc, #20]	; (800203c <SystemInit+0x20>)
 8002028:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800202c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002044:	4b11      	ldr	r3, [pc, #68]	; (800208c <MX_USART2_UART_Init+0x4c>)
 8002046:	4a12      	ldr	r2, [pc, #72]	; (8002090 <MX_USART2_UART_Init+0x50>)
 8002048:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800204a:	4b10      	ldr	r3, [pc, #64]	; (800208c <MX_USART2_UART_Init+0x4c>)
 800204c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002050:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002052:	4b0e      	ldr	r3, [pc, #56]	; (800208c <MX_USART2_UART_Init+0x4c>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <MX_USART2_UART_Init+0x4c>)
 800205a:	2200      	movs	r2, #0
 800205c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800205e:	4b0b      	ldr	r3, [pc, #44]	; (800208c <MX_USART2_UART_Init+0x4c>)
 8002060:	2200      	movs	r2, #0
 8002062:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002064:	4b09      	ldr	r3, [pc, #36]	; (800208c <MX_USART2_UART_Init+0x4c>)
 8002066:	220c      	movs	r2, #12
 8002068:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800206a:	4b08      	ldr	r3, [pc, #32]	; (800208c <MX_USART2_UART_Init+0x4c>)
 800206c:	2200      	movs	r2, #0
 800206e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002070:	4b06      	ldr	r3, [pc, #24]	; (800208c <MX_USART2_UART_Init+0x4c>)
 8002072:	2200      	movs	r2, #0
 8002074:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002076:	4805      	ldr	r0, [pc, #20]	; (800208c <MX_USART2_UART_Init+0x4c>)
 8002078:	f002 fda0 	bl	8004bbc <HAL_UART_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002082:	f7ff fea9 	bl	8001dd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000250 	.word	0x20000250
 8002090:	40004400 	.word	0x40004400

08002094 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	; 0x28
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a19      	ldr	r2, [pc, #100]	; (8002118 <HAL_UART_MspInit+0x84>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d12b      	bne.n	800210e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	4b18      	ldr	r3, [pc, #96]	; (800211c <HAL_UART_MspInit+0x88>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	4a17      	ldr	r2, [pc, #92]	; (800211c <HAL_UART_MspInit+0x88>)
 80020c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020c4:	6413      	str	r3, [r2, #64]	; 0x40
 80020c6:	4b15      	ldr	r3, [pc, #84]	; (800211c <HAL_UART_MspInit+0x88>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b11      	ldr	r3, [pc, #68]	; (800211c <HAL_UART_MspInit+0x88>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a10      	ldr	r2, [pc, #64]	; (800211c <HAL_UART_MspInit+0x88>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b0e      	ldr	r3, [pc, #56]	; (800211c <HAL_UART_MspInit+0x88>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020ee:	230c      	movs	r3, #12
 80020f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fa:	2303      	movs	r3, #3
 80020fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020fe:	2307      	movs	r3, #7
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002102:	f107 0314 	add.w	r3, r7, #20
 8002106:	4619      	mov	r1, r3
 8002108:	4805      	ldr	r0, [pc, #20]	; (8002120 <HAL_UART_MspInit+0x8c>)
 800210a:	f000 f98d 	bl	8002428 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800210e:	bf00      	nop
 8002110:	3728      	adds	r7, #40	; 0x28
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40004400 	.word	0x40004400
 800211c:	40023800 	.word	0x40023800
 8002120:	40020000 	.word	0x40020000

08002124 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002124:	f8df d034 	ldr.w	sp, [pc, #52]	; 800215c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002128:	480d      	ldr	r0, [pc, #52]	; (8002160 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800212a:	490e      	ldr	r1, [pc, #56]	; (8002164 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800212c:	4a0e      	ldr	r2, [pc, #56]	; (8002168 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800212e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002130:	e002      	b.n	8002138 <LoopCopyDataInit>

08002132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002136:	3304      	adds	r3, #4

08002138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800213a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800213c:	d3f9      	bcc.n	8002132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800213e:	4a0b      	ldr	r2, [pc, #44]	; (800216c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002140:	4c0b      	ldr	r4, [pc, #44]	; (8002170 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002144:	e001      	b.n	800214a <LoopFillZerobss>

08002146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002148:	3204      	adds	r2, #4

0800214a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800214a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800214c:	d3fb      	bcc.n	8002146 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800214e:	f7ff ff65 	bl	800201c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002152:	f003 f8fb 	bl	800534c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002156:	f7ff fd93 	bl	8001c80 <main>
  bx  lr    
 800215a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800215c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002164:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002168:	08009ca0 	.word	0x08009ca0
  ldr r2, =_sbss
 800216c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002170:	200002a8 	.word	0x200002a8

08002174 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002174:	e7fe      	b.n	8002174 <ADC_IRQHandler>
	...

08002178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800217c:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <HAL_Init+0x40>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0d      	ldr	r2, [pc, #52]	; (80021b8 <HAL_Init+0x40>)
 8002182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002186:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002188:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <HAL_Init+0x40>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a0a      	ldr	r2, [pc, #40]	; (80021b8 <HAL_Init+0x40>)
 800218e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002192:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002194:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <HAL_Init+0x40>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a07      	ldr	r2, [pc, #28]	; (80021b8 <HAL_Init+0x40>)
 800219a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800219e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a0:	2003      	movs	r0, #3
 80021a2:	f000 f90d 	bl	80023c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021a6:	2000      	movs	r0, #0
 80021a8:	f000 f808 	bl	80021bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021ac:	f7ff fe1e 	bl	8001dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40023c00 	.word	0x40023c00

080021bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021c4:	4b12      	ldr	r3, [pc, #72]	; (8002210 <HAL_InitTick+0x54>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4b12      	ldr	r3, [pc, #72]	; (8002214 <HAL_InitTick+0x58>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	4619      	mov	r1, r3
 80021ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021da:	4618      	mov	r0, r3
 80021dc:	f000 f917 	bl	800240e <HAL_SYSTICK_Config>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00e      	b.n	8002208 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b0f      	cmp	r3, #15
 80021ee:	d80a      	bhi.n	8002206 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021f0:	2200      	movs	r2, #0
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	f04f 30ff 	mov.w	r0, #4294967295
 80021f8:	f000 f8ed 	bl	80023d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021fc:	4a06      	ldr	r2, [pc, #24]	; (8002218 <HAL_InitTick+0x5c>)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002202:	2300      	movs	r3, #0
 8002204:	e000      	b.n	8002208 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
}
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000000 	.word	0x20000000
 8002214:	20000008 	.word	0x20000008
 8002218:	20000004 	.word	0x20000004

0800221c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <HAL_IncTick+0x20>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3
 8002226:	4b06      	ldr	r3, [pc, #24]	; (8002240 <HAL_IncTick+0x24>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4413      	add	r3, r2
 800222c:	4a04      	ldr	r2, [pc, #16]	; (8002240 <HAL_IncTick+0x24>)
 800222e:	6013      	str	r3, [r2, #0]
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	20000008 	.word	0x20000008
 8002240:	20000294 	.word	0x20000294

08002244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return uwTick;
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <HAL_GetTick+0x14>)
 800224a:	681b      	ldr	r3, [r3, #0]
}
 800224c:	4618      	mov	r0, r3
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	20000294 	.word	0x20000294

0800225c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800226c:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002278:	4013      	ands	r3, r2
 800227a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800228c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800228e:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	60d3      	str	r3, [r2, #12]
}
 8002294:	bf00      	nop
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a8:	4b04      	ldr	r3, [pc, #16]	; (80022bc <__NVIC_GetPriorityGrouping+0x18>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	0a1b      	lsrs	r3, r3, #8
 80022ae:	f003 0307 	and.w	r3, r3, #7
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	6039      	str	r1, [r7, #0]
 80022ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	db0a      	blt.n	80022ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	b2da      	uxtb	r2, r3
 80022d8:	490c      	ldr	r1, [pc, #48]	; (800230c <__NVIC_SetPriority+0x4c>)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	0112      	lsls	r2, r2, #4
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	440b      	add	r3, r1
 80022e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022e8:	e00a      	b.n	8002300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	4908      	ldr	r1, [pc, #32]	; (8002310 <__NVIC_SetPriority+0x50>)
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	f003 030f 	and.w	r3, r3, #15
 80022f6:	3b04      	subs	r3, #4
 80022f8:	0112      	lsls	r2, r2, #4
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	440b      	add	r3, r1
 80022fe:	761a      	strb	r2, [r3, #24]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000e100 	.word	0xe000e100
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002314:	b480      	push	{r7}
 8002316:	b089      	sub	sp, #36	; 0x24
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f1c3 0307 	rsb	r3, r3, #7
 800232e:	2b04      	cmp	r3, #4
 8002330:	bf28      	it	cs
 8002332:	2304      	movcs	r3, #4
 8002334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3304      	adds	r3, #4
 800233a:	2b06      	cmp	r3, #6
 800233c:	d902      	bls.n	8002344 <NVIC_EncodePriority+0x30>
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3b03      	subs	r3, #3
 8002342:	e000      	b.n	8002346 <NVIC_EncodePriority+0x32>
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002348:	f04f 32ff 	mov.w	r2, #4294967295
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43da      	mvns	r2, r3
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	401a      	ands	r2, r3
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800235c:	f04f 31ff 	mov.w	r1, #4294967295
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	43d9      	mvns	r1, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800236c:	4313      	orrs	r3, r2
         );
}
 800236e:	4618      	mov	r0, r3
 8002370:	3724      	adds	r7, #36	; 0x24
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800238c:	d301      	bcc.n	8002392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800238e:	2301      	movs	r3, #1
 8002390:	e00f      	b.n	80023b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002392:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <SysTick_Config+0x40>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239a:	210f      	movs	r1, #15
 800239c:	f04f 30ff 	mov.w	r0, #4294967295
 80023a0:	f7ff ff8e 	bl	80022c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a4:	4b05      	ldr	r3, [pc, #20]	; (80023bc <SysTick_Config+0x40>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023aa:	4b04      	ldr	r3, [pc, #16]	; (80023bc <SysTick_Config+0x40>)
 80023ac:	2207      	movs	r2, #7
 80023ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	e000e010 	.word	0xe000e010

080023c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff ff47 	bl	800225c <__NVIC_SetPriorityGrouping>
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b086      	sub	sp, #24
 80023da:	af00      	add	r7, sp, #0
 80023dc:	4603      	mov	r3, r0
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
 80023e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023e8:	f7ff ff5c 	bl	80022a4 <__NVIC_GetPriorityGrouping>
 80023ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	6978      	ldr	r0, [r7, #20]
 80023f4:	f7ff ff8e 	bl	8002314 <NVIC_EncodePriority>
 80023f8:	4602      	mov	r2, r0
 80023fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fe:	4611      	mov	r1, r2
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff5d 	bl	80022c0 <__NVIC_SetPriority>
}
 8002406:	bf00      	nop
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff ffb0 	bl	800237c <SysTick_Config>
 800241c:	4603      	mov	r3, r0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
	...

08002428 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002428:	b480      	push	{r7}
 800242a:	b089      	sub	sp, #36	; 0x24
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800243a:	2300      	movs	r3, #0
 800243c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
 8002442:	e165      	b.n	8002710 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002444:	2201      	movs	r2, #1
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	429a      	cmp	r2, r3
 800245e:	f040 8154 	bne.w	800270a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	2b01      	cmp	r3, #1
 800246c:	d005      	beq.n	800247a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002476:	2b02      	cmp	r3, #2
 8002478:	d130      	bne.n	80024dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	2203      	movs	r2, #3
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43db      	mvns	r3, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4013      	ands	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024b0:	2201      	movs	r2, #1
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	f003 0201 	and.w	r2, r3, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 0303 	and.w	r3, r3, #3
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	d017      	beq.n	8002518 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	2203      	movs	r2, #3
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f003 0303 	and.w	r3, r3, #3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d123      	bne.n	800256c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	08da      	lsrs	r2, r3, #3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3208      	adds	r2, #8
 800252c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002530:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	220f      	movs	r2, #15
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	4013      	ands	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	691a      	ldr	r2, [r3, #16]
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4313      	orrs	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	08da      	lsrs	r2, r3, #3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3208      	adds	r2, #8
 8002566:	69b9      	ldr	r1, [r7, #24]
 8002568:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	2203      	movs	r2, #3
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4013      	ands	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f003 0203 	and.w	r2, r3, #3
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	4313      	orrs	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 80ae 	beq.w	800270a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	4b5d      	ldr	r3, [pc, #372]	; (8002728 <HAL_GPIO_Init+0x300>)
 80025b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b6:	4a5c      	ldr	r2, [pc, #368]	; (8002728 <HAL_GPIO_Init+0x300>)
 80025b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025bc:	6453      	str	r3, [r2, #68]	; 0x44
 80025be:	4b5a      	ldr	r3, [pc, #360]	; (8002728 <HAL_GPIO_Init+0x300>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025ca:	4a58      	ldr	r2, [pc, #352]	; (800272c <HAL_GPIO_Init+0x304>)
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	089b      	lsrs	r3, r3, #2
 80025d0:	3302      	adds	r3, #2
 80025d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	220f      	movs	r2, #15
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43db      	mvns	r3, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4013      	ands	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4f      	ldr	r2, [pc, #316]	; (8002730 <HAL_GPIO_Init+0x308>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d025      	beq.n	8002642 <HAL_GPIO_Init+0x21a>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4e      	ldr	r2, [pc, #312]	; (8002734 <HAL_GPIO_Init+0x30c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d01f      	beq.n	800263e <HAL_GPIO_Init+0x216>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a4d      	ldr	r2, [pc, #308]	; (8002738 <HAL_GPIO_Init+0x310>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d019      	beq.n	800263a <HAL_GPIO_Init+0x212>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a4c      	ldr	r2, [pc, #304]	; (800273c <HAL_GPIO_Init+0x314>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d013      	beq.n	8002636 <HAL_GPIO_Init+0x20e>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a4b      	ldr	r2, [pc, #300]	; (8002740 <HAL_GPIO_Init+0x318>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00d      	beq.n	8002632 <HAL_GPIO_Init+0x20a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4a      	ldr	r2, [pc, #296]	; (8002744 <HAL_GPIO_Init+0x31c>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d007      	beq.n	800262e <HAL_GPIO_Init+0x206>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a49      	ldr	r2, [pc, #292]	; (8002748 <HAL_GPIO_Init+0x320>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d101      	bne.n	800262a <HAL_GPIO_Init+0x202>
 8002626:	2306      	movs	r3, #6
 8002628:	e00c      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800262a:	2307      	movs	r3, #7
 800262c:	e00a      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800262e:	2305      	movs	r3, #5
 8002630:	e008      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 8002632:	2304      	movs	r3, #4
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 8002636:	2303      	movs	r3, #3
 8002638:	e004      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800263a:	2302      	movs	r3, #2
 800263c:	e002      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 8002642:	2300      	movs	r3, #0
 8002644:	69fa      	ldr	r2, [r7, #28]
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	4093      	lsls	r3, r2
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002654:	4935      	ldr	r1, [pc, #212]	; (800272c <HAL_GPIO_Init+0x304>)
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002662:	4b3a      	ldr	r3, [pc, #232]	; (800274c <HAL_GPIO_Init+0x324>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002686:	4a31      	ldr	r2, [pc, #196]	; (800274c <HAL_GPIO_Init+0x324>)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800268c:	4b2f      	ldr	r3, [pc, #188]	; (800274c <HAL_GPIO_Init+0x324>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	43db      	mvns	r3, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4013      	ands	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026b0:	4a26      	ldr	r2, [pc, #152]	; (800274c <HAL_GPIO_Init+0x324>)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026b6:	4b25      	ldr	r3, [pc, #148]	; (800274c <HAL_GPIO_Init+0x324>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026da:	4a1c      	ldr	r2, [pc, #112]	; (800274c <HAL_GPIO_Init+0x324>)
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026e0:	4b1a      	ldr	r3, [pc, #104]	; (800274c <HAL_GPIO_Init+0x324>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002704:	4a11      	ldr	r2, [pc, #68]	; (800274c <HAL_GPIO_Init+0x324>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3301      	adds	r3, #1
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b0f      	cmp	r3, #15
 8002714:	f67f ae96 	bls.w	8002444 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40023800 	.word	0x40023800
 800272c:	40013800 	.word	0x40013800
 8002730:	40020000 	.word	0x40020000
 8002734:	40020400 	.word	0x40020400
 8002738:	40020800 	.word	0x40020800
 800273c:	40020c00 	.word	0x40020c00
 8002740:	40021000 	.word	0x40021000
 8002744:	40021400 	.word	0x40021400
 8002748:	40021800 	.word	0x40021800
 800274c:	40013c00 	.word	0x40013c00

08002750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	807b      	strh	r3, [r7, #2]
 800275c:	4613      	mov	r3, r2
 800275e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002760:	787b      	ldrb	r3, [r7, #1]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002766:	887a      	ldrh	r2, [r7, #2]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800276c:	e003      	b.n	8002776 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800276e:	887b      	ldrh	r3, [r7, #2]
 8002770:	041a      	lsls	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	619a      	str	r2, [r3, #24]
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e12b      	b.n	80029ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d106      	bne.n	80027b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7fe fc8a 	bl	80010c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2224      	movs	r2, #36	; 0x24
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027e8:	f001 fcf2 	bl	80041d0 <HAL_RCC_GetPCLK1Freq>
 80027ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4a81      	ldr	r2, [pc, #516]	; (80029f8 <HAL_I2C_Init+0x274>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d807      	bhi.n	8002808 <HAL_I2C_Init+0x84>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4a80      	ldr	r2, [pc, #512]	; (80029fc <HAL_I2C_Init+0x278>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	bf94      	ite	ls
 8002800:	2301      	movls	r3, #1
 8002802:	2300      	movhi	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	e006      	b.n	8002816 <HAL_I2C_Init+0x92>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	4a7d      	ldr	r2, [pc, #500]	; (8002a00 <HAL_I2C_Init+0x27c>)
 800280c:	4293      	cmp	r3, r2
 800280e:	bf94      	ite	ls
 8002810:	2301      	movls	r3, #1
 8002812:	2300      	movhi	r3, #0
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e0e7      	b.n	80029ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	4a78      	ldr	r2, [pc, #480]	; (8002a04 <HAL_I2C_Init+0x280>)
 8002822:	fba2 2303 	umull	r2, r3, r2, r3
 8002826:	0c9b      	lsrs	r3, r3, #18
 8002828:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	430a      	orrs	r2, r1
 800283c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	4a6a      	ldr	r2, [pc, #424]	; (80029f8 <HAL_I2C_Init+0x274>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d802      	bhi.n	8002858 <HAL_I2C_Init+0xd4>
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	3301      	adds	r3, #1
 8002856:	e009      	b.n	800286c <HAL_I2C_Init+0xe8>
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800285e:	fb02 f303 	mul.w	r3, r2, r3
 8002862:	4a69      	ldr	r2, [pc, #420]	; (8002a08 <HAL_I2C_Init+0x284>)
 8002864:	fba2 2303 	umull	r2, r3, r2, r3
 8002868:	099b      	lsrs	r3, r3, #6
 800286a:	3301      	adds	r3, #1
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	430b      	orrs	r3, r1
 8002872:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800287e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	495c      	ldr	r1, [pc, #368]	; (80029f8 <HAL_I2C_Init+0x274>)
 8002888:	428b      	cmp	r3, r1
 800288a:	d819      	bhi.n	80028c0 <HAL_I2C_Init+0x13c>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	1e59      	subs	r1, r3, #1
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	fbb1 f3f3 	udiv	r3, r1, r3
 800289a:	1c59      	adds	r1, r3, #1
 800289c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80028a0:	400b      	ands	r3, r1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00a      	beq.n	80028bc <HAL_I2C_Init+0x138>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1e59      	subs	r1, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80028b4:	3301      	adds	r3, #1
 80028b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ba:	e051      	b.n	8002960 <HAL_I2C_Init+0x1dc>
 80028bc:	2304      	movs	r3, #4
 80028be:	e04f      	b.n	8002960 <HAL_I2C_Init+0x1dc>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d111      	bne.n	80028ec <HAL_I2C_Init+0x168>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	1e58      	subs	r0, r3, #1
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6859      	ldr	r1, [r3, #4]
 80028d0:	460b      	mov	r3, r1
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	440b      	add	r3, r1
 80028d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028da:	3301      	adds	r3, #1
 80028dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	bf0c      	ite	eq
 80028e4:	2301      	moveq	r3, #1
 80028e6:	2300      	movne	r3, #0
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	e012      	b.n	8002912 <HAL_I2C_Init+0x18e>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	1e58      	subs	r0, r3, #1
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6859      	ldr	r1, [r3, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	0099      	lsls	r1, r3, #2
 80028fc:	440b      	add	r3, r1
 80028fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002902:	3301      	adds	r3, #1
 8002904:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf0c      	ite	eq
 800290c:	2301      	moveq	r3, #1
 800290e:	2300      	movne	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_I2C_Init+0x196>
 8002916:	2301      	movs	r3, #1
 8002918:	e022      	b.n	8002960 <HAL_I2C_Init+0x1dc>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10e      	bne.n	8002940 <HAL_I2C_Init+0x1bc>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1e58      	subs	r0, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6859      	ldr	r1, [r3, #4]
 800292a:	460b      	mov	r3, r1
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	440b      	add	r3, r1
 8002930:	fbb0 f3f3 	udiv	r3, r0, r3
 8002934:	3301      	adds	r3, #1
 8002936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800293a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800293e:	e00f      	b.n	8002960 <HAL_I2C_Init+0x1dc>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	1e58      	subs	r0, r3, #1
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6859      	ldr	r1, [r3, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	440b      	add	r3, r1
 800294e:	0099      	lsls	r1, r3, #2
 8002950:	440b      	add	r3, r1
 8002952:	fbb0 f3f3 	udiv	r3, r0, r3
 8002956:	3301      	adds	r3, #1
 8002958:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800295c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002960:	6879      	ldr	r1, [r7, #4]
 8002962:	6809      	ldr	r1, [r1, #0]
 8002964:	4313      	orrs	r3, r2
 8002966:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69da      	ldr	r2, [r3, #28]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	431a      	orrs	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800298e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6911      	ldr	r1, [r2, #16]
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	68d2      	ldr	r2, [r2, #12]
 800299a:	4311      	orrs	r1, r2
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6812      	ldr	r2, [r2, #0]
 80029a0:	430b      	orrs	r3, r1
 80029a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	695a      	ldr	r2, [r3, #20]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	431a      	orrs	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	430a      	orrs	r2, r1
 80029be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0201 	orr.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2220      	movs	r2, #32
 80029da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	000186a0 	.word	0x000186a0
 80029fc:	001e847f 	.word	0x001e847f
 8002a00:	003d08ff 	.word	0x003d08ff
 8002a04:	431bde83 	.word	0x431bde83
 8002a08:	10624dd3 	.word	0x10624dd3

08002a0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b088      	sub	sp, #32
 8002a10:	af02      	add	r7, sp, #8
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	607a      	str	r2, [r7, #4]
 8002a16:	461a      	mov	r2, r3
 8002a18:	460b      	mov	r3, r1
 8002a1a:	817b      	strh	r3, [r7, #10]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a20:	f7ff fc10 	bl	8002244 <HAL_GetTick>
 8002a24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b20      	cmp	r3, #32
 8002a30:	f040 80e0 	bne.w	8002bf4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	9300      	str	r3, [sp, #0]
 8002a38:	2319      	movs	r3, #25
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	4970      	ldr	r1, [pc, #448]	; (8002c00 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f001 f8f6 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e0d3      	b.n	8002bf6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d101      	bne.n	8002a5c <HAL_I2C_Master_Transmit+0x50>
 8002a58:	2302      	movs	r3, #2
 8002a5a:	e0cc      	b.n	8002bf6 <HAL_I2C_Master_Transmit+0x1ea>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d007      	beq.n	8002a82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f042 0201 	orr.w	r2, r2, #1
 8002a80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2221      	movs	r2, #33	; 0x21
 8002a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2210      	movs	r2, #16
 8002a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	893a      	ldrh	r2, [r7, #8]
 8002ab2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	4a50      	ldr	r2, [pc, #320]	; (8002c04 <HAL_I2C_Master_Transmit+0x1f8>)
 8002ac2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ac4:	8979      	ldrh	r1, [r7, #10]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	6a3a      	ldr	r2, [r7, #32]
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 fde2 	bl	8003694 <I2C_MasterRequestWrite>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e08d      	b.n	8002bf6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ada:	2300      	movs	r3, #0
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	613b      	str	r3, [r7, #16]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	613b      	str	r3, [r7, #16]
 8002aee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002af0:	e066      	b.n	8002bc0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	6a39      	ldr	r1, [r7, #32]
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f001 f970 	bl	8003ddc <I2C_WaitOnTXEFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00d      	beq.n	8002b1e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d107      	bne.n	8002b1a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e06b      	b.n	8002bf6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b22:	781a      	ldrb	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b46:	3b01      	subs	r3, #1
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b04      	cmp	r3, #4
 8002b5a:	d11b      	bne.n	8002b94 <HAL_I2C_Master_Transmit+0x188>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d017      	beq.n	8002b94 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b68:	781a      	ldrb	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	6a39      	ldr	r1, [r7, #32]
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f001 f960 	bl	8003e5e <I2C_WaitOnBTFFlagUntilTimeout>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00d      	beq.n	8002bc0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba8:	2b04      	cmp	r3, #4
 8002baa:	d107      	bne.n	8002bbc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e01a      	b.n	8002bf6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d194      	bne.n	8002af2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	e000      	b.n	8002bf6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002bf4:	2302      	movs	r3, #2
  }
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	00100002 	.word	0x00100002
 8002c04:	ffff0000 	.word	0xffff0000

08002c08 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08c      	sub	sp, #48	; 0x30
 8002c0c:	af02      	add	r7, sp, #8
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	607a      	str	r2, [r7, #4]
 8002c12:	461a      	mov	r2, r3
 8002c14:	460b      	mov	r3, r1
 8002c16:	817b      	strh	r3, [r7, #10]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c1c:	f7ff fb12 	bl	8002244 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	f040 820b 	bne.w	8003046 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	2319      	movs	r3, #25
 8002c36:	2201      	movs	r2, #1
 8002c38:	497c      	ldr	r1, [pc, #496]	; (8002e2c <HAL_I2C_Master_Receive+0x224>)
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 fff8 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002c46:	2302      	movs	r3, #2
 8002c48:	e1fe      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_I2C_Master_Receive+0x50>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e1f7      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d007      	beq.n	8002c7e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f042 0201 	orr.w	r2, r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2222      	movs	r2, #34	; 0x22
 8002c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2210      	movs	r2, #16
 8002c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	893a      	ldrh	r2, [r7, #8]
 8002cae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	4a5c      	ldr	r2, [pc, #368]	; (8002e30 <HAL_I2C_Master_Receive+0x228>)
 8002cbe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cc0:	8979      	ldrh	r1, [r7, #10]
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 fd66 	bl	8003798 <I2C_MasterRequestRead>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e1b8      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d113      	bne.n	8002d06 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cde:	2300      	movs	r3, #0
 8002ce0:	623b      	str	r3, [r7, #32]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	623b      	str	r3, [r7, #32]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	623b      	str	r3, [r7, #32]
 8002cf2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	e18c      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d11b      	bne.n	8002d46 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61fb      	str	r3, [r7, #28]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	e16c      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d11b      	bne.n	8002d86 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d5c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	61bb      	str	r3, [r7, #24]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	61bb      	str	r3, [r7, #24]
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	e14c      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002dac:	e138      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	f200 80f1 	bhi.w	8002f9a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d123      	bne.n	8002e08 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f001 f88b 	bl	8003ee0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e139      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691a      	ldr	r2, [r3, #16]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	1c5a      	adds	r2, r3, #1
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e06:	e10b      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d14e      	bne.n	8002eae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	2200      	movs	r2, #0
 8002e18:	4906      	ldr	r1, [pc, #24]	; (8002e34 <HAL_I2C_Master_Receive+0x22c>)
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 ff08 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d008      	beq.n	8002e38 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e10e      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
 8002e2a:	bf00      	nop
 8002e2c:	00100002 	.word	0x00100002
 8002e30:	ffff0000 	.word	0xffff0000
 8002e34:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691a      	ldr	r2, [r3, #16]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	691a      	ldr	r2, [r3, #16]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e84:	b2d2      	uxtb	r2, r2
 8002e86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	1c5a      	adds	r2, r3, #1
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002eac:	e0b8      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	4966      	ldr	r1, [pc, #408]	; (8003050 <HAL_I2C_Master_Receive+0x448>)
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 feb9 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e0bf      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ed6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691a      	ldr	r2, [r3, #16]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	3b01      	subs	r3, #1
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f10:	2200      	movs	r2, #0
 8002f12:	494f      	ldr	r1, [pc, #316]	; (8003050 <HAL_I2C_Master_Receive+0x448>)
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 fe8b 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e091      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691a      	ldr	r2, [r3, #16]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f46:	1c5a      	adds	r2, r3, #1
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f50:	3b01      	subs	r3, #1
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	691a      	ldr	r2, [r3, #16]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	b2d2      	uxtb	r2, r2
 8002f72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	1c5a      	adds	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	3b01      	subs	r3, #1
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f98:	e042      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f9c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f000 ff9e 	bl	8003ee0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e04c      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	691a      	ldr	r2, [r3, #16]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	b2d2      	uxtb	r2, r2
 8002fba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	f003 0304 	and.w	r3, r3, #4
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d118      	bne.n	8003020 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003024:	2b00      	cmp	r3, #0
 8003026:	f47f aec2 	bne.w	8002dae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	e000      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003046:	2302      	movs	r3, #2
  }
}
 8003048:	4618      	mov	r0, r3
 800304a:	3728      	adds	r7, #40	; 0x28
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	00010004 	.word	0x00010004

08003054 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	4608      	mov	r0, r1
 800305e:	4611      	mov	r1, r2
 8003060:	461a      	mov	r2, r3
 8003062:	4603      	mov	r3, r0
 8003064:	817b      	strh	r3, [r7, #10]
 8003066:	460b      	mov	r3, r1
 8003068:	813b      	strh	r3, [r7, #8]
 800306a:	4613      	mov	r3, r2
 800306c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800306e:	f7ff f8e9 	bl	8002244 <HAL_GetTick>
 8003072:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b20      	cmp	r3, #32
 800307e:	f040 80d9 	bne.w	8003234 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	2319      	movs	r3, #25
 8003088:	2201      	movs	r2, #1
 800308a:	496d      	ldr	r1, [pc, #436]	; (8003240 <HAL_I2C_Mem_Write+0x1ec>)
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 fdcf 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003098:	2302      	movs	r3, #2
 800309a:	e0cc      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <HAL_I2C_Mem_Write+0x56>
 80030a6:	2302      	movs	r3, #2
 80030a8:	e0c5      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d007      	beq.n	80030d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2221      	movs	r2, #33	; 0x21
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2240      	movs	r2, #64	; 0x40
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6a3a      	ldr	r2, [r7, #32]
 80030fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003100:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4a4d      	ldr	r2, [pc, #308]	; (8003244 <HAL_I2C_Mem_Write+0x1f0>)
 8003110:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003112:	88f8      	ldrh	r0, [r7, #6]
 8003114:	893a      	ldrh	r2, [r7, #8]
 8003116:	8979      	ldrh	r1, [r7, #10]
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	4603      	mov	r3, r0
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 fc06 	bl	8003934 <I2C_RequestMemoryWrite>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d052      	beq.n	80031d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e081      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003132:	697a      	ldr	r2, [r7, #20]
 8003134:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 fe50 	bl	8003ddc <I2C_WaitOnTXEFlagUntilTimeout>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00d      	beq.n	800315e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	2b04      	cmp	r3, #4
 8003148:	d107      	bne.n	800315a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003158:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e06b      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003162:	781a      	ldrb	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003184:	b29b      	uxth	r3, r3
 8003186:	3b01      	subs	r3, #1
 8003188:	b29a      	uxth	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b04      	cmp	r3, #4
 800319a:	d11b      	bne.n	80031d4 <HAL_I2C_Mem_Write+0x180>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d017      	beq.n	80031d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a8:	781a      	ldrb	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031be:	3b01      	subs	r3, #1
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1aa      	bne.n	8003132 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 fe3c 	bl	8003e5e <I2C_WaitOnBTFFlagUntilTimeout>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00d      	beq.n	8003208 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	2b04      	cmp	r3, #4
 80031f2:	d107      	bne.n	8003204 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003202:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e016      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	e000      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003234:	2302      	movs	r3, #2
  }
}
 8003236:	4618      	mov	r0, r3
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	00100002 	.word	0x00100002
 8003244:	ffff0000 	.word	0xffff0000

08003248 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08c      	sub	sp, #48	; 0x30
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	4608      	mov	r0, r1
 8003252:	4611      	mov	r1, r2
 8003254:	461a      	mov	r2, r3
 8003256:	4603      	mov	r3, r0
 8003258:	817b      	strh	r3, [r7, #10]
 800325a:	460b      	mov	r3, r1
 800325c:	813b      	strh	r3, [r7, #8]
 800325e:	4613      	mov	r3, r2
 8003260:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003262:	f7fe ffef 	bl	8002244 <HAL_GetTick>
 8003266:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b20      	cmp	r3, #32
 8003272:	f040 8208 	bne.w	8003686 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	2319      	movs	r3, #25
 800327c:	2201      	movs	r2, #1
 800327e:	497b      	ldr	r1, [pc, #492]	; (800346c <HAL_I2C_Mem_Read+0x224>)
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 fcd5 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800328c:	2302      	movs	r3, #2
 800328e:	e1fb      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_I2C_Mem_Read+0x56>
 800329a:	2302      	movs	r3, #2
 800329c:	e1f4      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d007      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2222      	movs	r2, #34	; 0x22
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2240      	movs	r2, #64	; 0x40
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80032f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a5b      	ldr	r2, [pc, #364]	; (8003470 <HAL_I2C_Mem_Read+0x228>)
 8003304:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003306:	88f8      	ldrh	r0, [r7, #6]
 8003308:	893a      	ldrh	r2, [r7, #8]
 800330a:	8979      	ldrh	r1, [r7, #10]
 800330c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	4603      	mov	r3, r0
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 fba2 	bl	8003a60 <I2C_RequestMemoryRead>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e1b0      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332a:	2b00      	cmp	r3, #0
 800332c:	d113      	bne.n	8003356 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800332e:	2300      	movs	r3, #0
 8003330:	623b      	str	r3, [r7, #32]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	623b      	str	r3, [r7, #32]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	623b      	str	r3, [r7, #32]
 8003342:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	e184      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800335a:	2b01      	cmp	r3, #1
 800335c:	d11b      	bne.n	8003396 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800336c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800336e:	2300      	movs	r3, #0
 8003370:	61fb      	str	r3, [r7, #28]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	61fb      	str	r3, [r7, #28]
 8003382:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003392:	601a      	str	r2, [r3, #0]
 8003394:	e164      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339a:	2b02      	cmp	r3, #2
 800339c:	d11b      	bne.n	80033d6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033be:	2300      	movs	r3, #0
 80033c0:	61bb      	str	r3, [r7, #24]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	61bb      	str	r3, [r7, #24]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	e144      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	617b      	str	r3, [r7, #20]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80033ec:	e138      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	f200 80f1 	bhi.w	80035da <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d123      	bne.n	8003448 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003402:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 fd6b 	bl	8003ee0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e139      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	691a      	ldr	r2, [r3, #16]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	b2d2      	uxtb	r2, r2
 8003420:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	1c5a      	adds	r2, r3, #1
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003430:	3b01      	subs	r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343c:	b29b      	uxth	r3, r3
 800343e:	3b01      	subs	r3, #1
 8003440:	b29a      	uxth	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003446:	e10b      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344c:	2b02      	cmp	r3, #2
 800344e:	d14e      	bne.n	80034ee <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003456:	2200      	movs	r2, #0
 8003458:	4906      	ldr	r1, [pc, #24]	; (8003474 <HAL_I2C_Mem_Read+0x22c>)
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 fbe8 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d008      	beq.n	8003478 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e10e      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
 800346a:	bf00      	nop
 800346c:	00100002 	.word	0x00100002
 8003470:	ffff0000 	.word	0xffff0000
 8003474:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691a      	ldr	r2, [r3, #16]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003492:	b2d2      	uxtb	r2, r2
 8003494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034ec:	e0b8      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034f4:	2200      	movs	r2, #0
 80034f6:	4966      	ldr	r1, [pc, #408]	; (8003690 <HAL_I2C_Mem_Read+0x448>)
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 fb99 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0bf      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003516:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691a      	ldr	r2, [r3, #16]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003534:	3b01      	subs	r3, #1
 8003536:	b29a      	uxth	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003540:	b29b      	uxth	r3, r3
 8003542:	3b01      	subs	r3, #1
 8003544:	b29a      	uxth	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003550:	2200      	movs	r2, #0
 8003552:	494f      	ldr	r1, [pc, #316]	; (8003690 <HAL_I2C_Mem_Read+0x448>)
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 fb6b 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e091      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003572:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003586:	1c5a      	adds	r2, r3, #1
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359c:	b29b      	uxth	r3, r3
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c2:	3b01      	subs	r3, #1
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035d8:	e042      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 fc7e 	bl	8003ee0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e04c      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	691a      	ldr	r2, [r3, #16]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	b2d2      	uxtb	r2, r2
 80035fa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800360a:	3b01      	subs	r3, #1
 800360c:	b29a      	uxth	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003616:	b29b      	uxth	r3, r3
 8003618:	3b01      	subs	r3, #1
 800361a:	b29a      	uxth	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b04      	cmp	r3, #4
 800362c:	d118      	bne.n	8003660 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	1c5a      	adds	r2, r3, #1
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003664:	2b00      	cmp	r3, #0
 8003666:	f47f aec2 	bne.w	80033ee <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2220      	movs	r2, #32
 800366e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	e000      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003686:	2302      	movs	r3, #2
  }
}
 8003688:	4618      	mov	r0, r3
 800368a:	3728      	adds	r7, #40	; 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	00010004 	.word	0x00010004

08003694 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af02      	add	r7, sp, #8
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	607a      	str	r2, [r7, #4]
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	460b      	mov	r3, r1
 80036a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2b08      	cmp	r3, #8
 80036ae:	d006      	beq.n	80036be <I2C_MasterRequestWrite+0x2a>
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d003      	beq.n	80036be <I2C_MasterRequestWrite+0x2a>
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036bc:	d108      	bne.n	80036d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	e00b      	b.n	80036e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d4:	2b12      	cmp	r3, #18
 80036d6:	d107      	bne.n	80036e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fa9b 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00d      	beq.n	800371c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800370a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800370e:	d103      	bne.n	8003718 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003716:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e035      	b.n	8003788 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003724:	d108      	bne.n	8003738 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003726:	897b      	ldrh	r3, [r7, #10]
 8003728:	b2db      	uxtb	r3, r3
 800372a:	461a      	mov	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003734:	611a      	str	r2, [r3, #16]
 8003736:	e01b      	b.n	8003770 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003738:	897b      	ldrh	r3, [r7, #10]
 800373a:	11db      	asrs	r3, r3, #7
 800373c:	b2db      	uxtb	r3, r3
 800373e:	f003 0306 	and.w	r3, r3, #6
 8003742:	b2db      	uxtb	r3, r3
 8003744:	f063 030f 	orn	r3, r3, #15
 8003748:	b2da      	uxtb	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	490e      	ldr	r1, [pc, #56]	; (8003790 <I2C_MasterRequestWrite+0xfc>)
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 fac1 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e010      	b.n	8003788 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003766:	897b      	ldrh	r3, [r7, #10]
 8003768:	b2da      	uxtb	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	4907      	ldr	r1, [pc, #28]	; (8003794 <I2C_MasterRequestWrite+0x100>)
 8003776:	68f8      	ldr	r0, [r7, #12]
 8003778:	f000 fab1 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e000      	b.n	8003788 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	00010008 	.word	0x00010008
 8003794:	00010002 	.word	0x00010002

08003798 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b088      	sub	sp, #32
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	607a      	str	r2, [r7, #4]
 80037a2:	603b      	str	r3, [r7, #0]
 80037a4:	460b      	mov	r3, r1
 80037a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037bc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d006      	beq.n	80037d2 <I2C_MasterRequestRead+0x3a>
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d003      	beq.n	80037d2 <I2C_MasterRequestRead+0x3a>
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037d0:	d108      	bne.n	80037e4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	e00b      	b.n	80037fc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e8:	2b11      	cmp	r3, #17
 80037ea:	d107      	bne.n	80037fc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 fa11 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00d      	beq.n	8003830 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003822:	d103      	bne.n	800382c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800382a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e079      	b.n	8003924 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003838:	d108      	bne.n	800384c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800383a:	897b      	ldrh	r3, [r7, #10]
 800383c:	b2db      	uxtb	r3, r3
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	b2da      	uxtb	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	611a      	str	r2, [r3, #16]
 800384a:	e05f      	b.n	800390c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800384c:	897b      	ldrh	r3, [r7, #10]
 800384e:	11db      	asrs	r3, r3, #7
 8003850:	b2db      	uxtb	r3, r3
 8003852:	f003 0306 	and.w	r3, r3, #6
 8003856:	b2db      	uxtb	r3, r3
 8003858:	f063 030f 	orn	r3, r3, #15
 800385c:	b2da      	uxtb	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	4930      	ldr	r1, [pc, #192]	; (800392c <I2C_MasterRequestRead+0x194>)
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 fa37 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e054      	b.n	8003924 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800387a:	897b      	ldrh	r3, [r7, #10]
 800387c:	b2da      	uxtb	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	4929      	ldr	r1, [pc, #164]	; (8003930 <I2C_MasterRequestRead+0x198>)
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 fa27 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e044      	b.n	8003924 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389a:	2300      	movs	r3, #0
 800389c:	613b      	str	r3, [r7, #16]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038be:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f9af 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00d      	beq.n	80038f4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038e6:	d103      	bne.n	80038f0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038ee:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e017      	b.n	8003924 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80038f4:	897b      	ldrh	r3, [r7, #10]
 80038f6:	11db      	asrs	r3, r3, #7
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	f003 0306 	and.w	r3, r3, #6
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	f063 030e 	orn	r3, r3, #14
 8003904:	b2da      	uxtb	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	4907      	ldr	r1, [pc, #28]	; (8003930 <I2C_MasterRequestRead+0x198>)
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f000 f9e3 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3718      	adds	r7, #24
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	00010008 	.word	0x00010008
 8003930:	00010002 	.word	0x00010002

08003934 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af02      	add	r7, sp, #8
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	4608      	mov	r0, r1
 800393e:	4611      	mov	r1, r2
 8003940:	461a      	mov	r2, r3
 8003942:	4603      	mov	r3, r0
 8003944:	817b      	strh	r3, [r7, #10]
 8003946:	460b      	mov	r3, r1
 8003948:	813b      	strh	r3, [r7, #8]
 800394a:	4613      	mov	r3, r2
 800394c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800395c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	6a3b      	ldr	r3, [r7, #32]
 8003964:	2200      	movs	r2, #0
 8003966:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 f960 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00d      	beq.n	8003992 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003980:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003984:	d103      	bne.n	800398e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f44f 7200 	mov.w	r2, #512	; 0x200
 800398c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e05f      	b.n	8003a52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003992:	897b      	ldrh	r3, [r7, #10]
 8003994:	b2db      	uxtb	r3, r3
 8003996:	461a      	mov	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a4:	6a3a      	ldr	r2, [r7, #32]
 80039a6:	492d      	ldr	r1, [pc, #180]	; (8003a5c <I2C_RequestMemoryWrite+0x128>)
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 f998 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e04c      	b.n	8003a52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b8:	2300      	movs	r3, #0
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	617b      	str	r3, [r7, #20]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d0:	6a39      	ldr	r1, [r7, #32]
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f000 fa02 	bl	8003ddc <I2C_WaitOnTXEFlagUntilTimeout>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00d      	beq.n	80039fa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d107      	bne.n	80039f6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e02b      	b.n	8003a52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039fa:	88fb      	ldrh	r3, [r7, #6]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d105      	bne.n	8003a0c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a00:	893b      	ldrh	r3, [r7, #8]
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	611a      	str	r2, [r3, #16]
 8003a0a:	e021      	b.n	8003a50 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a0c:	893b      	ldrh	r3, [r7, #8]
 8003a0e:	0a1b      	lsrs	r3, r3, #8
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	b2da      	uxtb	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a1c:	6a39      	ldr	r1, [r7, #32]
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 f9dc 	bl	8003ddc <I2C_WaitOnTXEFlagUntilTimeout>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00d      	beq.n	8003a46 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d107      	bne.n	8003a42 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e005      	b.n	8003a52 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a46:	893b      	ldrh	r3, [r7, #8]
 8003a48:	b2da      	uxtb	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3718      	adds	r7, #24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	00010002 	.word	0x00010002

08003a60 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b088      	sub	sp, #32
 8003a64:	af02      	add	r7, sp, #8
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	4608      	mov	r0, r1
 8003a6a:	4611      	mov	r1, r2
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	4603      	mov	r3, r0
 8003a70:	817b      	strh	r3, [r7, #10]
 8003a72:	460b      	mov	r3, r1
 8003a74:	813b      	strh	r3, [r7, #8]
 8003a76:	4613      	mov	r3, r2
 8003a78:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a88:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f000 f8c2 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00d      	beq.n	8003ace <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003abc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ac0:	d103      	bne.n	8003aca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ac8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e0aa      	b.n	8003c24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ace:	897b      	ldrh	r3, [r7, #10]
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003adc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	6a3a      	ldr	r2, [r7, #32]
 8003ae2:	4952      	ldr	r1, [pc, #328]	; (8003c2c <I2C_RequestMemoryRead+0x1cc>)
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 f8fa 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e097      	b.n	8003c24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b0c:	6a39      	ldr	r1, [r7, #32]
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 f964 	bl	8003ddc <I2C_WaitOnTXEFlagUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00d      	beq.n	8003b36 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d107      	bne.n	8003b32 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e076      	b.n	8003c24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b36:	88fb      	ldrh	r3, [r7, #6]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d105      	bne.n	8003b48 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b3c:	893b      	ldrh	r3, [r7, #8]
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	611a      	str	r2, [r3, #16]
 8003b46:	e021      	b.n	8003b8c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b48:	893b      	ldrh	r3, [r7, #8]
 8003b4a:	0a1b      	lsrs	r3, r3, #8
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	b2da      	uxtb	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b58:	6a39      	ldr	r1, [r7, #32]
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 f93e 	bl	8003ddc <I2C_WaitOnTXEFlagUntilTimeout>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00d      	beq.n	8003b82 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d107      	bne.n	8003b7e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e050      	b.n	8003c24 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b82:	893b      	ldrh	r3, [r7, #8]
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b8e:	6a39      	ldr	r1, [r7, #32]
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f000 f923 	bl	8003ddc <I2C_WaitOnTXEFlagUntilTimeout>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00d      	beq.n	8003bb8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	2b04      	cmp	r3, #4
 8003ba2:	d107      	bne.n	8003bb4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bb2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e035      	b.n	8003c24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bc6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bca:	9300      	str	r3, [sp, #0]
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 f82b 	bl	8003c30 <I2C_WaitOnFlagUntilTimeout>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00d      	beq.n	8003bfc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bee:	d103      	bne.n	8003bf8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bf6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e013      	b.n	8003c24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003bfc:	897b      	ldrh	r3, [r7, #10]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	f043 0301 	orr.w	r3, r3, #1
 8003c04:	b2da      	uxtb	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0e:	6a3a      	ldr	r2, [r7, #32]
 8003c10:	4906      	ldr	r1, [pc, #24]	; (8003c2c <I2C_RequestMemoryRead+0x1cc>)
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 f863 	bl	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e000      	b.n	8003c24 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	00010002 	.word	0x00010002

08003c30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	603b      	str	r3, [r7, #0]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c40:	e025      	b.n	8003c8e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d021      	beq.n	8003c8e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4a:	f7fe fafb 	bl	8002244 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d302      	bcc.n	8003c60 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d116      	bne.n	8003c8e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2220      	movs	r2, #32
 8003c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	f043 0220 	orr.w	r2, r3, #32
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e023      	b.n	8003cd6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	0c1b      	lsrs	r3, r3, #16
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d10d      	bne.n	8003cb4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	43da      	mvns	r2, r3
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	bf0c      	ite	eq
 8003caa:	2301      	moveq	r3, #1
 8003cac:	2300      	movne	r3, #0
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	e00c      	b.n	8003cce <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	43da      	mvns	r2, r3
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bf0c      	ite	eq
 8003cc6:	2301      	moveq	r3, #1
 8003cc8:	2300      	movne	r3, #0
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	461a      	mov	r2, r3
 8003cce:	79fb      	ldrb	r3, [r7, #7]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d0b6      	beq.n	8003c42 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b084      	sub	sp, #16
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	60f8      	str	r0, [r7, #12]
 8003ce6:	60b9      	str	r1, [r7, #8]
 8003ce8:	607a      	str	r2, [r7, #4]
 8003cea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cec:	e051      	b.n	8003d92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cfc:	d123      	bne.n	8003d46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d0c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d16:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2220      	movs	r2, #32
 8003d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	f043 0204 	orr.w	r2, r3, #4
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e046      	b.n	8003dd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d4c:	d021      	beq.n	8003d92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d4e:	f7fe fa79 	bl	8002244 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d302      	bcc.n	8003d64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d116      	bne.n	8003d92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	f043 0220 	orr.w	r2, r3, #32
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e020      	b.n	8003dd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	0c1b      	lsrs	r3, r3, #16
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d10c      	bne.n	8003db6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	43da      	mvns	r2, r3
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	4013      	ands	r3, r2
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	bf14      	ite	ne
 8003dae:	2301      	movne	r3, #1
 8003db0:	2300      	moveq	r3, #0
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	e00b      	b.n	8003dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	43da      	mvns	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf14      	ite	ne
 8003dc8:	2301      	movne	r3, #1
 8003dca:	2300      	moveq	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d18d      	bne.n	8003cee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003de8:	e02d      	b.n	8003e46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f8ce 	bl	8003f8c <I2C_IsAcknowledgeFailed>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e02d      	b.n	8003e56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e00:	d021      	beq.n	8003e46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e02:	f7fe fa1f 	bl	8002244 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d302      	bcc.n	8003e18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d116      	bne.n	8003e46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2220      	movs	r2, #32
 8003e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	f043 0220 	orr.w	r2, r3, #32
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e007      	b.n	8003e56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e50:	2b80      	cmp	r3, #128	; 0x80
 8003e52:	d1ca      	bne.n	8003dea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b084      	sub	sp, #16
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60f8      	str	r0, [r7, #12]
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e6a:	e02d      	b.n	8003ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f88d 	bl	8003f8c <I2C_IsAcknowledgeFailed>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e02d      	b.n	8003ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e82:	d021      	beq.n	8003ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e84:	f7fe f9de 	bl	8002244 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d302      	bcc.n	8003e9a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d116      	bne.n	8003ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e007      	b.n	8003ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	f003 0304 	and.w	r3, r3, #4
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	d1ca      	bne.n	8003e6c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003eec:	e042      	b.n	8003f74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	f003 0310 	and.w	r3, r3, #16
 8003ef8:	2b10      	cmp	r3, #16
 8003efa:	d119      	bne.n	8003f30 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0210 	mvn.w	r2, #16
 8003f04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2220      	movs	r2, #32
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e029      	b.n	8003f84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f30:	f7fe f988 	bl	8002244 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	68ba      	ldr	r2, [r7, #8]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d302      	bcc.n	8003f46 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d116      	bne.n	8003f74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f60:	f043 0220 	orr.w	r2, r3, #32
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e007      	b.n	8003f84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f7e:	2b40      	cmp	r3, #64	; 0x40
 8003f80:	d1b5      	bne.n	8003eee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fa2:	d11b      	bne.n	8003fdc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc8:	f043 0204 	orr.w	r2, r3, #4
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e000      	b.n	8003fde <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
	...

08003fec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e0cc      	b.n	800419a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004000:	4b68      	ldr	r3, [pc, #416]	; (80041a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 030f 	and.w	r3, r3, #15
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	429a      	cmp	r2, r3
 800400c:	d90c      	bls.n	8004028 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800400e:	4b65      	ldr	r3, [pc, #404]	; (80041a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	b2d2      	uxtb	r2, r2
 8004014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004016:	4b63      	ldr	r3, [pc, #396]	; (80041a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	429a      	cmp	r2, r3
 8004022:	d001      	beq.n	8004028 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e0b8      	b.n	800419a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d020      	beq.n	8004076 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004040:	4b59      	ldr	r3, [pc, #356]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	4a58      	ldr	r2, [pc, #352]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800404a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0308 	and.w	r3, r3, #8
 8004054:	2b00      	cmp	r3, #0
 8004056:	d005      	beq.n	8004064 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004058:	4b53      	ldr	r3, [pc, #332]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	4a52      	ldr	r2, [pc, #328]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 800405e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004062:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004064:	4b50      	ldr	r3, [pc, #320]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	494d      	ldr	r1, [pc, #308]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d044      	beq.n	800410c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d107      	bne.n	800409a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800408a:	4b47      	ldr	r3, [pc, #284]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d119      	bne.n	80040ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e07f      	b.n	800419a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d003      	beq.n	80040aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040a6:	2b03      	cmp	r3, #3
 80040a8:	d107      	bne.n	80040ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040aa:	4b3f      	ldr	r3, [pc, #252]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d109      	bne.n	80040ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e06f      	b.n	800419a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ba:	4b3b      	ldr	r3, [pc, #236]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e067      	b.n	800419a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ca:	4b37      	ldr	r3, [pc, #220]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f023 0203 	bic.w	r2, r3, #3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	4934      	ldr	r1, [pc, #208]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040dc:	f7fe f8b2 	bl	8002244 <HAL_GetTick>
 80040e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e2:	e00a      	b.n	80040fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040e4:	f7fe f8ae 	bl	8002244 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e04f      	b.n	800419a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040fa:	4b2b      	ldr	r3, [pc, #172]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 020c 	and.w	r2, r3, #12
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	429a      	cmp	r2, r3
 800410a:	d1eb      	bne.n	80040e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800410c:	4b25      	ldr	r3, [pc, #148]	; (80041a4 <HAL_RCC_ClockConfig+0x1b8>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 030f 	and.w	r3, r3, #15
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	429a      	cmp	r2, r3
 8004118:	d20c      	bcs.n	8004134 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800411a:	4b22      	ldr	r3, [pc, #136]	; (80041a4 <HAL_RCC_ClockConfig+0x1b8>)
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	b2d2      	uxtb	r2, r2
 8004120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004122:	4b20      	ldr	r3, [pc, #128]	; (80041a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 030f 	and.w	r3, r3, #15
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	429a      	cmp	r2, r3
 800412e:	d001      	beq.n	8004134 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e032      	b.n	800419a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	2b00      	cmp	r3, #0
 800413e:	d008      	beq.n	8004152 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004140:	4b19      	ldr	r3, [pc, #100]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	4916      	ldr	r1, [pc, #88]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 800414e:	4313      	orrs	r3, r2
 8004150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d009      	beq.n	8004172 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800415e:	4b12      	ldr	r3, [pc, #72]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	490e      	ldr	r1, [pc, #56]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 800416e:	4313      	orrs	r3, r2
 8004170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004172:	f000 f855 	bl	8004220 <HAL_RCC_GetSysClockFreq>
 8004176:	4602      	mov	r2, r0
 8004178:	4b0b      	ldr	r3, [pc, #44]	; (80041a8 <HAL_RCC_ClockConfig+0x1bc>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	091b      	lsrs	r3, r3, #4
 800417e:	f003 030f 	and.w	r3, r3, #15
 8004182:	490a      	ldr	r1, [pc, #40]	; (80041ac <HAL_RCC_ClockConfig+0x1c0>)
 8004184:	5ccb      	ldrb	r3, [r1, r3]
 8004186:	fa22 f303 	lsr.w	r3, r2, r3
 800418a:	4a09      	ldr	r2, [pc, #36]	; (80041b0 <HAL_RCC_ClockConfig+0x1c4>)
 800418c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800418e:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f7fe f812 	bl	80021bc <HAL_InitTick>

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40023c00 	.word	0x40023c00
 80041a8:	40023800 	.word	0x40023800
 80041ac:	08009828 	.word	0x08009828
 80041b0:	20000000 	.word	0x20000000
 80041b4:	20000004 	.word	0x20000004

080041b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041b8:	b480      	push	{r7}
 80041ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041bc:	4b03      	ldr	r3, [pc, #12]	; (80041cc <HAL_RCC_GetHCLKFreq+0x14>)
 80041be:	681b      	ldr	r3, [r3, #0]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	20000000 	.word	0x20000000

080041d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80041d4:	f7ff fff0 	bl	80041b8 <HAL_RCC_GetHCLKFreq>
 80041d8:	4602      	mov	r2, r0
 80041da:	4b05      	ldr	r3, [pc, #20]	; (80041f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	0a9b      	lsrs	r3, r3, #10
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	4903      	ldr	r1, [pc, #12]	; (80041f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041e6:	5ccb      	ldrb	r3, [r1, r3]
 80041e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40023800 	.word	0x40023800
 80041f4:	08009838 	.word	0x08009838

080041f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041fc:	f7ff ffdc 	bl	80041b8 <HAL_RCC_GetHCLKFreq>
 8004200:	4602      	mov	r2, r0
 8004202:	4b05      	ldr	r3, [pc, #20]	; (8004218 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	0b5b      	lsrs	r3, r3, #13
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	4903      	ldr	r1, [pc, #12]	; (800421c <HAL_RCC_GetPCLK2Freq+0x24>)
 800420e:	5ccb      	ldrb	r3, [r1, r3]
 8004210:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004214:	4618      	mov	r0, r3
 8004216:	bd80      	pop	{r7, pc}
 8004218:	40023800 	.word	0x40023800
 800421c:	08009838 	.word	0x08009838

08004220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004224:	b0ae      	sub	sp, #184	; 0xb8
 8004226:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800422e:	2300      	movs	r3, #0
 8004230:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004246:	4bcb      	ldr	r3, [pc, #812]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 030c 	and.w	r3, r3, #12
 800424e:	2b0c      	cmp	r3, #12
 8004250:	f200 8206 	bhi.w	8004660 <HAL_RCC_GetSysClockFreq+0x440>
 8004254:	a201      	add	r2, pc, #4	; (adr r2, 800425c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425a:	bf00      	nop
 800425c:	08004291 	.word	0x08004291
 8004260:	08004661 	.word	0x08004661
 8004264:	08004661 	.word	0x08004661
 8004268:	08004661 	.word	0x08004661
 800426c:	08004299 	.word	0x08004299
 8004270:	08004661 	.word	0x08004661
 8004274:	08004661 	.word	0x08004661
 8004278:	08004661 	.word	0x08004661
 800427c:	080042a1 	.word	0x080042a1
 8004280:	08004661 	.word	0x08004661
 8004284:	08004661 	.word	0x08004661
 8004288:	08004661 	.word	0x08004661
 800428c:	08004491 	.word	0x08004491
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004290:	4bb9      	ldr	r3, [pc, #740]	; (8004578 <HAL_RCC_GetSysClockFreq+0x358>)
 8004292:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004296:	e1e7      	b.n	8004668 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004298:	4bb8      	ldr	r3, [pc, #736]	; (800457c <HAL_RCC_GetSysClockFreq+0x35c>)
 800429a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800429e:	e1e3      	b.n	8004668 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042a0:	4bb4      	ldr	r3, [pc, #720]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042ac:	4bb1      	ldr	r3, [pc, #708]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d071      	beq.n	800439c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b8:	4bae      	ldr	r3, [pc, #696]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	099b      	lsrs	r3, r3, #6
 80042be:	2200      	movs	r2, #0
 80042c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80042c4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80042c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80042cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80042d4:	2300      	movs	r3, #0
 80042d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80042da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80042de:	4622      	mov	r2, r4
 80042e0:	462b      	mov	r3, r5
 80042e2:	f04f 0000 	mov.w	r0, #0
 80042e6:	f04f 0100 	mov.w	r1, #0
 80042ea:	0159      	lsls	r1, r3, #5
 80042ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042f0:	0150      	lsls	r0, r2, #5
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	4621      	mov	r1, r4
 80042f8:	1a51      	subs	r1, r2, r1
 80042fa:	6439      	str	r1, [r7, #64]	; 0x40
 80042fc:	4629      	mov	r1, r5
 80042fe:	eb63 0301 	sbc.w	r3, r3, r1
 8004302:	647b      	str	r3, [r7, #68]	; 0x44
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004310:	4649      	mov	r1, r9
 8004312:	018b      	lsls	r3, r1, #6
 8004314:	4641      	mov	r1, r8
 8004316:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800431a:	4641      	mov	r1, r8
 800431c:	018a      	lsls	r2, r1, #6
 800431e:	4641      	mov	r1, r8
 8004320:	1a51      	subs	r1, r2, r1
 8004322:	63b9      	str	r1, [r7, #56]	; 0x38
 8004324:	4649      	mov	r1, r9
 8004326:	eb63 0301 	sbc.w	r3, r3, r1
 800432a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800432c:	f04f 0200 	mov.w	r2, #0
 8004330:	f04f 0300 	mov.w	r3, #0
 8004334:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004338:	4649      	mov	r1, r9
 800433a:	00cb      	lsls	r3, r1, #3
 800433c:	4641      	mov	r1, r8
 800433e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004342:	4641      	mov	r1, r8
 8004344:	00ca      	lsls	r2, r1, #3
 8004346:	4610      	mov	r0, r2
 8004348:	4619      	mov	r1, r3
 800434a:	4603      	mov	r3, r0
 800434c:	4622      	mov	r2, r4
 800434e:	189b      	adds	r3, r3, r2
 8004350:	633b      	str	r3, [r7, #48]	; 0x30
 8004352:	462b      	mov	r3, r5
 8004354:	460a      	mov	r2, r1
 8004356:	eb42 0303 	adc.w	r3, r2, r3
 800435a:	637b      	str	r3, [r7, #52]	; 0x34
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004368:	4629      	mov	r1, r5
 800436a:	024b      	lsls	r3, r1, #9
 800436c:	4621      	mov	r1, r4
 800436e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004372:	4621      	mov	r1, r4
 8004374:	024a      	lsls	r2, r1, #9
 8004376:	4610      	mov	r0, r2
 8004378:	4619      	mov	r1, r3
 800437a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800437e:	2200      	movs	r2, #0
 8004380:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004384:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004388:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800438c:	f7fc fc7c 	bl	8000c88 <__aeabi_uldivmod>
 8004390:	4602      	mov	r2, r0
 8004392:	460b      	mov	r3, r1
 8004394:	4613      	mov	r3, r2
 8004396:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800439a:	e067      	b.n	800446c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800439c:	4b75      	ldr	r3, [pc, #468]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	099b      	lsrs	r3, r3, #6
 80043a2:	2200      	movs	r2, #0
 80043a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80043a8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80043ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80043b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80043b6:	2300      	movs	r3, #0
 80043b8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80043ba:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80043be:	4622      	mov	r2, r4
 80043c0:	462b      	mov	r3, r5
 80043c2:	f04f 0000 	mov.w	r0, #0
 80043c6:	f04f 0100 	mov.w	r1, #0
 80043ca:	0159      	lsls	r1, r3, #5
 80043cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043d0:	0150      	lsls	r0, r2, #5
 80043d2:	4602      	mov	r2, r0
 80043d4:	460b      	mov	r3, r1
 80043d6:	4621      	mov	r1, r4
 80043d8:	1a51      	subs	r1, r2, r1
 80043da:	62b9      	str	r1, [r7, #40]	; 0x28
 80043dc:	4629      	mov	r1, r5
 80043de:	eb63 0301 	sbc.w	r3, r3, r1
 80043e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043e4:	f04f 0200 	mov.w	r2, #0
 80043e8:	f04f 0300 	mov.w	r3, #0
 80043ec:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80043f0:	4649      	mov	r1, r9
 80043f2:	018b      	lsls	r3, r1, #6
 80043f4:	4641      	mov	r1, r8
 80043f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043fa:	4641      	mov	r1, r8
 80043fc:	018a      	lsls	r2, r1, #6
 80043fe:	4641      	mov	r1, r8
 8004400:	ebb2 0a01 	subs.w	sl, r2, r1
 8004404:	4649      	mov	r1, r9
 8004406:	eb63 0b01 	sbc.w	fp, r3, r1
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	f04f 0300 	mov.w	r3, #0
 8004412:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004416:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800441a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800441e:	4692      	mov	sl, r2
 8004420:	469b      	mov	fp, r3
 8004422:	4623      	mov	r3, r4
 8004424:	eb1a 0303 	adds.w	r3, sl, r3
 8004428:	623b      	str	r3, [r7, #32]
 800442a:	462b      	mov	r3, r5
 800442c:	eb4b 0303 	adc.w	r3, fp, r3
 8004430:	627b      	str	r3, [r7, #36]	; 0x24
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	f04f 0300 	mov.w	r3, #0
 800443a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800443e:	4629      	mov	r1, r5
 8004440:	028b      	lsls	r3, r1, #10
 8004442:	4621      	mov	r1, r4
 8004444:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004448:	4621      	mov	r1, r4
 800444a:	028a      	lsls	r2, r1, #10
 800444c:	4610      	mov	r0, r2
 800444e:	4619      	mov	r1, r3
 8004450:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004454:	2200      	movs	r2, #0
 8004456:	673b      	str	r3, [r7, #112]	; 0x70
 8004458:	677a      	str	r2, [r7, #116]	; 0x74
 800445a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800445e:	f7fc fc13 	bl	8000c88 <__aeabi_uldivmod>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4613      	mov	r3, r2
 8004468:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800446c:	4b41      	ldr	r3, [pc, #260]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	0c1b      	lsrs	r3, r3, #16
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	3301      	adds	r3, #1
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800447e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004482:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004486:	fbb2 f3f3 	udiv	r3, r2, r3
 800448a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800448e:	e0eb      	b.n	8004668 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004490:	4b38      	ldr	r3, [pc, #224]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004498:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800449c:	4b35      	ldr	r3, [pc, #212]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d06b      	beq.n	8004580 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044a8:	4b32      	ldr	r3, [pc, #200]	; (8004574 <HAL_RCC_GetSysClockFreq+0x354>)
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	099b      	lsrs	r3, r3, #6
 80044ae:	2200      	movs	r2, #0
 80044b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80044b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80044b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ba:	663b      	str	r3, [r7, #96]	; 0x60
 80044bc:	2300      	movs	r3, #0
 80044be:	667b      	str	r3, [r7, #100]	; 0x64
 80044c0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80044c4:	4622      	mov	r2, r4
 80044c6:	462b      	mov	r3, r5
 80044c8:	f04f 0000 	mov.w	r0, #0
 80044cc:	f04f 0100 	mov.w	r1, #0
 80044d0:	0159      	lsls	r1, r3, #5
 80044d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044d6:	0150      	lsls	r0, r2, #5
 80044d8:	4602      	mov	r2, r0
 80044da:	460b      	mov	r3, r1
 80044dc:	4621      	mov	r1, r4
 80044de:	1a51      	subs	r1, r2, r1
 80044e0:	61b9      	str	r1, [r7, #24]
 80044e2:	4629      	mov	r1, r5
 80044e4:	eb63 0301 	sbc.w	r3, r3, r1
 80044e8:	61fb      	str	r3, [r7, #28]
 80044ea:	f04f 0200 	mov.w	r2, #0
 80044ee:	f04f 0300 	mov.w	r3, #0
 80044f2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80044f6:	4659      	mov	r1, fp
 80044f8:	018b      	lsls	r3, r1, #6
 80044fa:	4651      	mov	r1, sl
 80044fc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004500:	4651      	mov	r1, sl
 8004502:	018a      	lsls	r2, r1, #6
 8004504:	4651      	mov	r1, sl
 8004506:	ebb2 0801 	subs.w	r8, r2, r1
 800450a:	4659      	mov	r1, fp
 800450c:	eb63 0901 	sbc.w	r9, r3, r1
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	f04f 0300 	mov.w	r3, #0
 8004518:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800451c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004520:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004524:	4690      	mov	r8, r2
 8004526:	4699      	mov	r9, r3
 8004528:	4623      	mov	r3, r4
 800452a:	eb18 0303 	adds.w	r3, r8, r3
 800452e:	613b      	str	r3, [r7, #16]
 8004530:	462b      	mov	r3, r5
 8004532:	eb49 0303 	adc.w	r3, r9, r3
 8004536:	617b      	str	r3, [r7, #20]
 8004538:	f04f 0200 	mov.w	r2, #0
 800453c:	f04f 0300 	mov.w	r3, #0
 8004540:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004544:	4629      	mov	r1, r5
 8004546:	024b      	lsls	r3, r1, #9
 8004548:	4621      	mov	r1, r4
 800454a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800454e:	4621      	mov	r1, r4
 8004550:	024a      	lsls	r2, r1, #9
 8004552:	4610      	mov	r0, r2
 8004554:	4619      	mov	r1, r3
 8004556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800455a:	2200      	movs	r2, #0
 800455c:	65bb      	str	r3, [r7, #88]	; 0x58
 800455e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004560:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004564:	f7fc fb90 	bl	8000c88 <__aeabi_uldivmod>
 8004568:	4602      	mov	r2, r0
 800456a:	460b      	mov	r3, r1
 800456c:	4613      	mov	r3, r2
 800456e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004572:	e065      	b.n	8004640 <HAL_RCC_GetSysClockFreq+0x420>
 8004574:	40023800 	.word	0x40023800
 8004578:	00f42400 	.word	0x00f42400
 800457c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004580:	4b3d      	ldr	r3, [pc, #244]	; (8004678 <HAL_RCC_GetSysClockFreq+0x458>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	099b      	lsrs	r3, r3, #6
 8004586:	2200      	movs	r2, #0
 8004588:	4618      	mov	r0, r3
 800458a:	4611      	mov	r1, r2
 800458c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004590:	653b      	str	r3, [r7, #80]	; 0x50
 8004592:	2300      	movs	r3, #0
 8004594:	657b      	str	r3, [r7, #84]	; 0x54
 8004596:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800459a:	4642      	mov	r2, r8
 800459c:	464b      	mov	r3, r9
 800459e:	f04f 0000 	mov.w	r0, #0
 80045a2:	f04f 0100 	mov.w	r1, #0
 80045a6:	0159      	lsls	r1, r3, #5
 80045a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045ac:	0150      	lsls	r0, r2, #5
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	4641      	mov	r1, r8
 80045b4:	1a51      	subs	r1, r2, r1
 80045b6:	60b9      	str	r1, [r7, #8]
 80045b8:	4649      	mov	r1, r9
 80045ba:	eb63 0301 	sbc.w	r3, r3, r1
 80045be:	60fb      	str	r3, [r7, #12]
 80045c0:	f04f 0200 	mov.w	r2, #0
 80045c4:	f04f 0300 	mov.w	r3, #0
 80045c8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80045cc:	4659      	mov	r1, fp
 80045ce:	018b      	lsls	r3, r1, #6
 80045d0:	4651      	mov	r1, sl
 80045d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045d6:	4651      	mov	r1, sl
 80045d8:	018a      	lsls	r2, r1, #6
 80045da:	4651      	mov	r1, sl
 80045dc:	1a54      	subs	r4, r2, r1
 80045de:	4659      	mov	r1, fp
 80045e0:	eb63 0501 	sbc.w	r5, r3, r1
 80045e4:	f04f 0200 	mov.w	r2, #0
 80045e8:	f04f 0300 	mov.w	r3, #0
 80045ec:	00eb      	lsls	r3, r5, #3
 80045ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045f2:	00e2      	lsls	r2, r4, #3
 80045f4:	4614      	mov	r4, r2
 80045f6:	461d      	mov	r5, r3
 80045f8:	4643      	mov	r3, r8
 80045fa:	18e3      	adds	r3, r4, r3
 80045fc:	603b      	str	r3, [r7, #0]
 80045fe:	464b      	mov	r3, r9
 8004600:	eb45 0303 	adc.w	r3, r5, r3
 8004604:	607b      	str	r3, [r7, #4]
 8004606:	f04f 0200 	mov.w	r2, #0
 800460a:	f04f 0300 	mov.w	r3, #0
 800460e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004612:	4629      	mov	r1, r5
 8004614:	028b      	lsls	r3, r1, #10
 8004616:	4621      	mov	r1, r4
 8004618:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800461c:	4621      	mov	r1, r4
 800461e:	028a      	lsls	r2, r1, #10
 8004620:	4610      	mov	r0, r2
 8004622:	4619      	mov	r1, r3
 8004624:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004628:	2200      	movs	r2, #0
 800462a:	64bb      	str	r3, [r7, #72]	; 0x48
 800462c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800462e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004632:	f7fc fb29 	bl	8000c88 <__aeabi_uldivmod>
 8004636:	4602      	mov	r2, r0
 8004638:	460b      	mov	r3, r1
 800463a:	4613      	mov	r3, r2
 800463c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004640:	4b0d      	ldr	r3, [pc, #52]	; (8004678 <HAL_RCC_GetSysClockFreq+0x458>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	0f1b      	lsrs	r3, r3, #28
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800464e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004652:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004656:	fbb2 f3f3 	udiv	r3, r2, r3
 800465a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800465e:	e003      	b.n	8004668 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004660:	4b06      	ldr	r3, [pc, #24]	; (800467c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004662:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004666:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004668:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800466c:	4618      	mov	r0, r3
 800466e:	37b8      	adds	r7, #184	; 0xb8
 8004670:	46bd      	mov	sp, r7
 8004672:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004676:	bf00      	nop
 8004678:	40023800 	.word	0x40023800
 800467c:	00f42400 	.word	0x00f42400

08004680 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e28d      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b00      	cmp	r3, #0
 800469c:	f000 8083 	beq.w	80047a6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80046a0:	4b94      	ldr	r3, [pc, #592]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 030c 	and.w	r3, r3, #12
 80046a8:	2b04      	cmp	r3, #4
 80046aa:	d019      	beq.n	80046e0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80046ac:	4b91      	ldr	r3, [pc, #580]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80046b4:	2b08      	cmp	r3, #8
 80046b6:	d106      	bne.n	80046c6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80046b8:	4b8e      	ldr	r3, [pc, #568]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046c4:	d00c      	beq.n	80046e0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046c6:	4b8b      	ldr	r3, [pc, #556]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80046ce:	2b0c      	cmp	r3, #12
 80046d0:	d112      	bne.n	80046f8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046d2:	4b88      	ldr	r3, [pc, #544]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046de:	d10b      	bne.n	80046f8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e0:	4b84      	ldr	r3, [pc, #528]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d05b      	beq.n	80047a4 <HAL_RCC_OscConfig+0x124>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d157      	bne.n	80047a4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e25a      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004700:	d106      	bne.n	8004710 <HAL_RCC_OscConfig+0x90>
 8004702:	4b7c      	ldr	r3, [pc, #496]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a7b      	ldr	r2, [pc, #492]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	e01d      	b.n	800474c <HAL_RCC_OscConfig+0xcc>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004718:	d10c      	bne.n	8004734 <HAL_RCC_OscConfig+0xb4>
 800471a:	4b76      	ldr	r3, [pc, #472]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a75      	ldr	r2, [pc, #468]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004720:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004724:	6013      	str	r3, [r2, #0]
 8004726:	4b73      	ldr	r3, [pc, #460]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a72      	ldr	r2, [pc, #456]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 800472c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004730:	6013      	str	r3, [r2, #0]
 8004732:	e00b      	b.n	800474c <HAL_RCC_OscConfig+0xcc>
 8004734:	4b6f      	ldr	r3, [pc, #444]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a6e      	ldr	r2, [pc, #440]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 800473a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800473e:	6013      	str	r3, [r2, #0]
 8004740:	4b6c      	ldr	r3, [pc, #432]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a6b      	ldr	r2, [pc, #428]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004746:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800474a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d013      	beq.n	800477c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004754:	f7fd fd76 	bl	8002244 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800475a:	e008      	b.n	800476e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800475c:	f7fd fd72 	bl	8002244 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b64      	cmp	r3, #100	; 0x64
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e21f      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800476e:	4b61      	ldr	r3, [pc, #388]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f0      	beq.n	800475c <HAL_RCC_OscConfig+0xdc>
 800477a:	e014      	b.n	80047a6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800477c:	f7fd fd62 	bl	8002244 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004784:	f7fd fd5e 	bl	8002244 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b64      	cmp	r3, #100	; 0x64
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e20b      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004796:	4b57      	ldr	r3, [pc, #348]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x104>
 80047a2:	e000      	b.n	80047a6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d06f      	beq.n	8004892 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80047b2:	4b50      	ldr	r3, [pc, #320]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f003 030c 	and.w	r3, r3, #12
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d017      	beq.n	80047ee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80047be:	4b4d      	ldr	r3, [pc, #308]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80047c6:	2b08      	cmp	r3, #8
 80047c8:	d105      	bne.n	80047d6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80047ca:	4b4a      	ldr	r3, [pc, #296]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00b      	beq.n	80047ee <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047d6:	4b47      	ldr	r3, [pc, #284]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80047de:	2b0c      	cmp	r3, #12
 80047e0:	d11c      	bne.n	800481c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047e2:	4b44      	ldr	r3, [pc, #272]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d116      	bne.n	800481c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ee:	4b41      	ldr	r3, [pc, #260]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <HAL_RCC_OscConfig+0x186>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d001      	beq.n	8004806 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e1d3      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004806:	4b3b      	ldr	r3, [pc, #236]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	4937      	ldr	r1, [pc, #220]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004816:	4313      	orrs	r3, r2
 8004818:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800481a:	e03a      	b.n	8004892 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d020      	beq.n	8004866 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004824:	4b34      	ldr	r3, [pc, #208]	; (80048f8 <HAL_RCC_OscConfig+0x278>)
 8004826:	2201      	movs	r2, #1
 8004828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482a:	f7fd fd0b 	bl	8002244 <HAL_GetTick>
 800482e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004830:	e008      	b.n	8004844 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004832:	f7fd fd07 	bl	8002244 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d901      	bls.n	8004844 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e1b4      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004844:	4b2b      	ldr	r3, [pc, #172]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d0f0      	beq.n	8004832 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004850:	4b28      	ldr	r3, [pc, #160]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	4925      	ldr	r1, [pc, #148]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004860:	4313      	orrs	r3, r2
 8004862:	600b      	str	r3, [r1, #0]
 8004864:	e015      	b.n	8004892 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004866:	4b24      	ldr	r3, [pc, #144]	; (80048f8 <HAL_RCC_OscConfig+0x278>)
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486c:	f7fd fcea 	bl	8002244 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004872:	e008      	b.n	8004886 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004874:	f7fd fce6 	bl	8002244 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e193      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004886:	4b1b      	ldr	r3, [pc, #108]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1f0      	bne.n	8004874 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0308 	and.w	r3, r3, #8
 800489a:	2b00      	cmp	r3, #0
 800489c:	d036      	beq.n	800490c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d016      	beq.n	80048d4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048a6:	4b15      	ldr	r3, [pc, #84]	; (80048fc <HAL_RCC_OscConfig+0x27c>)
 80048a8:	2201      	movs	r2, #1
 80048aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ac:	f7fd fcca 	bl	8002244 <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048b4:	f7fd fcc6 	bl	8002244 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e173      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048c6:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <HAL_RCC_OscConfig+0x274>)
 80048c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0f0      	beq.n	80048b4 <HAL_RCC_OscConfig+0x234>
 80048d2:	e01b      	b.n	800490c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048d4:	4b09      	ldr	r3, [pc, #36]	; (80048fc <HAL_RCC_OscConfig+0x27c>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048da:	f7fd fcb3 	bl	8002244 <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048e0:	e00e      	b.n	8004900 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048e2:	f7fd fcaf 	bl	8002244 <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d907      	bls.n	8004900 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e15c      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
 80048f4:	40023800 	.word	0x40023800
 80048f8:	42470000 	.word	0x42470000
 80048fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004900:	4b8a      	ldr	r3, [pc, #552]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1ea      	bne.n	80048e2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 8097 	beq.w	8004a48 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800491a:	2300      	movs	r3, #0
 800491c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800491e:	4b83      	ldr	r3, [pc, #524]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10f      	bne.n	800494a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800492a:	2300      	movs	r3, #0
 800492c:	60bb      	str	r3, [r7, #8]
 800492e:	4b7f      	ldr	r3, [pc, #508]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004932:	4a7e      	ldr	r2, [pc, #504]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004938:	6413      	str	r3, [r2, #64]	; 0x40
 800493a:	4b7c      	ldr	r3, [pc, #496]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 800493c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004942:	60bb      	str	r3, [r7, #8]
 8004944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004946:	2301      	movs	r3, #1
 8004948:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800494a:	4b79      	ldr	r3, [pc, #484]	; (8004b30 <HAL_RCC_OscConfig+0x4b0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004952:	2b00      	cmp	r3, #0
 8004954:	d118      	bne.n	8004988 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004956:	4b76      	ldr	r3, [pc, #472]	; (8004b30 <HAL_RCC_OscConfig+0x4b0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a75      	ldr	r2, [pc, #468]	; (8004b30 <HAL_RCC_OscConfig+0x4b0>)
 800495c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004962:	f7fd fc6f 	bl	8002244 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800496a:	f7fd fc6b 	bl	8002244 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e118      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800497c:	4b6c      	ldr	r3, [pc, #432]	; (8004b30 <HAL_RCC_OscConfig+0x4b0>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0f0      	beq.n	800496a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d106      	bne.n	800499e <HAL_RCC_OscConfig+0x31e>
 8004990:	4b66      	ldr	r3, [pc, #408]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004994:	4a65      	ldr	r2, [pc, #404]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004996:	f043 0301 	orr.w	r3, r3, #1
 800499a:	6713      	str	r3, [r2, #112]	; 0x70
 800499c:	e01c      	b.n	80049d8 <HAL_RCC_OscConfig+0x358>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b05      	cmp	r3, #5
 80049a4:	d10c      	bne.n	80049c0 <HAL_RCC_OscConfig+0x340>
 80049a6:	4b61      	ldr	r3, [pc, #388]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049aa:	4a60      	ldr	r2, [pc, #384]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049ac:	f043 0304 	orr.w	r3, r3, #4
 80049b0:	6713      	str	r3, [r2, #112]	; 0x70
 80049b2:	4b5e      	ldr	r3, [pc, #376]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b6:	4a5d      	ldr	r2, [pc, #372]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049b8:	f043 0301 	orr.w	r3, r3, #1
 80049bc:	6713      	str	r3, [r2, #112]	; 0x70
 80049be:	e00b      	b.n	80049d8 <HAL_RCC_OscConfig+0x358>
 80049c0:	4b5a      	ldr	r3, [pc, #360]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049c4:	4a59      	ldr	r2, [pc, #356]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049c6:	f023 0301 	bic.w	r3, r3, #1
 80049ca:	6713      	str	r3, [r2, #112]	; 0x70
 80049cc:	4b57      	ldr	r3, [pc, #348]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d0:	4a56      	ldr	r2, [pc, #344]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 80049d2:	f023 0304 	bic.w	r3, r3, #4
 80049d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d015      	beq.n	8004a0c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e0:	f7fd fc30 	bl	8002244 <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049e6:	e00a      	b.n	80049fe <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049e8:	f7fd fc2c 	bl	8002244 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e0d7      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049fe:	4b4b      	ldr	r3, [pc, #300]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d0ee      	beq.n	80049e8 <HAL_RCC_OscConfig+0x368>
 8004a0a:	e014      	b.n	8004a36 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a0c:	f7fd fc1a 	bl	8002244 <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a12:	e00a      	b.n	8004a2a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a14:	f7fd fc16 	bl	8002244 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e0c1      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a2a:	4b40      	ldr	r3, [pc, #256]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1ee      	bne.n	8004a14 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a36:	7dfb      	ldrb	r3, [r7, #23]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d105      	bne.n	8004a48 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a3c:	4b3b      	ldr	r3, [pc, #236]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a40:	4a3a      	ldr	r2, [pc, #232]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004a42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 80ad 	beq.w	8004bac <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a52:	4b36      	ldr	r3, [pc, #216]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 030c 	and.w	r3, r3, #12
 8004a5a:	2b08      	cmp	r3, #8
 8004a5c:	d060      	beq.n	8004b20 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d145      	bne.n	8004af2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a66:	4b33      	ldr	r3, [pc, #204]	; (8004b34 <HAL_RCC_OscConfig+0x4b4>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a6c:	f7fd fbea 	bl	8002244 <HAL_GetTick>
 8004a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a72:	e008      	b.n	8004a86 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a74:	f7fd fbe6 	bl	8002244 <HAL_GetTick>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d901      	bls.n	8004a86 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e093      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a86:	4b29      	ldr	r3, [pc, #164]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1f0      	bne.n	8004a74 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69da      	ldr	r2, [r3, #28]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa0:	019b      	lsls	r3, r3, #6
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa8:	085b      	lsrs	r3, r3, #1
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	041b      	lsls	r3, r3, #16
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab4:	061b      	lsls	r3, r3, #24
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abc:	071b      	lsls	r3, r3, #28
 8004abe:	491b      	ldr	r1, [pc, #108]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ac4:	4b1b      	ldr	r3, [pc, #108]	; (8004b34 <HAL_RCC_OscConfig+0x4b4>)
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aca:	f7fd fbbb 	bl	8002244 <HAL_GetTick>
 8004ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ad2:	f7fd fbb7 	bl	8002244 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e064      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ae4:	4b11      	ldr	r3, [pc, #68]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0f0      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x452>
 8004af0:	e05c      	b.n	8004bac <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004af2:	4b10      	ldr	r3, [pc, #64]	; (8004b34 <HAL_RCC_OscConfig+0x4b4>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7fd fba4 	bl	8002244 <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b00:	f7fd fba0 	bl	8002244 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e04d      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b12:	4b06      	ldr	r3, [pc, #24]	; (8004b2c <HAL_RCC_OscConfig+0x4ac>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <HAL_RCC_OscConfig+0x480>
 8004b1e:	e045      	b.n	8004bac <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d107      	bne.n	8004b38 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e040      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	40007000 	.word	0x40007000
 8004b34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b38:	4b1f      	ldr	r3, [pc, #124]	; (8004bb8 <HAL_RCC_OscConfig+0x538>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d030      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d129      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d122      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b68:	4013      	ands	r3, r2
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d119      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b7e:	085b      	lsrs	r3, r3, #1
 8004b80:	3b01      	subs	r3, #1
 8004b82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d10f      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d107      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d001      	beq.n	8004bac <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e000      	b.n	8004bae <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	40023800 	.word	0x40023800

08004bbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e03f      	b.n	8004c4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d106      	bne.n	8004be8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7fd fa56 	bl	8002094 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2224      	movs	r2, #36	; 0x24
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68da      	ldr	r2, [r3, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f929 	bl	8004e58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	691a      	ldr	r2, [r3, #16]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695a      	ldr	r2, [r3, #20]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2220      	movs	r2, #32
 8004c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3708      	adds	r7, #8
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b08a      	sub	sp, #40	; 0x28
 8004c5a:	af02      	add	r7, sp, #8
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	603b      	str	r3, [r7, #0]
 8004c62:	4613      	mov	r3, r2
 8004c64:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c66:	2300      	movs	r3, #0
 8004c68:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b20      	cmp	r3, #32
 8004c74:	d17c      	bne.n	8004d70 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <HAL_UART_Transmit+0x2c>
 8004c7c:	88fb      	ldrh	r3, [r7, #6]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e075      	b.n	8004d72 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_UART_Transmit+0x3e>
 8004c90:	2302      	movs	r3, #2
 8004c92:	e06e      	b.n	8004d72 <HAL_UART_Transmit+0x11c>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2221      	movs	r2, #33	; 0x21
 8004ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004caa:	f7fd facb 	bl	8002244 <HAL_GetTick>
 8004cae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	88fa      	ldrh	r2, [r7, #6]
 8004cb4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	88fa      	ldrh	r2, [r7, #6]
 8004cba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cc4:	d108      	bne.n	8004cd8 <HAL_UART_Transmit+0x82>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d104      	bne.n	8004cd8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	61bb      	str	r3, [r7, #24]
 8004cd6:	e003      	b.n	8004ce0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004ce8:	e02a      	b.n	8004d40 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2180      	movs	r1, #128	; 0x80
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f000 f840 	bl	8004d7a <UART_WaitOnFlagUntilTimeout>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e036      	b.n	8004d72 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10b      	bne.n	8004d22 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	881b      	ldrh	r3, [r3, #0]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	3302      	adds	r3, #2
 8004d1e:	61bb      	str	r3, [r7, #24]
 8004d20:	e007      	b.n	8004d32 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	781a      	ldrb	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	3301      	adds	r3, #1
 8004d30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1cf      	bne.n	8004cea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2200      	movs	r2, #0
 8004d52:	2140      	movs	r1, #64	; 0x40
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f000 f810 	bl	8004d7a <UART_WaitOnFlagUntilTimeout>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d001      	beq.n	8004d64 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e006      	b.n	8004d72 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	e000      	b.n	8004d72 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d70:	2302      	movs	r3, #2
  }
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3720      	adds	r7, #32
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b090      	sub	sp, #64	; 0x40
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	60f8      	str	r0, [r7, #12]
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	603b      	str	r3, [r7, #0]
 8004d86:	4613      	mov	r3, r2
 8004d88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d8a:	e050      	b.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d92:	d04c      	beq.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <UART_WaitOnFlagUntilTimeout+0x30>
 8004d9a:	f7fd fa53 	bl	8002244 <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d241      	bcs.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	330c      	adds	r3, #12
 8004db0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db4:	e853 3f00 	ldrex	r3, [r3]
 8004db8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	330c      	adds	r3, #12
 8004dc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004dca:	637a      	str	r2, [r7, #52]	; 0x34
 8004dcc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004dd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004dd2:	e841 2300 	strex	r3, r2, [r1]
 8004dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1e5      	bne.n	8004daa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3314      	adds	r3, #20
 8004de4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	e853 3f00 	ldrex	r3, [r3]
 8004dec:	613b      	str	r3, [r7, #16]
   return(result);
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	f023 0301 	bic.w	r3, r3, #1
 8004df4:	63bb      	str	r3, [r7, #56]	; 0x38
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	3314      	adds	r3, #20
 8004dfc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dfe:	623a      	str	r2, [r7, #32]
 8004e00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e02:	69f9      	ldr	r1, [r7, #28]
 8004e04:	6a3a      	ldr	r2, [r7, #32]
 8004e06:	e841 2300 	strex	r3, r2, [r1]
 8004e0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1e5      	bne.n	8004dde <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2220      	movs	r2, #32
 8004e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e00f      	b.n	8004e4e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	4013      	ands	r3, r2
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	bf0c      	ite	eq
 8004e3e:	2301      	moveq	r3, #1
 8004e40:	2300      	movne	r3, #0
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	461a      	mov	r2, r3
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d09f      	beq.n	8004d8c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3740      	adds	r7, #64	; 0x40
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e5c:	b0c0      	sub	sp, #256	; 0x100
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e74:	68d9      	ldr	r1, [r3, #12]
 8004e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	ea40 0301 	orr.w	r3, r0, r1
 8004e80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	431a      	orrs	r2, r3
 8004e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004eb0:	f021 010c 	bic.w	r1, r1, #12
 8004eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ebe:	430b      	orrs	r3, r1
 8004ec0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ed2:	6999      	ldr	r1, [r3, #24]
 8004ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	ea40 0301 	orr.w	r3, r0, r1
 8004ede:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	4b8f      	ldr	r3, [pc, #572]	; (8005124 <UART_SetConfig+0x2cc>)
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d005      	beq.n	8004ef8 <UART_SetConfig+0xa0>
 8004eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	4b8d      	ldr	r3, [pc, #564]	; (8005128 <UART_SetConfig+0x2d0>)
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d104      	bne.n	8004f02 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ef8:	f7ff f97e 	bl	80041f8 <HAL_RCC_GetPCLK2Freq>
 8004efc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004f00:	e003      	b.n	8004f0a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f02:	f7ff f965 	bl	80041d0 <HAL_RCC_GetPCLK1Freq>
 8004f06:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f0e:	69db      	ldr	r3, [r3, #28]
 8004f10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f14:	f040 810c 	bne.w	8005130 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004f22:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004f26:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004f2a:	4622      	mov	r2, r4
 8004f2c:	462b      	mov	r3, r5
 8004f2e:	1891      	adds	r1, r2, r2
 8004f30:	65b9      	str	r1, [r7, #88]	; 0x58
 8004f32:	415b      	adcs	r3, r3
 8004f34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f36:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	eb12 0801 	adds.w	r8, r2, r1
 8004f40:	4629      	mov	r1, r5
 8004f42:	eb43 0901 	adc.w	r9, r3, r1
 8004f46:	f04f 0200 	mov.w	r2, #0
 8004f4a:	f04f 0300 	mov.w	r3, #0
 8004f4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f5a:	4690      	mov	r8, r2
 8004f5c:	4699      	mov	r9, r3
 8004f5e:	4623      	mov	r3, r4
 8004f60:	eb18 0303 	adds.w	r3, r8, r3
 8004f64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004f68:	462b      	mov	r3, r5
 8004f6a:	eb49 0303 	adc.w	r3, r9, r3
 8004f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004f7e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004f82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004f86:	460b      	mov	r3, r1
 8004f88:	18db      	adds	r3, r3, r3
 8004f8a:	653b      	str	r3, [r7, #80]	; 0x50
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	eb42 0303 	adc.w	r3, r2, r3
 8004f92:	657b      	str	r3, [r7, #84]	; 0x54
 8004f94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004f9c:	f7fb fe74 	bl	8000c88 <__aeabi_uldivmod>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4b61      	ldr	r3, [pc, #388]	; (800512c <UART_SetConfig+0x2d4>)
 8004fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	011c      	lsls	r4, r3, #4
 8004fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004fb8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004fbc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004fc0:	4642      	mov	r2, r8
 8004fc2:	464b      	mov	r3, r9
 8004fc4:	1891      	adds	r1, r2, r2
 8004fc6:	64b9      	str	r1, [r7, #72]	; 0x48
 8004fc8:	415b      	adcs	r3, r3
 8004fca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fcc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004fd0:	4641      	mov	r1, r8
 8004fd2:	eb12 0a01 	adds.w	sl, r2, r1
 8004fd6:	4649      	mov	r1, r9
 8004fd8:	eb43 0b01 	adc.w	fp, r3, r1
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004fe8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ff0:	4692      	mov	sl, r2
 8004ff2:	469b      	mov	fp, r3
 8004ff4:	4643      	mov	r3, r8
 8004ff6:	eb1a 0303 	adds.w	r3, sl, r3
 8004ffa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004ffe:	464b      	mov	r3, r9
 8005000:	eb4b 0303 	adc.w	r3, fp, r3
 8005004:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005014:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005018:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800501c:	460b      	mov	r3, r1
 800501e:	18db      	adds	r3, r3, r3
 8005020:	643b      	str	r3, [r7, #64]	; 0x40
 8005022:	4613      	mov	r3, r2
 8005024:	eb42 0303 	adc.w	r3, r2, r3
 8005028:	647b      	str	r3, [r7, #68]	; 0x44
 800502a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800502e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005032:	f7fb fe29 	bl	8000c88 <__aeabi_uldivmod>
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4611      	mov	r1, r2
 800503c:	4b3b      	ldr	r3, [pc, #236]	; (800512c <UART_SetConfig+0x2d4>)
 800503e:	fba3 2301 	umull	r2, r3, r3, r1
 8005042:	095b      	lsrs	r3, r3, #5
 8005044:	2264      	movs	r2, #100	; 0x64
 8005046:	fb02 f303 	mul.w	r3, r2, r3
 800504a:	1acb      	subs	r3, r1, r3
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005052:	4b36      	ldr	r3, [pc, #216]	; (800512c <UART_SetConfig+0x2d4>)
 8005054:	fba3 2302 	umull	r2, r3, r3, r2
 8005058:	095b      	lsrs	r3, r3, #5
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005060:	441c      	add	r4, r3
 8005062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005066:	2200      	movs	r2, #0
 8005068:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800506c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005070:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005074:	4642      	mov	r2, r8
 8005076:	464b      	mov	r3, r9
 8005078:	1891      	adds	r1, r2, r2
 800507a:	63b9      	str	r1, [r7, #56]	; 0x38
 800507c:	415b      	adcs	r3, r3
 800507e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005080:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005084:	4641      	mov	r1, r8
 8005086:	1851      	adds	r1, r2, r1
 8005088:	6339      	str	r1, [r7, #48]	; 0x30
 800508a:	4649      	mov	r1, r9
 800508c:	414b      	adcs	r3, r1
 800508e:	637b      	str	r3, [r7, #52]	; 0x34
 8005090:	f04f 0200 	mov.w	r2, #0
 8005094:	f04f 0300 	mov.w	r3, #0
 8005098:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800509c:	4659      	mov	r1, fp
 800509e:	00cb      	lsls	r3, r1, #3
 80050a0:	4651      	mov	r1, sl
 80050a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050a6:	4651      	mov	r1, sl
 80050a8:	00ca      	lsls	r2, r1, #3
 80050aa:	4610      	mov	r0, r2
 80050ac:	4619      	mov	r1, r3
 80050ae:	4603      	mov	r3, r0
 80050b0:	4642      	mov	r2, r8
 80050b2:	189b      	adds	r3, r3, r2
 80050b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050b8:	464b      	mov	r3, r9
 80050ba:	460a      	mov	r2, r1
 80050bc:	eb42 0303 	adc.w	r3, r2, r3
 80050c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80050c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80050d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80050d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80050d8:	460b      	mov	r3, r1
 80050da:	18db      	adds	r3, r3, r3
 80050dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80050de:	4613      	mov	r3, r2
 80050e0:	eb42 0303 	adc.w	r3, r2, r3
 80050e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80050ee:	f7fb fdcb 	bl	8000c88 <__aeabi_uldivmod>
 80050f2:	4602      	mov	r2, r0
 80050f4:	460b      	mov	r3, r1
 80050f6:	4b0d      	ldr	r3, [pc, #52]	; (800512c <UART_SetConfig+0x2d4>)
 80050f8:	fba3 1302 	umull	r1, r3, r3, r2
 80050fc:	095b      	lsrs	r3, r3, #5
 80050fe:	2164      	movs	r1, #100	; 0x64
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	00db      	lsls	r3, r3, #3
 8005108:	3332      	adds	r3, #50	; 0x32
 800510a:	4a08      	ldr	r2, [pc, #32]	; (800512c <UART_SetConfig+0x2d4>)
 800510c:	fba2 2303 	umull	r2, r3, r2, r3
 8005110:	095b      	lsrs	r3, r3, #5
 8005112:	f003 0207 	and.w	r2, r3, #7
 8005116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4422      	add	r2, r4
 800511e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005120:	e105      	b.n	800532e <UART_SetConfig+0x4d6>
 8005122:	bf00      	nop
 8005124:	40011000 	.word	0x40011000
 8005128:	40011400 	.word	0x40011400
 800512c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005130:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005134:	2200      	movs	r2, #0
 8005136:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800513a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800513e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005142:	4642      	mov	r2, r8
 8005144:	464b      	mov	r3, r9
 8005146:	1891      	adds	r1, r2, r2
 8005148:	6239      	str	r1, [r7, #32]
 800514a:	415b      	adcs	r3, r3
 800514c:	627b      	str	r3, [r7, #36]	; 0x24
 800514e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005152:	4641      	mov	r1, r8
 8005154:	1854      	adds	r4, r2, r1
 8005156:	4649      	mov	r1, r9
 8005158:	eb43 0501 	adc.w	r5, r3, r1
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	f04f 0300 	mov.w	r3, #0
 8005164:	00eb      	lsls	r3, r5, #3
 8005166:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800516a:	00e2      	lsls	r2, r4, #3
 800516c:	4614      	mov	r4, r2
 800516e:	461d      	mov	r5, r3
 8005170:	4643      	mov	r3, r8
 8005172:	18e3      	adds	r3, r4, r3
 8005174:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005178:	464b      	mov	r3, r9
 800517a:	eb45 0303 	adc.w	r3, r5, r3
 800517e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800518e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005192:	f04f 0200 	mov.w	r2, #0
 8005196:	f04f 0300 	mov.w	r3, #0
 800519a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800519e:	4629      	mov	r1, r5
 80051a0:	008b      	lsls	r3, r1, #2
 80051a2:	4621      	mov	r1, r4
 80051a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051a8:	4621      	mov	r1, r4
 80051aa:	008a      	lsls	r2, r1, #2
 80051ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80051b0:	f7fb fd6a 	bl	8000c88 <__aeabi_uldivmod>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4b60      	ldr	r3, [pc, #384]	; (800533c <UART_SetConfig+0x4e4>)
 80051ba:	fba3 2302 	umull	r2, r3, r3, r2
 80051be:	095b      	lsrs	r3, r3, #5
 80051c0:	011c      	lsls	r4, r3, #4
 80051c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051c6:	2200      	movs	r2, #0
 80051c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80051cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80051d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80051d4:	4642      	mov	r2, r8
 80051d6:	464b      	mov	r3, r9
 80051d8:	1891      	adds	r1, r2, r2
 80051da:	61b9      	str	r1, [r7, #24]
 80051dc:	415b      	adcs	r3, r3
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051e4:	4641      	mov	r1, r8
 80051e6:	1851      	adds	r1, r2, r1
 80051e8:	6139      	str	r1, [r7, #16]
 80051ea:	4649      	mov	r1, r9
 80051ec:	414b      	adcs	r3, r1
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	f04f 0300 	mov.w	r3, #0
 80051f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051fc:	4659      	mov	r1, fp
 80051fe:	00cb      	lsls	r3, r1, #3
 8005200:	4651      	mov	r1, sl
 8005202:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005206:	4651      	mov	r1, sl
 8005208:	00ca      	lsls	r2, r1, #3
 800520a:	4610      	mov	r0, r2
 800520c:	4619      	mov	r1, r3
 800520e:	4603      	mov	r3, r0
 8005210:	4642      	mov	r2, r8
 8005212:	189b      	adds	r3, r3, r2
 8005214:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005218:	464b      	mov	r3, r9
 800521a:	460a      	mov	r2, r1
 800521c:	eb42 0303 	adc.w	r3, r2, r3
 8005220:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	67bb      	str	r3, [r7, #120]	; 0x78
 800522e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005230:	f04f 0200 	mov.w	r2, #0
 8005234:	f04f 0300 	mov.w	r3, #0
 8005238:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800523c:	4649      	mov	r1, r9
 800523e:	008b      	lsls	r3, r1, #2
 8005240:	4641      	mov	r1, r8
 8005242:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005246:	4641      	mov	r1, r8
 8005248:	008a      	lsls	r2, r1, #2
 800524a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800524e:	f7fb fd1b 	bl	8000c88 <__aeabi_uldivmod>
 8005252:	4602      	mov	r2, r0
 8005254:	460b      	mov	r3, r1
 8005256:	4b39      	ldr	r3, [pc, #228]	; (800533c <UART_SetConfig+0x4e4>)
 8005258:	fba3 1302 	umull	r1, r3, r3, r2
 800525c:	095b      	lsrs	r3, r3, #5
 800525e:	2164      	movs	r1, #100	; 0x64
 8005260:	fb01 f303 	mul.w	r3, r1, r3
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	3332      	adds	r3, #50	; 0x32
 800526a:	4a34      	ldr	r2, [pc, #208]	; (800533c <UART_SetConfig+0x4e4>)
 800526c:	fba2 2303 	umull	r2, r3, r2, r3
 8005270:	095b      	lsrs	r3, r3, #5
 8005272:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005276:	441c      	add	r4, r3
 8005278:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800527c:	2200      	movs	r2, #0
 800527e:	673b      	str	r3, [r7, #112]	; 0x70
 8005280:	677a      	str	r2, [r7, #116]	; 0x74
 8005282:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005286:	4642      	mov	r2, r8
 8005288:	464b      	mov	r3, r9
 800528a:	1891      	adds	r1, r2, r2
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	415b      	adcs	r3, r3
 8005290:	60fb      	str	r3, [r7, #12]
 8005292:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005296:	4641      	mov	r1, r8
 8005298:	1851      	adds	r1, r2, r1
 800529a:	6039      	str	r1, [r7, #0]
 800529c:	4649      	mov	r1, r9
 800529e:	414b      	adcs	r3, r1
 80052a0:	607b      	str	r3, [r7, #4]
 80052a2:	f04f 0200 	mov.w	r2, #0
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80052ae:	4659      	mov	r1, fp
 80052b0:	00cb      	lsls	r3, r1, #3
 80052b2:	4651      	mov	r1, sl
 80052b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052b8:	4651      	mov	r1, sl
 80052ba:	00ca      	lsls	r2, r1, #3
 80052bc:	4610      	mov	r0, r2
 80052be:	4619      	mov	r1, r3
 80052c0:	4603      	mov	r3, r0
 80052c2:	4642      	mov	r2, r8
 80052c4:	189b      	adds	r3, r3, r2
 80052c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80052c8:	464b      	mov	r3, r9
 80052ca:	460a      	mov	r2, r1
 80052cc:	eb42 0303 	adc.w	r3, r2, r3
 80052d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	663b      	str	r3, [r7, #96]	; 0x60
 80052dc:	667a      	str	r2, [r7, #100]	; 0x64
 80052de:	f04f 0200 	mov.w	r2, #0
 80052e2:	f04f 0300 	mov.w	r3, #0
 80052e6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80052ea:	4649      	mov	r1, r9
 80052ec:	008b      	lsls	r3, r1, #2
 80052ee:	4641      	mov	r1, r8
 80052f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052f4:	4641      	mov	r1, r8
 80052f6:	008a      	lsls	r2, r1, #2
 80052f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80052fc:	f7fb fcc4 	bl	8000c88 <__aeabi_uldivmod>
 8005300:	4602      	mov	r2, r0
 8005302:	460b      	mov	r3, r1
 8005304:	4b0d      	ldr	r3, [pc, #52]	; (800533c <UART_SetConfig+0x4e4>)
 8005306:	fba3 1302 	umull	r1, r3, r3, r2
 800530a:	095b      	lsrs	r3, r3, #5
 800530c:	2164      	movs	r1, #100	; 0x64
 800530e:	fb01 f303 	mul.w	r3, r1, r3
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	011b      	lsls	r3, r3, #4
 8005316:	3332      	adds	r3, #50	; 0x32
 8005318:	4a08      	ldr	r2, [pc, #32]	; (800533c <UART_SetConfig+0x4e4>)
 800531a:	fba2 2303 	umull	r2, r3, r2, r3
 800531e:	095b      	lsrs	r3, r3, #5
 8005320:	f003 020f 	and.w	r2, r3, #15
 8005324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4422      	add	r2, r4
 800532c:	609a      	str	r2, [r3, #8]
}
 800532e:	bf00      	nop
 8005330:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005334:	46bd      	mov	sp, r7
 8005336:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800533a:	bf00      	nop
 800533c:	51eb851f 	.word	0x51eb851f

08005340 <__errno>:
 8005340:	4b01      	ldr	r3, [pc, #4]	; (8005348 <__errno+0x8>)
 8005342:	6818      	ldr	r0, [r3, #0]
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	2000000c 	.word	0x2000000c

0800534c <__libc_init_array>:
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	4d0d      	ldr	r5, [pc, #52]	; (8005384 <__libc_init_array+0x38>)
 8005350:	4c0d      	ldr	r4, [pc, #52]	; (8005388 <__libc_init_array+0x3c>)
 8005352:	1b64      	subs	r4, r4, r5
 8005354:	10a4      	asrs	r4, r4, #2
 8005356:	2600      	movs	r6, #0
 8005358:	42a6      	cmp	r6, r4
 800535a:	d109      	bne.n	8005370 <__libc_init_array+0x24>
 800535c:	4d0b      	ldr	r5, [pc, #44]	; (800538c <__libc_init_array+0x40>)
 800535e:	4c0c      	ldr	r4, [pc, #48]	; (8005390 <__libc_init_array+0x44>)
 8005360:	f004 f9a8 	bl	80096b4 <_init>
 8005364:	1b64      	subs	r4, r4, r5
 8005366:	10a4      	asrs	r4, r4, #2
 8005368:	2600      	movs	r6, #0
 800536a:	42a6      	cmp	r6, r4
 800536c:	d105      	bne.n	800537a <__libc_init_array+0x2e>
 800536e:	bd70      	pop	{r4, r5, r6, pc}
 8005370:	f855 3b04 	ldr.w	r3, [r5], #4
 8005374:	4798      	blx	r3
 8005376:	3601      	adds	r6, #1
 8005378:	e7ee      	b.n	8005358 <__libc_init_array+0xc>
 800537a:	f855 3b04 	ldr.w	r3, [r5], #4
 800537e:	4798      	blx	r3
 8005380:	3601      	adds	r6, #1
 8005382:	e7f2      	b.n	800536a <__libc_init_array+0x1e>
 8005384:	08009c98 	.word	0x08009c98
 8005388:	08009c98 	.word	0x08009c98
 800538c:	08009c98 	.word	0x08009c98
 8005390:	08009c9c 	.word	0x08009c9c

08005394 <memset>:
 8005394:	4402      	add	r2, r0
 8005396:	4603      	mov	r3, r0
 8005398:	4293      	cmp	r3, r2
 800539a:	d100      	bne.n	800539e <memset+0xa>
 800539c:	4770      	bx	lr
 800539e:	f803 1b01 	strb.w	r1, [r3], #1
 80053a2:	e7f9      	b.n	8005398 <memset+0x4>

080053a4 <__cvt>:
 80053a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053a8:	ec55 4b10 	vmov	r4, r5, d0
 80053ac:	2d00      	cmp	r5, #0
 80053ae:	460e      	mov	r6, r1
 80053b0:	4619      	mov	r1, r3
 80053b2:	462b      	mov	r3, r5
 80053b4:	bfbb      	ittet	lt
 80053b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80053ba:	461d      	movlt	r5, r3
 80053bc:	2300      	movge	r3, #0
 80053be:	232d      	movlt	r3, #45	; 0x2d
 80053c0:	700b      	strb	r3, [r1, #0]
 80053c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80053c8:	4691      	mov	r9, r2
 80053ca:	f023 0820 	bic.w	r8, r3, #32
 80053ce:	bfbc      	itt	lt
 80053d0:	4622      	movlt	r2, r4
 80053d2:	4614      	movlt	r4, r2
 80053d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80053d8:	d005      	beq.n	80053e6 <__cvt+0x42>
 80053da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80053de:	d100      	bne.n	80053e2 <__cvt+0x3e>
 80053e0:	3601      	adds	r6, #1
 80053e2:	2102      	movs	r1, #2
 80053e4:	e000      	b.n	80053e8 <__cvt+0x44>
 80053e6:	2103      	movs	r1, #3
 80053e8:	ab03      	add	r3, sp, #12
 80053ea:	9301      	str	r3, [sp, #4]
 80053ec:	ab02      	add	r3, sp, #8
 80053ee:	9300      	str	r3, [sp, #0]
 80053f0:	ec45 4b10 	vmov	d0, r4, r5
 80053f4:	4653      	mov	r3, sl
 80053f6:	4632      	mov	r2, r6
 80053f8:	f000 fe2e 	bl	8006058 <_dtoa_r>
 80053fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005400:	4607      	mov	r7, r0
 8005402:	d102      	bne.n	800540a <__cvt+0x66>
 8005404:	f019 0f01 	tst.w	r9, #1
 8005408:	d022      	beq.n	8005450 <__cvt+0xac>
 800540a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800540e:	eb07 0906 	add.w	r9, r7, r6
 8005412:	d110      	bne.n	8005436 <__cvt+0x92>
 8005414:	783b      	ldrb	r3, [r7, #0]
 8005416:	2b30      	cmp	r3, #48	; 0x30
 8005418:	d10a      	bne.n	8005430 <__cvt+0x8c>
 800541a:	2200      	movs	r2, #0
 800541c:	2300      	movs	r3, #0
 800541e:	4620      	mov	r0, r4
 8005420:	4629      	mov	r1, r5
 8005422:	f7fb fb71 	bl	8000b08 <__aeabi_dcmpeq>
 8005426:	b918      	cbnz	r0, 8005430 <__cvt+0x8c>
 8005428:	f1c6 0601 	rsb	r6, r6, #1
 800542c:	f8ca 6000 	str.w	r6, [sl]
 8005430:	f8da 3000 	ldr.w	r3, [sl]
 8005434:	4499      	add	r9, r3
 8005436:	2200      	movs	r2, #0
 8005438:	2300      	movs	r3, #0
 800543a:	4620      	mov	r0, r4
 800543c:	4629      	mov	r1, r5
 800543e:	f7fb fb63 	bl	8000b08 <__aeabi_dcmpeq>
 8005442:	b108      	cbz	r0, 8005448 <__cvt+0xa4>
 8005444:	f8cd 900c 	str.w	r9, [sp, #12]
 8005448:	2230      	movs	r2, #48	; 0x30
 800544a:	9b03      	ldr	r3, [sp, #12]
 800544c:	454b      	cmp	r3, r9
 800544e:	d307      	bcc.n	8005460 <__cvt+0xbc>
 8005450:	9b03      	ldr	r3, [sp, #12]
 8005452:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005454:	1bdb      	subs	r3, r3, r7
 8005456:	4638      	mov	r0, r7
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	b004      	add	sp, #16
 800545c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005460:	1c59      	adds	r1, r3, #1
 8005462:	9103      	str	r1, [sp, #12]
 8005464:	701a      	strb	r2, [r3, #0]
 8005466:	e7f0      	b.n	800544a <__cvt+0xa6>

08005468 <__exponent>:
 8005468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800546a:	4603      	mov	r3, r0
 800546c:	2900      	cmp	r1, #0
 800546e:	bfb8      	it	lt
 8005470:	4249      	neglt	r1, r1
 8005472:	f803 2b02 	strb.w	r2, [r3], #2
 8005476:	bfb4      	ite	lt
 8005478:	222d      	movlt	r2, #45	; 0x2d
 800547a:	222b      	movge	r2, #43	; 0x2b
 800547c:	2909      	cmp	r1, #9
 800547e:	7042      	strb	r2, [r0, #1]
 8005480:	dd2a      	ble.n	80054d8 <__exponent+0x70>
 8005482:	f10d 0407 	add.w	r4, sp, #7
 8005486:	46a4      	mov	ip, r4
 8005488:	270a      	movs	r7, #10
 800548a:	46a6      	mov	lr, r4
 800548c:	460a      	mov	r2, r1
 800548e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005492:	fb07 1516 	mls	r5, r7, r6, r1
 8005496:	3530      	adds	r5, #48	; 0x30
 8005498:	2a63      	cmp	r2, #99	; 0x63
 800549a:	f104 34ff 	add.w	r4, r4, #4294967295
 800549e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80054a2:	4631      	mov	r1, r6
 80054a4:	dcf1      	bgt.n	800548a <__exponent+0x22>
 80054a6:	3130      	adds	r1, #48	; 0x30
 80054a8:	f1ae 0502 	sub.w	r5, lr, #2
 80054ac:	f804 1c01 	strb.w	r1, [r4, #-1]
 80054b0:	1c44      	adds	r4, r0, #1
 80054b2:	4629      	mov	r1, r5
 80054b4:	4561      	cmp	r1, ip
 80054b6:	d30a      	bcc.n	80054ce <__exponent+0x66>
 80054b8:	f10d 0209 	add.w	r2, sp, #9
 80054bc:	eba2 020e 	sub.w	r2, r2, lr
 80054c0:	4565      	cmp	r5, ip
 80054c2:	bf88      	it	hi
 80054c4:	2200      	movhi	r2, #0
 80054c6:	4413      	add	r3, r2
 80054c8:	1a18      	subs	r0, r3, r0
 80054ca:	b003      	add	sp, #12
 80054cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054d2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80054d6:	e7ed      	b.n	80054b4 <__exponent+0x4c>
 80054d8:	2330      	movs	r3, #48	; 0x30
 80054da:	3130      	adds	r1, #48	; 0x30
 80054dc:	7083      	strb	r3, [r0, #2]
 80054de:	70c1      	strb	r1, [r0, #3]
 80054e0:	1d03      	adds	r3, r0, #4
 80054e2:	e7f1      	b.n	80054c8 <__exponent+0x60>

080054e4 <_printf_float>:
 80054e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e8:	ed2d 8b02 	vpush	{d8}
 80054ec:	b08d      	sub	sp, #52	; 0x34
 80054ee:	460c      	mov	r4, r1
 80054f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80054f4:	4616      	mov	r6, r2
 80054f6:	461f      	mov	r7, r3
 80054f8:	4605      	mov	r5, r0
 80054fa:	f001 fd53 	bl	8006fa4 <_localeconv_r>
 80054fe:	f8d0 a000 	ldr.w	sl, [r0]
 8005502:	4650      	mov	r0, sl
 8005504:	f7fa fe84 	bl	8000210 <strlen>
 8005508:	2300      	movs	r3, #0
 800550a:	930a      	str	r3, [sp, #40]	; 0x28
 800550c:	6823      	ldr	r3, [r4, #0]
 800550e:	9305      	str	r3, [sp, #20]
 8005510:	f8d8 3000 	ldr.w	r3, [r8]
 8005514:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005518:	3307      	adds	r3, #7
 800551a:	f023 0307 	bic.w	r3, r3, #7
 800551e:	f103 0208 	add.w	r2, r3, #8
 8005522:	f8c8 2000 	str.w	r2, [r8]
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800552e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005532:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005536:	9307      	str	r3, [sp, #28]
 8005538:	f8cd 8018 	str.w	r8, [sp, #24]
 800553c:	ee08 0a10 	vmov	s16, r0
 8005540:	4b9f      	ldr	r3, [pc, #636]	; (80057c0 <_printf_float+0x2dc>)
 8005542:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005546:	f04f 32ff 	mov.w	r2, #4294967295
 800554a:	f7fb fb0f 	bl	8000b6c <__aeabi_dcmpun>
 800554e:	bb88      	cbnz	r0, 80055b4 <_printf_float+0xd0>
 8005550:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005554:	4b9a      	ldr	r3, [pc, #616]	; (80057c0 <_printf_float+0x2dc>)
 8005556:	f04f 32ff 	mov.w	r2, #4294967295
 800555a:	f7fb fae9 	bl	8000b30 <__aeabi_dcmple>
 800555e:	bb48      	cbnz	r0, 80055b4 <_printf_float+0xd0>
 8005560:	2200      	movs	r2, #0
 8005562:	2300      	movs	r3, #0
 8005564:	4640      	mov	r0, r8
 8005566:	4649      	mov	r1, r9
 8005568:	f7fb fad8 	bl	8000b1c <__aeabi_dcmplt>
 800556c:	b110      	cbz	r0, 8005574 <_printf_float+0x90>
 800556e:	232d      	movs	r3, #45	; 0x2d
 8005570:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005574:	4b93      	ldr	r3, [pc, #588]	; (80057c4 <_printf_float+0x2e0>)
 8005576:	4894      	ldr	r0, [pc, #592]	; (80057c8 <_printf_float+0x2e4>)
 8005578:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800557c:	bf94      	ite	ls
 800557e:	4698      	movls	r8, r3
 8005580:	4680      	movhi	r8, r0
 8005582:	2303      	movs	r3, #3
 8005584:	6123      	str	r3, [r4, #16]
 8005586:	9b05      	ldr	r3, [sp, #20]
 8005588:	f023 0204 	bic.w	r2, r3, #4
 800558c:	6022      	str	r2, [r4, #0]
 800558e:	f04f 0900 	mov.w	r9, #0
 8005592:	9700      	str	r7, [sp, #0]
 8005594:	4633      	mov	r3, r6
 8005596:	aa0b      	add	r2, sp, #44	; 0x2c
 8005598:	4621      	mov	r1, r4
 800559a:	4628      	mov	r0, r5
 800559c:	f000 f9d8 	bl	8005950 <_printf_common>
 80055a0:	3001      	adds	r0, #1
 80055a2:	f040 8090 	bne.w	80056c6 <_printf_float+0x1e2>
 80055a6:	f04f 30ff 	mov.w	r0, #4294967295
 80055aa:	b00d      	add	sp, #52	; 0x34
 80055ac:	ecbd 8b02 	vpop	{d8}
 80055b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b4:	4642      	mov	r2, r8
 80055b6:	464b      	mov	r3, r9
 80055b8:	4640      	mov	r0, r8
 80055ba:	4649      	mov	r1, r9
 80055bc:	f7fb fad6 	bl	8000b6c <__aeabi_dcmpun>
 80055c0:	b140      	cbz	r0, 80055d4 <_printf_float+0xf0>
 80055c2:	464b      	mov	r3, r9
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	bfbc      	itt	lt
 80055c8:	232d      	movlt	r3, #45	; 0x2d
 80055ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80055ce:	487f      	ldr	r0, [pc, #508]	; (80057cc <_printf_float+0x2e8>)
 80055d0:	4b7f      	ldr	r3, [pc, #508]	; (80057d0 <_printf_float+0x2ec>)
 80055d2:	e7d1      	b.n	8005578 <_printf_float+0x94>
 80055d4:	6863      	ldr	r3, [r4, #4]
 80055d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80055da:	9206      	str	r2, [sp, #24]
 80055dc:	1c5a      	adds	r2, r3, #1
 80055de:	d13f      	bne.n	8005660 <_printf_float+0x17c>
 80055e0:	2306      	movs	r3, #6
 80055e2:	6063      	str	r3, [r4, #4]
 80055e4:	9b05      	ldr	r3, [sp, #20]
 80055e6:	6861      	ldr	r1, [r4, #4]
 80055e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80055ec:	2300      	movs	r3, #0
 80055ee:	9303      	str	r3, [sp, #12]
 80055f0:	ab0a      	add	r3, sp, #40	; 0x28
 80055f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80055f6:	ab09      	add	r3, sp, #36	; 0x24
 80055f8:	ec49 8b10 	vmov	d0, r8, r9
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	6022      	str	r2, [r4, #0]
 8005600:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005604:	4628      	mov	r0, r5
 8005606:	f7ff fecd 	bl	80053a4 <__cvt>
 800560a:	9b06      	ldr	r3, [sp, #24]
 800560c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800560e:	2b47      	cmp	r3, #71	; 0x47
 8005610:	4680      	mov	r8, r0
 8005612:	d108      	bne.n	8005626 <_printf_float+0x142>
 8005614:	1cc8      	adds	r0, r1, #3
 8005616:	db02      	blt.n	800561e <_printf_float+0x13a>
 8005618:	6863      	ldr	r3, [r4, #4]
 800561a:	4299      	cmp	r1, r3
 800561c:	dd41      	ble.n	80056a2 <_printf_float+0x1be>
 800561e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005622:	fa5f fb8b 	uxtb.w	fp, fp
 8005626:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800562a:	d820      	bhi.n	800566e <_printf_float+0x18a>
 800562c:	3901      	subs	r1, #1
 800562e:	465a      	mov	r2, fp
 8005630:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005634:	9109      	str	r1, [sp, #36]	; 0x24
 8005636:	f7ff ff17 	bl	8005468 <__exponent>
 800563a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800563c:	1813      	adds	r3, r2, r0
 800563e:	2a01      	cmp	r2, #1
 8005640:	4681      	mov	r9, r0
 8005642:	6123      	str	r3, [r4, #16]
 8005644:	dc02      	bgt.n	800564c <_printf_float+0x168>
 8005646:	6822      	ldr	r2, [r4, #0]
 8005648:	07d2      	lsls	r2, r2, #31
 800564a:	d501      	bpl.n	8005650 <_printf_float+0x16c>
 800564c:	3301      	adds	r3, #1
 800564e:	6123      	str	r3, [r4, #16]
 8005650:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005654:	2b00      	cmp	r3, #0
 8005656:	d09c      	beq.n	8005592 <_printf_float+0xae>
 8005658:	232d      	movs	r3, #45	; 0x2d
 800565a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800565e:	e798      	b.n	8005592 <_printf_float+0xae>
 8005660:	9a06      	ldr	r2, [sp, #24]
 8005662:	2a47      	cmp	r2, #71	; 0x47
 8005664:	d1be      	bne.n	80055e4 <_printf_float+0x100>
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1bc      	bne.n	80055e4 <_printf_float+0x100>
 800566a:	2301      	movs	r3, #1
 800566c:	e7b9      	b.n	80055e2 <_printf_float+0xfe>
 800566e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005672:	d118      	bne.n	80056a6 <_printf_float+0x1c2>
 8005674:	2900      	cmp	r1, #0
 8005676:	6863      	ldr	r3, [r4, #4]
 8005678:	dd0b      	ble.n	8005692 <_printf_float+0x1ae>
 800567a:	6121      	str	r1, [r4, #16]
 800567c:	b913      	cbnz	r3, 8005684 <_printf_float+0x1a0>
 800567e:	6822      	ldr	r2, [r4, #0]
 8005680:	07d0      	lsls	r0, r2, #31
 8005682:	d502      	bpl.n	800568a <_printf_float+0x1a6>
 8005684:	3301      	adds	r3, #1
 8005686:	440b      	add	r3, r1
 8005688:	6123      	str	r3, [r4, #16]
 800568a:	65a1      	str	r1, [r4, #88]	; 0x58
 800568c:	f04f 0900 	mov.w	r9, #0
 8005690:	e7de      	b.n	8005650 <_printf_float+0x16c>
 8005692:	b913      	cbnz	r3, 800569a <_printf_float+0x1b6>
 8005694:	6822      	ldr	r2, [r4, #0]
 8005696:	07d2      	lsls	r2, r2, #31
 8005698:	d501      	bpl.n	800569e <_printf_float+0x1ba>
 800569a:	3302      	adds	r3, #2
 800569c:	e7f4      	b.n	8005688 <_printf_float+0x1a4>
 800569e:	2301      	movs	r3, #1
 80056a0:	e7f2      	b.n	8005688 <_printf_float+0x1a4>
 80056a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80056a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056a8:	4299      	cmp	r1, r3
 80056aa:	db05      	blt.n	80056b8 <_printf_float+0x1d4>
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	6121      	str	r1, [r4, #16]
 80056b0:	07d8      	lsls	r0, r3, #31
 80056b2:	d5ea      	bpl.n	800568a <_printf_float+0x1a6>
 80056b4:	1c4b      	adds	r3, r1, #1
 80056b6:	e7e7      	b.n	8005688 <_printf_float+0x1a4>
 80056b8:	2900      	cmp	r1, #0
 80056ba:	bfd4      	ite	le
 80056bc:	f1c1 0202 	rsble	r2, r1, #2
 80056c0:	2201      	movgt	r2, #1
 80056c2:	4413      	add	r3, r2
 80056c4:	e7e0      	b.n	8005688 <_printf_float+0x1a4>
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	055a      	lsls	r2, r3, #21
 80056ca:	d407      	bmi.n	80056dc <_printf_float+0x1f8>
 80056cc:	6923      	ldr	r3, [r4, #16]
 80056ce:	4642      	mov	r2, r8
 80056d0:	4631      	mov	r1, r6
 80056d2:	4628      	mov	r0, r5
 80056d4:	47b8      	blx	r7
 80056d6:	3001      	adds	r0, #1
 80056d8:	d12c      	bne.n	8005734 <_printf_float+0x250>
 80056da:	e764      	b.n	80055a6 <_printf_float+0xc2>
 80056dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056e0:	f240 80e0 	bls.w	80058a4 <_printf_float+0x3c0>
 80056e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056e8:	2200      	movs	r2, #0
 80056ea:	2300      	movs	r3, #0
 80056ec:	f7fb fa0c 	bl	8000b08 <__aeabi_dcmpeq>
 80056f0:	2800      	cmp	r0, #0
 80056f2:	d034      	beq.n	800575e <_printf_float+0x27a>
 80056f4:	4a37      	ldr	r2, [pc, #220]	; (80057d4 <_printf_float+0x2f0>)
 80056f6:	2301      	movs	r3, #1
 80056f8:	4631      	mov	r1, r6
 80056fa:	4628      	mov	r0, r5
 80056fc:	47b8      	blx	r7
 80056fe:	3001      	adds	r0, #1
 8005700:	f43f af51 	beq.w	80055a6 <_printf_float+0xc2>
 8005704:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005708:	429a      	cmp	r2, r3
 800570a:	db02      	blt.n	8005712 <_printf_float+0x22e>
 800570c:	6823      	ldr	r3, [r4, #0]
 800570e:	07d8      	lsls	r0, r3, #31
 8005710:	d510      	bpl.n	8005734 <_printf_float+0x250>
 8005712:	ee18 3a10 	vmov	r3, s16
 8005716:	4652      	mov	r2, sl
 8005718:	4631      	mov	r1, r6
 800571a:	4628      	mov	r0, r5
 800571c:	47b8      	blx	r7
 800571e:	3001      	adds	r0, #1
 8005720:	f43f af41 	beq.w	80055a6 <_printf_float+0xc2>
 8005724:	f04f 0800 	mov.w	r8, #0
 8005728:	f104 091a 	add.w	r9, r4, #26
 800572c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800572e:	3b01      	subs	r3, #1
 8005730:	4543      	cmp	r3, r8
 8005732:	dc09      	bgt.n	8005748 <_printf_float+0x264>
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	079b      	lsls	r3, r3, #30
 8005738:	f100 8105 	bmi.w	8005946 <_printf_float+0x462>
 800573c:	68e0      	ldr	r0, [r4, #12]
 800573e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005740:	4298      	cmp	r0, r3
 8005742:	bfb8      	it	lt
 8005744:	4618      	movlt	r0, r3
 8005746:	e730      	b.n	80055aa <_printf_float+0xc6>
 8005748:	2301      	movs	r3, #1
 800574a:	464a      	mov	r2, r9
 800574c:	4631      	mov	r1, r6
 800574e:	4628      	mov	r0, r5
 8005750:	47b8      	blx	r7
 8005752:	3001      	adds	r0, #1
 8005754:	f43f af27 	beq.w	80055a6 <_printf_float+0xc2>
 8005758:	f108 0801 	add.w	r8, r8, #1
 800575c:	e7e6      	b.n	800572c <_printf_float+0x248>
 800575e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005760:	2b00      	cmp	r3, #0
 8005762:	dc39      	bgt.n	80057d8 <_printf_float+0x2f4>
 8005764:	4a1b      	ldr	r2, [pc, #108]	; (80057d4 <_printf_float+0x2f0>)
 8005766:	2301      	movs	r3, #1
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	f43f af19 	beq.w	80055a6 <_printf_float+0xc2>
 8005774:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005778:	4313      	orrs	r3, r2
 800577a:	d102      	bne.n	8005782 <_printf_float+0x29e>
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	07d9      	lsls	r1, r3, #31
 8005780:	d5d8      	bpl.n	8005734 <_printf_float+0x250>
 8005782:	ee18 3a10 	vmov	r3, s16
 8005786:	4652      	mov	r2, sl
 8005788:	4631      	mov	r1, r6
 800578a:	4628      	mov	r0, r5
 800578c:	47b8      	blx	r7
 800578e:	3001      	adds	r0, #1
 8005790:	f43f af09 	beq.w	80055a6 <_printf_float+0xc2>
 8005794:	f04f 0900 	mov.w	r9, #0
 8005798:	f104 0a1a 	add.w	sl, r4, #26
 800579c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800579e:	425b      	negs	r3, r3
 80057a0:	454b      	cmp	r3, r9
 80057a2:	dc01      	bgt.n	80057a8 <_printf_float+0x2c4>
 80057a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057a6:	e792      	b.n	80056ce <_printf_float+0x1ea>
 80057a8:	2301      	movs	r3, #1
 80057aa:	4652      	mov	r2, sl
 80057ac:	4631      	mov	r1, r6
 80057ae:	4628      	mov	r0, r5
 80057b0:	47b8      	blx	r7
 80057b2:	3001      	adds	r0, #1
 80057b4:	f43f aef7 	beq.w	80055a6 <_printf_float+0xc2>
 80057b8:	f109 0901 	add.w	r9, r9, #1
 80057bc:	e7ee      	b.n	800579c <_printf_float+0x2b8>
 80057be:	bf00      	nop
 80057c0:	7fefffff 	.word	0x7fefffff
 80057c4:	08009844 	.word	0x08009844
 80057c8:	08009848 	.word	0x08009848
 80057cc:	08009850 	.word	0x08009850
 80057d0:	0800984c 	.word	0x0800984c
 80057d4:	08009854 	.word	0x08009854
 80057d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057dc:	429a      	cmp	r2, r3
 80057de:	bfa8      	it	ge
 80057e0:	461a      	movge	r2, r3
 80057e2:	2a00      	cmp	r2, #0
 80057e4:	4691      	mov	r9, r2
 80057e6:	dc37      	bgt.n	8005858 <_printf_float+0x374>
 80057e8:	f04f 0b00 	mov.w	fp, #0
 80057ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057f0:	f104 021a 	add.w	r2, r4, #26
 80057f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057f6:	9305      	str	r3, [sp, #20]
 80057f8:	eba3 0309 	sub.w	r3, r3, r9
 80057fc:	455b      	cmp	r3, fp
 80057fe:	dc33      	bgt.n	8005868 <_printf_float+0x384>
 8005800:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005804:	429a      	cmp	r2, r3
 8005806:	db3b      	blt.n	8005880 <_printf_float+0x39c>
 8005808:	6823      	ldr	r3, [r4, #0]
 800580a:	07da      	lsls	r2, r3, #31
 800580c:	d438      	bmi.n	8005880 <_printf_float+0x39c>
 800580e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005810:	9a05      	ldr	r2, [sp, #20]
 8005812:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005814:	1a9a      	subs	r2, r3, r2
 8005816:	eba3 0901 	sub.w	r9, r3, r1
 800581a:	4591      	cmp	r9, r2
 800581c:	bfa8      	it	ge
 800581e:	4691      	movge	r9, r2
 8005820:	f1b9 0f00 	cmp.w	r9, #0
 8005824:	dc35      	bgt.n	8005892 <_printf_float+0x3ae>
 8005826:	f04f 0800 	mov.w	r8, #0
 800582a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800582e:	f104 0a1a 	add.w	sl, r4, #26
 8005832:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005836:	1a9b      	subs	r3, r3, r2
 8005838:	eba3 0309 	sub.w	r3, r3, r9
 800583c:	4543      	cmp	r3, r8
 800583e:	f77f af79 	ble.w	8005734 <_printf_float+0x250>
 8005842:	2301      	movs	r3, #1
 8005844:	4652      	mov	r2, sl
 8005846:	4631      	mov	r1, r6
 8005848:	4628      	mov	r0, r5
 800584a:	47b8      	blx	r7
 800584c:	3001      	adds	r0, #1
 800584e:	f43f aeaa 	beq.w	80055a6 <_printf_float+0xc2>
 8005852:	f108 0801 	add.w	r8, r8, #1
 8005856:	e7ec      	b.n	8005832 <_printf_float+0x34e>
 8005858:	4613      	mov	r3, r2
 800585a:	4631      	mov	r1, r6
 800585c:	4642      	mov	r2, r8
 800585e:	4628      	mov	r0, r5
 8005860:	47b8      	blx	r7
 8005862:	3001      	adds	r0, #1
 8005864:	d1c0      	bne.n	80057e8 <_printf_float+0x304>
 8005866:	e69e      	b.n	80055a6 <_printf_float+0xc2>
 8005868:	2301      	movs	r3, #1
 800586a:	4631      	mov	r1, r6
 800586c:	4628      	mov	r0, r5
 800586e:	9205      	str	r2, [sp, #20]
 8005870:	47b8      	blx	r7
 8005872:	3001      	adds	r0, #1
 8005874:	f43f ae97 	beq.w	80055a6 <_printf_float+0xc2>
 8005878:	9a05      	ldr	r2, [sp, #20]
 800587a:	f10b 0b01 	add.w	fp, fp, #1
 800587e:	e7b9      	b.n	80057f4 <_printf_float+0x310>
 8005880:	ee18 3a10 	vmov	r3, s16
 8005884:	4652      	mov	r2, sl
 8005886:	4631      	mov	r1, r6
 8005888:	4628      	mov	r0, r5
 800588a:	47b8      	blx	r7
 800588c:	3001      	adds	r0, #1
 800588e:	d1be      	bne.n	800580e <_printf_float+0x32a>
 8005890:	e689      	b.n	80055a6 <_printf_float+0xc2>
 8005892:	9a05      	ldr	r2, [sp, #20]
 8005894:	464b      	mov	r3, r9
 8005896:	4442      	add	r2, r8
 8005898:	4631      	mov	r1, r6
 800589a:	4628      	mov	r0, r5
 800589c:	47b8      	blx	r7
 800589e:	3001      	adds	r0, #1
 80058a0:	d1c1      	bne.n	8005826 <_printf_float+0x342>
 80058a2:	e680      	b.n	80055a6 <_printf_float+0xc2>
 80058a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058a6:	2a01      	cmp	r2, #1
 80058a8:	dc01      	bgt.n	80058ae <_printf_float+0x3ca>
 80058aa:	07db      	lsls	r3, r3, #31
 80058ac:	d538      	bpl.n	8005920 <_printf_float+0x43c>
 80058ae:	2301      	movs	r3, #1
 80058b0:	4642      	mov	r2, r8
 80058b2:	4631      	mov	r1, r6
 80058b4:	4628      	mov	r0, r5
 80058b6:	47b8      	blx	r7
 80058b8:	3001      	adds	r0, #1
 80058ba:	f43f ae74 	beq.w	80055a6 <_printf_float+0xc2>
 80058be:	ee18 3a10 	vmov	r3, s16
 80058c2:	4652      	mov	r2, sl
 80058c4:	4631      	mov	r1, r6
 80058c6:	4628      	mov	r0, r5
 80058c8:	47b8      	blx	r7
 80058ca:	3001      	adds	r0, #1
 80058cc:	f43f ae6b 	beq.w	80055a6 <_printf_float+0xc2>
 80058d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80058d4:	2200      	movs	r2, #0
 80058d6:	2300      	movs	r3, #0
 80058d8:	f7fb f916 	bl	8000b08 <__aeabi_dcmpeq>
 80058dc:	b9d8      	cbnz	r0, 8005916 <_printf_float+0x432>
 80058de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058e0:	f108 0201 	add.w	r2, r8, #1
 80058e4:	3b01      	subs	r3, #1
 80058e6:	4631      	mov	r1, r6
 80058e8:	4628      	mov	r0, r5
 80058ea:	47b8      	blx	r7
 80058ec:	3001      	adds	r0, #1
 80058ee:	d10e      	bne.n	800590e <_printf_float+0x42a>
 80058f0:	e659      	b.n	80055a6 <_printf_float+0xc2>
 80058f2:	2301      	movs	r3, #1
 80058f4:	4652      	mov	r2, sl
 80058f6:	4631      	mov	r1, r6
 80058f8:	4628      	mov	r0, r5
 80058fa:	47b8      	blx	r7
 80058fc:	3001      	adds	r0, #1
 80058fe:	f43f ae52 	beq.w	80055a6 <_printf_float+0xc2>
 8005902:	f108 0801 	add.w	r8, r8, #1
 8005906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005908:	3b01      	subs	r3, #1
 800590a:	4543      	cmp	r3, r8
 800590c:	dcf1      	bgt.n	80058f2 <_printf_float+0x40e>
 800590e:	464b      	mov	r3, r9
 8005910:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005914:	e6dc      	b.n	80056d0 <_printf_float+0x1ec>
 8005916:	f04f 0800 	mov.w	r8, #0
 800591a:	f104 0a1a 	add.w	sl, r4, #26
 800591e:	e7f2      	b.n	8005906 <_printf_float+0x422>
 8005920:	2301      	movs	r3, #1
 8005922:	4642      	mov	r2, r8
 8005924:	e7df      	b.n	80058e6 <_printf_float+0x402>
 8005926:	2301      	movs	r3, #1
 8005928:	464a      	mov	r2, r9
 800592a:	4631      	mov	r1, r6
 800592c:	4628      	mov	r0, r5
 800592e:	47b8      	blx	r7
 8005930:	3001      	adds	r0, #1
 8005932:	f43f ae38 	beq.w	80055a6 <_printf_float+0xc2>
 8005936:	f108 0801 	add.w	r8, r8, #1
 800593a:	68e3      	ldr	r3, [r4, #12]
 800593c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800593e:	1a5b      	subs	r3, r3, r1
 8005940:	4543      	cmp	r3, r8
 8005942:	dcf0      	bgt.n	8005926 <_printf_float+0x442>
 8005944:	e6fa      	b.n	800573c <_printf_float+0x258>
 8005946:	f04f 0800 	mov.w	r8, #0
 800594a:	f104 0919 	add.w	r9, r4, #25
 800594e:	e7f4      	b.n	800593a <_printf_float+0x456>

08005950 <_printf_common>:
 8005950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005954:	4616      	mov	r6, r2
 8005956:	4699      	mov	r9, r3
 8005958:	688a      	ldr	r2, [r1, #8]
 800595a:	690b      	ldr	r3, [r1, #16]
 800595c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005960:	4293      	cmp	r3, r2
 8005962:	bfb8      	it	lt
 8005964:	4613      	movlt	r3, r2
 8005966:	6033      	str	r3, [r6, #0]
 8005968:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800596c:	4607      	mov	r7, r0
 800596e:	460c      	mov	r4, r1
 8005970:	b10a      	cbz	r2, 8005976 <_printf_common+0x26>
 8005972:	3301      	adds	r3, #1
 8005974:	6033      	str	r3, [r6, #0]
 8005976:	6823      	ldr	r3, [r4, #0]
 8005978:	0699      	lsls	r1, r3, #26
 800597a:	bf42      	ittt	mi
 800597c:	6833      	ldrmi	r3, [r6, #0]
 800597e:	3302      	addmi	r3, #2
 8005980:	6033      	strmi	r3, [r6, #0]
 8005982:	6825      	ldr	r5, [r4, #0]
 8005984:	f015 0506 	ands.w	r5, r5, #6
 8005988:	d106      	bne.n	8005998 <_printf_common+0x48>
 800598a:	f104 0a19 	add.w	sl, r4, #25
 800598e:	68e3      	ldr	r3, [r4, #12]
 8005990:	6832      	ldr	r2, [r6, #0]
 8005992:	1a9b      	subs	r3, r3, r2
 8005994:	42ab      	cmp	r3, r5
 8005996:	dc26      	bgt.n	80059e6 <_printf_common+0x96>
 8005998:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800599c:	1e13      	subs	r3, r2, #0
 800599e:	6822      	ldr	r2, [r4, #0]
 80059a0:	bf18      	it	ne
 80059a2:	2301      	movne	r3, #1
 80059a4:	0692      	lsls	r2, r2, #26
 80059a6:	d42b      	bmi.n	8005a00 <_printf_common+0xb0>
 80059a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059ac:	4649      	mov	r1, r9
 80059ae:	4638      	mov	r0, r7
 80059b0:	47c0      	blx	r8
 80059b2:	3001      	adds	r0, #1
 80059b4:	d01e      	beq.n	80059f4 <_printf_common+0xa4>
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	68e5      	ldr	r5, [r4, #12]
 80059ba:	6832      	ldr	r2, [r6, #0]
 80059bc:	f003 0306 	and.w	r3, r3, #6
 80059c0:	2b04      	cmp	r3, #4
 80059c2:	bf08      	it	eq
 80059c4:	1aad      	subeq	r5, r5, r2
 80059c6:	68a3      	ldr	r3, [r4, #8]
 80059c8:	6922      	ldr	r2, [r4, #16]
 80059ca:	bf0c      	ite	eq
 80059cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059d0:	2500      	movne	r5, #0
 80059d2:	4293      	cmp	r3, r2
 80059d4:	bfc4      	itt	gt
 80059d6:	1a9b      	subgt	r3, r3, r2
 80059d8:	18ed      	addgt	r5, r5, r3
 80059da:	2600      	movs	r6, #0
 80059dc:	341a      	adds	r4, #26
 80059de:	42b5      	cmp	r5, r6
 80059e0:	d11a      	bne.n	8005a18 <_printf_common+0xc8>
 80059e2:	2000      	movs	r0, #0
 80059e4:	e008      	b.n	80059f8 <_printf_common+0xa8>
 80059e6:	2301      	movs	r3, #1
 80059e8:	4652      	mov	r2, sl
 80059ea:	4649      	mov	r1, r9
 80059ec:	4638      	mov	r0, r7
 80059ee:	47c0      	blx	r8
 80059f0:	3001      	adds	r0, #1
 80059f2:	d103      	bne.n	80059fc <_printf_common+0xac>
 80059f4:	f04f 30ff 	mov.w	r0, #4294967295
 80059f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fc:	3501      	adds	r5, #1
 80059fe:	e7c6      	b.n	800598e <_printf_common+0x3e>
 8005a00:	18e1      	adds	r1, r4, r3
 8005a02:	1c5a      	adds	r2, r3, #1
 8005a04:	2030      	movs	r0, #48	; 0x30
 8005a06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a0a:	4422      	add	r2, r4
 8005a0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a14:	3302      	adds	r3, #2
 8005a16:	e7c7      	b.n	80059a8 <_printf_common+0x58>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	4622      	mov	r2, r4
 8005a1c:	4649      	mov	r1, r9
 8005a1e:	4638      	mov	r0, r7
 8005a20:	47c0      	blx	r8
 8005a22:	3001      	adds	r0, #1
 8005a24:	d0e6      	beq.n	80059f4 <_printf_common+0xa4>
 8005a26:	3601      	adds	r6, #1
 8005a28:	e7d9      	b.n	80059de <_printf_common+0x8e>
	...

08005a2c <_printf_i>:
 8005a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a30:	7e0f      	ldrb	r7, [r1, #24]
 8005a32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005a34:	2f78      	cmp	r7, #120	; 0x78
 8005a36:	4691      	mov	r9, r2
 8005a38:	4680      	mov	r8, r0
 8005a3a:	460c      	mov	r4, r1
 8005a3c:	469a      	mov	sl, r3
 8005a3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005a42:	d807      	bhi.n	8005a54 <_printf_i+0x28>
 8005a44:	2f62      	cmp	r7, #98	; 0x62
 8005a46:	d80a      	bhi.n	8005a5e <_printf_i+0x32>
 8005a48:	2f00      	cmp	r7, #0
 8005a4a:	f000 80d8 	beq.w	8005bfe <_printf_i+0x1d2>
 8005a4e:	2f58      	cmp	r7, #88	; 0x58
 8005a50:	f000 80a3 	beq.w	8005b9a <_printf_i+0x16e>
 8005a54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a5c:	e03a      	b.n	8005ad4 <_printf_i+0xa8>
 8005a5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a62:	2b15      	cmp	r3, #21
 8005a64:	d8f6      	bhi.n	8005a54 <_printf_i+0x28>
 8005a66:	a101      	add	r1, pc, #4	; (adr r1, 8005a6c <_printf_i+0x40>)
 8005a68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a6c:	08005ac5 	.word	0x08005ac5
 8005a70:	08005ad9 	.word	0x08005ad9
 8005a74:	08005a55 	.word	0x08005a55
 8005a78:	08005a55 	.word	0x08005a55
 8005a7c:	08005a55 	.word	0x08005a55
 8005a80:	08005a55 	.word	0x08005a55
 8005a84:	08005ad9 	.word	0x08005ad9
 8005a88:	08005a55 	.word	0x08005a55
 8005a8c:	08005a55 	.word	0x08005a55
 8005a90:	08005a55 	.word	0x08005a55
 8005a94:	08005a55 	.word	0x08005a55
 8005a98:	08005be5 	.word	0x08005be5
 8005a9c:	08005b09 	.word	0x08005b09
 8005aa0:	08005bc7 	.word	0x08005bc7
 8005aa4:	08005a55 	.word	0x08005a55
 8005aa8:	08005a55 	.word	0x08005a55
 8005aac:	08005c07 	.word	0x08005c07
 8005ab0:	08005a55 	.word	0x08005a55
 8005ab4:	08005b09 	.word	0x08005b09
 8005ab8:	08005a55 	.word	0x08005a55
 8005abc:	08005a55 	.word	0x08005a55
 8005ac0:	08005bcf 	.word	0x08005bcf
 8005ac4:	682b      	ldr	r3, [r5, #0]
 8005ac6:	1d1a      	adds	r2, r3, #4
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	602a      	str	r2, [r5, #0]
 8005acc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ad0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e0a3      	b.n	8005c20 <_printf_i+0x1f4>
 8005ad8:	6820      	ldr	r0, [r4, #0]
 8005ada:	6829      	ldr	r1, [r5, #0]
 8005adc:	0606      	lsls	r6, r0, #24
 8005ade:	f101 0304 	add.w	r3, r1, #4
 8005ae2:	d50a      	bpl.n	8005afa <_printf_i+0xce>
 8005ae4:	680e      	ldr	r6, [r1, #0]
 8005ae6:	602b      	str	r3, [r5, #0]
 8005ae8:	2e00      	cmp	r6, #0
 8005aea:	da03      	bge.n	8005af4 <_printf_i+0xc8>
 8005aec:	232d      	movs	r3, #45	; 0x2d
 8005aee:	4276      	negs	r6, r6
 8005af0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005af4:	485e      	ldr	r0, [pc, #376]	; (8005c70 <_printf_i+0x244>)
 8005af6:	230a      	movs	r3, #10
 8005af8:	e019      	b.n	8005b2e <_printf_i+0x102>
 8005afa:	680e      	ldr	r6, [r1, #0]
 8005afc:	602b      	str	r3, [r5, #0]
 8005afe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b02:	bf18      	it	ne
 8005b04:	b236      	sxthne	r6, r6
 8005b06:	e7ef      	b.n	8005ae8 <_printf_i+0xbc>
 8005b08:	682b      	ldr	r3, [r5, #0]
 8005b0a:	6820      	ldr	r0, [r4, #0]
 8005b0c:	1d19      	adds	r1, r3, #4
 8005b0e:	6029      	str	r1, [r5, #0]
 8005b10:	0601      	lsls	r1, r0, #24
 8005b12:	d501      	bpl.n	8005b18 <_printf_i+0xec>
 8005b14:	681e      	ldr	r6, [r3, #0]
 8005b16:	e002      	b.n	8005b1e <_printf_i+0xf2>
 8005b18:	0646      	lsls	r6, r0, #25
 8005b1a:	d5fb      	bpl.n	8005b14 <_printf_i+0xe8>
 8005b1c:	881e      	ldrh	r6, [r3, #0]
 8005b1e:	4854      	ldr	r0, [pc, #336]	; (8005c70 <_printf_i+0x244>)
 8005b20:	2f6f      	cmp	r7, #111	; 0x6f
 8005b22:	bf0c      	ite	eq
 8005b24:	2308      	moveq	r3, #8
 8005b26:	230a      	movne	r3, #10
 8005b28:	2100      	movs	r1, #0
 8005b2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b2e:	6865      	ldr	r5, [r4, #4]
 8005b30:	60a5      	str	r5, [r4, #8]
 8005b32:	2d00      	cmp	r5, #0
 8005b34:	bfa2      	ittt	ge
 8005b36:	6821      	ldrge	r1, [r4, #0]
 8005b38:	f021 0104 	bicge.w	r1, r1, #4
 8005b3c:	6021      	strge	r1, [r4, #0]
 8005b3e:	b90e      	cbnz	r6, 8005b44 <_printf_i+0x118>
 8005b40:	2d00      	cmp	r5, #0
 8005b42:	d04d      	beq.n	8005be0 <_printf_i+0x1b4>
 8005b44:	4615      	mov	r5, r2
 8005b46:	fbb6 f1f3 	udiv	r1, r6, r3
 8005b4a:	fb03 6711 	mls	r7, r3, r1, r6
 8005b4e:	5dc7      	ldrb	r7, [r0, r7]
 8005b50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005b54:	4637      	mov	r7, r6
 8005b56:	42bb      	cmp	r3, r7
 8005b58:	460e      	mov	r6, r1
 8005b5a:	d9f4      	bls.n	8005b46 <_printf_i+0x11a>
 8005b5c:	2b08      	cmp	r3, #8
 8005b5e:	d10b      	bne.n	8005b78 <_printf_i+0x14c>
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	07de      	lsls	r6, r3, #31
 8005b64:	d508      	bpl.n	8005b78 <_printf_i+0x14c>
 8005b66:	6923      	ldr	r3, [r4, #16]
 8005b68:	6861      	ldr	r1, [r4, #4]
 8005b6a:	4299      	cmp	r1, r3
 8005b6c:	bfde      	ittt	le
 8005b6e:	2330      	movle	r3, #48	; 0x30
 8005b70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b74:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005b78:	1b52      	subs	r2, r2, r5
 8005b7a:	6122      	str	r2, [r4, #16]
 8005b7c:	f8cd a000 	str.w	sl, [sp]
 8005b80:	464b      	mov	r3, r9
 8005b82:	aa03      	add	r2, sp, #12
 8005b84:	4621      	mov	r1, r4
 8005b86:	4640      	mov	r0, r8
 8005b88:	f7ff fee2 	bl	8005950 <_printf_common>
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	d14c      	bne.n	8005c2a <_printf_i+0x1fe>
 8005b90:	f04f 30ff 	mov.w	r0, #4294967295
 8005b94:	b004      	add	sp, #16
 8005b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9a:	4835      	ldr	r0, [pc, #212]	; (8005c70 <_printf_i+0x244>)
 8005b9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005ba0:	6829      	ldr	r1, [r5, #0]
 8005ba2:	6823      	ldr	r3, [r4, #0]
 8005ba4:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ba8:	6029      	str	r1, [r5, #0]
 8005baa:	061d      	lsls	r5, r3, #24
 8005bac:	d514      	bpl.n	8005bd8 <_printf_i+0x1ac>
 8005bae:	07df      	lsls	r7, r3, #31
 8005bb0:	bf44      	itt	mi
 8005bb2:	f043 0320 	orrmi.w	r3, r3, #32
 8005bb6:	6023      	strmi	r3, [r4, #0]
 8005bb8:	b91e      	cbnz	r6, 8005bc2 <_printf_i+0x196>
 8005bba:	6823      	ldr	r3, [r4, #0]
 8005bbc:	f023 0320 	bic.w	r3, r3, #32
 8005bc0:	6023      	str	r3, [r4, #0]
 8005bc2:	2310      	movs	r3, #16
 8005bc4:	e7b0      	b.n	8005b28 <_printf_i+0xfc>
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	f043 0320 	orr.w	r3, r3, #32
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	2378      	movs	r3, #120	; 0x78
 8005bd0:	4828      	ldr	r0, [pc, #160]	; (8005c74 <_printf_i+0x248>)
 8005bd2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005bd6:	e7e3      	b.n	8005ba0 <_printf_i+0x174>
 8005bd8:	0659      	lsls	r1, r3, #25
 8005bda:	bf48      	it	mi
 8005bdc:	b2b6      	uxthmi	r6, r6
 8005bde:	e7e6      	b.n	8005bae <_printf_i+0x182>
 8005be0:	4615      	mov	r5, r2
 8005be2:	e7bb      	b.n	8005b5c <_printf_i+0x130>
 8005be4:	682b      	ldr	r3, [r5, #0]
 8005be6:	6826      	ldr	r6, [r4, #0]
 8005be8:	6961      	ldr	r1, [r4, #20]
 8005bea:	1d18      	adds	r0, r3, #4
 8005bec:	6028      	str	r0, [r5, #0]
 8005bee:	0635      	lsls	r5, r6, #24
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	d501      	bpl.n	8005bf8 <_printf_i+0x1cc>
 8005bf4:	6019      	str	r1, [r3, #0]
 8005bf6:	e002      	b.n	8005bfe <_printf_i+0x1d2>
 8005bf8:	0670      	lsls	r0, r6, #25
 8005bfa:	d5fb      	bpl.n	8005bf4 <_printf_i+0x1c8>
 8005bfc:	8019      	strh	r1, [r3, #0]
 8005bfe:	2300      	movs	r3, #0
 8005c00:	6123      	str	r3, [r4, #16]
 8005c02:	4615      	mov	r5, r2
 8005c04:	e7ba      	b.n	8005b7c <_printf_i+0x150>
 8005c06:	682b      	ldr	r3, [r5, #0]
 8005c08:	1d1a      	adds	r2, r3, #4
 8005c0a:	602a      	str	r2, [r5, #0]
 8005c0c:	681d      	ldr	r5, [r3, #0]
 8005c0e:	6862      	ldr	r2, [r4, #4]
 8005c10:	2100      	movs	r1, #0
 8005c12:	4628      	mov	r0, r5
 8005c14:	f7fa fb04 	bl	8000220 <memchr>
 8005c18:	b108      	cbz	r0, 8005c1e <_printf_i+0x1f2>
 8005c1a:	1b40      	subs	r0, r0, r5
 8005c1c:	6060      	str	r0, [r4, #4]
 8005c1e:	6863      	ldr	r3, [r4, #4]
 8005c20:	6123      	str	r3, [r4, #16]
 8005c22:	2300      	movs	r3, #0
 8005c24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c28:	e7a8      	b.n	8005b7c <_printf_i+0x150>
 8005c2a:	6923      	ldr	r3, [r4, #16]
 8005c2c:	462a      	mov	r2, r5
 8005c2e:	4649      	mov	r1, r9
 8005c30:	4640      	mov	r0, r8
 8005c32:	47d0      	blx	sl
 8005c34:	3001      	adds	r0, #1
 8005c36:	d0ab      	beq.n	8005b90 <_printf_i+0x164>
 8005c38:	6823      	ldr	r3, [r4, #0]
 8005c3a:	079b      	lsls	r3, r3, #30
 8005c3c:	d413      	bmi.n	8005c66 <_printf_i+0x23a>
 8005c3e:	68e0      	ldr	r0, [r4, #12]
 8005c40:	9b03      	ldr	r3, [sp, #12]
 8005c42:	4298      	cmp	r0, r3
 8005c44:	bfb8      	it	lt
 8005c46:	4618      	movlt	r0, r3
 8005c48:	e7a4      	b.n	8005b94 <_printf_i+0x168>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	4632      	mov	r2, r6
 8005c4e:	4649      	mov	r1, r9
 8005c50:	4640      	mov	r0, r8
 8005c52:	47d0      	blx	sl
 8005c54:	3001      	adds	r0, #1
 8005c56:	d09b      	beq.n	8005b90 <_printf_i+0x164>
 8005c58:	3501      	adds	r5, #1
 8005c5a:	68e3      	ldr	r3, [r4, #12]
 8005c5c:	9903      	ldr	r1, [sp, #12]
 8005c5e:	1a5b      	subs	r3, r3, r1
 8005c60:	42ab      	cmp	r3, r5
 8005c62:	dcf2      	bgt.n	8005c4a <_printf_i+0x21e>
 8005c64:	e7eb      	b.n	8005c3e <_printf_i+0x212>
 8005c66:	2500      	movs	r5, #0
 8005c68:	f104 0619 	add.w	r6, r4, #25
 8005c6c:	e7f5      	b.n	8005c5a <_printf_i+0x22e>
 8005c6e:	bf00      	nop
 8005c70:	08009856 	.word	0x08009856
 8005c74:	08009867 	.word	0x08009867

08005c78 <iprintf>:
 8005c78:	b40f      	push	{r0, r1, r2, r3}
 8005c7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ca4 <iprintf+0x2c>)
 8005c7c:	b513      	push	{r0, r1, r4, lr}
 8005c7e:	681c      	ldr	r4, [r3, #0]
 8005c80:	b124      	cbz	r4, 8005c8c <iprintf+0x14>
 8005c82:	69a3      	ldr	r3, [r4, #24]
 8005c84:	b913      	cbnz	r3, 8005c8c <iprintf+0x14>
 8005c86:	4620      	mov	r0, r4
 8005c88:	f001 f8ee 	bl	8006e68 <__sinit>
 8005c8c:	ab05      	add	r3, sp, #20
 8005c8e:	9a04      	ldr	r2, [sp, #16]
 8005c90:	68a1      	ldr	r1, [r4, #8]
 8005c92:	9301      	str	r3, [sp, #4]
 8005c94:	4620      	mov	r0, r4
 8005c96:	f001 feab 	bl	80079f0 <_vfiprintf_r>
 8005c9a:	b002      	add	sp, #8
 8005c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ca0:	b004      	add	sp, #16
 8005ca2:	4770      	bx	lr
 8005ca4:	2000000c 	.word	0x2000000c

08005ca8 <putchar>:
 8005ca8:	4b09      	ldr	r3, [pc, #36]	; (8005cd0 <putchar+0x28>)
 8005caa:	b513      	push	{r0, r1, r4, lr}
 8005cac:	681c      	ldr	r4, [r3, #0]
 8005cae:	4601      	mov	r1, r0
 8005cb0:	b134      	cbz	r4, 8005cc0 <putchar+0x18>
 8005cb2:	69a3      	ldr	r3, [r4, #24]
 8005cb4:	b923      	cbnz	r3, 8005cc0 <putchar+0x18>
 8005cb6:	9001      	str	r0, [sp, #4]
 8005cb8:	4620      	mov	r0, r4
 8005cba:	f001 f8d5 	bl	8006e68 <__sinit>
 8005cbe:	9901      	ldr	r1, [sp, #4]
 8005cc0:	68a2      	ldr	r2, [r4, #8]
 8005cc2:	4620      	mov	r0, r4
 8005cc4:	b002      	add	sp, #8
 8005cc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cca:	f001 bfc1 	b.w	8007c50 <_putc_r>
 8005cce:	bf00      	nop
 8005cd0:	2000000c 	.word	0x2000000c

08005cd4 <_puts_r>:
 8005cd4:	b570      	push	{r4, r5, r6, lr}
 8005cd6:	460e      	mov	r6, r1
 8005cd8:	4605      	mov	r5, r0
 8005cda:	b118      	cbz	r0, 8005ce4 <_puts_r+0x10>
 8005cdc:	6983      	ldr	r3, [r0, #24]
 8005cde:	b90b      	cbnz	r3, 8005ce4 <_puts_r+0x10>
 8005ce0:	f001 f8c2 	bl	8006e68 <__sinit>
 8005ce4:	69ab      	ldr	r3, [r5, #24]
 8005ce6:	68ac      	ldr	r4, [r5, #8]
 8005ce8:	b913      	cbnz	r3, 8005cf0 <_puts_r+0x1c>
 8005cea:	4628      	mov	r0, r5
 8005cec:	f001 f8bc 	bl	8006e68 <__sinit>
 8005cf0:	4b2c      	ldr	r3, [pc, #176]	; (8005da4 <_puts_r+0xd0>)
 8005cf2:	429c      	cmp	r4, r3
 8005cf4:	d120      	bne.n	8005d38 <_puts_r+0x64>
 8005cf6:	686c      	ldr	r4, [r5, #4]
 8005cf8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005cfa:	07db      	lsls	r3, r3, #31
 8005cfc:	d405      	bmi.n	8005d0a <_puts_r+0x36>
 8005cfe:	89a3      	ldrh	r3, [r4, #12]
 8005d00:	0598      	lsls	r0, r3, #22
 8005d02:	d402      	bmi.n	8005d0a <_puts_r+0x36>
 8005d04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d06:	f001 f952 	bl	8006fae <__retarget_lock_acquire_recursive>
 8005d0a:	89a3      	ldrh	r3, [r4, #12]
 8005d0c:	0719      	lsls	r1, r3, #28
 8005d0e:	d51d      	bpl.n	8005d4c <_puts_r+0x78>
 8005d10:	6923      	ldr	r3, [r4, #16]
 8005d12:	b1db      	cbz	r3, 8005d4c <_puts_r+0x78>
 8005d14:	3e01      	subs	r6, #1
 8005d16:	68a3      	ldr	r3, [r4, #8]
 8005d18:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	60a3      	str	r3, [r4, #8]
 8005d20:	bb39      	cbnz	r1, 8005d72 <_puts_r+0x9e>
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	da38      	bge.n	8005d98 <_puts_r+0xc4>
 8005d26:	4622      	mov	r2, r4
 8005d28:	210a      	movs	r1, #10
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	f000 f848 	bl	8005dc0 <__swbuf_r>
 8005d30:	3001      	adds	r0, #1
 8005d32:	d011      	beq.n	8005d58 <_puts_r+0x84>
 8005d34:	250a      	movs	r5, #10
 8005d36:	e011      	b.n	8005d5c <_puts_r+0x88>
 8005d38:	4b1b      	ldr	r3, [pc, #108]	; (8005da8 <_puts_r+0xd4>)
 8005d3a:	429c      	cmp	r4, r3
 8005d3c:	d101      	bne.n	8005d42 <_puts_r+0x6e>
 8005d3e:	68ac      	ldr	r4, [r5, #8]
 8005d40:	e7da      	b.n	8005cf8 <_puts_r+0x24>
 8005d42:	4b1a      	ldr	r3, [pc, #104]	; (8005dac <_puts_r+0xd8>)
 8005d44:	429c      	cmp	r4, r3
 8005d46:	bf08      	it	eq
 8005d48:	68ec      	ldreq	r4, [r5, #12]
 8005d4a:	e7d5      	b.n	8005cf8 <_puts_r+0x24>
 8005d4c:	4621      	mov	r1, r4
 8005d4e:	4628      	mov	r0, r5
 8005d50:	f000 f888 	bl	8005e64 <__swsetup_r>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	d0dd      	beq.n	8005d14 <_puts_r+0x40>
 8005d58:	f04f 35ff 	mov.w	r5, #4294967295
 8005d5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d5e:	07da      	lsls	r2, r3, #31
 8005d60:	d405      	bmi.n	8005d6e <_puts_r+0x9a>
 8005d62:	89a3      	ldrh	r3, [r4, #12]
 8005d64:	059b      	lsls	r3, r3, #22
 8005d66:	d402      	bmi.n	8005d6e <_puts_r+0x9a>
 8005d68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d6a:	f001 f921 	bl	8006fb0 <__retarget_lock_release_recursive>
 8005d6e:	4628      	mov	r0, r5
 8005d70:	bd70      	pop	{r4, r5, r6, pc}
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	da04      	bge.n	8005d80 <_puts_r+0xac>
 8005d76:	69a2      	ldr	r2, [r4, #24]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	dc06      	bgt.n	8005d8a <_puts_r+0xb6>
 8005d7c:	290a      	cmp	r1, #10
 8005d7e:	d004      	beq.n	8005d8a <_puts_r+0xb6>
 8005d80:	6823      	ldr	r3, [r4, #0]
 8005d82:	1c5a      	adds	r2, r3, #1
 8005d84:	6022      	str	r2, [r4, #0]
 8005d86:	7019      	strb	r1, [r3, #0]
 8005d88:	e7c5      	b.n	8005d16 <_puts_r+0x42>
 8005d8a:	4622      	mov	r2, r4
 8005d8c:	4628      	mov	r0, r5
 8005d8e:	f000 f817 	bl	8005dc0 <__swbuf_r>
 8005d92:	3001      	adds	r0, #1
 8005d94:	d1bf      	bne.n	8005d16 <_puts_r+0x42>
 8005d96:	e7df      	b.n	8005d58 <_puts_r+0x84>
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	250a      	movs	r5, #10
 8005d9c:	1c5a      	adds	r2, r3, #1
 8005d9e:	6022      	str	r2, [r4, #0]
 8005da0:	701d      	strb	r5, [r3, #0]
 8005da2:	e7db      	b.n	8005d5c <_puts_r+0x88>
 8005da4:	08009928 	.word	0x08009928
 8005da8:	08009948 	.word	0x08009948
 8005dac:	08009908 	.word	0x08009908

08005db0 <puts>:
 8005db0:	4b02      	ldr	r3, [pc, #8]	; (8005dbc <puts+0xc>)
 8005db2:	4601      	mov	r1, r0
 8005db4:	6818      	ldr	r0, [r3, #0]
 8005db6:	f7ff bf8d 	b.w	8005cd4 <_puts_r>
 8005dba:	bf00      	nop
 8005dbc:	2000000c 	.word	0x2000000c

08005dc0 <__swbuf_r>:
 8005dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dc2:	460e      	mov	r6, r1
 8005dc4:	4614      	mov	r4, r2
 8005dc6:	4605      	mov	r5, r0
 8005dc8:	b118      	cbz	r0, 8005dd2 <__swbuf_r+0x12>
 8005dca:	6983      	ldr	r3, [r0, #24]
 8005dcc:	b90b      	cbnz	r3, 8005dd2 <__swbuf_r+0x12>
 8005dce:	f001 f84b 	bl	8006e68 <__sinit>
 8005dd2:	4b21      	ldr	r3, [pc, #132]	; (8005e58 <__swbuf_r+0x98>)
 8005dd4:	429c      	cmp	r4, r3
 8005dd6:	d12b      	bne.n	8005e30 <__swbuf_r+0x70>
 8005dd8:	686c      	ldr	r4, [r5, #4]
 8005dda:	69a3      	ldr	r3, [r4, #24]
 8005ddc:	60a3      	str	r3, [r4, #8]
 8005dde:	89a3      	ldrh	r3, [r4, #12]
 8005de0:	071a      	lsls	r2, r3, #28
 8005de2:	d52f      	bpl.n	8005e44 <__swbuf_r+0x84>
 8005de4:	6923      	ldr	r3, [r4, #16]
 8005de6:	b36b      	cbz	r3, 8005e44 <__swbuf_r+0x84>
 8005de8:	6923      	ldr	r3, [r4, #16]
 8005dea:	6820      	ldr	r0, [r4, #0]
 8005dec:	1ac0      	subs	r0, r0, r3
 8005dee:	6963      	ldr	r3, [r4, #20]
 8005df0:	b2f6      	uxtb	r6, r6
 8005df2:	4283      	cmp	r3, r0
 8005df4:	4637      	mov	r7, r6
 8005df6:	dc04      	bgt.n	8005e02 <__swbuf_r+0x42>
 8005df8:	4621      	mov	r1, r4
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	f000 ffa0 	bl	8006d40 <_fflush_r>
 8005e00:	bb30      	cbnz	r0, 8005e50 <__swbuf_r+0x90>
 8005e02:	68a3      	ldr	r3, [r4, #8]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	60a3      	str	r3, [r4, #8]
 8005e08:	6823      	ldr	r3, [r4, #0]
 8005e0a:	1c5a      	adds	r2, r3, #1
 8005e0c:	6022      	str	r2, [r4, #0]
 8005e0e:	701e      	strb	r6, [r3, #0]
 8005e10:	6963      	ldr	r3, [r4, #20]
 8005e12:	3001      	adds	r0, #1
 8005e14:	4283      	cmp	r3, r0
 8005e16:	d004      	beq.n	8005e22 <__swbuf_r+0x62>
 8005e18:	89a3      	ldrh	r3, [r4, #12]
 8005e1a:	07db      	lsls	r3, r3, #31
 8005e1c:	d506      	bpl.n	8005e2c <__swbuf_r+0x6c>
 8005e1e:	2e0a      	cmp	r6, #10
 8005e20:	d104      	bne.n	8005e2c <__swbuf_r+0x6c>
 8005e22:	4621      	mov	r1, r4
 8005e24:	4628      	mov	r0, r5
 8005e26:	f000 ff8b 	bl	8006d40 <_fflush_r>
 8005e2a:	b988      	cbnz	r0, 8005e50 <__swbuf_r+0x90>
 8005e2c:	4638      	mov	r0, r7
 8005e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e30:	4b0a      	ldr	r3, [pc, #40]	; (8005e5c <__swbuf_r+0x9c>)
 8005e32:	429c      	cmp	r4, r3
 8005e34:	d101      	bne.n	8005e3a <__swbuf_r+0x7a>
 8005e36:	68ac      	ldr	r4, [r5, #8]
 8005e38:	e7cf      	b.n	8005dda <__swbuf_r+0x1a>
 8005e3a:	4b09      	ldr	r3, [pc, #36]	; (8005e60 <__swbuf_r+0xa0>)
 8005e3c:	429c      	cmp	r4, r3
 8005e3e:	bf08      	it	eq
 8005e40:	68ec      	ldreq	r4, [r5, #12]
 8005e42:	e7ca      	b.n	8005dda <__swbuf_r+0x1a>
 8005e44:	4621      	mov	r1, r4
 8005e46:	4628      	mov	r0, r5
 8005e48:	f000 f80c 	bl	8005e64 <__swsetup_r>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	d0cb      	beq.n	8005de8 <__swbuf_r+0x28>
 8005e50:	f04f 37ff 	mov.w	r7, #4294967295
 8005e54:	e7ea      	b.n	8005e2c <__swbuf_r+0x6c>
 8005e56:	bf00      	nop
 8005e58:	08009928 	.word	0x08009928
 8005e5c:	08009948 	.word	0x08009948
 8005e60:	08009908 	.word	0x08009908

08005e64 <__swsetup_r>:
 8005e64:	4b32      	ldr	r3, [pc, #200]	; (8005f30 <__swsetup_r+0xcc>)
 8005e66:	b570      	push	{r4, r5, r6, lr}
 8005e68:	681d      	ldr	r5, [r3, #0]
 8005e6a:	4606      	mov	r6, r0
 8005e6c:	460c      	mov	r4, r1
 8005e6e:	b125      	cbz	r5, 8005e7a <__swsetup_r+0x16>
 8005e70:	69ab      	ldr	r3, [r5, #24]
 8005e72:	b913      	cbnz	r3, 8005e7a <__swsetup_r+0x16>
 8005e74:	4628      	mov	r0, r5
 8005e76:	f000 fff7 	bl	8006e68 <__sinit>
 8005e7a:	4b2e      	ldr	r3, [pc, #184]	; (8005f34 <__swsetup_r+0xd0>)
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	d10f      	bne.n	8005ea0 <__swsetup_r+0x3c>
 8005e80:	686c      	ldr	r4, [r5, #4]
 8005e82:	89a3      	ldrh	r3, [r4, #12]
 8005e84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e88:	0719      	lsls	r1, r3, #28
 8005e8a:	d42c      	bmi.n	8005ee6 <__swsetup_r+0x82>
 8005e8c:	06dd      	lsls	r5, r3, #27
 8005e8e:	d411      	bmi.n	8005eb4 <__swsetup_r+0x50>
 8005e90:	2309      	movs	r3, #9
 8005e92:	6033      	str	r3, [r6, #0]
 8005e94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e98:	81a3      	strh	r3, [r4, #12]
 8005e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e9e:	e03e      	b.n	8005f1e <__swsetup_r+0xba>
 8005ea0:	4b25      	ldr	r3, [pc, #148]	; (8005f38 <__swsetup_r+0xd4>)
 8005ea2:	429c      	cmp	r4, r3
 8005ea4:	d101      	bne.n	8005eaa <__swsetup_r+0x46>
 8005ea6:	68ac      	ldr	r4, [r5, #8]
 8005ea8:	e7eb      	b.n	8005e82 <__swsetup_r+0x1e>
 8005eaa:	4b24      	ldr	r3, [pc, #144]	; (8005f3c <__swsetup_r+0xd8>)
 8005eac:	429c      	cmp	r4, r3
 8005eae:	bf08      	it	eq
 8005eb0:	68ec      	ldreq	r4, [r5, #12]
 8005eb2:	e7e6      	b.n	8005e82 <__swsetup_r+0x1e>
 8005eb4:	0758      	lsls	r0, r3, #29
 8005eb6:	d512      	bpl.n	8005ede <__swsetup_r+0x7a>
 8005eb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005eba:	b141      	cbz	r1, 8005ece <__swsetup_r+0x6a>
 8005ebc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ec0:	4299      	cmp	r1, r3
 8005ec2:	d002      	beq.n	8005eca <__swsetup_r+0x66>
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	f001 fc89 	bl	80077dc <_free_r>
 8005eca:	2300      	movs	r3, #0
 8005ecc:	6363      	str	r3, [r4, #52]	; 0x34
 8005ece:	89a3      	ldrh	r3, [r4, #12]
 8005ed0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ed4:	81a3      	strh	r3, [r4, #12]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	6063      	str	r3, [r4, #4]
 8005eda:	6923      	ldr	r3, [r4, #16]
 8005edc:	6023      	str	r3, [r4, #0]
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	f043 0308 	orr.w	r3, r3, #8
 8005ee4:	81a3      	strh	r3, [r4, #12]
 8005ee6:	6923      	ldr	r3, [r4, #16]
 8005ee8:	b94b      	cbnz	r3, 8005efe <__swsetup_r+0x9a>
 8005eea:	89a3      	ldrh	r3, [r4, #12]
 8005eec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ef0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ef4:	d003      	beq.n	8005efe <__swsetup_r+0x9a>
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	4630      	mov	r0, r6
 8005efa:	f001 f87f 	bl	8006ffc <__smakebuf_r>
 8005efe:	89a0      	ldrh	r0, [r4, #12]
 8005f00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f04:	f010 0301 	ands.w	r3, r0, #1
 8005f08:	d00a      	beq.n	8005f20 <__swsetup_r+0xbc>
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60a3      	str	r3, [r4, #8]
 8005f0e:	6963      	ldr	r3, [r4, #20]
 8005f10:	425b      	negs	r3, r3
 8005f12:	61a3      	str	r3, [r4, #24]
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	b943      	cbnz	r3, 8005f2a <__swsetup_r+0xc6>
 8005f18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f1c:	d1ba      	bne.n	8005e94 <__swsetup_r+0x30>
 8005f1e:	bd70      	pop	{r4, r5, r6, pc}
 8005f20:	0781      	lsls	r1, r0, #30
 8005f22:	bf58      	it	pl
 8005f24:	6963      	ldrpl	r3, [r4, #20]
 8005f26:	60a3      	str	r3, [r4, #8]
 8005f28:	e7f4      	b.n	8005f14 <__swsetup_r+0xb0>
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	e7f7      	b.n	8005f1e <__swsetup_r+0xba>
 8005f2e:	bf00      	nop
 8005f30:	2000000c 	.word	0x2000000c
 8005f34:	08009928 	.word	0x08009928
 8005f38:	08009948 	.word	0x08009948
 8005f3c:	08009908 	.word	0x08009908

08005f40 <quorem>:
 8005f40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f44:	6903      	ldr	r3, [r0, #16]
 8005f46:	690c      	ldr	r4, [r1, #16]
 8005f48:	42a3      	cmp	r3, r4
 8005f4a:	4607      	mov	r7, r0
 8005f4c:	f2c0 8081 	blt.w	8006052 <quorem+0x112>
 8005f50:	3c01      	subs	r4, #1
 8005f52:	f101 0814 	add.w	r8, r1, #20
 8005f56:	f100 0514 	add.w	r5, r0, #20
 8005f5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f5e:	9301      	str	r3, [sp, #4]
 8005f60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005f70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f74:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f78:	d331      	bcc.n	8005fde <quorem+0x9e>
 8005f7a:	f04f 0e00 	mov.w	lr, #0
 8005f7e:	4640      	mov	r0, r8
 8005f80:	46ac      	mov	ip, r5
 8005f82:	46f2      	mov	sl, lr
 8005f84:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f88:	b293      	uxth	r3, r2
 8005f8a:	fb06 e303 	mla	r3, r6, r3, lr
 8005f8e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	ebaa 0303 	sub.w	r3, sl, r3
 8005f98:	f8dc a000 	ldr.w	sl, [ip]
 8005f9c:	0c12      	lsrs	r2, r2, #16
 8005f9e:	fa13 f38a 	uxtah	r3, r3, sl
 8005fa2:	fb06 e202 	mla	r2, r6, r2, lr
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	9b00      	ldr	r3, [sp, #0]
 8005faa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005fae:	b292      	uxth	r2, r2
 8005fb0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005fb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005fb8:	f8bd 3000 	ldrh.w	r3, [sp]
 8005fbc:	4581      	cmp	r9, r0
 8005fbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fc2:	f84c 3b04 	str.w	r3, [ip], #4
 8005fc6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005fca:	d2db      	bcs.n	8005f84 <quorem+0x44>
 8005fcc:	f855 300b 	ldr.w	r3, [r5, fp]
 8005fd0:	b92b      	cbnz	r3, 8005fde <quorem+0x9e>
 8005fd2:	9b01      	ldr	r3, [sp, #4]
 8005fd4:	3b04      	subs	r3, #4
 8005fd6:	429d      	cmp	r5, r3
 8005fd8:	461a      	mov	r2, r3
 8005fda:	d32e      	bcc.n	800603a <quorem+0xfa>
 8005fdc:	613c      	str	r4, [r7, #16]
 8005fde:	4638      	mov	r0, r7
 8005fe0:	f001 fae4 	bl	80075ac <__mcmp>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	db24      	blt.n	8006032 <quorem+0xf2>
 8005fe8:	3601      	adds	r6, #1
 8005fea:	4628      	mov	r0, r5
 8005fec:	f04f 0c00 	mov.w	ip, #0
 8005ff0:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ff4:	f8d0 e000 	ldr.w	lr, [r0]
 8005ff8:	b293      	uxth	r3, r2
 8005ffa:	ebac 0303 	sub.w	r3, ip, r3
 8005ffe:	0c12      	lsrs	r2, r2, #16
 8006000:	fa13 f38e 	uxtah	r3, r3, lr
 8006004:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006008:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800600c:	b29b      	uxth	r3, r3
 800600e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006012:	45c1      	cmp	r9, r8
 8006014:	f840 3b04 	str.w	r3, [r0], #4
 8006018:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800601c:	d2e8      	bcs.n	8005ff0 <quorem+0xb0>
 800601e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006022:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006026:	b922      	cbnz	r2, 8006032 <quorem+0xf2>
 8006028:	3b04      	subs	r3, #4
 800602a:	429d      	cmp	r5, r3
 800602c:	461a      	mov	r2, r3
 800602e:	d30a      	bcc.n	8006046 <quorem+0x106>
 8006030:	613c      	str	r4, [r7, #16]
 8006032:	4630      	mov	r0, r6
 8006034:	b003      	add	sp, #12
 8006036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603a:	6812      	ldr	r2, [r2, #0]
 800603c:	3b04      	subs	r3, #4
 800603e:	2a00      	cmp	r2, #0
 8006040:	d1cc      	bne.n	8005fdc <quorem+0x9c>
 8006042:	3c01      	subs	r4, #1
 8006044:	e7c7      	b.n	8005fd6 <quorem+0x96>
 8006046:	6812      	ldr	r2, [r2, #0]
 8006048:	3b04      	subs	r3, #4
 800604a:	2a00      	cmp	r2, #0
 800604c:	d1f0      	bne.n	8006030 <quorem+0xf0>
 800604e:	3c01      	subs	r4, #1
 8006050:	e7eb      	b.n	800602a <quorem+0xea>
 8006052:	2000      	movs	r0, #0
 8006054:	e7ee      	b.n	8006034 <quorem+0xf4>
	...

08006058 <_dtoa_r>:
 8006058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800605c:	ed2d 8b04 	vpush	{d8-d9}
 8006060:	ec57 6b10 	vmov	r6, r7, d0
 8006064:	b093      	sub	sp, #76	; 0x4c
 8006066:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006068:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800606c:	9106      	str	r1, [sp, #24]
 800606e:	ee10 aa10 	vmov	sl, s0
 8006072:	4604      	mov	r4, r0
 8006074:	9209      	str	r2, [sp, #36]	; 0x24
 8006076:	930c      	str	r3, [sp, #48]	; 0x30
 8006078:	46bb      	mov	fp, r7
 800607a:	b975      	cbnz	r5, 800609a <_dtoa_r+0x42>
 800607c:	2010      	movs	r0, #16
 800607e:	f000 fffd 	bl	800707c <malloc>
 8006082:	4602      	mov	r2, r0
 8006084:	6260      	str	r0, [r4, #36]	; 0x24
 8006086:	b920      	cbnz	r0, 8006092 <_dtoa_r+0x3a>
 8006088:	4ba7      	ldr	r3, [pc, #668]	; (8006328 <_dtoa_r+0x2d0>)
 800608a:	21ea      	movs	r1, #234	; 0xea
 800608c:	48a7      	ldr	r0, [pc, #668]	; (800632c <_dtoa_r+0x2d4>)
 800608e:	f001 fe8d 	bl	8007dac <__assert_func>
 8006092:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006096:	6005      	str	r5, [r0, #0]
 8006098:	60c5      	str	r5, [r0, #12]
 800609a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800609c:	6819      	ldr	r1, [r3, #0]
 800609e:	b151      	cbz	r1, 80060b6 <_dtoa_r+0x5e>
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	604a      	str	r2, [r1, #4]
 80060a4:	2301      	movs	r3, #1
 80060a6:	4093      	lsls	r3, r2
 80060a8:	608b      	str	r3, [r1, #8]
 80060aa:	4620      	mov	r0, r4
 80060ac:	f001 f83c 	bl	8007128 <_Bfree>
 80060b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060b2:	2200      	movs	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	1e3b      	subs	r3, r7, #0
 80060b8:	bfaa      	itet	ge
 80060ba:	2300      	movge	r3, #0
 80060bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80060c0:	f8c8 3000 	strge.w	r3, [r8]
 80060c4:	4b9a      	ldr	r3, [pc, #616]	; (8006330 <_dtoa_r+0x2d8>)
 80060c6:	bfbc      	itt	lt
 80060c8:	2201      	movlt	r2, #1
 80060ca:	f8c8 2000 	strlt.w	r2, [r8]
 80060ce:	ea33 030b 	bics.w	r3, r3, fp
 80060d2:	d11b      	bne.n	800610c <_dtoa_r+0xb4>
 80060d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80060da:	6013      	str	r3, [r2, #0]
 80060dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80060e0:	4333      	orrs	r3, r6
 80060e2:	f000 8592 	beq.w	8006c0a <_dtoa_r+0xbb2>
 80060e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060e8:	b963      	cbnz	r3, 8006104 <_dtoa_r+0xac>
 80060ea:	4b92      	ldr	r3, [pc, #584]	; (8006334 <_dtoa_r+0x2dc>)
 80060ec:	e022      	b.n	8006134 <_dtoa_r+0xdc>
 80060ee:	4b92      	ldr	r3, [pc, #584]	; (8006338 <_dtoa_r+0x2e0>)
 80060f0:	9301      	str	r3, [sp, #4]
 80060f2:	3308      	adds	r3, #8
 80060f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060f6:	6013      	str	r3, [r2, #0]
 80060f8:	9801      	ldr	r0, [sp, #4]
 80060fa:	b013      	add	sp, #76	; 0x4c
 80060fc:	ecbd 8b04 	vpop	{d8-d9}
 8006100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006104:	4b8b      	ldr	r3, [pc, #556]	; (8006334 <_dtoa_r+0x2dc>)
 8006106:	9301      	str	r3, [sp, #4]
 8006108:	3303      	adds	r3, #3
 800610a:	e7f3      	b.n	80060f4 <_dtoa_r+0x9c>
 800610c:	2200      	movs	r2, #0
 800610e:	2300      	movs	r3, #0
 8006110:	4650      	mov	r0, sl
 8006112:	4659      	mov	r1, fp
 8006114:	f7fa fcf8 	bl	8000b08 <__aeabi_dcmpeq>
 8006118:	ec4b ab19 	vmov	d9, sl, fp
 800611c:	4680      	mov	r8, r0
 800611e:	b158      	cbz	r0, 8006138 <_dtoa_r+0xe0>
 8006120:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006122:	2301      	movs	r3, #1
 8006124:	6013      	str	r3, [r2, #0]
 8006126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006128:	2b00      	cmp	r3, #0
 800612a:	f000 856b 	beq.w	8006c04 <_dtoa_r+0xbac>
 800612e:	4883      	ldr	r0, [pc, #524]	; (800633c <_dtoa_r+0x2e4>)
 8006130:	6018      	str	r0, [r3, #0]
 8006132:	1e43      	subs	r3, r0, #1
 8006134:	9301      	str	r3, [sp, #4]
 8006136:	e7df      	b.n	80060f8 <_dtoa_r+0xa0>
 8006138:	ec4b ab10 	vmov	d0, sl, fp
 800613c:	aa10      	add	r2, sp, #64	; 0x40
 800613e:	a911      	add	r1, sp, #68	; 0x44
 8006140:	4620      	mov	r0, r4
 8006142:	f001 fad9 	bl	80076f8 <__d2b>
 8006146:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800614a:	ee08 0a10 	vmov	s16, r0
 800614e:	2d00      	cmp	r5, #0
 8006150:	f000 8084 	beq.w	800625c <_dtoa_r+0x204>
 8006154:	ee19 3a90 	vmov	r3, s19
 8006158:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800615c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006160:	4656      	mov	r6, sl
 8006162:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006166:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800616a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800616e:	4b74      	ldr	r3, [pc, #464]	; (8006340 <_dtoa_r+0x2e8>)
 8006170:	2200      	movs	r2, #0
 8006172:	4630      	mov	r0, r6
 8006174:	4639      	mov	r1, r7
 8006176:	f7fa f8a7 	bl	80002c8 <__aeabi_dsub>
 800617a:	a365      	add	r3, pc, #404	; (adr r3, 8006310 <_dtoa_r+0x2b8>)
 800617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006180:	f7fa fa5a 	bl	8000638 <__aeabi_dmul>
 8006184:	a364      	add	r3, pc, #400	; (adr r3, 8006318 <_dtoa_r+0x2c0>)
 8006186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618a:	f7fa f89f 	bl	80002cc <__adddf3>
 800618e:	4606      	mov	r6, r0
 8006190:	4628      	mov	r0, r5
 8006192:	460f      	mov	r7, r1
 8006194:	f7fa f9e6 	bl	8000564 <__aeabi_i2d>
 8006198:	a361      	add	r3, pc, #388	; (adr r3, 8006320 <_dtoa_r+0x2c8>)
 800619a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619e:	f7fa fa4b 	bl	8000638 <__aeabi_dmul>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	4630      	mov	r0, r6
 80061a8:	4639      	mov	r1, r7
 80061aa:	f7fa f88f 	bl	80002cc <__adddf3>
 80061ae:	4606      	mov	r6, r0
 80061b0:	460f      	mov	r7, r1
 80061b2:	f7fa fcf1 	bl	8000b98 <__aeabi_d2iz>
 80061b6:	2200      	movs	r2, #0
 80061b8:	9000      	str	r0, [sp, #0]
 80061ba:	2300      	movs	r3, #0
 80061bc:	4630      	mov	r0, r6
 80061be:	4639      	mov	r1, r7
 80061c0:	f7fa fcac 	bl	8000b1c <__aeabi_dcmplt>
 80061c4:	b150      	cbz	r0, 80061dc <_dtoa_r+0x184>
 80061c6:	9800      	ldr	r0, [sp, #0]
 80061c8:	f7fa f9cc 	bl	8000564 <__aeabi_i2d>
 80061cc:	4632      	mov	r2, r6
 80061ce:	463b      	mov	r3, r7
 80061d0:	f7fa fc9a 	bl	8000b08 <__aeabi_dcmpeq>
 80061d4:	b910      	cbnz	r0, 80061dc <_dtoa_r+0x184>
 80061d6:	9b00      	ldr	r3, [sp, #0]
 80061d8:	3b01      	subs	r3, #1
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	9b00      	ldr	r3, [sp, #0]
 80061de:	2b16      	cmp	r3, #22
 80061e0:	d85a      	bhi.n	8006298 <_dtoa_r+0x240>
 80061e2:	9a00      	ldr	r2, [sp, #0]
 80061e4:	4b57      	ldr	r3, [pc, #348]	; (8006344 <_dtoa_r+0x2ec>)
 80061e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ee:	ec51 0b19 	vmov	r0, r1, d9
 80061f2:	f7fa fc93 	bl	8000b1c <__aeabi_dcmplt>
 80061f6:	2800      	cmp	r0, #0
 80061f8:	d050      	beq.n	800629c <_dtoa_r+0x244>
 80061fa:	9b00      	ldr	r3, [sp, #0]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	2300      	movs	r3, #0
 8006202:	930b      	str	r3, [sp, #44]	; 0x2c
 8006204:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006206:	1b5d      	subs	r5, r3, r5
 8006208:	1e6b      	subs	r3, r5, #1
 800620a:	9305      	str	r3, [sp, #20]
 800620c:	bf45      	ittet	mi
 800620e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006212:	9304      	strmi	r3, [sp, #16]
 8006214:	2300      	movpl	r3, #0
 8006216:	2300      	movmi	r3, #0
 8006218:	bf4c      	ite	mi
 800621a:	9305      	strmi	r3, [sp, #20]
 800621c:	9304      	strpl	r3, [sp, #16]
 800621e:	9b00      	ldr	r3, [sp, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	db3d      	blt.n	80062a0 <_dtoa_r+0x248>
 8006224:	9b05      	ldr	r3, [sp, #20]
 8006226:	9a00      	ldr	r2, [sp, #0]
 8006228:	920a      	str	r2, [sp, #40]	; 0x28
 800622a:	4413      	add	r3, r2
 800622c:	9305      	str	r3, [sp, #20]
 800622e:	2300      	movs	r3, #0
 8006230:	9307      	str	r3, [sp, #28]
 8006232:	9b06      	ldr	r3, [sp, #24]
 8006234:	2b09      	cmp	r3, #9
 8006236:	f200 8089 	bhi.w	800634c <_dtoa_r+0x2f4>
 800623a:	2b05      	cmp	r3, #5
 800623c:	bfc4      	itt	gt
 800623e:	3b04      	subgt	r3, #4
 8006240:	9306      	strgt	r3, [sp, #24]
 8006242:	9b06      	ldr	r3, [sp, #24]
 8006244:	f1a3 0302 	sub.w	r3, r3, #2
 8006248:	bfcc      	ite	gt
 800624a:	2500      	movgt	r5, #0
 800624c:	2501      	movle	r5, #1
 800624e:	2b03      	cmp	r3, #3
 8006250:	f200 8087 	bhi.w	8006362 <_dtoa_r+0x30a>
 8006254:	e8df f003 	tbb	[pc, r3]
 8006258:	59383a2d 	.word	0x59383a2d
 800625c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006260:	441d      	add	r5, r3
 8006262:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006266:	2b20      	cmp	r3, #32
 8006268:	bfc1      	itttt	gt
 800626a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800626e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006272:	fa0b f303 	lslgt.w	r3, fp, r3
 8006276:	fa26 f000 	lsrgt.w	r0, r6, r0
 800627a:	bfda      	itte	le
 800627c:	f1c3 0320 	rsble	r3, r3, #32
 8006280:	fa06 f003 	lslle.w	r0, r6, r3
 8006284:	4318      	orrgt	r0, r3
 8006286:	f7fa f95d 	bl	8000544 <__aeabi_ui2d>
 800628a:	2301      	movs	r3, #1
 800628c:	4606      	mov	r6, r0
 800628e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006292:	3d01      	subs	r5, #1
 8006294:	930e      	str	r3, [sp, #56]	; 0x38
 8006296:	e76a      	b.n	800616e <_dtoa_r+0x116>
 8006298:	2301      	movs	r3, #1
 800629a:	e7b2      	b.n	8006202 <_dtoa_r+0x1aa>
 800629c:	900b      	str	r0, [sp, #44]	; 0x2c
 800629e:	e7b1      	b.n	8006204 <_dtoa_r+0x1ac>
 80062a0:	9b04      	ldr	r3, [sp, #16]
 80062a2:	9a00      	ldr	r2, [sp, #0]
 80062a4:	1a9b      	subs	r3, r3, r2
 80062a6:	9304      	str	r3, [sp, #16]
 80062a8:	4253      	negs	r3, r2
 80062aa:	9307      	str	r3, [sp, #28]
 80062ac:	2300      	movs	r3, #0
 80062ae:	930a      	str	r3, [sp, #40]	; 0x28
 80062b0:	e7bf      	b.n	8006232 <_dtoa_r+0x1da>
 80062b2:	2300      	movs	r3, #0
 80062b4:	9308      	str	r3, [sp, #32]
 80062b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	dc55      	bgt.n	8006368 <_dtoa_r+0x310>
 80062bc:	2301      	movs	r3, #1
 80062be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80062c2:	461a      	mov	r2, r3
 80062c4:	9209      	str	r2, [sp, #36]	; 0x24
 80062c6:	e00c      	b.n	80062e2 <_dtoa_r+0x28a>
 80062c8:	2301      	movs	r3, #1
 80062ca:	e7f3      	b.n	80062b4 <_dtoa_r+0x25c>
 80062cc:	2300      	movs	r3, #0
 80062ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062d0:	9308      	str	r3, [sp, #32]
 80062d2:	9b00      	ldr	r3, [sp, #0]
 80062d4:	4413      	add	r3, r2
 80062d6:	9302      	str	r3, [sp, #8]
 80062d8:	3301      	adds	r3, #1
 80062da:	2b01      	cmp	r3, #1
 80062dc:	9303      	str	r3, [sp, #12]
 80062de:	bfb8      	it	lt
 80062e0:	2301      	movlt	r3, #1
 80062e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80062e4:	2200      	movs	r2, #0
 80062e6:	6042      	str	r2, [r0, #4]
 80062e8:	2204      	movs	r2, #4
 80062ea:	f102 0614 	add.w	r6, r2, #20
 80062ee:	429e      	cmp	r6, r3
 80062f0:	6841      	ldr	r1, [r0, #4]
 80062f2:	d93d      	bls.n	8006370 <_dtoa_r+0x318>
 80062f4:	4620      	mov	r0, r4
 80062f6:	f000 fed7 	bl	80070a8 <_Balloc>
 80062fa:	9001      	str	r0, [sp, #4]
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d13b      	bne.n	8006378 <_dtoa_r+0x320>
 8006300:	4b11      	ldr	r3, [pc, #68]	; (8006348 <_dtoa_r+0x2f0>)
 8006302:	4602      	mov	r2, r0
 8006304:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006308:	e6c0      	b.n	800608c <_dtoa_r+0x34>
 800630a:	2301      	movs	r3, #1
 800630c:	e7df      	b.n	80062ce <_dtoa_r+0x276>
 800630e:	bf00      	nop
 8006310:	636f4361 	.word	0x636f4361
 8006314:	3fd287a7 	.word	0x3fd287a7
 8006318:	8b60c8b3 	.word	0x8b60c8b3
 800631c:	3fc68a28 	.word	0x3fc68a28
 8006320:	509f79fb 	.word	0x509f79fb
 8006324:	3fd34413 	.word	0x3fd34413
 8006328:	08009885 	.word	0x08009885
 800632c:	0800989c 	.word	0x0800989c
 8006330:	7ff00000 	.word	0x7ff00000
 8006334:	08009881 	.word	0x08009881
 8006338:	08009878 	.word	0x08009878
 800633c:	08009855 	.word	0x08009855
 8006340:	3ff80000 	.word	0x3ff80000
 8006344:	080099f0 	.word	0x080099f0
 8006348:	080098f7 	.word	0x080098f7
 800634c:	2501      	movs	r5, #1
 800634e:	2300      	movs	r3, #0
 8006350:	9306      	str	r3, [sp, #24]
 8006352:	9508      	str	r5, [sp, #32]
 8006354:	f04f 33ff 	mov.w	r3, #4294967295
 8006358:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800635c:	2200      	movs	r2, #0
 800635e:	2312      	movs	r3, #18
 8006360:	e7b0      	b.n	80062c4 <_dtoa_r+0x26c>
 8006362:	2301      	movs	r3, #1
 8006364:	9308      	str	r3, [sp, #32]
 8006366:	e7f5      	b.n	8006354 <_dtoa_r+0x2fc>
 8006368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800636a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800636e:	e7b8      	b.n	80062e2 <_dtoa_r+0x28a>
 8006370:	3101      	adds	r1, #1
 8006372:	6041      	str	r1, [r0, #4]
 8006374:	0052      	lsls	r2, r2, #1
 8006376:	e7b8      	b.n	80062ea <_dtoa_r+0x292>
 8006378:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800637a:	9a01      	ldr	r2, [sp, #4]
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	9b03      	ldr	r3, [sp, #12]
 8006380:	2b0e      	cmp	r3, #14
 8006382:	f200 809d 	bhi.w	80064c0 <_dtoa_r+0x468>
 8006386:	2d00      	cmp	r5, #0
 8006388:	f000 809a 	beq.w	80064c0 <_dtoa_r+0x468>
 800638c:	9b00      	ldr	r3, [sp, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	dd32      	ble.n	80063f8 <_dtoa_r+0x3a0>
 8006392:	4ab7      	ldr	r2, [pc, #732]	; (8006670 <_dtoa_r+0x618>)
 8006394:	f003 030f 	and.w	r3, r3, #15
 8006398:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800639c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063a0:	9b00      	ldr	r3, [sp, #0]
 80063a2:	05d8      	lsls	r0, r3, #23
 80063a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80063a8:	d516      	bpl.n	80063d8 <_dtoa_r+0x380>
 80063aa:	4bb2      	ldr	r3, [pc, #712]	; (8006674 <_dtoa_r+0x61c>)
 80063ac:	ec51 0b19 	vmov	r0, r1, d9
 80063b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063b4:	f7fa fa6a 	bl	800088c <__aeabi_ddiv>
 80063b8:	f007 070f 	and.w	r7, r7, #15
 80063bc:	4682      	mov	sl, r0
 80063be:	468b      	mov	fp, r1
 80063c0:	2503      	movs	r5, #3
 80063c2:	4eac      	ldr	r6, [pc, #688]	; (8006674 <_dtoa_r+0x61c>)
 80063c4:	b957      	cbnz	r7, 80063dc <_dtoa_r+0x384>
 80063c6:	4642      	mov	r2, r8
 80063c8:	464b      	mov	r3, r9
 80063ca:	4650      	mov	r0, sl
 80063cc:	4659      	mov	r1, fp
 80063ce:	f7fa fa5d 	bl	800088c <__aeabi_ddiv>
 80063d2:	4682      	mov	sl, r0
 80063d4:	468b      	mov	fp, r1
 80063d6:	e028      	b.n	800642a <_dtoa_r+0x3d2>
 80063d8:	2502      	movs	r5, #2
 80063da:	e7f2      	b.n	80063c2 <_dtoa_r+0x36a>
 80063dc:	07f9      	lsls	r1, r7, #31
 80063de:	d508      	bpl.n	80063f2 <_dtoa_r+0x39a>
 80063e0:	4640      	mov	r0, r8
 80063e2:	4649      	mov	r1, r9
 80063e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063e8:	f7fa f926 	bl	8000638 <__aeabi_dmul>
 80063ec:	3501      	adds	r5, #1
 80063ee:	4680      	mov	r8, r0
 80063f0:	4689      	mov	r9, r1
 80063f2:	107f      	asrs	r7, r7, #1
 80063f4:	3608      	adds	r6, #8
 80063f6:	e7e5      	b.n	80063c4 <_dtoa_r+0x36c>
 80063f8:	f000 809b 	beq.w	8006532 <_dtoa_r+0x4da>
 80063fc:	9b00      	ldr	r3, [sp, #0]
 80063fe:	4f9d      	ldr	r7, [pc, #628]	; (8006674 <_dtoa_r+0x61c>)
 8006400:	425e      	negs	r6, r3
 8006402:	4b9b      	ldr	r3, [pc, #620]	; (8006670 <_dtoa_r+0x618>)
 8006404:	f006 020f 	and.w	r2, r6, #15
 8006408:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800640c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006410:	ec51 0b19 	vmov	r0, r1, d9
 8006414:	f7fa f910 	bl	8000638 <__aeabi_dmul>
 8006418:	1136      	asrs	r6, r6, #4
 800641a:	4682      	mov	sl, r0
 800641c:	468b      	mov	fp, r1
 800641e:	2300      	movs	r3, #0
 8006420:	2502      	movs	r5, #2
 8006422:	2e00      	cmp	r6, #0
 8006424:	d17a      	bne.n	800651c <_dtoa_r+0x4c4>
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1d3      	bne.n	80063d2 <_dtoa_r+0x37a>
 800642a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8082 	beq.w	8006536 <_dtoa_r+0x4de>
 8006432:	4b91      	ldr	r3, [pc, #580]	; (8006678 <_dtoa_r+0x620>)
 8006434:	2200      	movs	r2, #0
 8006436:	4650      	mov	r0, sl
 8006438:	4659      	mov	r1, fp
 800643a:	f7fa fb6f 	bl	8000b1c <__aeabi_dcmplt>
 800643e:	2800      	cmp	r0, #0
 8006440:	d079      	beq.n	8006536 <_dtoa_r+0x4de>
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d076      	beq.n	8006536 <_dtoa_r+0x4de>
 8006448:	9b02      	ldr	r3, [sp, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	dd36      	ble.n	80064bc <_dtoa_r+0x464>
 800644e:	9b00      	ldr	r3, [sp, #0]
 8006450:	4650      	mov	r0, sl
 8006452:	4659      	mov	r1, fp
 8006454:	1e5f      	subs	r7, r3, #1
 8006456:	2200      	movs	r2, #0
 8006458:	4b88      	ldr	r3, [pc, #544]	; (800667c <_dtoa_r+0x624>)
 800645a:	f7fa f8ed 	bl	8000638 <__aeabi_dmul>
 800645e:	9e02      	ldr	r6, [sp, #8]
 8006460:	4682      	mov	sl, r0
 8006462:	468b      	mov	fp, r1
 8006464:	3501      	adds	r5, #1
 8006466:	4628      	mov	r0, r5
 8006468:	f7fa f87c 	bl	8000564 <__aeabi_i2d>
 800646c:	4652      	mov	r2, sl
 800646e:	465b      	mov	r3, fp
 8006470:	f7fa f8e2 	bl	8000638 <__aeabi_dmul>
 8006474:	4b82      	ldr	r3, [pc, #520]	; (8006680 <_dtoa_r+0x628>)
 8006476:	2200      	movs	r2, #0
 8006478:	f7f9 ff28 	bl	80002cc <__adddf3>
 800647c:	46d0      	mov	r8, sl
 800647e:	46d9      	mov	r9, fp
 8006480:	4682      	mov	sl, r0
 8006482:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006486:	2e00      	cmp	r6, #0
 8006488:	d158      	bne.n	800653c <_dtoa_r+0x4e4>
 800648a:	4b7e      	ldr	r3, [pc, #504]	; (8006684 <_dtoa_r+0x62c>)
 800648c:	2200      	movs	r2, #0
 800648e:	4640      	mov	r0, r8
 8006490:	4649      	mov	r1, r9
 8006492:	f7f9 ff19 	bl	80002c8 <__aeabi_dsub>
 8006496:	4652      	mov	r2, sl
 8006498:	465b      	mov	r3, fp
 800649a:	4680      	mov	r8, r0
 800649c:	4689      	mov	r9, r1
 800649e:	f7fa fb5b 	bl	8000b58 <__aeabi_dcmpgt>
 80064a2:	2800      	cmp	r0, #0
 80064a4:	f040 8295 	bne.w	80069d2 <_dtoa_r+0x97a>
 80064a8:	4652      	mov	r2, sl
 80064aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80064ae:	4640      	mov	r0, r8
 80064b0:	4649      	mov	r1, r9
 80064b2:	f7fa fb33 	bl	8000b1c <__aeabi_dcmplt>
 80064b6:	2800      	cmp	r0, #0
 80064b8:	f040 8289 	bne.w	80069ce <_dtoa_r+0x976>
 80064bc:	ec5b ab19 	vmov	sl, fp, d9
 80064c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f2c0 8148 	blt.w	8006758 <_dtoa_r+0x700>
 80064c8:	9a00      	ldr	r2, [sp, #0]
 80064ca:	2a0e      	cmp	r2, #14
 80064cc:	f300 8144 	bgt.w	8006758 <_dtoa_r+0x700>
 80064d0:	4b67      	ldr	r3, [pc, #412]	; (8006670 <_dtoa_r+0x618>)
 80064d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f280 80d5 	bge.w	800668c <_dtoa_r+0x634>
 80064e2:	9b03      	ldr	r3, [sp, #12]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f300 80d1 	bgt.w	800668c <_dtoa_r+0x634>
 80064ea:	f040 826f 	bne.w	80069cc <_dtoa_r+0x974>
 80064ee:	4b65      	ldr	r3, [pc, #404]	; (8006684 <_dtoa_r+0x62c>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	4640      	mov	r0, r8
 80064f4:	4649      	mov	r1, r9
 80064f6:	f7fa f89f 	bl	8000638 <__aeabi_dmul>
 80064fa:	4652      	mov	r2, sl
 80064fc:	465b      	mov	r3, fp
 80064fe:	f7fa fb21 	bl	8000b44 <__aeabi_dcmpge>
 8006502:	9e03      	ldr	r6, [sp, #12]
 8006504:	4637      	mov	r7, r6
 8006506:	2800      	cmp	r0, #0
 8006508:	f040 8245 	bne.w	8006996 <_dtoa_r+0x93e>
 800650c:	9d01      	ldr	r5, [sp, #4]
 800650e:	2331      	movs	r3, #49	; 0x31
 8006510:	f805 3b01 	strb.w	r3, [r5], #1
 8006514:	9b00      	ldr	r3, [sp, #0]
 8006516:	3301      	adds	r3, #1
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	e240      	b.n	800699e <_dtoa_r+0x946>
 800651c:	07f2      	lsls	r2, r6, #31
 800651e:	d505      	bpl.n	800652c <_dtoa_r+0x4d4>
 8006520:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006524:	f7fa f888 	bl	8000638 <__aeabi_dmul>
 8006528:	3501      	adds	r5, #1
 800652a:	2301      	movs	r3, #1
 800652c:	1076      	asrs	r6, r6, #1
 800652e:	3708      	adds	r7, #8
 8006530:	e777      	b.n	8006422 <_dtoa_r+0x3ca>
 8006532:	2502      	movs	r5, #2
 8006534:	e779      	b.n	800642a <_dtoa_r+0x3d2>
 8006536:	9f00      	ldr	r7, [sp, #0]
 8006538:	9e03      	ldr	r6, [sp, #12]
 800653a:	e794      	b.n	8006466 <_dtoa_r+0x40e>
 800653c:	9901      	ldr	r1, [sp, #4]
 800653e:	4b4c      	ldr	r3, [pc, #304]	; (8006670 <_dtoa_r+0x618>)
 8006540:	4431      	add	r1, r6
 8006542:	910d      	str	r1, [sp, #52]	; 0x34
 8006544:	9908      	ldr	r1, [sp, #32]
 8006546:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800654a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800654e:	2900      	cmp	r1, #0
 8006550:	d043      	beq.n	80065da <_dtoa_r+0x582>
 8006552:	494d      	ldr	r1, [pc, #308]	; (8006688 <_dtoa_r+0x630>)
 8006554:	2000      	movs	r0, #0
 8006556:	f7fa f999 	bl	800088c <__aeabi_ddiv>
 800655a:	4652      	mov	r2, sl
 800655c:	465b      	mov	r3, fp
 800655e:	f7f9 feb3 	bl	80002c8 <__aeabi_dsub>
 8006562:	9d01      	ldr	r5, [sp, #4]
 8006564:	4682      	mov	sl, r0
 8006566:	468b      	mov	fp, r1
 8006568:	4649      	mov	r1, r9
 800656a:	4640      	mov	r0, r8
 800656c:	f7fa fb14 	bl	8000b98 <__aeabi_d2iz>
 8006570:	4606      	mov	r6, r0
 8006572:	f7f9 fff7 	bl	8000564 <__aeabi_i2d>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	4640      	mov	r0, r8
 800657c:	4649      	mov	r1, r9
 800657e:	f7f9 fea3 	bl	80002c8 <__aeabi_dsub>
 8006582:	3630      	adds	r6, #48	; 0x30
 8006584:	f805 6b01 	strb.w	r6, [r5], #1
 8006588:	4652      	mov	r2, sl
 800658a:	465b      	mov	r3, fp
 800658c:	4680      	mov	r8, r0
 800658e:	4689      	mov	r9, r1
 8006590:	f7fa fac4 	bl	8000b1c <__aeabi_dcmplt>
 8006594:	2800      	cmp	r0, #0
 8006596:	d163      	bne.n	8006660 <_dtoa_r+0x608>
 8006598:	4642      	mov	r2, r8
 800659a:	464b      	mov	r3, r9
 800659c:	4936      	ldr	r1, [pc, #216]	; (8006678 <_dtoa_r+0x620>)
 800659e:	2000      	movs	r0, #0
 80065a0:	f7f9 fe92 	bl	80002c8 <__aeabi_dsub>
 80065a4:	4652      	mov	r2, sl
 80065a6:	465b      	mov	r3, fp
 80065a8:	f7fa fab8 	bl	8000b1c <__aeabi_dcmplt>
 80065ac:	2800      	cmp	r0, #0
 80065ae:	f040 80b5 	bne.w	800671c <_dtoa_r+0x6c4>
 80065b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065b4:	429d      	cmp	r5, r3
 80065b6:	d081      	beq.n	80064bc <_dtoa_r+0x464>
 80065b8:	4b30      	ldr	r3, [pc, #192]	; (800667c <_dtoa_r+0x624>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	4650      	mov	r0, sl
 80065be:	4659      	mov	r1, fp
 80065c0:	f7fa f83a 	bl	8000638 <__aeabi_dmul>
 80065c4:	4b2d      	ldr	r3, [pc, #180]	; (800667c <_dtoa_r+0x624>)
 80065c6:	4682      	mov	sl, r0
 80065c8:	468b      	mov	fp, r1
 80065ca:	4640      	mov	r0, r8
 80065cc:	4649      	mov	r1, r9
 80065ce:	2200      	movs	r2, #0
 80065d0:	f7fa f832 	bl	8000638 <__aeabi_dmul>
 80065d4:	4680      	mov	r8, r0
 80065d6:	4689      	mov	r9, r1
 80065d8:	e7c6      	b.n	8006568 <_dtoa_r+0x510>
 80065da:	4650      	mov	r0, sl
 80065dc:	4659      	mov	r1, fp
 80065de:	f7fa f82b 	bl	8000638 <__aeabi_dmul>
 80065e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065e4:	9d01      	ldr	r5, [sp, #4]
 80065e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80065e8:	4682      	mov	sl, r0
 80065ea:	468b      	mov	fp, r1
 80065ec:	4649      	mov	r1, r9
 80065ee:	4640      	mov	r0, r8
 80065f0:	f7fa fad2 	bl	8000b98 <__aeabi_d2iz>
 80065f4:	4606      	mov	r6, r0
 80065f6:	f7f9 ffb5 	bl	8000564 <__aeabi_i2d>
 80065fa:	3630      	adds	r6, #48	; 0x30
 80065fc:	4602      	mov	r2, r0
 80065fe:	460b      	mov	r3, r1
 8006600:	4640      	mov	r0, r8
 8006602:	4649      	mov	r1, r9
 8006604:	f7f9 fe60 	bl	80002c8 <__aeabi_dsub>
 8006608:	f805 6b01 	strb.w	r6, [r5], #1
 800660c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800660e:	429d      	cmp	r5, r3
 8006610:	4680      	mov	r8, r0
 8006612:	4689      	mov	r9, r1
 8006614:	f04f 0200 	mov.w	r2, #0
 8006618:	d124      	bne.n	8006664 <_dtoa_r+0x60c>
 800661a:	4b1b      	ldr	r3, [pc, #108]	; (8006688 <_dtoa_r+0x630>)
 800661c:	4650      	mov	r0, sl
 800661e:	4659      	mov	r1, fp
 8006620:	f7f9 fe54 	bl	80002cc <__adddf3>
 8006624:	4602      	mov	r2, r0
 8006626:	460b      	mov	r3, r1
 8006628:	4640      	mov	r0, r8
 800662a:	4649      	mov	r1, r9
 800662c:	f7fa fa94 	bl	8000b58 <__aeabi_dcmpgt>
 8006630:	2800      	cmp	r0, #0
 8006632:	d173      	bne.n	800671c <_dtoa_r+0x6c4>
 8006634:	4652      	mov	r2, sl
 8006636:	465b      	mov	r3, fp
 8006638:	4913      	ldr	r1, [pc, #76]	; (8006688 <_dtoa_r+0x630>)
 800663a:	2000      	movs	r0, #0
 800663c:	f7f9 fe44 	bl	80002c8 <__aeabi_dsub>
 8006640:	4602      	mov	r2, r0
 8006642:	460b      	mov	r3, r1
 8006644:	4640      	mov	r0, r8
 8006646:	4649      	mov	r1, r9
 8006648:	f7fa fa68 	bl	8000b1c <__aeabi_dcmplt>
 800664c:	2800      	cmp	r0, #0
 800664e:	f43f af35 	beq.w	80064bc <_dtoa_r+0x464>
 8006652:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006654:	1e6b      	subs	r3, r5, #1
 8006656:	930f      	str	r3, [sp, #60]	; 0x3c
 8006658:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800665c:	2b30      	cmp	r3, #48	; 0x30
 800665e:	d0f8      	beq.n	8006652 <_dtoa_r+0x5fa>
 8006660:	9700      	str	r7, [sp, #0]
 8006662:	e049      	b.n	80066f8 <_dtoa_r+0x6a0>
 8006664:	4b05      	ldr	r3, [pc, #20]	; (800667c <_dtoa_r+0x624>)
 8006666:	f7f9 ffe7 	bl	8000638 <__aeabi_dmul>
 800666a:	4680      	mov	r8, r0
 800666c:	4689      	mov	r9, r1
 800666e:	e7bd      	b.n	80065ec <_dtoa_r+0x594>
 8006670:	080099f0 	.word	0x080099f0
 8006674:	080099c8 	.word	0x080099c8
 8006678:	3ff00000 	.word	0x3ff00000
 800667c:	40240000 	.word	0x40240000
 8006680:	401c0000 	.word	0x401c0000
 8006684:	40140000 	.word	0x40140000
 8006688:	3fe00000 	.word	0x3fe00000
 800668c:	9d01      	ldr	r5, [sp, #4]
 800668e:	4656      	mov	r6, sl
 8006690:	465f      	mov	r7, fp
 8006692:	4642      	mov	r2, r8
 8006694:	464b      	mov	r3, r9
 8006696:	4630      	mov	r0, r6
 8006698:	4639      	mov	r1, r7
 800669a:	f7fa f8f7 	bl	800088c <__aeabi_ddiv>
 800669e:	f7fa fa7b 	bl	8000b98 <__aeabi_d2iz>
 80066a2:	4682      	mov	sl, r0
 80066a4:	f7f9 ff5e 	bl	8000564 <__aeabi_i2d>
 80066a8:	4642      	mov	r2, r8
 80066aa:	464b      	mov	r3, r9
 80066ac:	f7f9 ffc4 	bl	8000638 <__aeabi_dmul>
 80066b0:	4602      	mov	r2, r0
 80066b2:	460b      	mov	r3, r1
 80066b4:	4630      	mov	r0, r6
 80066b6:	4639      	mov	r1, r7
 80066b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80066bc:	f7f9 fe04 	bl	80002c8 <__aeabi_dsub>
 80066c0:	f805 6b01 	strb.w	r6, [r5], #1
 80066c4:	9e01      	ldr	r6, [sp, #4]
 80066c6:	9f03      	ldr	r7, [sp, #12]
 80066c8:	1bae      	subs	r6, r5, r6
 80066ca:	42b7      	cmp	r7, r6
 80066cc:	4602      	mov	r2, r0
 80066ce:	460b      	mov	r3, r1
 80066d0:	d135      	bne.n	800673e <_dtoa_r+0x6e6>
 80066d2:	f7f9 fdfb 	bl	80002cc <__adddf3>
 80066d6:	4642      	mov	r2, r8
 80066d8:	464b      	mov	r3, r9
 80066da:	4606      	mov	r6, r0
 80066dc:	460f      	mov	r7, r1
 80066de:	f7fa fa3b 	bl	8000b58 <__aeabi_dcmpgt>
 80066e2:	b9d0      	cbnz	r0, 800671a <_dtoa_r+0x6c2>
 80066e4:	4642      	mov	r2, r8
 80066e6:	464b      	mov	r3, r9
 80066e8:	4630      	mov	r0, r6
 80066ea:	4639      	mov	r1, r7
 80066ec:	f7fa fa0c 	bl	8000b08 <__aeabi_dcmpeq>
 80066f0:	b110      	cbz	r0, 80066f8 <_dtoa_r+0x6a0>
 80066f2:	f01a 0f01 	tst.w	sl, #1
 80066f6:	d110      	bne.n	800671a <_dtoa_r+0x6c2>
 80066f8:	4620      	mov	r0, r4
 80066fa:	ee18 1a10 	vmov	r1, s16
 80066fe:	f000 fd13 	bl	8007128 <_Bfree>
 8006702:	2300      	movs	r3, #0
 8006704:	9800      	ldr	r0, [sp, #0]
 8006706:	702b      	strb	r3, [r5, #0]
 8006708:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800670a:	3001      	adds	r0, #1
 800670c:	6018      	str	r0, [r3, #0]
 800670e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006710:	2b00      	cmp	r3, #0
 8006712:	f43f acf1 	beq.w	80060f8 <_dtoa_r+0xa0>
 8006716:	601d      	str	r5, [r3, #0]
 8006718:	e4ee      	b.n	80060f8 <_dtoa_r+0xa0>
 800671a:	9f00      	ldr	r7, [sp, #0]
 800671c:	462b      	mov	r3, r5
 800671e:	461d      	mov	r5, r3
 8006720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006724:	2a39      	cmp	r2, #57	; 0x39
 8006726:	d106      	bne.n	8006736 <_dtoa_r+0x6de>
 8006728:	9a01      	ldr	r2, [sp, #4]
 800672a:	429a      	cmp	r2, r3
 800672c:	d1f7      	bne.n	800671e <_dtoa_r+0x6c6>
 800672e:	9901      	ldr	r1, [sp, #4]
 8006730:	2230      	movs	r2, #48	; 0x30
 8006732:	3701      	adds	r7, #1
 8006734:	700a      	strb	r2, [r1, #0]
 8006736:	781a      	ldrb	r2, [r3, #0]
 8006738:	3201      	adds	r2, #1
 800673a:	701a      	strb	r2, [r3, #0]
 800673c:	e790      	b.n	8006660 <_dtoa_r+0x608>
 800673e:	4ba6      	ldr	r3, [pc, #664]	; (80069d8 <_dtoa_r+0x980>)
 8006740:	2200      	movs	r2, #0
 8006742:	f7f9 ff79 	bl	8000638 <__aeabi_dmul>
 8006746:	2200      	movs	r2, #0
 8006748:	2300      	movs	r3, #0
 800674a:	4606      	mov	r6, r0
 800674c:	460f      	mov	r7, r1
 800674e:	f7fa f9db 	bl	8000b08 <__aeabi_dcmpeq>
 8006752:	2800      	cmp	r0, #0
 8006754:	d09d      	beq.n	8006692 <_dtoa_r+0x63a>
 8006756:	e7cf      	b.n	80066f8 <_dtoa_r+0x6a0>
 8006758:	9a08      	ldr	r2, [sp, #32]
 800675a:	2a00      	cmp	r2, #0
 800675c:	f000 80d7 	beq.w	800690e <_dtoa_r+0x8b6>
 8006760:	9a06      	ldr	r2, [sp, #24]
 8006762:	2a01      	cmp	r2, #1
 8006764:	f300 80ba 	bgt.w	80068dc <_dtoa_r+0x884>
 8006768:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800676a:	2a00      	cmp	r2, #0
 800676c:	f000 80b2 	beq.w	80068d4 <_dtoa_r+0x87c>
 8006770:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006774:	9e07      	ldr	r6, [sp, #28]
 8006776:	9d04      	ldr	r5, [sp, #16]
 8006778:	9a04      	ldr	r2, [sp, #16]
 800677a:	441a      	add	r2, r3
 800677c:	9204      	str	r2, [sp, #16]
 800677e:	9a05      	ldr	r2, [sp, #20]
 8006780:	2101      	movs	r1, #1
 8006782:	441a      	add	r2, r3
 8006784:	4620      	mov	r0, r4
 8006786:	9205      	str	r2, [sp, #20]
 8006788:	f000 fd86 	bl	8007298 <__i2b>
 800678c:	4607      	mov	r7, r0
 800678e:	2d00      	cmp	r5, #0
 8006790:	dd0c      	ble.n	80067ac <_dtoa_r+0x754>
 8006792:	9b05      	ldr	r3, [sp, #20]
 8006794:	2b00      	cmp	r3, #0
 8006796:	dd09      	ble.n	80067ac <_dtoa_r+0x754>
 8006798:	42ab      	cmp	r3, r5
 800679a:	9a04      	ldr	r2, [sp, #16]
 800679c:	bfa8      	it	ge
 800679e:	462b      	movge	r3, r5
 80067a0:	1ad2      	subs	r2, r2, r3
 80067a2:	9204      	str	r2, [sp, #16]
 80067a4:	9a05      	ldr	r2, [sp, #20]
 80067a6:	1aed      	subs	r5, r5, r3
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	9305      	str	r3, [sp, #20]
 80067ac:	9b07      	ldr	r3, [sp, #28]
 80067ae:	b31b      	cbz	r3, 80067f8 <_dtoa_r+0x7a0>
 80067b0:	9b08      	ldr	r3, [sp, #32]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 80af 	beq.w	8006916 <_dtoa_r+0x8be>
 80067b8:	2e00      	cmp	r6, #0
 80067ba:	dd13      	ble.n	80067e4 <_dtoa_r+0x78c>
 80067bc:	4639      	mov	r1, r7
 80067be:	4632      	mov	r2, r6
 80067c0:	4620      	mov	r0, r4
 80067c2:	f000 fe29 	bl	8007418 <__pow5mult>
 80067c6:	ee18 2a10 	vmov	r2, s16
 80067ca:	4601      	mov	r1, r0
 80067cc:	4607      	mov	r7, r0
 80067ce:	4620      	mov	r0, r4
 80067d0:	f000 fd78 	bl	80072c4 <__multiply>
 80067d4:	ee18 1a10 	vmov	r1, s16
 80067d8:	4680      	mov	r8, r0
 80067da:	4620      	mov	r0, r4
 80067dc:	f000 fca4 	bl	8007128 <_Bfree>
 80067e0:	ee08 8a10 	vmov	s16, r8
 80067e4:	9b07      	ldr	r3, [sp, #28]
 80067e6:	1b9a      	subs	r2, r3, r6
 80067e8:	d006      	beq.n	80067f8 <_dtoa_r+0x7a0>
 80067ea:	ee18 1a10 	vmov	r1, s16
 80067ee:	4620      	mov	r0, r4
 80067f0:	f000 fe12 	bl	8007418 <__pow5mult>
 80067f4:	ee08 0a10 	vmov	s16, r0
 80067f8:	2101      	movs	r1, #1
 80067fa:	4620      	mov	r0, r4
 80067fc:	f000 fd4c 	bl	8007298 <__i2b>
 8006800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006802:	2b00      	cmp	r3, #0
 8006804:	4606      	mov	r6, r0
 8006806:	f340 8088 	ble.w	800691a <_dtoa_r+0x8c2>
 800680a:	461a      	mov	r2, r3
 800680c:	4601      	mov	r1, r0
 800680e:	4620      	mov	r0, r4
 8006810:	f000 fe02 	bl	8007418 <__pow5mult>
 8006814:	9b06      	ldr	r3, [sp, #24]
 8006816:	2b01      	cmp	r3, #1
 8006818:	4606      	mov	r6, r0
 800681a:	f340 8081 	ble.w	8006920 <_dtoa_r+0x8c8>
 800681e:	f04f 0800 	mov.w	r8, #0
 8006822:	6933      	ldr	r3, [r6, #16]
 8006824:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006828:	6918      	ldr	r0, [r3, #16]
 800682a:	f000 fce5 	bl	80071f8 <__hi0bits>
 800682e:	f1c0 0020 	rsb	r0, r0, #32
 8006832:	9b05      	ldr	r3, [sp, #20]
 8006834:	4418      	add	r0, r3
 8006836:	f010 001f 	ands.w	r0, r0, #31
 800683a:	f000 8092 	beq.w	8006962 <_dtoa_r+0x90a>
 800683e:	f1c0 0320 	rsb	r3, r0, #32
 8006842:	2b04      	cmp	r3, #4
 8006844:	f340 808a 	ble.w	800695c <_dtoa_r+0x904>
 8006848:	f1c0 001c 	rsb	r0, r0, #28
 800684c:	9b04      	ldr	r3, [sp, #16]
 800684e:	4403      	add	r3, r0
 8006850:	9304      	str	r3, [sp, #16]
 8006852:	9b05      	ldr	r3, [sp, #20]
 8006854:	4403      	add	r3, r0
 8006856:	4405      	add	r5, r0
 8006858:	9305      	str	r3, [sp, #20]
 800685a:	9b04      	ldr	r3, [sp, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	dd07      	ble.n	8006870 <_dtoa_r+0x818>
 8006860:	ee18 1a10 	vmov	r1, s16
 8006864:	461a      	mov	r2, r3
 8006866:	4620      	mov	r0, r4
 8006868:	f000 fe30 	bl	80074cc <__lshift>
 800686c:	ee08 0a10 	vmov	s16, r0
 8006870:	9b05      	ldr	r3, [sp, #20]
 8006872:	2b00      	cmp	r3, #0
 8006874:	dd05      	ble.n	8006882 <_dtoa_r+0x82a>
 8006876:	4631      	mov	r1, r6
 8006878:	461a      	mov	r2, r3
 800687a:	4620      	mov	r0, r4
 800687c:	f000 fe26 	bl	80074cc <__lshift>
 8006880:	4606      	mov	r6, r0
 8006882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006884:	2b00      	cmp	r3, #0
 8006886:	d06e      	beq.n	8006966 <_dtoa_r+0x90e>
 8006888:	ee18 0a10 	vmov	r0, s16
 800688c:	4631      	mov	r1, r6
 800688e:	f000 fe8d 	bl	80075ac <__mcmp>
 8006892:	2800      	cmp	r0, #0
 8006894:	da67      	bge.n	8006966 <_dtoa_r+0x90e>
 8006896:	9b00      	ldr	r3, [sp, #0]
 8006898:	3b01      	subs	r3, #1
 800689a:	ee18 1a10 	vmov	r1, s16
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	220a      	movs	r2, #10
 80068a2:	2300      	movs	r3, #0
 80068a4:	4620      	mov	r0, r4
 80068a6:	f000 fc61 	bl	800716c <__multadd>
 80068aa:	9b08      	ldr	r3, [sp, #32]
 80068ac:	ee08 0a10 	vmov	s16, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 81b1 	beq.w	8006c18 <_dtoa_r+0xbc0>
 80068b6:	2300      	movs	r3, #0
 80068b8:	4639      	mov	r1, r7
 80068ba:	220a      	movs	r2, #10
 80068bc:	4620      	mov	r0, r4
 80068be:	f000 fc55 	bl	800716c <__multadd>
 80068c2:	9b02      	ldr	r3, [sp, #8]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	4607      	mov	r7, r0
 80068c8:	f300 808e 	bgt.w	80069e8 <_dtoa_r+0x990>
 80068cc:	9b06      	ldr	r3, [sp, #24]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	dc51      	bgt.n	8006976 <_dtoa_r+0x91e>
 80068d2:	e089      	b.n	80069e8 <_dtoa_r+0x990>
 80068d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80068d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80068da:	e74b      	b.n	8006774 <_dtoa_r+0x71c>
 80068dc:	9b03      	ldr	r3, [sp, #12]
 80068de:	1e5e      	subs	r6, r3, #1
 80068e0:	9b07      	ldr	r3, [sp, #28]
 80068e2:	42b3      	cmp	r3, r6
 80068e4:	bfbf      	itttt	lt
 80068e6:	9b07      	ldrlt	r3, [sp, #28]
 80068e8:	9607      	strlt	r6, [sp, #28]
 80068ea:	1af2      	sublt	r2, r6, r3
 80068ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80068ee:	bfb6      	itet	lt
 80068f0:	189b      	addlt	r3, r3, r2
 80068f2:	1b9e      	subge	r6, r3, r6
 80068f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80068f6:	9b03      	ldr	r3, [sp, #12]
 80068f8:	bfb8      	it	lt
 80068fa:	2600      	movlt	r6, #0
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	bfb7      	itett	lt
 8006900:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006904:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006908:	1a9d      	sublt	r5, r3, r2
 800690a:	2300      	movlt	r3, #0
 800690c:	e734      	b.n	8006778 <_dtoa_r+0x720>
 800690e:	9e07      	ldr	r6, [sp, #28]
 8006910:	9d04      	ldr	r5, [sp, #16]
 8006912:	9f08      	ldr	r7, [sp, #32]
 8006914:	e73b      	b.n	800678e <_dtoa_r+0x736>
 8006916:	9a07      	ldr	r2, [sp, #28]
 8006918:	e767      	b.n	80067ea <_dtoa_r+0x792>
 800691a:	9b06      	ldr	r3, [sp, #24]
 800691c:	2b01      	cmp	r3, #1
 800691e:	dc18      	bgt.n	8006952 <_dtoa_r+0x8fa>
 8006920:	f1ba 0f00 	cmp.w	sl, #0
 8006924:	d115      	bne.n	8006952 <_dtoa_r+0x8fa>
 8006926:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800692a:	b993      	cbnz	r3, 8006952 <_dtoa_r+0x8fa>
 800692c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006930:	0d1b      	lsrs	r3, r3, #20
 8006932:	051b      	lsls	r3, r3, #20
 8006934:	b183      	cbz	r3, 8006958 <_dtoa_r+0x900>
 8006936:	9b04      	ldr	r3, [sp, #16]
 8006938:	3301      	adds	r3, #1
 800693a:	9304      	str	r3, [sp, #16]
 800693c:	9b05      	ldr	r3, [sp, #20]
 800693e:	3301      	adds	r3, #1
 8006940:	9305      	str	r3, [sp, #20]
 8006942:	f04f 0801 	mov.w	r8, #1
 8006946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006948:	2b00      	cmp	r3, #0
 800694a:	f47f af6a 	bne.w	8006822 <_dtoa_r+0x7ca>
 800694e:	2001      	movs	r0, #1
 8006950:	e76f      	b.n	8006832 <_dtoa_r+0x7da>
 8006952:	f04f 0800 	mov.w	r8, #0
 8006956:	e7f6      	b.n	8006946 <_dtoa_r+0x8ee>
 8006958:	4698      	mov	r8, r3
 800695a:	e7f4      	b.n	8006946 <_dtoa_r+0x8ee>
 800695c:	f43f af7d 	beq.w	800685a <_dtoa_r+0x802>
 8006960:	4618      	mov	r0, r3
 8006962:	301c      	adds	r0, #28
 8006964:	e772      	b.n	800684c <_dtoa_r+0x7f4>
 8006966:	9b03      	ldr	r3, [sp, #12]
 8006968:	2b00      	cmp	r3, #0
 800696a:	dc37      	bgt.n	80069dc <_dtoa_r+0x984>
 800696c:	9b06      	ldr	r3, [sp, #24]
 800696e:	2b02      	cmp	r3, #2
 8006970:	dd34      	ble.n	80069dc <_dtoa_r+0x984>
 8006972:	9b03      	ldr	r3, [sp, #12]
 8006974:	9302      	str	r3, [sp, #8]
 8006976:	9b02      	ldr	r3, [sp, #8]
 8006978:	b96b      	cbnz	r3, 8006996 <_dtoa_r+0x93e>
 800697a:	4631      	mov	r1, r6
 800697c:	2205      	movs	r2, #5
 800697e:	4620      	mov	r0, r4
 8006980:	f000 fbf4 	bl	800716c <__multadd>
 8006984:	4601      	mov	r1, r0
 8006986:	4606      	mov	r6, r0
 8006988:	ee18 0a10 	vmov	r0, s16
 800698c:	f000 fe0e 	bl	80075ac <__mcmp>
 8006990:	2800      	cmp	r0, #0
 8006992:	f73f adbb 	bgt.w	800650c <_dtoa_r+0x4b4>
 8006996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006998:	9d01      	ldr	r5, [sp, #4]
 800699a:	43db      	mvns	r3, r3
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	f04f 0800 	mov.w	r8, #0
 80069a2:	4631      	mov	r1, r6
 80069a4:	4620      	mov	r0, r4
 80069a6:	f000 fbbf 	bl	8007128 <_Bfree>
 80069aa:	2f00      	cmp	r7, #0
 80069ac:	f43f aea4 	beq.w	80066f8 <_dtoa_r+0x6a0>
 80069b0:	f1b8 0f00 	cmp.w	r8, #0
 80069b4:	d005      	beq.n	80069c2 <_dtoa_r+0x96a>
 80069b6:	45b8      	cmp	r8, r7
 80069b8:	d003      	beq.n	80069c2 <_dtoa_r+0x96a>
 80069ba:	4641      	mov	r1, r8
 80069bc:	4620      	mov	r0, r4
 80069be:	f000 fbb3 	bl	8007128 <_Bfree>
 80069c2:	4639      	mov	r1, r7
 80069c4:	4620      	mov	r0, r4
 80069c6:	f000 fbaf 	bl	8007128 <_Bfree>
 80069ca:	e695      	b.n	80066f8 <_dtoa_r+0x6a0>
 80069cc:	2600      	movs	r6, #0
 80069ce:	4637      	mov	r7, r6
 80069d0:	e7e1      	b.n	8006996 <_dtoa_r+0x93e>
 80069d2:	9700      	str	r7, [sp, #0]
 80069d4:	4637      	mov	r7, r6
 80069d6:	e599      	b.n	800650c <_dtoa_r+0x4b4>
 80069d8:	40240000 	.word	0x40240000
 80069dc:	9b08      	ldr	r3, [sp, #32]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f000 80ca 	beq.w	8006b78 <_dtoa_r+0xb20>
 80069e4:	9b03      	ldr	r3, [sp, #12]
 80069e6:	9302      	str	r3, [sp, #8]
 80069e8:	2d00      	cmp	r5, #0
 80069ea:	dd05      	ble.n	80069f8 <_dtoa_r+0x9a0>
 80069ec:	4639      	mov	r1, r7
 80069ee:	462a      	mov	r2, r5
 80069f0:	4620      	mov	r0, r4
 80069f2:	f000 fd6b 	bl	80074cc <__lshift>
 80069f6:	4607      	mov	r7, r0
 80069f8:	f1b8 0f00 	cmp.w	r8, #0
 80069fc:	d05b      	beq.n	8006ab6 <_dtoa_r+0xa5e>
 80069fe:	6879      	ldr	r1, [r7, #4]
 8006a00:	4620      	mov	r0, r4
 8006a02:	f000 fb51 	bl	80070a8 <_Balloc>
 8006a06:	4605      	mov	r5, r0
 8006a08:	b928      	cbnz	r0, 8006a16 <_dtoa_r+0x9be>
 8006a0a:	4b87      	ldr	r3, [pc, #540]	; (8006c28 <_dtoa_r+0xbd0>)
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006a12:	f7ff bb3b 	b.w	800608c <_dtoa_r+0x34>
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	3202      	adds	r2, #2
 8006a1a:	0092      	lsls	r2, r2, #2
 8006a1c:	f107 010c 	add.w	r1, r7, #12
 8006a20:	300c      	adds	r0, #12
 8006a22:	f000 fb33 	bl	800708c <memcpy>
 8006a26:	2201      	movs	r2, #1
 8006a28:	4629      	mov	r1, r5
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f000 fd4e 	bl	80074cc <__lshift>
 8006a30:	9b01      	ldr	r3, [sp, #4]
 8006a32:	f103 0901 	add.w	r9, r3, #1
 8006a36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	9305      	str	r3, [sp, #20]
 8006a3e:	f00a 0301 	and.w	r3, sl, #1
 8006a42:	46b8      	mov	r8, r7
 8006a44:	9304      	str	r3, [sp, #16]
 8006a46:	4607      	mov	r7, r0
 8006a48:	4631      	mov	r1, r6
 8006a4a:	ee18 0a10 	vmov	r0, s16
 8006a4e:	f7ff fa77 	bl	8005f40 <quorem>
 8006a52:	4641      	mov	r1, r8
 8006a54:	9002      	str	r0, [sp, #8]
 8006a56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006a5a:	ee18 0a10 	vmov	r0, s16
 8006a5e:	f000 fda5 	bl	80075ac <__mcmp>
 8006a62:	463a      	mov	r2, r7
 8006a64:	9003      	str	r0, [sp, #12]
 8006a66:	4631      	mov	r1, r6
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f000 fdbb 	bl	80075e4 <__mdiff>
 8006a6e:	68c2      	ldr	r2, [r0, #12]
 8006a70:	f109 3bff 	add.w	fp, r9, #4294967295
 8006a74:	4605      	mov	r5, r0
 8006a76:	bb02      	cbnz	r2, 8006aba <_dtoa_r+0xa62>
 8006a78:	4601      	mov	r1, r0
 8006a7a:	ee18 0a10 	vmov	r0, s16
 8006a7e:	f000 fd95 	bl	80075ac <__mcmp>
 8006a82:	4602      	mov	r2, r0
 8006a84:	4629      	mov	r1, r5
 8006a86:	4620      	mov	r0, r4
 8006a88:	9207      	str	r2, [sp, #28]
 8006a8a:	f000 fb4d 	bl	8007128 <_Bfree>
 8006a8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006a92:	ea43 0102 	orr.w	r1, r3, r2
 8006a96:	9b04      	ldr	r3, [sp, #16]
 8006a98:	430b      	orrs	r3, r1
 8006a9a:	464d      	mov	r5, r9
 8006a9c:	d10f      	bne.n	8006abe <_dtoa_r+0xa66>
 8006a9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006aa2:	d02a      	beq.n	8006afa <_dtoa_r+0xaa2>
 8006aa4:	9b03      	ldr	r3, [sp, #12]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	dd02      	ble.n	8006ab0 <_dtoa_r+0xa58>
 8006aaa:	9b02      	ldr	r3, [sp, #8]
 8006aac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006ab0:	f88b a000 	strb.w	sl, [fp]
 8006ab4:	e775      	b.n	80069a2 <_dtoa_r+0x94a>
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	e7ba      	b.n	8006a30 <_dtoa_r+0x9d8>
 8006aba:	2201      	movs	r2, #1
 8006abc:	e7e2      	b.n	8006a84 <_dtoa_r+0xa2c>
 8006abe:	9b03      	ldr	r3, [sp, #12]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	db04      	blt.n	8006ace <_dtoa_r+0xa76>
 8006ac4:	9906      	ldr	r1, [sp, #24]
 8006ac6:	430b      	orrs	r3, r1
 8006ac8:	9904      	ldr	r1, [sp, #16]
 8006aca:	430b      	orrs	r3, r1
 8006acc:	d122      	bne.n	8006b14 <_dtoa_r+0xabc>
 8006ace:	2a00      	cmp	r2, #0
 8006ad0:	ddee      	ble.n	8006ab0 <_dtoa_r+0xa58>
 8006ad2:	ee18 1a10 	vmov	r1, s16
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	4620      	mov	r0, r4
 8006ada:	f000 fcf7 	bl	80074cc <__lshift>
 8006ade:	4631      	mov	r1, r6
 8006ae0:	ee08 0a10 	vmov	s16, r0
 8006ae4:	f000 fd62 	bl	80075ac <__mcmp>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	dc03      	bgt.n	8006af4 <_dtoa_r+0xa9c>
 8006aec:	d1e0      	bne.n	8006ab0 <_dtoa_r+0xa58>
 8006aee:	f01a 0f01 	tst.w	sl, #1
 8006af2:	d0dd      	beq.n	8006ab0 <_dtoa_r+0xa58>
 8006af4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006af8:	d1d7      	bne.n	8006aaa <_dtoa_r+0xa52>
 8006afa:	2339      	movs	r3, #57	; 0x39
 8006afc:	f88b 3000 	strb.w	r3, [fp]
 8006b00:	462b      	mov	r3, r5
 8006b02:	461d      	mov	r5, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006b0a:	2a39      	cmp	r2, #57	; 0x39
 8006b0c:	d071      	beq.n	8006bf2 <_dtoa_r+0xb9a>
 8006b0e:	3201      	adds	r2, #1
 8006b10:	701a      	strb	r2, [r3, #0]
 8006b12:	e746      	b.n	80069a2 <_dtoa_r+0x94a>
 8006b14:	2a00      	cmp	r2, #0
 8006b16:	dd07      	ble.n	8006b28 <_dtoa_r+0xad0>
 8006b18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b1c:	d0ed      	beq.n	8006afa <_dtoa_r+0xaa2>
 8006b1e:	f10a 0301 	add.w	r3, sl, #1
 8006b22:	f88b 3000 	strb.w	r3, [fp]
 8006b26:	e73c      	b.n	80069a2 <_dtoa_r+0x94a>
 8006b28:	9b05      	ldr	r3, [sp, #20]
 8006b2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006b2e:	4599      	cmp	r9, r3
 8006b30:	d047      	beq.n	8006bc2 <_dtoa_r+0xb6a>
 8006b32:	ee18 1a10 	vmov	r1, s16
 8006b36:	2300      	movs	r3, #0
 8006b38:	220a      	movs	r2, #10
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	f000 fb16 	bl	800716c <__multadd>
 8006b40:	45b8      	cmp	r8, r7
 8006b42:	ee08 0a10 	vmov	s16, r0
 8006b46:	f04f 0300 	mov.w	r3, #0
 8006b4a:	f04f 020a 	mov.w	r2, #10
 8006b4e:	4641      	mov	r1, r8
 8006b50:	4620      	mov	r0, r4
 8006b52:	d106      	bne.n	8006b62 <_dtoa_r+0xb0a>
 8006b54:	f000 fb0a 	bl	800716c <__multadd>
 8006b58:	4680      	mov	r8, r0
 8006b5a:	4607      	mov	r7, r0
 8006b5c:	f109 0901 	add.w	r9, r9, #1
 8006b60:	e772      	b.n	8006a48 <_dtoa_r+0x9f0>
 8006b62:	f000 fb03 	bl	800716c <__multadd>
 8006b66:	4639      	mov	r1, r7
 8006b68:	4680      	mov	r8, r0
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	220a      	movs	r2, #10
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fafc 	bl	800716c <__multadd>
 8006b74:	4607      	mov	r7, r0
 8006b76:	e7f1      	b.n	8006b5c <_dtoa_r+0xb04>
 8006b78:	9b03      	ldr	r3, [sp, #12]
 8006b7a:	9302      	str	r3, [sp, #8]
 8006b7c:	9d01      	ldr	r5, [sp, #4]
 8006b7e:	ee18 0a10 	vmov	r0, s16
 8006b82:	4631      	mov	r1, r6
 8006b84:	f7ff f9dc 	bl	8005f40 <quorem>
 8006b88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006b8c:	9b01      	ldr	r3, [sp, #4]
 8006b8e:	f805 ab01 	strb.w	sl, [r5], #1
 8006b92:	1aea      	subs	r2, r5, r3
 8006b94:	9b02      	ldr	r3, [sp, #8]
 8006b96:	4293      	cmp	r3, r2
 8006b98:	dd09      	ble.n	8006bae <_dtoa_r+0xb56>
 8006b9a:	ee18 1a10 	vmov	r1, s16
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	220a      	movs	r2, #10
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fae2 	bl	800716c <__multadd>
 8006ba8:	ee08 0a10 	vmov	s16, r0
 8006bac:	e7e7      	b.n	8006b7e <_dtoa_r+0xb26>
 8006bae:	9b02      	ldr	r3, [sp, #8]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	bfc8      	it	gt
 8006bb4:	461d      	movgt	r5, r3
 8006bb6:	9b01      	ldr	r3, [sp, #4]
 8006bb8:	bfd8      	it	le
 8006bba:	2501      	movle	r5, #1
 8006bbc:	441d      	add	r5, r3
 8006bbe:	f04f 0800 	mov.w	r8, #0
 8006bc2:	ee18 1a10 	vmov	r1, s16
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f000 fc7f 	bl	80074cc <__lshift>
 8006bce:	4631      	mov	r1, r6
 8006bd0:	ee08 0a10 	vmov	s16, r0
 8006bd4:	f000 fcea 	bl	80075ac <__mcmp>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	dc91      	bgt.n	8006b00 <_dtoa_r+0xaa8>
 8006bdc:	d102      	bne.n	8006be4 <_dtoa_r+0xb8c>
 8006bde:	f01a 0f01 	tst.w	sl, #1
 8006be2:	d18d      	bne.n	8006b00 <_dtoa_r+0xaa8>
 8006be4:	462b      	mov	r3, r5
 8006be6:	461d      	mov	r5, r3
 8006be8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bec:	2a30      	cmp	r2, #48	; 0x30
 8006bee:	d0fa      	beq.n	8006be6 <_dtoa_r+0xb8e>
 8006bf0:	e6d7      	b.n	80069a2 <_dtoa_r+0x94a>
 8006bf2:	9a01      	ldr	r2, [sp, #4]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d184      	bne.n	8006b02 <_dtoa_r+0xaaa>
 8006bf8:	9b00      	ldr	r3, [sp, #0]
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	2331      	movs	r3, #49	; 0x31
 8006c00:	7013      	strb	r3, [r2, #0]
 8006c02:	e6ce      	b.n	80069a2 <_dtoa_r+0x94a>
 8006c04:	4b09      	ldr	r3, [pc, #36]	; (8006c2c <_dtoa_r+0xbd4>)
 8006c06:	f7ff ba95 	b.w	8006134 <_dtoa_r+0xdc>
 8006c0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f47f aa6e 	bne.w	80060ee <_dtoa_r+0x96>
 8006c12:	4b07      	ldr	r3, [pc, #28]	; (8006c30 <_dtoa_r+0xbd8>)
 8006c14:	f7ff ba8e 	b.w	8006134 <_dtoa_r+0xdc>
 8006c18:	9b02      	ldr	r3, [sp, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	dcae      	bgt.n	8006b7c <_dtoa_r+0xb24>
 8006c1e:	9b06      	ldr	r3, [sp, #24]
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	f73f aea8 	bgt.w	8006976 <_dtoa_r+0x91e>
 8006c26:	e7a9      	b.n	8006b7c <_dtoa_r+0xb24>
 8006c28:	080098f7 	.word	0x080098f7
 8006c2c:	08009854 	.word	0x08009854
 8006c30:	08009878 	.word	0x08009878

08006c34 <__sflush_r>:
 8006c34:	898a      	ldrh	r2, [r1, #12]
 8006c36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c3a:	4605      	mov	r5, r0
 8006c3c:	0710      	lsls	r0, r2, #28
 8006c3e:	460c      	mov	r4, r1
 8006c40:	d458      	bmi.n	8006cf4 <__sflush_r+0xc0>
 8006c42:	684b      	ldr	r3, [r1, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	dc05      	bgt.n	8006c54 <__sflush_r+0x20>
 8006c48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	dc02      	bgt.n	8006c54 <__sflush_r+0x20>
 8006c4e:	2000      	movs	r0, #0
 8006c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c56:	2e00      	cmp	r6, #0
 8006c58:	d0f9      	beq.n	8006c4e <__sflush_r+0x1a>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c60:	682f      	ldr	r7, [r5, #0]
 8006c62:	602b      	str	r3, [r5, #0]
 8006c64:	d032      	beq.n	8006ccc <__sflush_r+0x98>
 8006c66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c68:	89a3      	ldrh	r3, [r4, #12]
 8006c6a:	075a      	lsls	r2, r3, #29
 8006c6c:	d505      	bpl.n	8006c7a <__sflush_r+0x46>
 8006c6e:	6863      	ldr	r3, [r4, #4]
 8006c70:	1ac0      	subs	r0, r0, r3
 8006c72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c74:	b10b      	cbz	r3, 8006c7a <__sflush_r+0x46>
 8006c76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c78:	1ac0      	subs	r0, r0, r3
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c80:	6a21      	ldr	r1, [r4, #32]
 8006c82:	4628      	mov	r0, r5
 8006c84:	47b0      	blx	r6
 8006c86:	1c43      	adds	r3, r0, #1
 8006c88:	89a3      	ldrh	r3, [r4, #12]
 8006c8a:	d106      	bne.n	8006c9a <__sflush_r+0x66>
 8006c8c:	6829      	ldr	r1, [r5, #0]
 8006c8e:	291d      	cmp	r1, #29
 8006c90:	d82c      	bhi.n	8006cec <__sflush_r+0xb8>
 8006c92:	4a2a      	ldr	r2, [pc, #168]	; (8006d3c <__sflush_r+0x108>)
 8006c94:	40ca      	lsrs	r2, r1
 8006c96:	07d6      	lsls	r6, r2, #31
 8006c98:	d528      	bpl.n	8006cec <__sflush_r+0xb8>
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	6062      	str	r2, [r4, #4]
 8006c9e:	04d9      	lsls	r1, r3, #19
 8006ca0:	6922      	ldr	r2, [r4, #16]
 8006ca2:	6022      	str	r2, [r4, #0]
 8006ca4:	d504      	bpl.n	8006cb0 <__sflush_r+0x7c>
 8006ca6:	1c42      	adds	r2, r0, #1
 8006ca8:	d101      	bne.n	8006cae <__sflush_r+0x7a>
 8006caa:	682b      	ldr	r3, [r5, #0]
 8006cac:	b903      	cbnz	r3, 8006cb0 <__sflush_r+0x7c>
 8006cae:	6560      	str	r0, [r4, #84]	; 0x54
 8006cb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cb2:	602f      	str	r7, [r5, #0]
 8006cb4:	2900      	cmp	r1, #0
 8006cb6:	d0ca      	beq.n	8006c4e <__sflush_r+0x1a>
 8006cb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006cbc:	4299      	cmp	r1, r3
 8006cbe:	d002      	beq.n	8006cc6 <__sflush_r+0x92>
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f000 fd8b 	bl	80077dc <_free_r>
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	6360      	str	r0, [r4, #52]	; 0x34
 8006cca:	e7c1      	b.n	8006c50 <__sflush_r+0x1c>
 8006ccc:	6a21      	ldr	r1, [r4, #32]
 8006cce:	2301      	movs	r3, #1
 8006cd0:	4628      	mov	r0, r5
 8006cd2:	47b0      	blx	r6
 8006cd4:	1c41      	adds	r1, r0, #1
 8006cd6:	d1c7      	bne.n	8006c68 <__sflush_r+0x34>
 8006cd8:	682b      	ldr	r3, [r5, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d0c4      	beq.n	8006c68 <__sflush_r+0x34>
 8006cde:	2b1d      	cmp	r3, #29
 8006ce0:	d001      	beq.n	8006ce6 <__sflush_r+0xb2>
 8006ce2:	2b16      	cmp	r3, #22
 8006ce4:	d101      	bne.n	8006cea <__sflush_r+0xb6>
 8006ce6:	602f      	str	r7, [r5, #0]
 8006ce8:	e7b1      	b.n	8006c4e <__sflush_r+0x1a>
 8006cea:	89a3      	ldrh	r3, [r4, #12]
 8006cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cf0:	81a3      	strh	r3, [r4, #12]
 8006cf2:	e7ad      	b.n	8006c50 <__sflush_r+0x1c>
 8006cf4:	690f      	ldr	r7, [r1, #16]
 8006cf6:	2f00      	cmp	r7, #0
 8006cf8:	d0a9      	beq.n	8006c4e <__sflush_r+0x1a>
 8006cfa:	0793      	lsls	r3, r2, #30
 8006cfc:	680e      	ldr	r6, [r1, #0]
 8006cfe:	bf08      	it	eq
 8006d00:	694b      	ldreq	r3, [r1, #20]
 8006d02:	600f      	str	r7, [r1, #0]
 8006d04:	bf18      	it	ne
 8006d06:	2300      	movne	r3, #0
 8006d08:	eba6 0807 	sub.w	r8, r6, r7
 8006d0c:	608b      	str	r3, [r1, #8]
 8006d0e:	f1b8 0f00 	cmp.w	r8, #0
 8006d12:	dd9c      	ble.n	8006c4e <__sflush_r+0x1a>
 8006d14:	6a21      	ldr	r1, [r4, #32]
 8006d16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d18:	4643      	mov	r3, r8
 8006d1a:	463a      	mov	r2, r7
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	47b0      	blx	r6
 8006d20:	2800      	cmp	r0, #0
 8006d22:	dc06      	bgt.n	8006d32 <__sflush_r+0xfe>
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d2a:	81a3      	strh	r3, [r4, #12]
 8006d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d30:	e78e      	b.n	8006c50 <__sflush_r+0x1c>
 8006d32:	4407      	add	r7, r0
 8006d34:	eba8 0800 	sub.w	r8, r8, r0
 8006d38:	e7e9      	b.n	8006d0e <__sflush_r+0xda>
 8006d3a:	bf00      	nop
 8006d3c:	20400001 	.word	0x20400001

08006d40 <_fflush_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	690b      	ldr	r3, [r1, #16]
 8006d44:	4605      	mov	r5, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	b913      	cbnz	r3, 8006d50 <_fflush_r+0x10>
 8006d4a:	2500      	movs	r5, #0
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	bd38      	pop	{r3, r4, r5, pc}
 8006d50:	b118      	cbz	r0, 8006d5a <_fflush_r+0x1a>
 8006d52:	6983      	ldr	r3, [r0, #24]
 8006d54:	b90b      	cbnz	r3, 8006d5a <_fflush_r+0x1a>
 8006d56:	f000 f887 	bl	8006e68 <__sinit>
 8006d5a:	4b14      	ldr	r3, [pc, #80]	; (8006dac <_fflush_r+0x6c>)
 8006d5c:	429c      	cmp	r4, r3
 8006d5e:	d11b      	bne.n	8006d98 <_fflush_r+0x58>
 8006d60:	686c      	ldr	r4, [r5, #4]
 8006d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d0ef      	beq.n	8006d4a <_fflush_r+0xa>
 8006d6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d6c:	07d0      	lsls	r0, r2, #31
 8006d6e:	d404      	bmi.n	8006d7a <_fflush_r+0x3a>
 8006d70:	0599      	lsls	r1, r3, #22
 8006d72:	d402      	bmi.n	8006d7a <_fflush_r+0x3a>
 8006d74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d76:	f000 f91a 	bl	8006fae <__retarget_lock_acquire_recursive>
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	4621      	mov	r1, r4
 8006d7e:	f7ff ff59 	bl	8006c34 <__sflush_r>
 8006d82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d84:	07da      	lsls	r2, r3, #31
 8006d86:	4605      	mov	r5, r0
 8006d88:	d4e0      	bmi.n	8006d4c <_fflush_r+0xc>
 8006d8a:	89a3      	ldrh	r3, [r4, #12]
 8006d8c:	059b      	lsls	r3, r3, #22
 8006d8e:	d4dd      	bmi.n	8006d4c <_fflush_r+0xc>
 8006d90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d92:	f000 f90d 	bl	8006fb0 <__retarget_lock_release_recursive>
 8006d96:	e7d9      	b.n	8006d4c <_fflush_r+0xc>
 8006d98:	4b05      	ldr	r3, [pc, #20]	; (8006db0 <_fflush_r+0x70>)
 8006d9a:	429c      	cmp	r4, r3
 8006d9c:	d101      	bne.n	8006da2 <_fflush_r+0x62>
 8006d9e:	68ac      	ldr	r4, [r5, #8]
 8006da0:	e7df      	b.n	8006d62 <_fflush_r+0x22>
 8006da2:	4b04      	ldr	r3, [pc, #16]	; (8006db4 <_fflush_r+0x74>)
 8006da4:	429c      	cmp	r4, r3
 8006da6:	bf08      	it	eq
 8006da8:	68ec      	ldreq	r4, [r5, #12]
 8006daa:	e7da      	b.n	8006d62 <_fflush_r+0x22>
 8006dac:	08009928 	.word	0x08009928
 8006db0:	08009948 	.word	0x08009948
 8006db4:	08009908 	.word	0x08009908

08006db8 <std>:
 8006db8:	2300      	movs	r3, #0
 8006dba:	b510      	push	{r4, lr}
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	e9c0 3300 	strd	r3, r3, [r0]
 8006dc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006dc6:	6083      	str	r3, [r0, #8]
 8006dc8:	8181      	strh	r1, [r0, #12]
 8006dca:	6643      	str	r3, [r0, #100]	; 0x64
 8006dcc:	81c2      	strh	r2, [r0, #14]
 8006dce:	6183      	str	r3, [r0, #24]
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	2208      	movs	r2, #8
 8006dd4:	305c      	adds	r0, #92	; 0x5c
 8006dd6:	f7fe fadd 	bl	8005394 <memset>
 8006dda:	4b05      	ldr	r3, [pc, #20]	; (8006df0 <std+0x38>)
 8006ddc:	6263      	str	r3, [r4, #36]	; 0x24
 8006dde:	4b05      	ldr	r3, [pc, #20]	; (8006df4 <std+0x3c>)
 8006de0:	62a3      	str	r3, [r4, #40]	; 0x28
 8006de2:	4b05      	ldr	r3, [pc, #20]	; (8006df8 <std+0x40>)
 8006de4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006de6:	4b05      	ldr	r3, [pc, #20]	; (8006dfc <std+0x44>)
 8006de8:	6224      	str	r4, [r4, #32]
 8006dea:	6323      	str	r3, [r4, #48]	; 0x30
 8006dec:	bd10      	pop	{r4, pc}
 8006dee:	bf00      	nop
 8006df0:	08007d01 	.word	0x08007d01
 8006df4:	08007d23 	.word	0x08007d23
 8006df8:	08007d5b 	.word	0x08007d5b
 8006dfc:	08007d7f 	.word	0x08007d7f

08006e00 <_cleanup_r>:
 8006e00:	4901      	ldr	r1, [pc, #4]	; (8006e08 <_cleanup_r+0x8>)
 8006e02:	f000 b8af 	b.w	8006f64 <_fwalk_reent>
 8006e06:	bf00      	nop
 8006e08:	08006d41 	.word	0x08006d41

08006e0c <__sfmoreglue>:
 8006e0c:	b570      	push	{r4, r5, r6, lr}
 8006e0e:	2268      	movs	r2, #104	; 0x68
 8006e10:	1e4d      	subs	r5, r1, #1
 8006e12:	4355      	muls	r5, r2
 8006e14:	460e      	mov	r6, r1
 8006e16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e1a:	f000 fd4b 	bl	80078b4 <_malloc_r>
 8006e1e:	4604      	mov	r4, r0
 8006e20:	b140      	cbz	r0, 8006e34 <__sfmoreglue+0x28>
 8006e22:	2100      	movs	r1, #0
 8006e24:	e9c0 1600 	strd	r1, r6, [r0]
 8006e28:	300c      	adds	r0, #12
 8006e2a:	60a0      	str	r0, [r4, #8]
 8006e2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e30:	f7fe fab0 	bl	8005394 <memset>
 8006e34:	4620      	mov	r0, r4
 8006e36:	bd70      	pop	{r4, r5, r6, pc}

08006e38 <__sfp_lock_acquire>:
 8006e38:	4801      	ldr	r0, [pc, #4]	; (8006e40 <__sfp_lock_acquire+0x8>)
 8006e3a:	f000 b8b8 	b.w	8006fae <__retarget_lock_acquire_recursive>
 8006e3e:	bf00      	nop
 8006e40:	20000299 	.word	0x20000299

08006e44 <__sfp_lock_release>:
 8006e44:	4801      	ldr	r0, [pc, #4]	; (8006e4c <__sfp_lock_release+0x8>)
 8006e46:	f000 b8b3 	b.w	8006fb0 <__retarget_lock_release_recursive>
 8006e4a:	bf00      	nop
 8006e4c:	20000299 	.word	0x20000299

08006e50 <__sinit_lock_acquire>:
 8006e50:	4801      	ldr	r0, [pc, #4]	; (8006e58 <__sinit_lock_acquire+0x8>)
 8006e52:	f000 b8ac 	b.w	8006fae <__retarget_lock_acquire_recursive>
 8006e56:	bf00      	nop
 8006e58:	2000029a 	.word	0x2000029a

08006e5c <__sinit_lock_release>:
 8006e5c:	4801      	ldr	r0, [pc, #4]	; (8006e64 <__sinit_lock_release+0x8>)
 8006e5e:	f000 b8a7 	b.w	8006fb0 <__retarget_lock_release_recursive>
 8006e62:	bf00      	nop
 8006e64:	2000029a 	.word	0x2000029a

08006e68 <__sinit>:
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	4604      	mov	r4, r0
 8006e6c:	f7ff fff0 	bl	8006e50 <__sinit_lock_acquire>
 8006e70:	69a3      	ldr	r3, [r4, #24]
 8006e72:	b11b      	cbz	r3, 8006e7c <__sinit+0x14>
 8006e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e78:	f7ff bff0 	b.w	8006e5c <__sinit_lock_release>
 8006e7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e80:	6523      	str	r3, [r4, #80]	; 0x50
 8006e82:	4b13      	ldr	r3, [pc, #76]	; (8006ed0 <__sinit+0x68>)
 8006e84:	4a13      	ldr	r2, [pc, #76]	; (8006ed4 <__sinit+0x6c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e8a:	42a3      	cmp	r3, r4
 8006e8c:	bf04      	itt	eq
 8006e8e:	2301      	moveq	r3, #1
 8006e90:	61a3      	streq	r3, [r4, #24]
 8006e92:	4620      	mov	r0, r4
 8006e94:	f000 f820 	bl	8006ed8 <__sfp>
 8006e98:	6060      	str	r0, [r4, #4]
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f000 f81c 	bl	8006ed8 <__sfp>
 8006ea0:	60a0      	str	r0, [r4, #8]
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	f000 f818 	bl	8006ed8 <__sfp>
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	60e0      	str	r0, [r4, #12]
 8006eac:	2104      	movs	r1, #4
 8006eae:	6860      	ldr	r0, [r4, #4]
 8006eb0:	f7ff ff82 	bl	8006db8 <std>
 8006eb4:	68a0      	ldr	r0, [r4, #8]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	2109      	movs	r1, #9
 8006eba:	f7ff ff7d 	bl	8006db8 <std>
 8006ebe:	68e0      	ldr	r0, [r4, #12]
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	2112      	movs	r1, #18
 8006ec4:	f7ff ff78 	bl	8006db8 <std>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	61a3      	str	r3, [r4, #24]
 8006ecc:	e7d2      	b.n	8006e74 <__sinit+0xc>
 8006ece:	bf00      	nop
 8006ed0:	08009840 	.word	0x08009840
 8006ed4:	08006e01 	.word	0x08006e01

08006ed8 <__sfp>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	4607      	mov	r7, r0
 8006edc:	f7ff ffac 	bl	8006e38 <__sfp_lock_acquire>
 8006ee0:	4b1e      	ldr	r3, [pc, #120]	; (8006f5c <__sfp+0x84>)
 8006ee2:	681e      	ldr	r6, [r3, #0]
 8006ee4:	69b3      	ldr	r3, [r6, #24]
 8006ee6:	b913      	cbnz	r3, 8006eee <__sfp+0x16>
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f7ff ffbd 	bl	8006e68 <__sinit>
 8006eee:	3648      	adds	r6, #72	; 0x48
 8006ef0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	d503      	bpl.n	8006f00 <__sfp+0x28>
 8006ef8:	6833      	ldr	r3, [r6, #0]
 8006efa:	b30b      	cbz	r3, 8006f40 <__sfp+0x68>
 8006efc:	6836      	ldr	r6, [r6, #0]
 8006efe:	e7f7      	b.n	8006ef0 <__sfp+0x18>
 8006f00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f04:	b9d5      	cbnz	r5, 8006f3c <__sfp+0x64>
 8006f06:	4b16      	ldr	r3, [pc, #88]	; (8006f60 <__sfp+0x88>)
 8006f08:	60e3      	str	r3, [r4, #12]
 8006f0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f0e:	6665      	str	r5, [r4, #100]	; 0x64
 8006f10:	f000 f84c 	bl	8006fac <__retarget_lock_init_recursive>
 8006f14:	f7ff ff96 	bl	8006e44 <__sfp_lock_release>
 8006f18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f20:	6025      	str	r5, [r4, #0]
 8006f22:	61a5      	str	r5, [r4, #24]
 8006f24:	2208      	movs	r2, #8
 8006f26:	4629      	mov	r1, r5
 8006f28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f2c:	f7fe fa32 	bl	8005394 <memset>
 8006f30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f38:	4620      	mov	r0, r4
 8006f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f3c:	3468      	adds	r4, #104	; 0x68
 8006f3e:	e7d9      	b.n	8006ef4 <__sfp+0x1c>
 8006f40:	2104      	movs	r1, #4
 8006f42:	4638      	mov	r0, r7
 8006f44:	f7ff ff62 	bl	8006e0c <__sfmoreglue>
 8006f48:	4604      	mov	r4, r0
 8006f4a:	6030      	str	r0, [r6, #0]
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d1d5      	bne.n	8006efc <__sfp+0x24>
 8006f50:	f7ff ff78 	bl	8006e44 <__sfp_lock_release>
 8006f54:	230c      	movs	r3, #12
 8006f56:	603b      	str	r3, [r7, #0]
 8006f58:	e7ee      	b.n	8006f38 <__sfp+0x60>
 8006f5a:	bf00      	nop
 8006f5c:	08009840 	.word	0x08009840
 8006f60:	ffff0001 	.word	0xffff0001

08006f64 <_fwalk_reent>:
 8006f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f68:	4606      	mov	r6, r0
 8006f6a:	4688      	mov	r8, r1
 8006f6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f70:	2700      	movs	r7, #0
 8006f72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f76:	f1b9 0901 	subs.w	r9, r9, #1
 8006f7a:	d505      	bpl.n	8006f88 <_fwalk_reent+0x24>
 8006f7c:	6824      	ldr	r4, [r4, #0]
 8006f7e:	2c00      	cmp	r4, #0
 8006f80:	d1f7      	bne.n	8006f72 <_fwalk_reent+0xe>
 8006f82:	4638      	mov	r0, r7
 8006f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f88:	89ab      	ldrh	r3, [r5, #12]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d907      	bls.n	8006f9e <_fwalk_reent+0x3a>
 8006f8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f92:	3301      	adds	r3, #1
 8006f94:	d003      	beq.n	8006f9e <_fwalk_reent+0x3a>
 8006f96:	4629      	mov	r1, r5
 8006f98:	4630      	mov	r0, r6
 8006f9a:	47c0      	blx	r8
 8006f9c:	4307      	orrs	r7, r0
 8006f9e:	3568      	adds	r5, #104	; 0x68
 8006fa0:	e7e9      	b.n	8006f76 <_fwalk_reent+0x12>
	...

08006fa4 <_localeconv_r>:
 8006fa4:	4800      	ldr	r0, [pc, #0]	; (8006fa8 <_localeconv_r+0x4>)
 8006fa6:	4770      	bx	lr
 8006fa8:	20000160 	.word	0x20000160

08006fac <__retarget_lock_init_recursive>:
 8006fac:	4770      	bx	lr

08006fae <__retarget_lock_acquire_recursive>:
 8006fae:	4770      	bx	lr

08006fb0 <__retarget_lock_release_recursive>:
 8006fb0:	4770      	bx	lr

08006fb2 <__swhatbuf_r>:
 8006fb2:	b570      	push	{r4, r5, r6, lr}
 8006fb4:	460e      	mov	r6, r1
 8006fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fba:	2900      	cmp	r1, #0
 8006fbc:	b096      	sub	sp, #88	; 0x58
 8006fbe:	4614      	mov	r4, r2
 8006fc0:	461d      	mov	r5, r3
 8006fc2:	da08      	bge.n	8006fd6 <__swhatbuf_r+0x24>
 8006fc4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	602a      	str	r2, [r5, #0]
 8006fcc:	061a      	lsls	r2, r3, #24
 8006fce:	d410      	bmi.n	8006ff2 <__swhatbuf_r+0x40>
 8006fd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fd4:	e00e      	b.n	8006ff4 <__swhatbuf_r+0x42>
 8006fd6:	466a      	mov	r2, sp
 8006fd8:	f000 ff28 	bl	8007e2c <_fstat_r>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	dbf1      	blt.n	8006fc4 <__swhatbuf_r+0x12>
 8006fe0:	9a01      	ldr	r2, [sp, #4]
 8006fe2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006fe6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006fea:	425a      	negs	r2, r3
 8006fec:	415a      	adcs	r2, r3
 8006fee:	602a      	str	r2, [r5, #0]
 8006ff0:	e7ee      	b.n	8006fd0 <__swhatbuf_r+0x1e>
 8006ff2:	2340      	movs	r3, #64	; 0x40
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	6023      	str	r3, [r4, #0]
 8006ff8:	b016      	add	sp, #88	; 0x58
 8006ffa:	bd70      	pop	{r4, r5, r6, pc}

08006ffc <__smakebuf_r>:
 8006ffc:	898b      	ldrh	r3, [r1, #12]
 8006ffe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007000:	079d      	lsls	r5, r3, #30
 8007002:	4606      	mov	r6, r0
 8007004:	460c      	mov	r4, r1
 8007006:	d507      	bpl.n	8007018 <__smakebuf_r+0x1c>
 8007008:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	6123      	str	r3, [r4, #16]
 8007010:	2301      	movs	r3, #1
 8007012:	6163      	str	r3, [r4, #20]
 8007014:	b002      	add	sp, #8
 8007016:	bd70      	pop	{r4, r5, r6, pc}
 8007018:	ab01      	add	r3, sp, #4
 800701a:	466a      	mov	r2, sp
 800701c:	f7ff ffc9 	bl	8006fb2 <__swhatbuf_r>
 8007020:	9900      	ldr	r1, [sp, #0]
 8007022:	4605      	mov	r5, r0
 8007024:	4630      	mov	r0, r6
 8007026:	f000 fc45 	bl	80078b4 <_malloc_r>
 800702a:	b948      	cbnz	r0, 8007040 <__smakebuf_r+0x44>
 800702c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007030:	059a      	lsls	r2, r3, #22
 8007032:	d4ef      	bmi.n	8007014 <__smakebuf_r+0x18>
 8007034:	f023 0303 	bic.w	r3, r3, #3
 8007038:	f043 0302 	orr.w	r3, r3, #2
 800703c:	81a3      	strh	r3, [r4, #12]
 800703e:	e7e3      	b.n	8007008 <__smakebuf_r+0xc>
 8007040:	4b0d      	ldr	r3, [pc, #52]	; (8007078 <__smakebuf_r+0x7c>)
 8007042:	62b3      	str	r3, [r6, #40]	; 0x28
 8007044:	89a3      	ldrh	r3, [r4, #12]
 8007046:	6020      	str	r0, [r4, #0]
 8007048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800704c:	81a3      	strh	r3, [r4, #12]
 800704e:	9b00      	ldr	r3, [sp, #0]
 8007050:	6163      	str	r3, [r4, #20]
 8007052:	9b01      	ldr	r3, [sp, #4]
 8007054:	6120      	str	r0, [r4, #16]
 8007056:	b15b      	cbz	r3, 8007070 <__smakebuf_r+0x74>
 8007058:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800705c:	4630      	mov	r0, r6
 800705e:	f000 fef7 	bl	8007e50 <_isatty_r>
 8007062:	b128      	cbz	r0, 8007070 <__smakebuf_r+0x74>
 8007064:	89a3      	ldrh	r3, [r4, #12]
 8007066:	f023 0303 	bic.w	r3, r3, #3
 800706a:	f043 0301 	orr.w	r3, r3, #1
 800706e:	81a3      	strh	r3, [r4, #12]
 8007070:	89a0      	ldrh	r0, [r4, #12]
 8007072:	4305      	orrs	r5, r0
 8007074:	81a5      	strh	r5, [r4, #12]
 8007076:	e7cd      	b.n	8007014 <__smakebuf_r+0x18>
 8007078:	08006e01 	.word	0x08006e01

0800707c <malloc>:
 800707c:	4b02      	ldr	r3, [pc, #8]	; (8007088 <malloc+0xc>)
 800707e:	4601      	mov	r1, r0
 8007080:	6818      	ldr	r0, [r3, #0]
 8007082:	f000 bc17 	b.w	80078b4 <_malloc_r>
 8007086:	bf00      	nop
 8007088:	2000000c 	.word	0x2000000c

0800708c <memcpy>:
 800708c:	440a      	add	r2, r1
 800708e:	4291      	cmp	r1, r2
 8007090:	f100 33ff 	add.w	r3, r0, #4294967295
 8007094:	d100      	bne.n	8007098 <memcpy+0xc>
 8007096:	4770      	bx	lr
 8007098:	b510      	push	{r4, lr}
 800709a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800709e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070a2:	4291      	cmp	r1, r2
 80070a4:	d1f9      	bne.n	800709a <memcpy+0xe>
 80070a6:	bd10      	pop	{r4, pc}

080070a8 <_Balloc>:
 80070a8:	b570      	push	{r4, r5, r6, lr}
 80070aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80070ac:	4604      	mov	r4, r0
 80070ae:	460d      	mov	r5, r1
 80070b0:	b976      	cbnz	r6, 80070d0 <_Balloc+0x28>
 80070b2:	2010      	movs	r0, #16
 80070b4:	f7ff ffe2 	bl	800707c <malloc>
 80070b8:	4602      	mov	r2, r0
 80070ba:	6260      	str	r0, [r4, #36]	; 0x24
 80070bc:	b920      	cbnz	r0, 80070c8 <_Balloc+0x20>
 80070be:	4b18      	ldr	r3, [pc, #96]	; (8007120 <_Balloc+0x78>)
 80070c0:	4818      	ldr	r0, [pc, #96]	; (8007124 <_Balloc+0x7c>)
 80070c2:	2166      	movs	r1, #102	; 0x66
 80070c4:	f000 fe72 	bl	8007dac <__assert_func>
 80070c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070cc:	6006      	str	r6, [r0, #0]
 80070ce:	60c6      	str	r6, [r0, #12]
 80070d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80070d2:	68f3      	ldr	r3, [r6, #12]
 80070d4:	b183      	cbz	r3, 80070f8 <_Balloc+0x50>
 80070d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070d8:	68db      	ldr	r3, [r3, #12]
 80070da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80070de:	b9b8      	cbnz	r0, 8007110 <_Balloc+0x68>
 80070e0:	2101      	movs	r1, #1
 80070e2:	fa01 f605 	lsl.w	r6, r1, r5
 80070e6:	1d72      	adds	r2, r6, #5
 80070e8:	0092      	lsls	r2, r2, #2
 80070ea:	4620      	mov	r0, r4
 80070ec:	f000 fb60 	bl	80077b0 <_calloc_r>
 80070f0:	b160      	cbz	r0, 800710c <_Balloc+0x64>
 80070f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070f6:	e00e      	b.n	8007116 <_Balloc+0x6e>
 80070f8:	2221      	movs	r2, #33	; 0x21
 80070fa:	2104      	movs	r1, #4
 80070fc:	4620      	mov	r0, r4
 80070fe:	f000 fb57 	bl	80077b0 <_calloc_r>
 8007102:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007104:	60f0      	str	r0, [r6, #12]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1e4      	bne.n	80070d6 <_Balloc+0x2e>
 800710c:	2000      	movs	r0, #0
 800710e:	bd70      	pop	{r4, r5, r6, pc}
 8007110:	6802      	ldr	r2, [r0, #0]
 8007112:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007116:	2300      	movs	r3, #0
 8007118:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800711c:	e7f7      	b.n	800710e <_Balloc+0x66>
 800711e:	bf00      	nop
 8007120:	08009885 	.word	0x08009885
 8007124:	08009968 	.word	0x08009968

08007128 <_Bfree>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800712c:	4605      	mov	r5, r0
 800712e:	460c      	mov	r4, r1
 8007130:	b976      	cbnz	r6, 8007150 <_Bfree+0x28>
 8007132:	2010      	movs	r0, #16
 8007134:	f7ff ffa2 	bl	800707c <malloc>
 8007138:	4602      	mov	r2, r0
 800713a:	6268      	str	r0, [r5, #36]	; 0x24
 800713c:	b920      	cbnz	r0, 8007148 <_Bfree+0x20>
 800713e:	4b09      	ldr	r3, [pc, #36]	; (8007164 <_Bfree+0x3c>)
 8007140:	4809      	ldr	r0, [pc, #36]	; (8007168 <_Bfree+0x40>)
 8007142:	218a      	movs	r1, #138	; 0x8a
 8007144:	f000 fe32 	bl	8007dac <__assert_func>
 8007148:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800714c:	6006      	str	r6, [r0, #0]
 800714e:	60c6      	str	r6, [r0, #12]
 8007150:	b13c      	cbz	r4, 8007162 <_Bfree+0x3a>
 8007152:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007154:	6862      	ldr	r2, [r4, #4]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800715c:	6021      	str	r1, [r4, #0]
 800715e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007162:	bd70      	pop	{r4, r5, r6, pc}
 8007164:	08009885 	.word	0x08009885
 8007168:	08009968 	.word	0x08009968

0800716c <__multadd>:
 800716c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007170:	690d      	ldr	r5, [r1, #16]
 8007172:	4607      	mov	r7, r0
 8007174:	460c      	mov	r4, r1
 8007176:	461e      	mov	r6, r3
 8007178:	f101 0c14 	add.w	ip, r1, #20
 800717c:	2000      	movs	r0, #0
 800717e:	f8dc 3000 	ldr.w	r3, [ip]
 8007182:	b299      	uxth	r1, r3
 8007184:	fb02 6101 	mla	r1, r2, r1, r6
 8007188:	0c1e      	lsrs	r6, r3, #16
 800718a:	0c0b      	lsrs	r3, r1, #16
 800718c:	fb02 3306 	mla	r3, r2, r6, r3
 8007190:	b289      	uxth	r1, r1
 8007192:	3001      	adds	r0, #1
 8007194:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007198:	4285      	cmp	r5, r0
 800719a:	f84c 1b04 	str.w	r1, [ip], #4
 800719e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80071a2:	dcec      	bgt.n	800717e <__multadd+0x12>
 80071a4:	b30e      	cbz	r6, 80071ea <__multadd+0x7e>
 80071a6:	68a3      	ldr	r3, [r4, #8]
 80071a8:	42ab      	cmp	r3, r5
 80071aa:	dc19      	bgt.n	80071e0 <__multadd+0x74>
 80071ac:	6861      	ldr	r1, [r4, #4]
 80071ae:	4638      	mov	r0, r7
 80071b0:	3101      	adds	r1, #1
 80071b2:	f7ff ff79 	bl	80070a8 <_Balloc>
 80071b6:	4680      	mov	r8, r0
 80071b8:	b928      	cbnz	r0, 80071c6 <__multadd+0x5a>
 80071ba:	4602      	mov	r2, r0
 80071bc:	4b0c      	ldr	r3, [pc, #48]	; (80071f0 <__multadd+0x84>)
 80071be:	480d      	ldr	r0, [pc, #52]	; (80071f4 <__multadd+0x88>)
 80071c0:	21b5      	movs	r1, #181	; 0xb5
 80071c2:	f000 fdf3 	bl	8007dac <__assert_func>
 80071c6:	6922      	ldr	r2, [r4, #16]
 80071c8:	3202      	adds	r2, #2
 80071ca:	f104 010c 	add.w	r1, r4, #12
 80071ce:	0092      	lsls	r2, r2, #2
 80071d0:	300c      	adds	r0, #12
 80071d2:	f7ff ff5b 	bl	800708c <memcpy>
 80071d6:	4621      	mov	r1, r4
 80071d8:	4638      	mov	r0, r7
 80071da:	f7ff ffa5 	bl	8007128 <_Bfree>
 80071de:	4644      	mov	r4, r8
 80071e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80071e4:	3501      	adds	r5, #1
 80071e6:	615e      	str	r6, [r3, #20]
 80071e8:	6125      	str	r5, [r4, #16]
 80071ea:	4620      	mov	r0, r4
 80071ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071f0:	080098f7 	.word	0x080098f7
 80071f4:	08009968 	.word	0x08009968

080071f8 <__hi0bits>:
 80071f8:	0c03      	lsrs	r3, r0, #16
 80071fa:	041b      	lsls	r3, r3, #16
 80071fc:	b9d3      	cbnz	r3, 8007234 <__hi0bits+0x3c>
 80071fe:	0400      	lsls	r0, r0, #16
 8007200:	2310      	movs	r3, #16
 8007202:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007206:	bf04      	itt	eq
 8007208:	0200      	lsleq	r0, r0, #8
 800720a:	3308      	addeq	r3, #8
 800720c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007210:	bf04      	itt	eq
 8007212:	0100      	lsleq	r0, r0, #4
 8007214:	3304      	addeq	r3, #4
 8007216:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800721a:	bf04      	itt	eq
 800721c:	0080      	lsleq	r0, r0, #2
 800721e:	3302      	addeq	r3, #2
 8007220:	2800      	cmp	r0, #0
 8007222:	db05      	blt.n	8007230 <__hi0bits+0x38>
 8007224:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007228:	f103 0301 	add.w	r3, r3, #1
 800722c:	bf08      	it	eq
 800722e:	2320      	moveq	r3, #32
 8007230:	4618      	mov	r0, r3
 8007232:	4770      	bx	lr
 8007234:	2300      	movs	r3, #0
 8007236:	e7e4      	b.n	8007202 <__hi0bits+0xa>

08007238 <__lo0bits>:
 8007238:	6803      	ldr	r3, [r0, #0]
 800723a:	f013 0207 	ands.w	r2, r3, #7
 800723e:	4601      	mov	r1, r0
 8007240:	d00b      	beq.n	800725a <__lo0bits+0x22>
 8007242:	07da      	lsls	r2, r3, #31
 8007244:	d423      	bmi.n	800728e <__lo0bits+0x56>
 8007246:	0798      	lsls	r0, r3, #30
 8007248:	bf49      	itett	mi
 800724a:	085b      	lsrmi	r3, r3, #1
 800724c:	089b      	lsrpl	r3, r3, #2
 800724e:	2001      	movmi	r0, #1
 8007250:	600b      	strmi	r3, [r1, #0]
 8007252:	bf5c      	itt	pl
 8007254:	600b      	strpl	r3, [r1, #0]
 8007256:	2002      	movpl	r0, #2
 8007258:	4770      	bx	lr
 800725a:	b298      	uxth	r0, r3
 800725c:	b9a8      	cbnz	r0, 800728a <__lo0bits+0x52>
 800725e:	0c1b      	lsrs	r3, r3, #16
 8007260:	2010      	movs	r0, #16
 8007262:	b2da      	uxtb	r2, r3
 8007264:	b90a      	cbnz	r2, 800726a <__lo0bits+0x32>
 8007266:	3008      	adds	r0, #8
 8007268:	0a1b      	lsrs	r3, r3, #8
 800726a:	071a      	lsls	r2, r3, #28
 800726c:	bf04      	itt	eq
 800726e:	091b      	lsreq	r3, r3, #4
 8007270:	3004      	addeq	r0, #4
 8007272:	079a      	lsls	r2, r3, #30
 8007274:	bf04      	itt	eq
 8007276:	089b      	lsreq	r3, r3, #2
 8007278:	3002      	addeq	r0, #2
 800727a:	07da      	lsls	r2, r3, #31
 800727c:	d403      	bmi.n	8007286 <__lo0bits+0x4e>
 800727e:	085b      	lsrs	r3, r3, #1
 8007280:	f100 0001 	add.w	r0, r0, #1
 8007284:	d005      	beq.n	8007292 <__lo0bits+0x5a>
 8007286:	600b      	str	r3, [r1, #0]
 8007288:	4770      	bx	lr
 800728a:	4610      	mov	r0, r2
 800728c:	e7e9      	b.n	8007262 <__lo0bits+0x2a>
 800728e:	2000      	movs	r0, #0
 8007290:	4770      	bx	lr
 8007292:	2020      	movs	r0, #32
 8007294:	4770      	bx	lr
	...

08007298 <__i2b>:
 8007298:	b510      	push	{r4, lr}
 800729a:	460c      	mov	r4, r1
 800729c:	2101      	movs	r1, #1
 800729e:	f7ff ff03 	bl	80070a8 <_Balloc>
 80072a2:	4602      	mov	r2, r0
 80072a4:	b928      	cbnz	r0, 80072b2 <__i2b+0x1a>
 80072a6:	4b05      	ldr	r3, [pc, #20]	; (80072bc <__i2b+0x24>)
 80072a8:	4805      	ldr	r0, [pc, #20]	; (80072c0 <__i2b+0x28>)
 80072aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80072ae:	f000 fd7d 	bl	8007dac <__assert_func>
 80072b2:	2301      	movs	r3, #1
 80072b4:	6144      	str	r4, [r0, #20]
 80072b6:	6103      	str	r3, [r0, #16]
 80072b8:	bd10      	pop	{r4, pc}
 80072ba:	bf00      	nop
 80072bc:	080098f7 	.word	0x080098f7
 80072c0:	08009968 	.word	0x08009968

080072c4 <__multiply>:
 80072c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c8:	4691      	mov	r9, r2
 80072ca:	690a      	ldr	r2, [r1, #16]
 80072cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	bfb8      	it	lt
 80072d4:	460b      	movlt	r3, r1
 80072d6:	460c      	mov	r4, r1
 80072d8:	bfbc      	itt	lt
 80072da:	464c      	movlt	r4, r9
 80072dc:	4699      	movlt	r9, r3
 80072de:	6927      	ldr	r7, [r4, #16]
 80072e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80072e4:	68a3      	ldr	r3, [r4, #8]
 80072e6:	6861      	ldr	r1, [r4, #4]
 80072e8:	eb07 060a 	add.w	r6, r7, sl
 80072ec:	42b3      	cmp	r3, r6
 80072ee:	b085      	sub	sp, #20
 80072f0:	bfb8      	it	lt
 80072f2:	3101      	addlt	r1, #1
 80072f4:	f7ff fed8 	bl	80070a8 <_Balloc>
 80072f8:	b930      	cbnz	r0, 8007308 <__multiply+0x44>
 80072fa:	4602      	mov	r2, r0
 80072fc:	4b44      	ldr	r3, [pc, #272]	; (8007410 <__multiply+0x14c>)
 80072fe:	4845      	ldr	r0, [pc, #276]	; (8007414 <__multiply+0x150>)
 8007300:	f240 115d 	movw	r1, #349	; 0x15d
 8007304:	f000 fd52 	bl	8007dac <__assert_func>
 8007308:	f100 0514 	add.w	r5, r0, #20
 800730c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007310:	462b      	mov	r3, r5
 8007312:	2200      	movs	r2, #0
 8007314:	4543      	cmp	r3, r8
 8007316:	d321      	bcc.n	800735c <__multiply+0x98>
 8007318:	f104 0314 	add.w	r3, r4, #20
 800731c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007320:	f109 0314 	add.w	r3, r9, #20
 8007324:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007328:	9202      	str	r2, [sp, #8]
 800732a:	1b3a      	subs	r2, r7, r4
 800732c:	3a15      	subs	r2, #21
 800732e:	f022 0203 	bic.w	r2, r2, #3
 8007332:	3204      	adds	r2, #4
 8007334:	f104 0115 	add.w	r1, r4, #21
 8007338:	428f      	cmp	r7, r1
 800733a:	bf38      	it	cc
 800733c:	2204      	movcc	r2, #4
 800733e:	9201      	str	r2, [sp, #4]
 8007340:	9a02      	ldr	r2, [sp, #8]
 8007342:	9303      	str	r3, [sp, #12]
 8007344:	429a      	cmp	r2, r3
 8007346:	d80c      	bhi.n	8007362 <__multiply+0x9e>
 8007348:	2e00      	cmp	r6, #0
 800734a:	dd03      	ble.n	8007354 <__multiply+0x90>
 800734c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007350:	2b00      	cmp	r3, #0
 8007352:	d05a      	beq.n	800740a <__multiply+0x146>
 8007354:	6106      	str	r6, [r0, #16]
 8007356:	b005      	add	sp, #20
 8007358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800735c:	f843 2b04 	str.w	r2, [r3], #4
 8007360:	e7d8      	b.n	8007314 <__multiply+0x50>
 8007362:	f8b3 a000 	ldrh.w	sl, [r3]
 8007366:	f1ba 0f00 	cmp.w	sl, #0
 800736a:	d024      	beq.n	80073b6 <__multiply+0xf2>
 800736c:	f104 0e14 	add.w	lr, r4, #20
 8007370:	46a9      	mov	r9, r5
 8007372:	f04f 0c00 	mov.w	ip, #0
 8007376:	f85e 2b04 	ldr.w	r2, [lr], #4
 800737a:	f8d9 1000 	ldr.w	r1, [r9]
 800737e:	fa1f fb82 	uxth.w	fp, r2
 8007382:	b289      	uxth	r1, r1
 8007384:	fb0a 110b 	mla	r1, sl, fp, r1
 8007388:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800738c:	f8d9 2000 	ldr.w	r2, [r9]
 8007390:	4461      	add	r1, ip
 8007392:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007396:	fb0a c20b 	mla	r2, sl, fp, ip
 800739a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800739e:	b289      	uxth	r1, r1
 80073a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80073a4:	4577      	cmp	r7, lr
 80073a6:	f849 1b04 	str.w	r1, [r9], #4
 80073aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80073ae:	d8e2      	bhi.n	8007376 <__multiply+0xb2>
 80073b0:	9a01      	ldr	r2, [sp, #4]
 80073b2:	f845 c002 	str.w	ip, [r5, r2]
 80073b6:	9a03      	ldr	r2, [sp, #12]
 80073b8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80073bc:	3304      	adds	r3, #4
 80073be:	f1b9 0f00 	cmp.w	r9, #0
 80073c2:	d020      	beq.n	8007406 <__multiply+0x142>
 80073c4:	6829      	ldr	r1, [r5, #0]
 80073c6:	f104 0c14 	add.w	ip, r4, #20
 80073ca:	46ae      	mov	lr, r5
 80073cc:	f04f 0a00 	mov.w	sl, #0
 80073d0:	f8bc b000 	ldrh.w	fp, [ip]
 80073d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80073d8:	fb09 220b 	mla	r2, r9, fp, r2
 80073dc:	4492      	add	sl, r2
 80073de:	b289      	uxth	r1, r1
 80073e0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80073e4:	f84e 1b04 	str.w	r1, [lr], #4
 80073e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80073ec:	f8be 1000 	ldrh.w	r1, [lr]
 80073f0:	0c12      	lsrs	r2, r2, #16
 80073f2:	fb09 1102 	mla	r1, r9, r2, r1
 80073f6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80073fa:	4567      	cmp	r7, ip
 80073fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007400:	d8e6      	bhi.n	80073d0 <__multiply+0x10c>
 8007402:	9a01      	ldr	r2, [sp, #4]
 8007404:	50a9      	str	r1, [r5, r2]
 8007406:	3504      	adds	r5, #4
 8007408:	e79a      	b.n	8007340 <__multiply+0x7c>
 800740a:	3e01      	subs	r6, #1
 800740c:	e79c      	b.n	8007348 <__multiply+0x84>
 800740e:	bf00      	nop
 8007410:	080098f7 	.word	0x080098f7
 8007414:	08009968 	.word	0x08009968

08007418 <__pow5mult>:
 8007418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800741c:	4615      	mov	r5, r2
 800741e:	f012 0203 	ands.w	r2, r2, #3
 8007422:	4606      	mov	r6, r0
 8007424:	460f      	mov	r7, r1
 8007426:	d007      	beq.n	8007438 <__pow5mult+0x20>
 8007428:	4c25      	ldr	r4, [pc, #148]	; (80074c0 <__pow5mult+0xa8>)
 800742a:	3a01      	subs	r2, #1
 800742c:	2300      	movs	r3, #0
 800742e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007432:	f7ff fe9b 	bl	800716c <__multadd>
 8007436:	4607      	mov	r7, r0
 8007438:	10ad      	asrs	r5, r5, #2
 800743a:	d03d      	beq.n	80074b8 <__pow5mult+0xa0>
 800743c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800743e:	b97c      	cbnz	r4, 8007460 <__pow5mult+0x48>
 8007440:	2010      	movs	r0, #16
 8007442:	f7ff fe1b 	bl	800707c <malloc>
 8007446:	4602      	mov	r2, r0
 8007448:	6270      	str	r0, [r6, #36]	; 0x24
 800744a:	b928      	cbnz	r0, 8007458 <__pow5mult+0x40>
 800744c:	4b1d      	ldr	r3, [pc, #116]	; (80074c4 <__pow5mult+0xac>)
 800744e:	481e      	ldr	r0, [pc, #120]	; (80074c8 <__pow5mult+0xb0>)
 8007450:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007454:	f000 fcaa 	bl	8007dac <__assert_func>
 8007458:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800745c:	6004      	str	r4, [r0, #0]
 800745e:	60c4      	str	r4, [r0, #12]
 8007460:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007464:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007468:	b94c      	cbnz	r4, 800747e <__pow5mult+0x66>
 800746a:	f240 2171 	movw	r1, #625	; 0x271
 800746e:	4630      	mov	r0, r6
 8007470:	f7ff ff12 	bl	8007298 <__i2b>
 8007474:	2300      	movs	r3, #0
 8007476:	f8c8 0008 	str.w	r0, [r8, #8]
 800747a:	4604      	mov	r4, r0
 800747c:	6003      	str	r3, [r0, #0]
 800747e:	f04f 0900 	mov.w	r9, #0
 8007482:	07eb      	lsls	r3, r5, #31
 8007484:	d50a      	bpl.n	800749c <__pow5mult+0x84>
 8007486:	4639      	mov	r1, r7
 8007488:	4622      	mov	r2, r4
 800748a:	4630      	mov	r0, r6
 800748c:	f7ff ff1a 	bl	80072c4 <__multiply>
 8007490:	4639      	mov	r1, r7
 8007492:	4680      	mov	r8, r0
 8007494:	4630      	mov	r0, r6
 8007496:	f7ff fe47 	bl	8007128 <_Bfree>
 800749a:	4647      	mov	r7, r8
 800749c:	106d      	asrs	r5, r5, #1
 800749e:	d00b      	beq.n	80074b8 <__pow5mult+0xa0>
 80074a0:	6820      	ldr	r0, [r4, #0]
 80074a2:	b938      	cbnz	r0, 80074b4 <__pow5mult+0x9c>
 80074a4:	4622      	mov	r2, r4
 80074a6:	4621      	mov	r1, r4
 80074a8:	4630      	mov	r0, r6
 80074aa:	f7ff ff0b 	bl	80072c4 <__multiply>
 80074ae:	6020      	str	r0, [r4, #0]
 80074b0:	f8c0 9000 	str.w	r9, [r0]
 80074b4:	4604      	mov	r4, r0
 80074b6:	e7e4      	b.n	8007482 <__pow5mult+0x6a>
 80074b8:	4638      	mov	r0, r7
 80074ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074be:	bf00      	nop
 80074c0:	08009ab8 	.word	0x08009ab8
 80074c4:	08009885 	.word	0x08009885
 80074c8:	08009968 	.word	0x08009968

080074cc <__lshift>:
 80074cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074d0:	460c      	mov	r4, r1
 80074d2:	6849      	ldr	r1, [r1, #4]
 80074d4:	6923      	ldr	r3, [r4, #16]
 80074d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80074da:	68a3      	ldr	r3, [r4, #8]
 80074dc:	4607      	mov	r7, r0
 80074de:	4691      	mov	r9, r2
 80074e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80074e4:	f108 0601 	add.w	r6, r8, #1
 80074e8:	42b3      	cmp	r3, r6
 80074ea:	db0b      	blt.n	8007504 <__lshift+0x38>
 80074ec:	4638      	mov	r0, r7
 80074ee:	f7ff fddb 	bl	80070a8 <_Balloc>
 80074f2:	4605      	mov	r5, r0
 80074f4:	b948      	cbnz	r0, 800750a <__lshift+0x3e>
 80074f6:	4602      	mov	r2, r0
 80074f8:	4b2a      	ldr	r3, [pc, #168]	; (80075a4 <__lshift+0xd8>)
 80074fa:	482b      	ldr	r0, [pc, #172]	; (80075a8 <__lshift+0xdc>)
 80074fc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007500:	f000 fc54 	bl	8007dac <__assert_func>
 8007504:	3101      	adds	r1, #1
 8007506:	005b      	lsls	r3, r3, #1
 8007508:	e7ee      	b.n	80074e8 <__lshift+0x1c>
 800750a:	2300      	movs	r3, #0
 800750c:	f100 0114 	add.w	r1, r0, #20
 8007510:	f100 0210 	add.w	r2, r0, #16
 8007514:	4618      	mov	r0, r3
 8007516:	4553      	cmp	r3, sl
 8007518:	db37      	blt.n	800758a <__lshift+0xbe>
 800751a:	6920      	ldr	r0, [r4, #16]
 800751c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007520:	f104 0314 	add.w	r3, r4, #20
 8007524:	f019 091f 	ands.w	r9, r9, #31
 8007528:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800752c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007530:	d02f      	beq.n	8007592 <__lshift+0xc6>
 8007532:	f1c9 0e20 	rsb	lr, r9, #32
 8007536:	468a      	mov	sl, r1
 8007538:	f04f 0c00 	mov.w	ip, #0
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	fa02 f209 	lsl.w	r2, r2, r9
 8007542:	ea42 020c 	orr.w	r2, r2, ip
 8007546:	f84a 2b04 	str.w	r2, [sl], #4
 800754a:	f853 2b04 	ldr.w	r2, [r3], #4
 800754e:	4298      	cmp	r0, r3
 8007550:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007554:	d8f2      	bhi.n	800753c <__lshift+0x70>
 8007556:	1b03      	subs	r3, r0, r4
 8007558:	3b15      	subs	r3, #21
 800755a:	f023 0303 	bic.w	r3, r3, #3
 800755e:	3304      	adds	r3, #4
 8007560:	f104 0215 	add.w	r2, r4, #21
 8007564:	4290      	cmp	r0, r2
 8007566:	bf38      	it	cc
 8007568:	2304      	movcc	r3, #4
 800756a:	f841 c003 	str.w	ip, [r1, r3]
 800756e:	f1bc 0f00 	cmp.w	ip, #0
 8007572:	d001      	beq.n	8007578 <__lshift+0xac>
 8007574:	f108 0602 	add.w	r6, r8, #2
 8007578:	3e01      	subs	r6, #1
 800757a:	4638      	mov	r0, r7
 800757c:	612e      	str	r6, [r5, #16]
 800757e:	4621      	mov	r1, r4
 8007580:	f7ff fdd2 	bl	8007128 <_Bfree>
 8007584:	4628      	mov	r0, r5
 8007586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758a:	f842 0f04 	str.w	r0, [r2, #4]!
 800758e:	3301      	adds	r3, #1
 8007590:	e7c1      	b.n	8007516 <__lshift+0x4a>
 8007592:	3904      	subs	r1, #4
 8007594:	f853 2b04 	ldr.w	r2, [r3], #4
 8007598:	f841 2f04 	str.w	r2, [r1, #4]!
 800759c:	4298      	cmp	r0, r3
 800759e:	d8f9      	bhi.n	8007594 <__lshift+0xc8>
 80075a0:	e7ea      	b.n	8007578 <__lshift+0xac>
 80075a2:	bf00      	nop
 80075a4:	080098f7 	.word	0x080098f7
 80075a8:	08009968 	.word	0x08009968

080075ac <__mcmp>:
 80075ac:	b530      	push	{r4, r5, lr}
 80075ae:	6902      	ldr	r2, [r0, #16]
 80075b0:	690c      	ldr	r4, [r1, #16]
 80075b2:	1b12      	subs	r2, r2, r4
 80075b4:	d10e      	bne.n	80075d4 <__mcmp+0x28>
 80075b6:	f100 0314 	add.w	r3, r0, #20
 80075ba:	3114      	adds	r1, #20
 80075bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80075c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80075c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80075c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80075cc:	42a5      	cmp	r5, r4
 80075ce:	d003      	beq.n	80075d8 <__mcmp+0x2c>
 80075d0:	d305      	bcc.n	80075de <__mcmp+0x32>
 80075d2:	2201      	movs	r2, #1
 80075d4:	4610      	mov	r0, r2
 80075d6:	bd30      	pop	{r4, r5, pc}
 80075d8:	4283      	cmp	r3, r0
 80075da:	d3f3      	bcc.n	80075c4 <__mcmp+0x18>
 80075dc:	e7fa      	b.n	80075d4 <__mcmp+0x28>
 80075de:	f04f 32ff 	mov.w	r2, #4294967295
 80075e2:	e7f7      	b.n	80075d4 <__mcmp+0x28>

080075e4 <__mdiff>:
 80075e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e8:	460c      	mov	r4, r1
 80075ea:	4606      	mov	r6, r0
 80075ec:	4611      	mov	r1, r2
 80075ee:	4620      	mov	r0, r4
 80075f0:	4690      	mov	r8, r2
 80075f2:	f7ff ffdb 	bl	80075ac <__mcmp>
 80075f6:	1e05      	subs	r5, r0, #0
 80075f8:	d110      	bne.n	800761c <__mdiff+0x38>
 80075fa:	4629      	mov	r1, r5
 80075fc:	4630      	mov	r0, r6
 80075fe:	f7ff fd53 	bl	80070a8 <_Balloc>
 8007602:	b930      	cbnz	r0, 8007612 <__mdiff+0x2e>
 8007604:	4b3a      	ldr	r3, [pc, #232]	; (80076f0 <__mdiff+0x10c>)
 8007606:	4602      	mov	r2, r0
 8007608:	f240 2132 	movw	r1, #562	; 0x232
 800760c:	4839      	ldr	r0, [pc, #228]	; (80076f4 <__mdiff+0x110>)
 800760e:	f000 fbcd 	bl	8007dac <__assert_func>
 8007612:	2301      	movs	r3, #1
 8007614:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007618:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761c:	bfa4      	itt	ge
 800761e:	4643      	movge	r3, r8
 8007620:	46a0      	movge	r8, r4
 8007622:	4630      	mov	r0, r6
 8007624:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007628:	bfa6      	itte	ge
 800762a:	461c      	movge	r4, r3
 800762c:	2500      	movge	r5, #0
 800762e:	2501      	movlt	r5, #1
 8007630:	f7ff fd3a 	bl	80070a8 <_Balloc>
 8007634:	b920      	cbnz	r0, 8007640 <__mdiff+0x5c>
 8007636:	4b2e      	ldr	r3, [pc, #184]	; (80076f0 <__mdiff+0x10c>)
 8007638:	4602      	mov	r2, r0
 800763a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800763e:	e7e5      	b.n	800760c <__mdiff+0x28>
 8007640:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007644:	6926      	ldr	r6, [r4, #16]
 8007646:	60c5      	str	r5, [r0, #12]
 8007648:	f104 0914 	add.w	r9, r4, #20
 800764c:	f108 0514 	add.w	r5, r8, #20
 8007650:	f100 0e14 	add.w	lr, r0, #20
 8007654:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007658:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800765c:	f108 0210 	add.w	r2, r8, #16
 8007660:	46f2      	mov	sl, lr
 8007662:	2100      	movs	r1, #0
 8007664:	f859 3b04 	ldr.w	r3, [r9], #4
 8007668:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800766c:	fa1f f883 	uxth.w	r8, r3
 8007670:	fa11 f18b 	uxtah	r1, r1, fp
 8007674:	0c1b      	lsrs	r3, r3, #16
 8007676:	eba1 0808 	sub.w	r8, r1, r8
 800767a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800767e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007682:	fa1f f888 	uxth.w	r8, r8
 8007686:	1419      	asrs	r1, r3, #16
 8007688:	454e      	cmp	r6, r9
 800768a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800768e:	f84a 3b04 	str.w	r3, [sl], #4
 8007692:	d8e7      	bhi.n	8007664 <__mdiff+0x80>
 8007694:	1b33      	subs	r3, r6, r4
 8007696:	3b15      	subs	r3, #21
 8007698:	f023 0303 	bic.w	r3, r3, #3
 800769c:	3304      	adds	r3, #4
 800769e:	3415      	adds	r4, #21
 80076a0:	42a6      	cmp	r6, r4
 80076a2:	bf38      	it	cc
 80076a4:	2304      	movcc	r3, #4
 80076a6:	441d      	add	r5, r3
 80076a8:	4473      	add	r3, lr
 80076aa:	469e      	mov	lr, r3
 80076ac:	462e      	mov	r6, r5
 80076ae:	4566      	cmp	r6, ip
 80076b0:	d30e      	bcc.n	80076d0 <__mdiff+0xec>
 80076b2:	f10c 0203 	add.w	r2, ip, #3
 80076b6:	1b52      	subs	r2, r2, r5
 80076b8:	f022 0203 	bic.w	r2, r2, #3
 80076bc:	3d03      	subs	r5, #3
 80076be:	45ac      	cmp	ip, r5
 80076c0:	bf38      	it	cc
 80076c2:	2200      	movcc	r2, #0
 80076c4:	441a      	add	r2, r3
 80076c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80076ca:	b17b      	cbz	r3, 80076ec <__mdiff+0x108>
 80076cc:	6107      	str	r7, [r0, #16]
 80076ce:	e7a3      	b.n	8007618 <__mdiff+0x34>
 80076d0:	f856 8b04 	ldr.w	r8, [r6], #4
 80076d4:	fa11 f288 	uxtah	r2, r1, r8
 80076d8:	1414      	asrs	r4, r2, #16
 80076da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80076de:	b292      	uxth	r2, r2
 80076e0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80076e4:	f84e 2b04 	str.w	r2, [lr], #4
 80076e8:	1421      	asrs	r1, r4, #16
 80076ea:	e7e0      	b.n	80076ae <__mdiff+0xca>
 80076ec:	3f01      	subs	r7, #1
 80076ee:	e7ea      	b.n	80076c6 <__mdiff+0xe2>
 80076f0:	080098f7 	.word	0x080098f7
 80076f4:	08009968 	.word	0x08009968

080076f8 <__d2b>:
 80076f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80076fc:	4689      	mov	r9, r1
 80076fe:	2101      	movs	r1, #1
 8007700:	ec57 6b10 	vmov	r6, r7, d0
 8007704:	4690      	mov	r8, r2
 8007706:	f7ff fccf 	bl	80070a8 <_Balloc>
 800770a:	4604      	mov	r4, r0
 800770c:	b930      	cbnz	r0, 800771c <__d2b+0x24>
 800770e:	4602      	mov	r2, r0
 8007710:	4b25      	ldr	r3, [pc, #148]	; (80077a8 <__d2b+0xb0>)
 8007712:	4826      	ldr	r0, [pc, #152]	; (80077ac <__d2b+0xb4>)
 8007714:	f240 310a 	movw	r1, #778	; 0x30a
 8007718:	f000 fb48 	bl	8007dac <__assert_func>
 800771c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007720:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007724:	bb35      	cbnz	r5, 8007774 <__d2b+0x7c>
 8007726:	2e00      	cmp	r6, #0
 8007728:	9301      	str	r3, [sp, #4]
 800772a:	d028      	beq.n	800777e <__d2b+0x86>
 800772c:	4668      	mov	r0, sp
 800772e:	9600      	str	r6, [sp, #0]
 8007730:	f7ff fd82 	bl	8007238 <__lo0bits>
 8007734:	9900      	ldr	r1, [sp, #0]
 8007736:	b300      	cbz	r0, 800777a <__d2b+0x82>
 8007738:	9a01      	ldr	r2, [sp, #4]
 800773a:	f1c0 0320 	rsb	r3, r0, #32
 800773e:	fa02 f303 	lsl.w	r3, r2, r3
 8007742:	430b      	orrs	r3, r1
 8007744:	40c2      	lsrs	r2, r0
 8007746:	6163      	str	r3, [r4, #20]
 8007748:	9201      	str	r2, [sp, #4]
 800774a:	9b01      	ldr	r3, [sp, #4]
 800774c:	61a3      	str	r3, [r4, #24]
 800774e:	2b00      	cmp	r3, #0
 8007750:	bf14      	ite	ne
 8007752:	2202      	movne	r2, #2
 8007754:	2201      	moveq	r2, #1
 8007756:	6122      	str	r2, [r4, #16]
 8007758:	b1d5      	cbz	r5, 8007790 <__d2b+0x98>
 800775a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800775e:	4405      	add	r5, r0
 8007760:	f8c9 5000 	str.w	r5, [r9]
 8007764:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007768:	f8c8 0000 	str.w	r0, [r8]
 800776c:	4620      	mov	r0, r4
 800776e:	b003      	add	sp, #12
 8007770:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007774:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007778:	e7d5      	b.n	8007726 <__d2b+0x2e>
 800777a:	6161      	str	r1, [r4, #20]
 800777c:	e7e5      	b.n	800774a <__d2b+0x52>
 800777e:	a801      	add	r0, sp, #4
 8007780:	f7ff fd5a 	bl	8007238 <__lo0bits>
 8007784:	9b01      	ldr	r3, [sp, #4]
 8007786:	6163      	str	r3, [r4, #20]
 8007788:	2201      	movs	r2, #1
 800778a:	6122      	str	r2, [r4, #16]
 800778c:	3020      	adds	r0, #32
 800778e:	e7e3      	b.n	8007758 <__d2b+0x60>
 8007790:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007794:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007798:	f8c9 0000 	str.w	r0, [r9]
 800779c:	6918      	ldr	r0, [r3, #16]
 800779e:	f7ff fd2b 	bl	80071f8 <__hi0bits>
 80077a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80077a6:	e7df      	b.n	8007768 <__d2b+0x70>
 80077a8:	080098f7 	.word	0x080098f7
 80077ac:	08009968 	.word	0x08009968

080077b0 <_calloc_r>:
 80077b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077b2:	fba1 2402 	umull	r2, r4, r1, r2
 80077b6:	b94c      	cbnz	r4, 80077cc <_calloc_r+0x1c>
 80077b8:	4611      	mov	r1, r2
 80077ba:	9201      	str	r2, [sp, #4]
 80077bc:	f000 f87a 	bl	80078b4 <_malloc_r>
 80077c0:	9a01      	ldr	r2, [sp, #4]
 80077c2:	4605      	mov	r5, r0
 80077c4:	b930      	cbnz	r0, 80077d4 <_calloc_r+0x24>
 80077c6:	4628      	mov	r0, r5
 80077c8:	b003      	add	sp, #12
 80077ca:	bd30      	pop	{r4, r5, pc}
 80077cc:	220c      	movs	r2, #12
 80077ce:	6002      	str	r2, [r0, #0]
 80077d0:	2500      	movs	r5, #0
 80077d2:	e7f8      	b.n	80077c6 <_calloc_r+0x16>
 80077d4:	4621      	mov	r1, r4
 80077d6:	f7fd fddd 	bl	8005394 <memset>
 80077da:	e7f4      	b.n	80077c6 <_calloc_r+0x16>

080077dc <_free_r>:
 80077dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077de:	2900      	cmp	r1, #0
 80077e0:	d044      	beq.n	800786c <_free_r+0x90>
 80077e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077e6:	9001      	str	r0, [sp, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f1a1 0404 	sub.w	r4, r1, #4
 80077ee:	bfb8      	it	lt
 80077f0:	18e4      	addlt	r4, r4, r3
 80077f2:	f000 fb61 	bl	8007eb8 <__malloc_lock>
 80077f6:	4a1e      	ldr	r2, [pc, #120]	; (8007870 <_free_r+0x94>)
 80077f8:	9801      	ldr	r0, [sp, #4]
 80077fa:	6813      	ldr	r3, [r2, #0]
 80077fc:	b933      	cbnz	r3, 800780c <_free_r+0x30>
 80077fe:	6063      	str	r3, [r4, #4]
 8007800:	6014      	str	r4, [r2, #0]
 8007802:	b003      	add	sp, #12
 8007804:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007808:	f000 bb5c 	b.w	8007ec4 <__malloc_unlock>
 800780c:	42a3      	cmp	r3, r4
 800780e:	d908      	bls.n	8007822 <_free_r+0x46>
 8007810:	6825      	ldr	r5, [r4, #0]
 8007812:	1961      	adds	r1, r4, r5
 8007814:	428b      	cmp	r3, r1
 8007816:	bf01      	itttt	eq
 8007818:	6819      	ldreq	r1, [r3, #0]
 800781a:	685b      	ldreq	r3, [r3, #4]
 800781c:	1949      	addeq	r1, r1, r5
 800781e:	6021      	streq	r1, [r4, #0]
 8007820:	e7ed      	b.n	80077fe <_free_r+0x22>
 8007822:	461a      	mov	r2, r3
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	b10b      	cbz	r3, 800782c <_free_r+0x50>
 8007828:	42a3      	cmp	r3, r4
 800782a:	d9fa      	bls.n	8007822 <_free_r+0x46>
 800782c:	6811      	ldr	r1, [r2, #0]
 800782e:	1855      	adds	r5, r2, r1
 8007830:	42a5      	cmp	r5, r4
 8007832:	d10b      	bne.n	800784c <_free_r+0x70>
 8007834:	6824      	ldr	r4, [r4, #0]
 8007836:	4421      	add	r1, r4
 8007838:	1854      	adds	r4, r2, r1
 800783a:	42a3      	cmp	r3, r4
 800783c:	6011      	str	r1, [r2, #0]
 800783e:	d1e0      	bne.n	8007802 <_free_r+0x26>
 8007840:	681c      	ldr	r4, [r3, #0]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	6053      	str	r3, [r2, #4]
 8007846:	4421      	add	r1, r4
 8007848:	6011      	str	r1, [r2, #0]
 800784a:	e7da      	b.n	8007802 <_free_r+0x26>
 800784c:	d902      	bls.n	8007854 <_free_r+0x78>
 800784e:	230c      	movs	r3, #12
 8007850:	6003      	str	r3, [r0, #0]
 8007852:	e7d6      	b.n	8007802 <_free_r+0x26>
 8007854:	6825      	ldr	r5, [r4, #0]
 8007856:	1961      	adds	r1, r4, r5
 8007858:	428b      	cmp	r3, r1
 800785a:	bf04      	itt	eq
 800785c:	6819      	ldreq	r1, [r3, #0]
 800785e:	685b      	ldreq	r3, [r3, #4]
 8007860:	6063      	str	r3, [r4, #4]
 8007862:	bf04      	itt	eq
 8007864:	1949      	addeq	r1, r1, r5
 8007866:	6021      	streq	r1, [r4, #0]
 8007868:	6054      	str	r4, [r2, #4]
 800786a:	e7ca      	b.n	8007802 <_free_r+0x26>
 800786c:	b003      	add	sp, #12
 800786e:	bd30      	pop	{r4, r5, pc}
 8007870:	2000029c 	.word	0x2000029c

08007874 <sbrk_aligned>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	4e0e      	ldr	r6, [pc, #56]	; (80078b0 <sbrk_aligned+0x3c>)
 8007878:	460c      	mov	r4, r1
 800787a:	6831      	ldr	r1, [r6, #0]
 800787c:	4605      	mov	r5, r0
 800787e:	b911      	cbnz	r1, 8007886 <sbrk_aligned+0x12>
 8007880:	f000 fa2e 	bl	8007ce0 <_sbrk_r>
 8007884:	6030      	str	r0, [r6, #0]
 8007886:	4621      	mov	r1, r4
 8007888:	4628      	mov	r0, r5
 800788a:	f000 fa29 	bl	8007ce0 <_sbrk_r>
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	d00a      	beq.n	80078a8 <sbrk_aligned+0x34>
 8007892:	1cc4      	adds	r4, r0, #3
 8007894:	f024 0403 	bic.w	r4, r4, #3
 8007898:	42a0      	cmp	r0, r4
 800789a:	d007      	beq.n	80078ac <sbrk_aligned+0x38>
 800789c:	1a21      	subs	r1, r4, r0
 800789e:	4628      	mov	r0, r5
 80078a0:	f000 fa1e 	bl	8007ce0 <_sbrk_r>
 80078a4:	3001      	adds	r0, #1
 80078a6:	d101      	bne.n	80078ac <sbrk_aligned+0x38>
 80078a8:	f04f 34ff 	mov.w	r4, #4294967295
 80078ac:	4620      	mov	r0, r4
 80078ae:	bd70      	pop	{r4, r5, r6, pc}
 80078b0:	200002a0 	.word	0x200002a0

080078b4 <_malloc_r>:
 80078b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078b8:	1ccd      	adds	r5, r1, #3
 80078ba:	f025 0503 	bic.w	r5, r5, #3
 80078be:	3508      	adds	r5, #8
 80078c0:	2d0c      	cmp	r5, #12
 80078c2:	bf38      	it	cc
 80078c4:	250c      	movcc	r5, #12
 80078c6:	2d00      	cmp	r5, #0
 80078c8:	4607      	mov	r7, r0
 80078ca:	db01      	blt.n	80078d0 <_malloc_r+0x1c>
 80078cc:	42a9      	cmp	r1, r5
 80078ce:	d905      	bls.n	80078dc <_malloc_r+0x28>
 80078d0:	230c      	movs	r3, #12
 80078d2:	603b      	str	r3, [r7, #0]
 80078d4:	2600      	movs	r6, #0
 80078d6:	4630      	mov	r0, r6
 80078d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078dc:	4e2e      	ldr	r6, [pc, #184]	; (8007998 <_malloc_r+0xe4>)
 80078de:	f000 faeb 	bl	8007eb8 <__malloc_lock>
 80078e2:	6833      	ldr	r3, [r6, #0]
 80078e4:	461c      	mov	r4, r3
 80078e6:	bb34      	cbnz	r4, 8007936 <_malloc_r+0x82>
 80078e8:	4629      	mov	r1, r5
 80078ea:	4638      	mov	r0, r7
 80078ec:	f7ff ffc2 	bl	8007874 <sbrk_aligned>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	4604      	mov	r4, r0
 80078f4:	d14d      	bne.n	8007992 <_malloc_r+0xde>
 80078f6:	6834      	ldr	r4, [r6, #0]
 80078f8:	4626      	mov	r6, r4
 80078fa:	2e00      	cmp	r6, #0
 80078fc:	d140      	bne.n	8007980 <_malloc_r+0xcc>
 80078fe:	6823      	ldr	r3, [r4, #0]
 8007900:	4631      	mov	r1, r6
 8007902:	4638      	mov	r0, r7
 8007904:	eb04 0803 	add.w	r8, r4, r3
 8007908:	f000 f9ea 	bl	8007ce0 <_sbrk_r>
 800790c:	4580      	cmp	r8, r0
 800790e:	d13a      	bne.n	8007986 <_malloc_r+0xd2>
 8007910:	6821      	ldr	r1, [r4, #0]
 8007912:	3503      	adds	r5, #3
 8007914:	1a6d      	subs	r5, r5, r1
 8007916:	f025 0503 	bic.w	r5, r5, #3
 800791a:	3508      	adds	r5, #8
 800791c:	2d0c      	cmp	r5, #12
 800791e:	bf38      	it	cc
 8007920:	250c      	movcc	r5, #12
 8007922:	4629      	mov	r1, r5
 8007924:	4638      	mov	r0, r7
 8007926:	f7ff ffa5 	bl	8007874 <sbrk_aligned>
 800792a:	3001      	adds	r0, #1
 800792c:	d02b      	beq.n	8007986 <_malloc_r+0xd2>
 800792e:	6823      	ldr	r3, [r4, #0]
 8007930:	442b      	add	r3, r5
 8007932:	6023      	str	r3, [r4, #0]
 8007934:	e00e      	b.n	8007954 <_malloc_r+0xa0>
 8007936:	6822      	ldr	r2, [r4, #0]
 8007938:	1b52      	subs	r2, r2, r5
 800793a:	d41e      	bmi.n	800797a <_malloc_r+0xc6>
 800793c:	2a0b      	cmp	r2, #11
 800793e:	d916      	bls.n	800796e <_malloc_r+0xba>
 8007940:	1961      	adds	r1, r4, r5
 8007942:	42a3      	cmp	r3, r4
 8007944:	6025      	str	r5, [r4, #0]
 8007946:	bf18      	it	ne
 8007948:	6059      	strne	r1, [r3, #4]
 800794a:	6863      	ldr	r3, [r4, #4]
 800794c:	bf08      	it	eq
 800794e:	6031      	streq	r1, [r6, #0]
 8007950:	5162      	str	r2, [r4, r5]
 8007952:	604b      	str	r3, [r1, #4]
 8007954:	4638      	mov	r0, r7
 8007956:	f104 060b 	add.w	r6, r4, #11
 800795a:	f000 fab3 	bl	8007ec4 <__malloc_unlock>
 800795e:	f026 0607 	bic.w	r6, r6, #7
 8007962:	1d23      	adds	r3, r4, #4
 8007964:	1af2      	subs	r2, r6, r3
 8007966:	d0b6      	beq.n	80078d6 <_malloc_r+0x22>
 8007968:	1b9b      	subs	r3, r3, r6
 800796a:	50a3      	str	r3, [r4, r2]
 800796c:	e7b3      	b.n	80078d6 <_malloc_r+0x22>
 800796e:	6862      	ldr	r2, [r4, #4]
 8007970:	42a3      	cmp	r3, r4
 8007972:	bf0c      	ite	eq
 8007974:	6032      	streq	r2, [r6, #0]
 8007976:	605a      	strne	r2, [r3, #4]
 8007978:	e7ec      	b.n	8007954 <_malloc_r+0xa0>
 800797a:	4623      	mov	r3, r4
 800797c:	6864      	ldr	r4, [r4, #4]
 800797e:	e7b2      	b.n	80078e6 <_malloc_r+0x32>
 8007980:	4634      	mov	r4, r6
 8007982:	6876      	ldr	r6, [r6, #4]
 8007984:	e7b9      	b.n	80078fa <_malloc_r+0x46>
 8007986:	230c      	movs	r3, #12
 8007988:	603b      	str	r3, [r7, #0]
 800798a:	4638      	mov	r0, r7
 800798c:	f000 fa9a 	bl	8007ec4 <__malloc_unlock>
 8007990:	e7a1      	b.n	80078d6 <_malloc_r+0x22>
 8007992:	6025      	str	r5, [r4, #0]
 8007994:	e7de      	b.n	8007954 <_malloc_r+0xa0>
 8007996:	bf00      	nop
 8007998:	2000029c 	.word	0x2000029c

0800799c <__sfputc_r>:
 800799c:	6893      	ldr	r3, [r2, #8]
 800799e:	3b01      	subs	r3, #1
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	b410      	push	{r4}
 80079a4:	6093      	str	r3, [r2, #8]
 80079a6:	da08      	bge.n	80079ba <__sfputc_r+0x1e>
 80079a8:	6994      	ldr	r4, [r2, #24]
 80079aa:	42a3      	cmp	r3, r4
 80079ac:	db01      	blt.n	80079b2 <__sfputc_r+0x16>
 80079ae:	290a      	cmp	r1, #10
 80079b0:	d103      	bne.n	80079ba <__sfputc_r+0x1e>
 80079b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079b6:	f7fe ba03 	b.w	8005dc0 <__swbuf_r>
 80079ba:	6813      	ldr	r3, [r2, #0]
 80079bc:	1c58      	adds	r0, r3, #1
 80079be:	6010      	str	r0, [r2, #0]
 80079c0:	7019      	strb	r1, [r3, #0]
 80079c2:	4608      	mov	r0, r1
 80079c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <__sfputs_r>:
 80079ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079cc:	4606      	mov	r6, r0
 80079ce:	460f      	mov	r7, r1
 80079d0:	4614      	mov	r4, r2
 80079d2:	18d5      	adds	r5, r2, r3
 80079d4:	42ac      	cmp	r4, r5
 80079d6:	d101      	bne.n	80079dc <__sfputs_r+0x12>
 80079d8:	2000      	movs	r0, #0
 80079da:	e007      	b.n	80079ec <__sfputs_r+0x22>
 80079dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079e0:	463a      	mov	r2, r7
 80079e2:	4630      	mov	r0, r6
 80079e4:	f7ff ffda 	bl	800799c <__sfputc_r>
 80079e8:	1c43      	adds	r3, r0, #1
 80079ea:	d1f3      	bne.n	80079d4 <__sfputs_r+0xa>
 80079ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080079f0 <_vfiprintf_r>:
 80079f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f4:	460d      	mov	r5, r1
 80079f6:	b09d      	sub	sp, #116	; 0x74
 80079f8:	4614      	mov	r4, r2
 80079fa:	4698      	mov	r8, r3
 80079fc:	4606      	mov	r6, r0
 80079fe:	b118      	cbz	r0, 8007a08 <_vfiprintf_r+0x18>
 8007a00:	6983      	ldr	r3, [r0, #24]
 8007a02:	b90b      	cbnz	r3, 8007a08 <_vfiprintf_r+0x18>
 8007a04:	f7ff fa30 	bl	8006e68 <__sinit>
 8007a08:	4b89      	ldr	r3, [pc, #548]	; (8007c30 <_vfiprintf_r+0x240>)
 8007a0a:	429d      	cmp	r5, r3
 8007a0c:	d11b      	bne.n	8007a46 <_vfiprintf_r+0x56>
 8007a0e:	6875      	ldr	r5, [r6, #4]
 8007a10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a12:	07d9      	lsls	r1, r3, #31
 8007a14:	d405      	bmi.n	8007a22 <_vfiprintf_r+0x32>
 8007a16:	89ab      	ldrh	r3, [r5, #12]
 8007a18:	059a      	lsls	r2, r3, #22
 8007a1a:	d402      	bmi.n	8007a22 <_vfiprintf_r+0x32>
 8007a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a1e:	f7ff fac6 	bl	8006fae <__retarget_lock_acquire_recursive>
 8007a22:	89ab      	ldrh	r3, [r5, #12]
 8007a24:	071b      	lsls	r3, r3, #28
 8007a26:	d501      	bpl.n	8007a2c <_vfiprintf_r+0x3c>
 8007a28:	692b      	ldr	r3, [r5, #16]
 8007a2a:	b9eb      	cbnz	r3, 8007a68 <_vfiprintf_r+0x78>
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	4630      	mov	r0, r6
 8007a30:	f7fe fa18 	bl	8005e64 <__swsetup_r>
 8007a34:	b1c0      	cbz	r0, 8007a68 <_vfiprintf_r+0x78>
 8007a36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a38:	07dc      	lsls	r4, r3, #31
 8007a3a:	d50e      	bpl.n	8007a5a <_vfiprintf_r+0x6a>
 8007a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a40:	b01d      	add	sp, #116	; 0x74
 8007a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a46:	4b7b      	ldr	r3, [pc, #492]	; (8007c34 <_vfiprintf_r+0x244>)
 8007a48:	429d      	cmp	r5, r3
 8007a4a:	d101      	bne.n	8007a50 <_vfiprintf_r+0x60>
 8007a4c:	68b5      	ldr	r5, [r6, #8]
 8007a4e:	e7df      	b.n	8007a10 <_vfiprintf_r+0x20>
 8007a50:	4b79      	ldr	r3, [pc, #484]	; (8007c38 <_vfiprintf_r+0x248>)
 8007a52:	429d      	cmp	r5, r3
 8007a54:	bf08      	it	eq
 8007a56:	68f5      	ldreq	r5, [r6, #12]
 8007a58:	e7da      	b.n	8007a10 <_vfiprintf_r+0x20>
 8007a5a:	89ab      	ldrh	r3, [r5, #12]
 8007a5c:	0598      	lsls	r0, r3, #22
 8007a5e:	d4ed      	bmi.n	8007a3c <_vfiprintf_r+0x4c>
 8007a60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a62:	f7ff faa5 	bl	8006fb0 <__retarget_lock_release_recursive>
 8007a66:	e7e9      	b.n	8007a3c <_vfiprintf_r+0x4c>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a6c:	2320      	movs	r3, #32
 8007a6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a72:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a76:	2330      	movs	r3, #48	; 0x30
 8007a78:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007c3c <_vfiprintf_r+0x24c>
 8007a7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a80:	f04f 0901 	mov.w	r9, #1
 8007a84:	4623      	mov	r3, r4
 8007a86:	469a      	mov	sl, r3
 8007a88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a8c:	b10a      	cbz	r2, 8007a92 <_vfiprintf_r+0xa2>
 8007a8e:	2a25      	cmp	r2, #37	; 0x25
 8007a90:	d1f9      	bne.n	8007a86 <_vfiprintf_r+0x96>
 8007a92:	ebba 0b04 	subs.w	fp, sl, r4
 8007a96:	d00b      	beq.n	8007ab0 <_vfiprintf_r+0xc0>
 8007a98:	465b      	mov	r3, fp
 8007a9a:	4622      	mov	r2, r4
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	4630      	mov	r0, r6
 8007aa0:	f7ff ff93 	bl	80079ca <__sfputs_r>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	f000 80aa 	beq.w	8007bfe <_vfiprintf_r+0x20e>
 8007aaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007aac:	445a      	add	r2, fp
 8007aae:	9209      	str	r2, [sp, #36]	; 0x24
 8007ab0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f000 80a2 	beq.w	8007bfe <_vfiprintf_r+0x20e>
 8007aba:	2300      	movs	r3, #0
 8007abc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ac4:	f10a 0a01 	add.w	sl, sl, #1
 8007ac8:	9304      	str	r3, [sp, #16]
 8007aca:	9307      	str	r3, [sp, #28]
 8007acc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ad0:	931a      	str	r3, [sp, #104]	; 0x68
 8007ad2:	4654      	mov	r4, sl
 8007ad4:	2205      	movs	r2, #5
 8007ad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ada:	4858      	ldr	r0, [pc, #352]	; (8007c3c <_vfiprintf_r+0x24c>)
 8007adc:	f7f8 fba0 	bl	8000220 <memchr>
 8007ae0:	9a04      	ldr	r2, [sp, #16]
 8007ae2:	b9d8      	cbnz	r0, 8007b1c <_vfiprintf_r+0x12c>
 8007ae4:	06d1      	lsls	r1, r2, #27
 8007ae6:	bf44      	itt	mi
 8007ae8:	2320      	movmi	r3, #32
 8007aea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007aee:	0713      	lsls	r3, r2, #28
 8007af0:	bf44      	itt	mi
 8007af2:	232b      	movmi	r3, #43	; 0x2b
 8007af4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007af8:	f89a 3000 	ldrb.w	r3, [sl]
 8007afc:	2b2a      	cmp	r3, #42	; 0x2a
 8007afe:	d015      	beq.n	8007b2c <_vfiprintf_r+0x13c>
 8007b00:	9a07      	ldr	r2, [sp, #28]
 8007b02:	4654      	mov	r4, sl
 8007b04:	2000      	movs	r0, #0
 8007b06:	f04f 0c0a 	mov.w	ip, #10
 8007b0a:	4621      	mov	r1, r4
 8007b0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b10:	3b30      	subs	r3, #48	; 0x30
 8007b12:	2b09      	cmp	r3, #9
 8007b14:	d94e      	bls.n	8007bb4 <_vfiprintf_r+0x1c4>
 8007b16:	b1b0      	cbz	r0, 8007b46 <_vfiprintf_r+0x156>
 8007b18:	9207      	str	r2, [sp, #28]
 8007b1a:	e014      	b.n	8007b46 <_vfiprintf_r+0x156>
 8007b1c:	eba0 0308 	sub.w	r3, r0, r8
 8007b20:	fa09 f303 	lsl.w	r3, r9, r3
 8007b24:	4313      	orrs	r3, r2
 8007b26:	9304      	str	r3, [sp, #16]
 8007b28:	46a2      	mov	sl, r4
 8007b2a:	e7d2      	b.n	8007ad2 <_vfiprintf_r+0xe2>
 8007b2c:	9b03      	ldr	r3, [sp, #12]
 8007b2e:	1d19      	adds	r1, r3, #4
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	9103      	str	r1, [sp, #12]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	bfbb      	ittet	lt
 8007b38:	425b      	neglt	r3, r3
 8007b3a:	f042 0202 	orrlt.w	r2, r2, #2
 8007b3e:	9307      	strge	r3, [sp, #28]
 8007b40:	9307      	strlt	r3, [sp, #28]
 8007b42:	bfb8      	it	lt
 8007b44:	9204      	strlt	r2, [sp, #16]
 8007b46:	7823      	ldrb	r3, [r4, #0]
 8007b48:	2b2e      	cmp	r3, #46	; 0x2e
 8007b4a:	d10c      	bne.n	8007b66 <_vfiprintf_r+0x176>
 8007b4c:	7863      	ldrb	r3, [r4, #1]
 8007b4e:	2b2a      	cmp	r3, #42	; 0x2a
 8007b50:	d135      	bne.n	8007bbe <_vfiprintf_r+0x1ce>
 8007b52:	9b03      	ldr	r3, [sp, #12]
 8007b54:	1d1a      	adds	r2, r3, #4
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	9203      	str	r2, [sp, #12]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	bfb8      	it	lt
 8007b5e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b62:	3402      	adds	r4, #2
 8007b64:	9305      	str	r3, [sp, #20]
 8007b66:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007c4c <_vfiprintf_r+0x25c>
 8007b6a:	7821      	ldrb	r1, [r4, #0]
 8007b6c:	2203      	movs	r2, #3
 8007b6e:	4650      	mov	r0, sl
 8007b70:	f7f8 fb56 	bl	8000220 <memchr>
 8007b74:	b140      	cbz	r0, 8007b88 <_vfiprintf_r+0x198>
 8007b76:	2340      	movs	r3, #64	; 0x40
 8007b78:	eba0 000a 	sub.w	r0, r0, sl
 8007b7c:	fa03 f000 	lsl.w	r0, r3, r0
 8007b80:	9b04      	ldr	r3, [sp, #16]
 8007b82:	4303      	orrs	r3, r0
 8007b84:	3401      	adds	r4, #1
 8007b86:	9304      	str	r3, [sp, #16]
 8007b88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b8c:	482c      	ldr	r0, [pc, #176]	; (8007c40 <_vfiprintf_r+0x250>)
 8007b8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b92:	2206      	movs	r2, #6
 8007b94:	f7f8 fb44 	bl	8000220 <memchr>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	d03f      	beq.n	8007c1c <_vfiprintf_r+0x22c>
 8007b9c:	4b29      	ldr	r3, [pc, #164]	; (8007c44 <_vfiprintf_r+0x254>)
 8007b9e:	bb1b      	cbnz	r3, 8007be8 <_vfiprintf_r+0x1f8>
 8007ba0:	9b03      	ldr	r3, [sp, #12]
 8007ba2:	3307      	adds	r3, #7
 8007ba4:	f023 0307 	bic.w	r3, r3, #7
 8007ba8:	3308      	adds	r3, #8
 8007baa:	9303      	str	r3, [sp, #12]
 8007bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bae:	443b      	add	r3, r7
 8007bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8007bb2:	e767      	b.n	8007a84 <_vfiprintf_r+0x94>
 8007bb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bb8:	460c      	mov	r4, r1
 8007bba:	2001      	movs	r0, #1
 8007bbc:	e7a5      	b.n	8007b0a <_vfiprintf_r+0x11a>
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	3401      	adds	r4, #1
 8007bc2:	9305      	str	r3, [sp, #20]
 8007bc4:	4619      	mov	r1, r3
 8007bc6:	f04f 0c0a 	mov.w	ip, #10
 8007bca:	4620      	mov	r0, r4
 8007bcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bd0:	3a30      	subs	r2, #48	; 0x30
 8007bd2:	2a09      	cmp	r2, #9
 8007bd4:	d903      	bls.n	8007bde <_vfiprintf_r+0x1ee>
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d0c5      	beq.n	8007b66 <_vfiprintf_r+0x176>
 8007bda:	9105      	str	r1, [sp, #20]
 8007bdc:	e7c3      	b.n	8007b66 <_vfiprintf_r+0x176>
 8007bde:	fb0c 2101 	mla	r1, ip, r1, r2
 8007be2:	4604      	mov	r4, r0
 8007be4:	2301      	movs	r3, #1
 8007be6:	e7f0      	b.n	8007bca <_vfiprintf_r+0x1da>
 8007be8:	ab03      	add	r3, sp, #12
 8007bea:	9300      	str	r3, [sp, #0]
 8007bec:	462a      	mov	r2, r5
 8007bee:	4b16      	ldr	r3, [pc, #88]	; (8007c48 <_vfiprintf_r+0x258>)
 8007bf0:	a904      	add	r1, sp, #16
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	f7fd fc76 	bl	80054e4 <_printf_float>
 8007bf8:	4607      	mov	r7, r0
 8007bfa:	1c78      	adds	r0, r7, #1
 8007bfc:	d1d6      	bne.n	8007bac <_vfiprintf_r+0x1bc>
 8007bfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c00:	07d9      	lsls	r1, r3, #31
 8007c02:	d405      	bmi.n	8007c10 <_vfiprintf_r+0x220>
 8007c04:	89ab      	ldrh	r3, [r5, #12]
 8007c06:	059a      	lsls	r2, r3, #22
 8007c08:	d402      	bmi.n	8007c10 <_vfiprintf_r+0x220>
 8007c0a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c0c:	f7ff f9d0 	bl	8006fb0 <__retarget_lock_release_recursive>
 8007c10:	89ab      	ldrh	r3, [r5, #12]
 8007c12:	065b      	lsls	r3, r3, #25
 8007c14:	f53f af12 	bmi.w	8007a3c <_vfiprintf_r+0x4c>
 8007c18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c1a:	e711      	b.n	8007a40 <_vfiprintf_r+0x50>
 8007c1c:	ab03      	add	r3, sp, #12
 8007c1e:	9300      	str	r3, [sp, #0]
 8007c20:	462a      	mov	r2, r5
 8007c22:	4b09      	ldr	r3, [pc, #36]	; (8007c48 <_vfiprintf_r+0x258>)
 8007c24:	a904      	add	r1, sp, #16
 8007c26:	4630      	mov	r0, r6
 8007c28:	f7fd ff00 	bl	8005a2c <_printf_i>
 8007c2c:	e7e4      	b.n	8007bf8 <_vfiprintf_r+0x208>
 8007c2e:	bf00      	nop
 8007c30:	08009928 	.word	0x08009928
 8007c34:	08009948 	.word	0x08009948
 8007c38:	08009908 	.word	0x08009908
 8007c3c:	08009ac4 	.word	0x08009ac4
 8007c40:	08009ace 	.word	0x08009ace
 8007c44:	080054e5 	.word	0x080054e5
 8007c48:	080079cb 	.word	0x080079cb
 8007c4c:	08009aca 	.word	0x08009aca

08007c50 <_putc_r>:
 8007c50:	b570      	push	{r4, r5, r6, lr}
 8007c52:	460d      	mov	r5, r1
 8007c54:	4614      	mov	r4, r2
 8007c56:	4606      	mov	r6, r0
 8007c58:	b118      	cbz	r0, 8007c62 <_putc_r+0x12>
 8007c5a:	6983      	ldr	r3, [r0, #24]
 8007c5c:	b90b      	cbnz	r3, 8007c62 <_putc_r+0x12>
 8007c5e:	f7ff f903 	bl	8006e68 <__sinit>
 8007c62:	4b1c      	ldr	r3, [pc, #112]	; (8007cd4 <_putc_r+0x84>)
 8007c64:	429c      	cmp	r4, r3
 8007c66:	d124      	bne.n	8007cb2 <_putc_r+0x62>
 8007c68:	6874      	ldr	r4, [r6, #4]
 8007c6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c6c:	07d8      	lsls	r0, r3, #31
 8007c6e:	d405      	bmi.n	8007c7c <_putc_r+0x2c>
 8007c70:	89a3      	ldrh	r3, [r4, #12]
 8007c72:	0599      	lsls	r1, r3, #22
 8007c74:	d402      	bmi.n	8007c7c <_putc_r+0x2c>
 8007c76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c78:	f7ff f999 	bl	8006fae <__retarget_lock_acquire_recursive>
 8007c7c:	68a3      	ldr	r3, [r4, #8]
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	60a3      	str	r3, [r4, #8]
 8007c84:	da05      	bge.n	8007c92 <_putc_r+0x42>
 8007c86:	69a2      	ldr	r2, [r4, #24]
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	db1c      	blt.n	8007cc6 <_putc_r+0x76>
 8007c8c:	b2eb      	uxtb	r3, r5
 8007c8e:	2b0a      	cmp	r3, #10
 8007c90:	d019      	beq.n	8007cc6 <_putc_r+0x76>
 8007c92:	6823      	ldr	r3, [r4, #0]
 8007c94:	1c5a      	adds	r2, r3, #1
 8007c96:	6022      	str	r2, [r4, #0]
 8007c98:	701d      	strb	r5, [r3, #0]
 8007c9a:	b2ed      	uxtb	r5, r5
 8007c9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c9e:	07da      	lsls	r2, r3, #31
 8007ca0:	d405      	bmi.n	8007cae <_putc_r+0x5e>
 8007ca2:	89a3      	ldrh	r3, [r4, #12]
 8007ca4:	059b      	lsls	r3, r3, #22
 8007ca6:	d402      	bmi.n	8007cae <_putc_r+0x5e>
 8007ca8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007caa:	f7ff f981 	bl	8006fb0 <__retarget_lock_release_recursive>
 8007cae:	4628      	mov	r0, r5
 8007cb0:	bd70      	pop	{r4, r5, r6, pc}
 8007cb2:	4b09      	ldr	r3, [pc, #36]	; (8007cd8 <_putc_r+0x88>)
 8007cb4:	429c      	cmp	r4, r3
 8007cb6:	d101      	bne.n	8007cbc <_putc_r+0x6c>
 8007cb8:	68b4      	ldr	r4, [r6, #8]
 8007cba:	e7d6      	b.n	8007c6a <_putc_r+0x1a>
 8007cbc:	4b07      	ldr	r3, [pc, #28]	; (8007cdc <_putc_r+0x8c>)
 8007cbe:	429c      	cmp	r4, r3
 8007cc0:	bf08      	it	eq
 8007cc2:	68f4      	ldreq	r4, [r6, #12]
 8007cc4:	e7d1      	b.n	8007c6a <_putc_r+0x1a>
 8007cc6:	4629      	mov	r1, r5
 8007cc8:	4622      	mov	r2, r4
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f7fe f878 	bl	8005dc0 <__swbuf_r>
 8007cd0:	4605      	mov	r5, r0
 8007cd2:	e7e3      	b.n	8007c9c <_putc_r+0x4c>
 8007cd4:	08009928 	.word	0x08009928
 8007cd8:	08009948 	.word	0x08009948
 8007cdc:	08009908 	.word	0x08009908

08007ce0 <_sbrk_r>:
 8007ce0:	b538      	push	{r3, r4, r5, lr}
 8007ce2:	4d06      	ldr	r5, [pc, #24]	; (8007cfc <_sbrk_r+0x1c>)
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	4608      	mov	r0, r1
 8007cea:	602b      	str	r3, [r5, #0]
 8007cec:	f7fa f960 	bl	8001fb0 <_sbrk>
 8007cf0:	1c43      	adds	r3, r0, #1
 8007cf2:	d102      	bne.n	8007cfa <_sbrk_r+0x1a>
 8007cf4:	682b      	ldr	r3, [r5, #0]
 8007cf6:	b103      	cbz	r3, 8007cfa <_sbrk_r+0x1a>
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	bd38      	pop	{r3, r4, r5, pc}
 8007cfc:	200002a4 	.word	0x200002a4

08007d00 <__sread>:
 8007d00:	b510      	push	{r4, lr}
 8007d02:	460c      	mov	r4, r1
 8007d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d08:	f000 f8e2 	bl	8007ed0 <_read_r>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	bfab      	itete	ge
 8007d10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d12:	89a3      	ldrhlt	r3, [r4, #12]
 8007d14:	181b      	addge	r3, r3, r0
 8007d16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d1a:	bfac      	ite	ge
 8007d1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d1e:	81a3      	strhlt	r3, [r4, #12]
 8007d20:	bd10      	pop	{r4, pc}

08007d22 <__swrite>:
 8007d22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d26:	461f      	mov	r7, r3
 8007d28:	898b      	ldrh	r3, [r1, #12]
 8007d2a:	05db      	lsls	r3, r3, #23
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	4616      	mov	r6, r2
 8007d32:	d505      	bpl.n	8007d40 <__swrite+0x1e>
 8007d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d38:	2302      	movs	r3, #2
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f000 f898 	bl	8007e70 <_lseek_r>
 8007d40:	89a3      	ldrh	r3, [r4, #12]
 8007d42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d4a:	81a3      	strh	r3, [r4, #12]
 8007d4c:	4632      	mov	r2, r6
 8007d4e:	463b      	mov	r3, r7
 8007d50:	4628      	mov	r0, r5
 8007d52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d56:	f000 b817 	b.w	8007d88 <_write_r>

08007d5a <__sseek>:
 8007d5a:	b510      	push	{r4, lr}
 8007d5c:	460c      	mov	r4, r1
 8007d5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d62:	f000 f885 	bl	8007e70 <_lseek_r>
 8007d66:	1c43      	adds	r3, r0, #1
 8007d68:	89a3      	ldrh	r3, [r4, #12]
 8007d6a:	bf15      	itete	ne
 8007d6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007d6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007d72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007d76:	81a3      	strheq	r3, [r4, #12]
 8007d78:	bf18      	it	ne
 8007d7a:	81a3      	strhne	r3, [r4, #12]
 8007d7c:	bd10      	pop	{r4, pc}

08007d7e <__sclose>:
 8007d7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d82:	f000 b831 	b.w	8007de8 <_close_r>
	...

08007d88 <_write_r>:
 8007d88:	b538      	push	{r3, r4, r5, lr}
 8007d8a:	4d07      	ldr	r5, [pc, #28]	; (8007da8 <_write_r+0x20>)
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	4608      	mov	r0, r1
 8007d90:	4611      	mov	r1, r2
 8007d92:	2200      	movs	r2, #0
 8007d94:	602a      	str	r2, [r5, #0]
 8007d96:	461a      	mov	r2, r3
 8007d98:	f7fa f8b9 	bl	8001f0e <_write>
 8007d9c:	1c43      	adds	r3, r0, #1
 8007d9e:	d102      	bne.n	8007da6 <_write_r+0x1e>
 8007da0:	682b      	ldr	r3, [r5, #0]
 8007da2:	b103      	cbz	r3, 8007da6 <_write_r+0x1e>
 8007da4:	6023      	str	r3, [r4, #0]
 8007da6:	bd38      	pop	{r3, r4, r5, pc}
 8007da8:	200002a4 	.word	0x200002a4

08007dac <__assert_func>:
 8007dac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007dae:	4614      	mov	r4, r2
 8007db0:	461a      	mov	r2, r3
 8007db2:	4b09      	ldr	r3, [pc, #36]	; (8007dd8 <__assert_func+0x2c>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4605      	mov	r5, r0
 8007db8:	68d8      	ldr	r0, [r3, #12]
 8007dba:	b14c      	cbz	r4, 8007dd0 <__assert_func+0x24>
 8007dbc:	4b07      	ldr	r3, [pc, #28]	; (8007ddc <__assert_func+0x30>)
 8007dbe:	9100      	str	r1, [sp, #0]
 8007dc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007dc4:	4906      	ldr	r1, [pc, #24]	; (8007de0 <__assert_func+0x34>)
 8007dc6:	462b      	mov	r3, r5
 8007dc8:	f000 f81e 	bl	8007e08 <fiprintf>
 8007dcc:	f000 f89f 	bl	8007f0e <abort>
 8007dd0:	4b04      	ldr	r3, [pc, #16]	; (8007de4 <__assert_func+0x38>)
 8007dd2:	461c      	mov	r4, r3
 8007dd4:	e7f3      	b.n	8007dbe <__assert_func+0x12>
 8007dd6:	bf00      	nop
 8007dd8:	2000000c 	.word	0x2000000c
 8007ddc:	08009ad5 	.word	0x08009ad5
 8007de0:	08009ae2 	.word	0x08009ae2
 8007de4:	08009b10 	.word	0x08009b10

08007de8 <_close_r>:
 8007de8:	b538      	push	{r3, r4, r5, lr}
 8007dea:	4d06      	ldr	r5, [pc, #24]	; (8007e04 <_close_r+0x1c>)
 8007dec:	2300      	movs	r3, #0
 8007dee:	4604      	mov	r4, r0
 8007df0:	4608      	mov	r0, r1
 8007df2:	602b      	str	r3, [r5, #0]
 8007df4:	f7fa f8a7 	bl	8001f46 <_close>
 8007df8:	1c43      	adds	r3, r0, #1
 8007dfa:	d102      	bne.n	8007e02 <_close_r+0x1a>
 8007dfc:	682b      	ldr	r3, [r5, #0]
 8007dfe:	b103      	cbz	r3, 8007e02 <_close_r+0x1a>
 8007e00:	6023      	str	r3, [r4, #0]
 8007e02:	bd38      	pop	{r3, r4, r5, pc}
 8007e04:	200002a4 	.word	0x200002a4

08007e08 <fiprintf>:
 8007e08:	b40e      	push	{r1, r2, r3}
 8007e0a:	b503      	push	{r0, r1, lr}
 8007e0c:	4601      	mov	r1, r0
 8007e0e:	ab03      	add	r3, sp, #12
 8007e10:	4805      	ldr	r0, [pc, #20]	; (8007e28 <fiprintf+0x20>)
 8007e12:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e16:	6800      	ldr	r0, [r0, #0]
 8007e18:	9301      	str	r3, [sp, #4]
 8007e1a:	f7ff fde9 	bl	80079f0 <_vfiprintf_r>
 8007e1e:	b002      	add	sp, #8
 8007e20:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e24:	b003      	add	sp, #12
 8007e26:	4770      	bx	lr
 8007e28:	2000000c 	.word	0x2000000c

08007e2c <_fstat_r>:
 8007e2c:	b538      	push	{r3, r4, r5, lr}
 8007e2e:	4d07      	ldr	r5, [pc, #28]	; (8007e4c <_fstat_r+0x20>)
 8007e30:	2300      	movs	r3, #0
 8007e32:	4604      	mov	r4, r0
 8007e34:	4608      	mov	r0, r1
 8007e36:	4611      	mov	r1, r2
 8007e38:	602b      	str	r3, [r5, #0]
 8007e3a:	f7fa f890 	bl	8001f5e <_fstat>
 8007e3e:	1c43      	adds	r3, r0, #1
 8007e40:	d102      	bne.n	8007e48 <_fstat_r+0x1c>
 8007e42:	682b      	ldr	r3, [r5, #0]
 8007e44:	b103      	cbz	r3, 8007e48 <_fstat_r+0x1c>
 8007e46:	6023      	str	r3, [r4, #0]
 8007e48:	bd38      	pop	{r3, r4, r5, pc}
 8007e4a:	bf00      	nop
 8007e4c:	200002a4 	.word	0x200002a4

08007e50 <_isatty_r>:
 8007e50:	b538      	push	{r3, r4, r5, lr}
 8007e52:	4d06      	ldr	r5, [pc, #24]	; (8007e6c <_isatty_r+0x1c>)
 8007e54:	2300      	movs	r3, #0
 8007e56:	4604      	mov	r4, r0
 8007e58:	4608      	mov	r0, r1
 8007e5a:	602b      	str	r3, [r5, #0]
 8007e5c:	f7fa f88f 	bl	8001f7e <_isatty>
 8007e60:	1c43      	adds	r3, r0, #1
 8007e62:	d102      	bne.n	8007e6a <_isatty_r+0x1a>
 8007e64:	682b      	ldr	r3, [r5, #0]
 8007e66:	b103      	cbz	r3, 8007e6a <_isatty_r+0x1a>
 8007e68:	6023      	str	r3, [r4, #0]
 8007e6a:	bd38      	pop	{r3, r4, r5, pc}
 8007e6c:	200002a4 	.word	0x200002a4

08007e70 <_lseek_r>:
 8007e70:	b538      	push	{r3, r4, r5, lr}
 8007e72:	4d07      	ldr	r5, [pc, #28]	; (8007e90 <_lseek_r+0x20>)
 8007e74:	4604      	mov	r4, r0
 8007e76:	4608      	mov	r0, r1
 8007e78:	4611      	mov	r1, r2
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	602a      	str	r2, [r5, #0]
 8007e7e:	461a      	mov	r2, r3
 8007e80:	f7fa f888 	bl	8001f94 <_lseek>
 8007e84:	1c43      	adds	r3, r0, #1
 8007e86:	d102      	bne.n	8007e8e <_lseek_r+0x1e>
 8007e88:	682b      	ldr	r3, [r5, #0]
 8007e8a:	b103      	cbz	r3, 8007e8e <_lseek_r+0x1e>
 8007e8c:	6023      	str	r3, [r4, #0]
 8007e8e:	bd38      	pop	{r3, r4, r5, pc}
 8007e90:	200002a4 	.word	0x200002a4

08007e94 <__ascii_mbtowc>:
 8007e94:	b082      	sub	sp, #8
 8007e96:	b901      	cbnz	r1, 8007e9a <__ascii_mbtowc+0x6>
 8007e98:	a901      	add	r1, sp, #4
 8007e9a:	b142      	cbz	r2, 8007eae <__ascii_mbtowc+0x1a>
 8007e9c:	b14b      	cbz	r3, 8007eb2 <__ascii_mbtowc+0x1e>
 8007e9e:	7813      	ldrb	r3, [r2, #0]
 8007ea0:	600b      	str	r3, [r1, #0]
 8007ea2:	7812      	ldrb	r2, [r2, #0]
 8007ea4:	1e10      	subs	r0, r2, #0
 8007ea6:	bf18      	it	ne
 8007ea8:	2001      	movne	r0, #1
 8007eaa:	b002      	add	sp, #8
 8007eac:	4770      	bx	lr
 8007eae:	4610      	mov	r0, r2
 8007eb0:	e7fb      	b.n	8007eaa <__ascii_mbtowc+0x16>
 8007eb2:	f06f 0001 	mvn.w	r0, #1
 8007eb6:	e7f8      	b.n	8007eaa <__ascii_mbtowc+0x16>

08007eb8 <__malloc_lock>:
 8007eb8:	4801      	ldr	r0, [pc, #4]	; (8007ec0 <__malloc_lock+0x8>)
 8007eba:	f7ff b878 	b.w	8006fae <__retarget_lock_acquire_recursive>
 8007ebe:	bf00      	nop
 8007ec0:	20000298 	.word	0x20000298

08007ec4 <__malloc_unlock>:
 8007ec4:	4801      	ldr	r0, [pc, #4]	; (8007ecc <__malloc_unlock+0x8>)
 8007ec6:	f7ff b873 	b.w	8006fb0 <__retarget_lock_release_recursive>
 8007eca:	bf00      	nop
 8007ecc:	20000298 	.word	0x20000298

08007ed0 <_read_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	4d07      	ldr	r5, [pc, #28]	; (8007ef0 <_read_r+0x20>)
 8007ed4:	4604      	mov	r4, r0
 8007ed6:	4608      	mov	r0, r1
 8007ed8:	4611      	mov	r1, r2
 8007eda:	2200      	movs	r2, #0
 8007edc:	602a      	str	r2, [r5, #0]
 8007ede:	461a      	mov	r2, r3
 8007ee0:	f7f9 fff8 	bl	8001ed4 <_read>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	d102      	bne.n	8007eee <_read_r+0x1e>
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	b103      	cbz	r3, 8007eee <_read_r+0x1e>
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	bd38      	pop	{r3, r4, r5, pc}
 8007ef0:	200002a4 	.word	0x200002a4

08007ef4 <__ascii_wctomb>:
 8007ef4:	b149      	cbz	r1, 8007f0a <__ascii_wctomb+0x16>
 8007ef6:	2aff      	cmp	r2, #255	; 0xff
 8007ef8:	bf85      	ittet	hi
 8007efa:	238a      	movhi	r3, #138	; 0x8a
 8007efc:	6003      	strhi	r3, [r0, #0]
 8007efe:	700a      	strbls	r2, [r1, #0]
 8007f00:	f04f 30ff 	movhi.w	r0, #4294967295
 8007f04:	bf98      	it	ls
 8007f06:	2001      	movls	r0, #1
 8007f08:	4770      	bx	lr
 8007f0a:	4608      	mov	r0, r1
 8007f0c:	4770      	bx	lr

08007f0e <abort>:
 8007f0e:	b508      	push	{r3, lr}
 8007f10:	2006      	movs	r0, #6
 8007f12:	f000 f82b 	bl	8007f6c <raise>
 8007f16:	2001      	movs	r0, #1
 8007f18:	f7f9 ffd2 	bl	8001ec0 <_exit>

08007f1c <_raise_r>:
 8007f1c:	291f      	cmp	r1, #31
 8007f1e:	b538      	push	{r3, r4, r5, lr}
 8007f20:	4604      	mov	r4, r0
 8007f22:	460d      	mov	r5, r1
 8007f24:	d904      	bls.n	8007f30 <_raise_r+0x14>
 8007f26:	2316      	movs	r3, #22
 8007f28:	6003      	str	r3, [r0, #0]
 8007f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f2e:	bd38      	pop	{r3, r4, r5, pc}
 8007f30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007f32:	b112      	cbz	r2, 8007f3a <_raise_r+0x1e>
 8007f34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f38:	b94b      	cbnz	r3, 8007f4e <_raise_r+0x32>
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f000 f830 	bl	8007fa0 <_getpid_r>
 8007f40:	462a      	mov	r2, r5
 8007f42:	4601      	mov	r1, r0
 8007f44:	4620      	mov	r0, r4
 8007f46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f4a:	f000 b817 	b.w	8007f7c <_kill_r>
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d00a      	beq.n	8007f68 <_raise_r+0x4c>
 8007f52:	1c59      	adds	r1, r3, #1
 8007f54:	d103      	bne.n	8007f5e <_raise_r+0x42>
 8007f56:	2316      	movs	r3, #22
 8007f58:	6003      	str	r3, [r0, #0]
 8007f5a:	2001      	movs	r0, #1
 8007f5c:	e7e7      	b.n	8007f2e <_raise_r+0x12>
 8007f5e:	2400      	movs	r4, #0
 8007f60:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007f64:	4628      	mov	r0, r5
 8007f66:	4798      	blx	r3
 8007f68:	2000      	movs	r0, #0
 8007f6a:	e7e0      	b.n	8007f2e <_raise_r+0x12>

08007f6c <raise>:
 8007f6c:	4b02      	ldr	r3, [pc, #8]	; (8007f78 <raise+0xc>)
 8007f6e:	4601      	mov	r1, r0
 8007f70:	6818      	ldr	r0, [r3, #0]
 8007f72:	f7ff bfd3 	b.w	8007f1c <_raise_r>
 8007f76:	bf00      	nop
 8007f78:	2000000c 	.word	0x2000000c

08007f7c <_kill_r>:
 8007f7c:	b538      	push	{r3, r4, r5, lr}
 8007f7e:	4d07      	ldr	r5, [pc, #28]	; (8007f9c <_kill_r+0x20>)
 8007f80:	2300      	movs	r3, #0
 8007f82:	4604      	mov	r4, r0
 8007f84:	4608      	mov	r0, r1
 8007f86:	4611      	mov	r1, r2
 8007f88:	602b      	str	r3, [r5, #0]
 8007f8a:	f7f9 ff89 	bl	8001ea0 <_kill>
 8007f8e:	1c43      	adds	r3, r0, #1
 8007f90:	d102      	bne.n	8007f98 <_kill_r+0x1c>
 8007f92:	682b      	ldr	r3, [r5, #0]
 8007f94:	b103      	cbz	r3, 8007f98 <_kill_r+0x1c>
 8007f96:	6023      	str	r3, [r4, #0]
 8007f98:	bd38      	pop	{r3, r4, r5, pc}
 8007f9a:	bf00      	nop
 8007f9c:	200002a4 	.word	0x200002a4

08007fa0 <_getpid_r>:
 8007fa0:	f7f9 bf76 	b.w	8001e90 <_getpid>
 8007fa4:	0000      	movs	r0, r0
	...

08007fa8 <atan>:
 8007fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fac:	ec55 4b10 	vmov	r4, r5, d0
 8007fb0:	4bc3      	ldr	r3, [pc, #780]	; (80082c0 <atan+0x318>)
 8007fb2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007fb6:	429e      	cmp	r6, r3
 8007fb8:	46ab      	mov	fp, r5
 8007fba:	dd18      	ble.n	8007fee <atan+0x46>
 8007fbc:	4bc1      	ldr	r3, [pc, #772]	; (80082c4 <atan+0x31c>)
 8007fbe:	429e      	cmp	r6, r3
 8007fc0:	dc01      	bgt.n	8007fc6 <atan+0x1e>
 8007fc2:	d109      	bne.n	8007fd8 <atan+0x30>
 8007fc4:	b144      	cbz	r4, 8007fd8 <atan+0x30>
 8007fc6:	4622      	mov	r2, r4
 8007fc8:	462b      	mov	r3, r5
 8007fca:	4620      	mov	r0, r4
 8007fcc:	4629      	mov	r1, r5
 8007fce:	f7f8 f97d 	bl	80002cc <__adddf3>
 8007fd2:	4604      	mov	r4, r0
 8007fd4:	460d      	mov	r5, r1
 8007fd6:	e006      	b.n	8007fe6 <atan+0x3e>
 8007fd8:	f1bb 0f00 	cmp.w	fp, #0
 8007fdc:	f300 8131 	bgt.w	8008242 <atan+0x29a>
 8007fe0:	a59b      	add	r5, pc, #620	; (adr r5, 8008250 <atan+0x2a8>)
 8007fe2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007fe6:	ec45 4b10 	vmov	d0, r4, r5
 8007fea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fee:	4bb6      	ldr	r3, [pc, #728]	; (80082c8 <atan+0x320>)
 8007ff0:	429e      	cmp	r6, r3
 8007ff2:	dc14      	bgt.n	800801e <atan+0x76>
 8007ff4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8007ff8:	429e      	cmp	r6, r3
 8007ffa:	dc0d      	bgt.n	8008018 <atan+0x70>
 8007ffc:	a396      	add	r3, pc, #600	; (adr r3, 8008258 <atan+0x2b0>)
 8007ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008002:	ee10 0a10 	vmov	r0, s0
 8008006:	4629      	mov	r1, r5
 8008008:	f7f8 f960 	bl	80002cc <__adddf3>
 800800c:	4baf      	ldr	r3, [pc, #700]	; (80082cc <atan+0x324>)
 800800e:	2200      	movs	r2, #0
 8008010:	f7f8 fda2 	bl	8000b58 <__aeabi_dcmpgt>
 8008014:	2800      	cmp	r0, #0
 8008016:	d1e6      	bne.n	8007fe6 <atan+0x3e>
 8008018:	f04f 3aff 	mov.w	sl, #4294967295
 800801c:	e02b      	b.n	8008076 <atan+0xce>
 800801e:	f000 f963 	bl	80082e8 <fabs>
 8008022:	4bab      	ldr	r3, [pc, #684]	; (80082d0 <atan+0x328>)
 8008024:	429e      	cmp	r6, r3
 8008026:	ec55 4b10 	vmov	r4, r5, d0
 800802a:	f300 80bf 	bgt.w	80081ac <atan+0x204>
 800802e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008032:	429e      	cmp	r6, r3
 8008034:	f300 80a0 	bgt.w	8008178 <atan+0x1d0>
 8008038:	ee10 2a10 	vmov	r2, s0
 800803c:	ee10 0a10 	vmov	r0, s0
 8008040:	462b      	mov	r3, r5
 8008042:	4629      	mov	r1, r5
 8008044:	f7f8 f942 	bl	80002cc <__adddf3>
 8008048:	4ba0      	ldr	r3, [pc, #640]	; (80082cc <atan+0x324>)
 800804a:	2200      	movs	r2, #0
 800804c:	f7f8 f93c 	bl	80002c8 <__aeabi_dsub>
 8008050:	2200      	movs	r2, #0
 8008052:	4606      	mov	r6, r0
 8008054:	460f      	mov	r7, r1
 8008056:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800805a:	4620      	mov	r0, r4
 800805c:	4629      	mov	r1, r5
 800805e:	f7f8 f935 	bl	80002cc <__adddf3>
 8008062:	4602      	mov	r2, r0
 8008064:	460b      	mov	r3, r1
 8008066:	4630      	mov	r0, r6
 8008068:	4639      	mov	r1, r7
 800806a:	f7f8 fc0f 	bl	800088c <__aeabi_ddiv>
 800806e:	f04f 0a00 	mov.w	sl, #0
 8008072:	4604      	mov	r4, r0
 8008074:	460d      	mov	r5, r1
 8008076:	4622      	mov	r2, r4
 8008078:	462b      	mov	r3, r5
 800807a:	4620      	mov	r0, r4
 800807c:	4629      	mov	r1, r5
 800807e:	f7f8 fadb 	bl	8000638 <__aeabi_dmul>
 8008082:	4602      	mov	r2, r0
 8008084:	460b      	mov	r3, r1
 8008086:	4680      	mov	r8, r0
 8008088:	4689      	mov	r9, r1
 800808a:	f7f8 fad5 	bl	8000638 <__aeabi_dmul>
 800808e:	a374      	add	r3, pc, #464	; (adr r3, 8008260 <atan+0x2b8>)
 8008090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008094:	4606      	mov	r6, r0
 8008096:	460f      	mov	r7, r1
 8008098:	f7f8 face 	bl	8000638 <__aeabi_dmul>
 800809c:	a372      	add	r3, pc, #456	; (adr r3, 8008268 <atan+0x2c0>)
 800809e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a2:	f7f8 f913 	bl	80002cc <__adddf3>
 80080a6:	4632      	mov	r2, r6
 80080a8:	463b      	mov	r3, r7
 80080aa:	f7f8 fac5 	bl	8000638 <__aeabi_dmul>
 80080ae:	a370      	add	r3, pc, #448	; (adr r3, 8008270 <atan+0x2c8>)
 80080b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b4:	f7f8 f90a 	bl	80002cc <__adddf3>
 80080b8:	4632      	mov	r2, r6
 80080ba:	463b      	mov	r3, r7
 80080bc:	f7f8 fabc 	bl	8000638 <__aeabi_dmul>
 80080c0:	a36d      	add	r3, pc, #436	; (adr r3, 8008278 <atan+0x2d0>)
 80080c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c6:	f7f8 f901 	bl	80002cc <__adddf3>
 80080ca:	4632      	mov	r2, r6
 80080cc:	463b      	mov	r3, r7
 80080ce:	f7f8 fab3 	bl	8000638 <__aeabi_dmul>
 80080d2:	a36b      	add	r3, pc, #428	; (adr r3, 8008280 <atan+0x2d8>)
 80080d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d8:	f7f8 f8f8 	bl	80002cc <__adddf3>
 80080dc:	4632      	mov	r2, r6
 80080de:	463b      	mov	r3, r7
 80080e0:	f7f8 faaa 	bl	8000638 <__aeabi_dmul>
 80080e4:	a368      	add	r3, pc, #416	; (adr r3, 8008288 <atan+0x2e0>)
 80080e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ea:	f7f8 f8ef 	bl	80002cc <__adddf3>
 80080ee:	4642      	mov	r2, r8
 80080f0:	464b      	mov	r3, r9
 80080f2:	f7f8 faa1 	bl	8000638 <__aeabi_dmul>
 80080f6:	a366      	add	r3, pc, #408	; (adr r3, 8008290 <atan+0x2e8>)
 80080f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fc:	4680      	mov	r8, r0
 80080fe:	4689      	mov	r9, r1
 8008100:	4630      	mov	r0, r6
 8008102:	4639      	mov	r1, r7
 8008104:	f7f8 fa98 	bl	8000638 <__aeabi_dmul>
 8008108:	a363      	add	r3, pc, #396	; (adr r3, 8008298 <atan+0x2f0>)
 800810a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810e:	f7f8 f8db 	bl	80002c8 <__aeabi_dsub>
 8008112:	4632      	mov	r2, r6
 8008114:	463b      	mov	r3, r7
 8008116:	f7f8 fa8f 	bl	8000638 <__aeabi_dmul>
 800811a:	a361      	add	r3, pc, #388	; (adr r3, 80082a0 <atan+0x2f8>)
 800811c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008120:	f7f8 f8d2 	bl	80002c8 <__aeabi_dsub>
 8008124:	4632      	mov	r2, r6
 8008126:	463b      	mov	r3, r7
 8008128:	f7f8 fa86 	bl	8000638 <__aeabi_dmul>
 800812c:	a35e      	add	r3, pc, #376	; (adr r3, 80082a8 <atan+0x300>)
 800812e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008132:	f7f8 f8c9 	bl	80002c8 <__aeabi_dsub>
 8008136:	4632      	mov	r2, r6
 8008138:	463b      	mov	r3, r7
 800813a:	f7f8 fa7d 	bl	8000638 <__aeabi_dmul>
 800813e:	a35c      	add	r3, pc, #368	; (adr r3, 80082b0 <atan+0x308>)
 8008140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008144:	f7f8 f8c0 	bl	80002c8 <__aeabi_dsub>
 8008148:	4632      	mov	r2, r6
 800814a:	463b      	mov	r3, r7
 800814c:	f7f8 fa74 	bl	8000638 <__aeabi_dmul>
 8008150:	4602      	mov	r2, r0
 8008152:	460b      	mov	r3, r1
 8008154:	4640      	mov	r0, r8
 8008156:	4649      	mov	r1, r9
 8008158:	f7f8 f8b8 	bl	80002cc <__adddf3>
 800815c:	4622      	mov	r2, r4
 800815e:	462b      	mov	r3, r5
 8008160:	f7f8 fa6a 	bl	8000638 <__aeabi_dmul>
 8008164:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008168:	4602      	mov	r2, r0
 800816a:	460b      	mov	r3, r1
 800816c:	d14b      	bne.n	8008206 <atan+0x25e>
 800816e:	4620      	mov	r0, r4
 8008170:	4629      	mov	r1, r5
 8008172:	f7f8 f8a9 	bl	80002c8 <__aeabi_dsub>
 8008176:	e72c      	b.n	8007fd2 <atan+0x2a>
 8008178:	ee10 0a10 	vmov	r0, s0
 800817c:	4b53      	ldr	r3, [pc, #332]	; (80082cc <atan+0x324>)
 800817e:	2200      	movs	r2, #0
 8008180:	4629      	mov	r1, r5
 8008182:	f7f8 f8a1 	bl	80002c8 <__aeabi_dsub>
 8008186:	4b51      	ldr	r3, [pc, #324]	; (80082cc <atan+0x324>)
 8008188:	4606      	mov	r6, r0
 800818a:	460f      	mov	r7, r1
 800818c:	2200      	movs	r2, #0
 800818e:	4620      	mov	r0, r4
 8008190:	4629      	mov	r1, r5
 8008192:	f7f8 f89b 	bl	80002cc <__adddf3>
 8008196:	4602      	mov	r2, r0
 8008198:	460b      	mov	r3, r1
 800819a:	4630      	mov	r0, r6
 800819c:	4639      	mov	r1, r7
 800819e:	f7f8 fb75 	bl	800088c <__aeabi_ddiv>
 80081a2:	f04f 0a01 	mov.w	sl, #1
 80081a6:	4604      	mov	r4, r0
 80081a8:	460d      	mov	r5, r1
 80081aa:	e764      	b.n	8008076 <atan+0xce>
 80081ac:	4b49      	ldr	r3, [pc, #292]	; (80082d4 <atan+0x32c>)
 80081ae:	429e      	cmp	r6, r3
 80081b0:	da1d      	bge.n	80081ee <atan+0x246>
 80081b2:	ee10 0a10 	vmov	r0, s0
 80081b6:	4b48      	ldr	r3, [pc, #288]	; (80082d8 <atan+0x330>)
 80081b8:	2200      	movs	r2, #0
 80081ba:	4629      	mov	r1, r5
 80081bc:	f7f8 f884 	bl	80002c8 <__aeabi_dsub>
 80081c0:	4b45      	ldr	r3, [pc, #276]	; (80082d8 <atan+0x330>)
 80081c2:	4606      	mov	r6, r0
 80081c4:	460f      	mov	r7, r1
 80081c6:	2200      	movs	r2, #0
 80081c8:	4620      	mov	r0, r4
 80081ca:	4629      	mov	r1, r5
 80081cc:	f7f8 fa34 	bl	8000638 <__aeabi_dmul>
 80081d0:	4b3e      	ldr	r3, [pc, #248]	; (80082cc <atan+0x324>)
 80081d2:	2200      	movs	r2, #0
 80081d4:	f7f8 f87a 	bl	80002cc <__adddf3>
 80081d8:	4602      	mov	r2, r0
 80081da:	460b      	mov	r3, r1
 80081dc:	4630      	mov	r0, r6
 80081de:	4639      	mov	r1, r7
 80081e0:	f7f8 fb54 	bl	800088c <__aeabi_ddiv>
 80081e4:	f04f 0a02 	mov.w	sl, #2
 80081e8:	4604      	mov	r4, r0
 80081ea:	460d      	mov	r5, r1
 80081ec:	e743      	b.n	8008076 <atan+0xce>
 80081ee:	462b      	mov	r3, r5
 80081f0:	ee10 2a10 	vmov	r2, s0
 80081f4:	4939      	ldr	r1, [pc, #228]	; (80082dc <atan+0x334>)
 80081f6:	2000      	movs	r0, #0
 80081f8:	f7f8 fb48 	bl	800088c <__aeabi_ddiv>
 80081fc:	f04f 0a03 	mov.w	sl, #3
 8008200:	4604      	mov	r4, r0
 8008202:	460d      	mov	r5, r1
 8008204:	e737      	b.n	8008076 <atan+0xce>
 8008206:	4b36      	ldr	r3, [pc, #216]	; (80082e0 <atan+0x338>)
 8008208:	4e36      	ldr	r6, [pc, #216]	; (80082e4 <atan+0x33c>)
 800820a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800820e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8008212:	e9da 2300 	ldrd	r2, r3, [sl]
 8008216:	f7f8 f857 	bl	80002c8 <__aeabi_dsub>
 800821a:	4622      	mov	r2, r4
 800821c:	462b      	mov	r3, r5
 800821e:	f7f8 f853 	bl	80002c8 <__aeabi_dsub>
 8008222:	4602      	mov	r2, r0
 8008224:	460b      	mov	r3, r1
 8008226:	e9d6 0100 	ldrd	r0, r1, [r6]
 800822a:	f7f8 f84d 	bl	80002c8 <__aeabi_dsub>
 800822e:	f1bb 0f00 	cmp.w	fp, #0
 8008232:	4604      	mov	r4, r0
 8008234:	460d      	mov	r5, r1
 8008236:	f6bf aed6 	bge.w	8007fe6 <atan+0x3e>
 800823a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800823e:	461d      	mov	r5, r3
 8008240:	e6d1      	b.n	8007fe6 <atan+0x3e>
 8008242:	a51d      	add	r5, pc, #116	; (adr r5, 80082b8 <atan+0x310>)
 8008244:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008248:	e6cd      	b.n	8007fe6 <atan+0x3e>
 800824a:	bf00      	nop
 800824c:	f3af 8000 	nop.w
 8008250:	54442d18 	.word	0x54442d18
 8008254:	bff921fb 	.word	0xbff921fb
 8008258:	8800759c 	.word	0x8800759c
 800825c:	7e37e43c 	.word	0x7e37e43c
 8008260:	e322da11 	.word	0xe322da11
 8008264:	3f90ad3a 	.word	0x3f90ad3a
 8008268:	24760deb 	.word	0x24760deb
 800826c:	3fa97b4b 	.word	0x3fa97b4b
 8008270:	a0d03d51 	.word	0xa0d03d51
 8008274:	3fb10d66 	.word	0x3fb10d66
 8008278:	c54c206e 	.word	0xc54c206e
 800827c:	3fb745cd 	.word	0x3fb745cd
 8008280:	920083ff 	.word	0x920083ff
 8008284:	3fc24924 	.word	0x3fc24924
 8008288:	5555550d 	.word	0x5555550d
 800828c:	3fd55555 	.word	0x3fd55555
 8008290:	2c6a6c2f 	.word	0x2c6a6c2f
 8008294:	bfa2b444 	.word	0xbfa2b444
 8008298:	52defd9a 	.word	0x52defd9a
 800829c:	3fadde2d 	.word	0x3fadde2d
 80082a0:	af749a6d 	.word	0xaf749a6d
 80082a4:	3fb3b0f2 	.word	0x3fb3b0f2
 80082a8:	fe231671 	.word	0xfe231671
 80082ac:	3fbc71c6 	.word	0x3fbc71c6
 80082b0:	9998ebc4 	.word	0x9998ebc4
 80082b4:	3fc99999 	.word	0x3fc99999
 80082b8:	54442d18 	.word	0x54442d18
 80082bc:	3ff921fb 	.word	0x3ff921fb
 80082c0:	440fffff 	.word	0x440fffff
 80082c4:	7ff00000 	.word	0x7ff00000
 80082c8:	3fdbffff 	.word	0x3fdbffff
 80082cc:	3ff00000 	.word	0x3ff00000
 80082d0:	3ff2ffff 	.word	0x3ff2ffff
 80082d4:	40038000 	.word	0x40038000
 80082d8:	3ff80000 	.word	0x3ff80000
 80082dc:	bff00000 	.word	0xbff00000
 80082e0:	08009c40 	.word	0x08009c40
 80082e4:	08009c20 	.word	0x08009c20

080082e8 <fabs>:
 80082e8:	ec51 0b10 	vmov	r0, r1, d0
 80082ec:	ee10 2a10 	vmov	r2, s0
 80082f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80082f4:	ec43 2b10 	vmov	d0, r2, r3
 80082f8:	4770      	bx	lr
	...

080082fc <acos>:
 80082fc:	b538      	push	{r3, r4, r5, lr}
 80082fe:	ed2d 8b02 	vpush	{d8}
 8008302:	ec55 4b10 	vmov	r4, r5, d0
 8008306:	f000 f8cb 	bl	80084a0 <__ieee754_acos>
 800830a:	4622      	mov	r2, r4
 800830c:	462b      	mov	r3, r5
 800830e:	4620      	mov	r0, r4
 8008310:	4629      	mov	r1, r5
 8008312:	eeb0 8a40 	vmov.f32	s16, s0
 8008316:	eef0 8a60 	vmov.f32	s17, s1
 800831a:	f7f8 fc27 	bl	8000b6c <__aeabi_dcmpun>
 800831e:	b9a8      	cbnz	r0, 800834c <acos+0x50>
 8008320:	ec45 4b10 	vmov	d0, r4, r5
 8008324:	f7ff ffe0 	bl	80082e8 <fabs>
 8008328:	4b0c      	ldr	r3, [pc, #48]	; (800835c <acos+0x60>)
 800832a:	ec51 0b10 	vmov	r0, r1, d0
 800832e:	2200      	movs	r2, #0
 8008330:	f7f8 fc12 	bl	8000b58 <__aeabi_dcmpgt>
 8008334:	b150      	cbz	r0, 800834c <acos+0x50>
 8008336:	f7fd f803 	bl	8005340 <__errno>
 800833a:	ecbd 8b02 	vpop	{d8}
 800833e:	2321      	movs	r3, #33	; 0x21
 8008340:	6003      	str	r3, [r0, #0]
 8008342:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008346:	4806      	ldr	r0, [pc, #24]	; (8008360 <acos+0x64>)
 8008348:	f001 b926 	b.w	8009598 <nan>
 800834c:	eeb0 0a48 	vmov.f32	s0, s16
 8008350:	eef0 0a68 	vmov.f32	s1, s17
 8008354:	ecbd 8b02 	vpop	{d8}
 8008358:	bd38      	pop	{r3, r4, r5, pc}
 800835a:	bf00      	nop
 800835c:	3ff00000 	.word	0x3ff00000
 8008360:	08009b10 	.word	0x08009b10

08008364 <pow>:
 8008364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008366:	ed2d 8b02 	vpush	{d8}
 800836a:	eeb0 8a40 	vmov.f32	s16, s0
 800836e:	eef0 8a60 	vmov.f32	s17, s1
 8008372:	ec55 4b11 	vmov	r4, r5, d1
 8008376:	f000 faf3 	bl	8008960 <__ieee754_pow>
 800837a:	4622      	mov	r2, r4
 800837c:	462b      	mov	r3, r5
 800837e:	4620      	mov	r0, r4
 8008380:	4629      	mov	r1, r5
 8008382:	ec57 6b10 	vmov	r6, r7, d0
 8008386:	f7f8 fbf1 	bl	8000b6c <__aeabi_dcmpun>
 800838a:	2800      	cmp	r0, #0
 800838c:	d13b      	bne.n	8008406 <pow+0xa2>
 800838e:	ec51 0b18 	vmov	r0, r1, d8
 8008392:	2200      	movs	r2, #0
 8008394:	2300      	movs	r3, #0
 8008396:	f7f8 fbb7 	bl	8000b08 <__aeabi_dcmpeq>
 800839a:	b1b8      	cbz	r0, 80083cc <pow+0x68>
 800839c:	2200      	movs	r2, #0
 800839e:	2300      	movs	r3, #0
 80083a0:	4620      	mov	r0, r4
 80083a2:	4629      	mov	r1, r5
 80083a4:	f7f8 fbb0 	bl	8000b08 <__aeabi_dcmpeq>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	d146      	bne.n	800843a <pow+0xd6>
 80083ac:	ec45 4b10 	vmov	d0, r4, r5
 80083b0:	f001 f8e6 	bl	8009580 <finite>
 80083b4:	b338      	cbz	r0, 8008406 <pow+0xa2>
 80083b6:	2200      	movs	r2, #0
 80083b8:	2300      	movs	r3, #0
 80083ba:	4620      	mov	r0, r4
 80083bc:	4629      	mov	r1, r5
 80083be:	f7f8 fbad 	bl	8000b1c <__aeabi_dcmplt>
 80083c2:	b300      	cbz	r0, 8008406 <pow+0xa2>
 80083c4:	f7fc ffbc 	bl	8005340 <__errno>
 80083c8:	2322      	movs	r3, #34	; 0x22
 80083ca:	e01b      	b.n	8008404 <pow+0xa0>
 80083cc:	ec47 6b10 	vmov	d0, r6, r7
 80083d0:	f001 f8d6 	bl	8009580 <finite>
 80083d4:	b9e0      	cbnz	r0, 8008410 <pow+0xac>
 80083d6:	eeb0 0a48 	vmov.f32	s0, s16
 80083da:	eef0 0a68 	vmov.f32	s1, s17
 80083de:	f001 f8cf 	bl	8009580 <finite>
 80083e2:	b1a8      	cbz	r0, 8008410 <pow+0xac>
 80083e4:	ec45 4b10 	vmov	d0, r4, r5
 80083e8:	f001 f8ca 	bl	8009580 <finite>
 80083ec:	b180      	cbz	r0, 8008410 <pow+0xac>
 80083ee:	4632      	mov	r2, r6
 80083f0:	463b      	mov	r3, r7
 80083f2:	4630      	mov	r0, r6
 80083f4:	4639      	mov	r1, r7
 80083f6:	f7f8 fbb9 	bl	8000b6c <__aeabi_dcmpun>
 80083fa:	2800      	cmp	r0, #0
 80083fc:	d0e2      	beq.n	80083c4 <pow+0x60>
 80083fe:	f7fc ff9f 	bl	8005340 <__errno>
 8008402:	2321      	movs	r3, #33	; 0x21
 8008404:	6003      	str	r3, [r0, #0]
 8008406:	ecbd 8b02 	vpop	{d8}
 800840a:	ec47 6b10 	vmov	d0, r6, r7
 800840e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008410:	2200      	movs	r2, #0
 8008412:	2300      	movs	r3, #0
 8008414:	4630      	mov	r0, r6
 8008416:	4639      	mov	r1, r7
 8008418:	f7f8 fb76 	bl	8000b08 <__aeabi_dcmpeq>
 800841c:	2800      	cmp	r0, #0
 800841e:	d0f2      	beq.n	8008406 <pow+0xa2>
 8008420:	eeb0 0a48 	vmov.f32	s0, s16
 8008424:	eef0 0a68 	vmov.f32	s1, s17
 8008428:	f001 f8aa 	bl	8009580 <finite>
 800842c:	2800      	cmp	r0, #0
 800842e:	d0ea      	beq.n	8008406 <pow+0xa2>
 8008430:	ec45 4b10 	vmov	d0, r4, r5
 8008434:	f001 f8a4 	bl	8009580 <finite>
 8008438:	e7c3      	b.n	80083c2 <pow+0x5e>
 800843a:	4f01      	ldr	r7, [pc, #4]	; (8008440 <pow+0xdc>)
 800843c:	2600      	movs	r6, #0
 800843e:	e7e2      	b.n	8008406 <pow+0xa2>
 8008440:	3ff00000 	.word	0x3ff00000

08008444 <sqrt>:
 8008444:	b538      	push	{r3, r4, r5, lr}
 8008446:	ed2d 8b02 	vpush	{d8}
 800844a:	ec55 4b10 	vmov	r4, r5, d0
 800844e:	f000 ffb5 	bl	80093bc <__ieee754_sqrt>
 8008452:	4622      	mov	r2, r4
 8008454:	462b      	mov	r3, r5
 8008456:	4620      	mov	r0, r4
 8008458:	4629      	mov	r1, r5
 800845a:	eeb0 8a40 	vmov.f32	s16, s0
 800845e:	eef0 8a60 	vmov.f32	s17, s1
 8008462:	f7f8 fb83 	bl	8000b6c <__aeabi_dcmpun>
 8008466:	b990      	cbnz	r0, 800848e <sqrt+0x4a>
 8008468:	2200      	movs	r2, #0
 800846a:	2300      	movs	r3, #0
 800846c:	4620      	mov	r0, r4
 800846e:	4629      	mov	r1, r5
 8008470:	f7f8 fb54 	bl	8000b1c <__aeabi_dcmplt>
 8008474:	b158      	cbz	r0, 800848e <sqrt+0x4a>
 8008476:	f7fc ff63 	bl	8005340 <__errno>
 800847a:	2321      	movs	r3, #33	; 0x21
 800847c:	6003      	str	r3, [r0, #0]
 800847e:	2200      	movs	r2, #0
 8008480:	2300      	movs	r3, #0
 8008482:	4610      	mov	r0, r2
 8008484:	4619      	mov	r1, r3
 8008486:	f7f8 fa01 	bl	800088c <__aeabi_ddiv>
 800848a:	ec41 0b18 	vmov	d8, r0, r1
 800848e:	eeb0 0a48 	vmov.f32	s0, s16
 8008492:	eef0 0a68 	vmov.f32	s1, s17
 8008496:	ecbd 8b02 	vpop	{d8}
 800849a:	bd38      	pop	{r3, r4, r5, pc}
 800849c:	0000      	movs	r0, r0
	...

080084a0 <__ieee754_acos>:
 80084a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	ec55 4b10 	vmov	r4, r5, d0
 80084a8:	49b7      	ldr	r1, [pc, #732]	; (8008788 <__ieee754_acos+0x2e8>)
 80084aa:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80084ae:	428b      	cmp	r3, r1
 80084b0:	dd1b      	ble.n	80084ea <__ieee754_acos+0x4a>
 80084b2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 80084b6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80084ba:	4323      	orrs	r3, r4
 80084bc:	d106      	bne.n	80084cc <__ieee754_acos+0x2c>
 80084be:	2d00      	cmp	r5, #0
 80084c0:	f300 8211 	bgt.w	80088e6 <__ieee754_acos+0x446>
 80084c4:	ed9f 0b96 	vldr	d0, [pc, #600]	; 8008720 <__ieee754_acos+0x280>
 80084c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084cc:	ee10 2a10 	vmov	r2, s0
 80084d0:	462b      	mov	r3, r5
 80084d2:	ee10 0a10 	vmov	r0, s0
 80084d6:	4629      	mov	r1, r5
 80084d8:	f7f7 fef6 	bl	80002c8 <__aeabi_dsub>
 80084dc:	4602      	mov	r2, r0
 80084de:	460b      	mov	r3, r1
 80084e0:	f7f8 f9d4 	bl	800088c <__aeabi_ddiv>
 80084e4:	ec41 0b10 	vmov	d0, r0, r1
 80084e8:	e7ee      	b.n	80084c8 <__ieee754_acos+0x28>
 80084ea:	49a8      	ldr	r1, [pc, #672]	; (800878c <__ieee754_acos+0x2ec>)
 80084ec:	428b      	cmp	r3, r1
 80084ee:	f300 8087 	bgt.w	8008600 <__ieee754_acos+0x160>
 80084f2:	4aa7      	ldr	r2, [pc, #668]	; (8008790 <__ieee754_acos+0x2f0>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	f340 81f9 	ble.w	80088ec <__ieee754_acos+0x44c>
 80084fa:	ee10 2a10 	vmov	r2, s0
 80084fe:	ee10 0a10 	vmov	r0, s0
 8008502:	462b      	mov	r3, r5
 8008504:	4629      	mov	r1, r5
 8008506:	f7f8 f897 	bl	8000638 <__aeabi_dmul>
 800850a:	a387      	add	r3, pc, #540	; (adr r3, 8008728 <__ieee754_acos+0x288>)
 800850c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008510:	4606      	mov	r6, r0
 8008512:	460f      	mov	r7, r1
 8008514:	f7f8 f890 	bl	8000638 <__aeabi_dmul>
 8008518:	a385      	add	r3, pc, #532	; (adr r3, 8008730 <__ieee754_acos+0x290>)
 800851a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851e:	f7f7 fed5 	bl	80002cc <__adddf3>
 8008522:	4632      	mov	r2, r6
 8008524:	463b      	mov	r3, r7
 8008526:	f7f8 f887 	bl	8000638 <__aeabi_dmul>
 800852a:	a383      	add	r3, pc, #524	; (adr r3, 8008738 <__ieee754_acos+0x298>)
 800852c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008530:	f7f7 feca 	bl	80002c8 <__aeabi_dsub>
 8008534:	4632      	mov	r2, r6
 8008536:	463b      	mov	r3, r7
 8008538:	f7f8 f87e 	bl	8000638 <__aeabi_dmul>
 800853c:	a380      	add	r3, pc, #512	; (adr r3, 8008740 <__ieee754_acos+0x2a0>)
 800853e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008542:	f7f7 fec3 	bl	80002cc <__adddf3>
 8008546:	4632      	mov	r2, r6
 8008548:	463b      	mov	r3, r7
 800854a:	f7f8 f875 	bl	8000638 <__aeabi_dmul>
 800854e:	a37e      	add	r3, pc, #504	; (adr r3, 8008748 <__ieee754_acos+0x2a8>)
 8008550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008554:	f7f7 feb8 	bl	80002c8 <__aeabi_dsub>
 8008558:	4632      	mov	r2, r6
 800855a:	463b      	mov	r3, r7
 800855c:	f7f8 f86c 	bl	8000638 <__aeabi_dmul>
 8008560:	a37b      	add	r3, pc, #492	; (adr r3, 8008750 <__ieee754_acos+0x2b0>)
 8008562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008566:	f7f7 feb1 	bl	80002cc <__adddf3>
 800856a:	4632      	mov	r2, r6
 800856c:	463b      	mov	r3, r7
 800856e:	f7f8 f863 	bl	8000638 <__aeabi_dmul>
 8008572:	a379      	add	r3, pc, #484	; (adr r3, 8008758 <__ieee754_acos+0x2b8>)
 8008574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008578:	4680      	mov	r8, r0
 800857a:	4689      	mov	r9, r1
 800857c:	4630      	mov	r0, r6
 800857e:	4639      	mov	r1, r7
 8008580:	f7f8 f85a 	bl	8000638 <__aeabi_dmul>
 8008584:	a376      	add	r3, pc, #472	; (adr r3, 8008760 <__ieee754_acos+0x2c0>)
 8008586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858a:	f7f7 fe9d 	bl	80002c8 <__aeabi_dsub>
 800858e:	4632      	mov	r2, r6
 8008590:	463b      	mov	r3, r7
 8008592:	f7f8 f851 	bl	8000638 <__aeabi_dmul>
 8008596:	a374      	add	r3, pc, #464	; (adr r3, 8008768 <__ieee754_acos+0x2c8>)
 8008598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859c:	f7f7 fe96 	bl	80002cc <__adddf3>
 80085a0:	4632      	mov	r2, r6
 80085a2:	463b      	mov	r3, r7
 80085a4:	f7f8 f848 	bl	8000638 <__aeabi_dmul>
 80085a8:	a371      	add	r3, pc, #452	; (adr r3, 8008770 <__ieee754_acos+0x2d0>)
 80085aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ae:	f7f7 fe8b 	bl	80002c8 <__aeabi_dsub>
 80085b2:	4632      	mov	r2, r6
 80085b4:	463b      	mov	r3, r7
 80085b6:	f7f8 f83f 	bl	8000638 <__aeabi_dmul>
 80085ba:	4b76      	ldr	r3, [pc, #472]	; (8008794 <__ieee754_acos+0x2f4>)
 80085bc:	2200      	movs	r2, #0
 80085be:	f7f7 fe85 	bl	80002cc <__adddf3>
 80085c2:	4602      	mov	r2, r0
 80085c4:	460b      	mov	r3, r1
 80085c6:	4640      	mov	r0, r8
 80085c8:	4649      	mov	r1, r9
 80085ca:	f7f8 f95f 	bl	800088c <__aeabi_ddiv>
 80085ce:	4622      	mov	r2, r4
 80085d0:	462b      	mov	r3, r5
 80085d2:	f7f8 f831 	bl	8000638 <__aeabi_dmul>
 80085d6:	4602      	mov	r2, r0
 80085d8:	460b      	mov	r3, r1
 80085da:	a167      	add	r1, pc, #412	; (adr r1, 8008778 <__ieee754_acos+0x2d8>)
 80085dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085e0:	f7f7 fe72 	bl	80002c8 <__aeabi_dsub>
 80085e4:	4602      	mov	r2, r0
 80085e6:	460b      	mov	r3, r1
 80085e8:	4620      	mov	r0, r4
 80085ea:	4629      	mov	r1, r5
 80085ec:	f7f7 fe6c 	bl	80002c8 <__aeabi_dsub>
 80085f0:	4602      	mov	r2, r0
 80085f2:	460b      	mov	r3, r1
 80085f4:	a162      	add	r1, pc, #392	; (adr r1, 8008780 <__ieee754_acos+0x2e0>)
 80085f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085fa:	f7f7 fe65 	bl	80002c8 <__aeabi_dsub>
 80085fe:	e771      	b.n	80084e4 <__ieee754_acos+0x44>
 8008600:	2d00      	cmp	r5, #0
 8008602:	f280 80cb 	bge.w	800879c <__ieee754_acos+0x2fc>
 8008606:	ee10 0a10 	vmov	r0, s0
 800860a:	4b62      	ldr	r3, [pc, #392]	; (8008794 <__ieee754_acos+0x2f4>)
 800860c:	2200      	movs	r2, #0
 800860e:	4629      	mov	r1, r5
 8008610:	f7f7 fe5c 	bl	80002cc <__adddf3>
 8008614:	4b60      	ldr	r3, [pc, #384]	; (8008798 <__ieee754_acos+0x2f8>)
 8008616:	2200      	movs	r2, #0
 8008618:	f7f8 f80e 	bl	8000638 <__aeabi_dmul>
 800861c:	a342      	add	r3, pc, #264	; (adr r3, 8008728 <__ieee754_acos+0x288>)
 800861e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008622:	4604      	mov	r4, r0
 8008624:	460d      	mov	r5, r1
 8008626:	f7f8 f807 	bl	8000638 <__aeabi_dmul>
 800862a:	a341      	add	r3, pc, #260	; (adr r3, 8008730 <__ieee754_acos+0x290>)
 800862c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008630:	f7f7 fe4c 	bl	80002cc <__adddf3>
 8008634:	4622      	mov	r2, r4
 8008636:	462b      	mov	r3, r5
 8008638:	f7f7 fffe 	bl	8000638 <__aeabi_dmul>
 800863c:	a33e      	add	r3, pc, #248	; (adr r3, 8008738 <__ieee754_acos+0x298>)
 800863e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008642:	f7f7 fe41 	bl	80002c8 <__aeabi_dsub>
 8008646:	4622      	mov	r2, r4
 8008648:	462b      	mov	r3, r5
 800864a:	f7f7 fff5 	bl	8000638 <__aeabi_dmul>
 800864e:	a33c      	add	r3, pc, #240	; (adr r3, 8008740 <__ieee754_acos+0x2a0>)
 8008650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008654:	f7f7 fe3a 	bl	80002cc <__adddf3>
 8008658:	4622      	mov	r2, r4
 800865a:	462b      	mov	r3, r5
 800865c:	f7f7 ffec 	bl	8000638 <__aeabi_dmul>
 8008660:	a339      	add	r3, pc, #228	; (adr r3, 8008748 <__ieee754_acos+0x2a8>)
 8008662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008666:	f7f7 fe2f 	bl	80002c8 <__aeabi_dsub>
 800866a:	4622      	mov	r2, r4
 800866c:	462b      	mov	r3, r5
 800866e:	f7f7 ffe3 	bl	8000638 <__aeabi_dmul>
 8008672:	a337      	add	r3, pc, #220	; (adr r3, 8008750 <__ieee754_acos+0x2b0>)
 8008674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008678:	f7f7 fe28 	bl	80002cc <__adddf3>
 800867c:	4622      	mov	r2, r4
 800867e:	462b      	mov	r3, r5
 8008680:	f7f7 ffda 	bl	8000638 <__aeabi_dmul>
 8008684:	ec45 4b10 	vmov	d0, r4, r5
 8008688:	4680      	mov	r8, r0
 800868a:	4689      	mov	r9, r1
 800868c:	f000 fe96 	bl	80093bc <__ieee754_sqrt>
 8008690:	a331      	add	r3, pc, #196	; (adr r3, 8008758 <__ieee754_acos+0x2b8>)
 8008692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008696:	4620      	mov	r0, r4
 8008698:	4629      	mov	r1, r5
 800869a:	ec57 6b10 	vmov	r6, r7, d0
 800869e:	f7f7 ffcb 	bl	8000638 <__aeabi_dmul>
 80086a2:	a32f      	add	r3, pc, #188	; (adr r3, 8008760 <__ieee754_acos+0x2c0>)
 80086a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a8:	f7f7 fe0e 	bl	80002c8 <__aeabi_dsub>
 80086ac:	4622      	mov	r2, r4
 80086ae:	462b      	mov	r3, r5
 80086b0:	f7f7 ffc2 	bl	8000638 <__aeabi_dmul>
 80086b4:	a32c      	add	r3, pc, #176	; (adr r3, 8008768 <__ieee754_acos+0x2c8>)
 80086b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ba:	f7f7 fe07 	bl	80002cc <__adddf3>
 80086be:	4622      	mov	r2, r4
 80086c0:	462b      	mov	r3, r5
 80086c2:	f7f7 ffb9 	bl	8000638 <__aeabi_dmul>
 80086c6:	a32a      	add	r3, pc, #168	; (adr r3, 8008770 <__ieee754_acos+0x2d0>)
 80086c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086cc:	f7f7 fdfc 	bl	80002c8 <__aeabi_dsub>
 80086d0:	4622      	mov	r2, r4
 80086d2:	462b      	mov	r3, r5
 80086d4:	f7f7 ffb0 	bl	8000638 <__aeabi_dmul>
 80086d8:	4b2e      	ldr	r3, [pc, #184]	; (8008794 <__ieee754_acos+0x2f4>)
 80086da:	2200      	movs	r2, #0
 80086dc:	f7f7 fdf6 	bl	80002cc <__adddf3>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	4640      	mov	r0, r8
 80086e6:	4649      	mov	r1, r9
 80086e8:	f7f8 f8d0 	bl	800088c <__aeabi_ddiv>
 80086ec:	4632      	mov	r2, r6
 80086ee:	463b      	mov	r3, r7
 80086f0:	f7f7 ffa2 	bl	8000638 <__aeabi_dmul>
 80086f4:	a320      	add	r3, pc, #128	; (adr r3, 8008778 <__ieee754_acos+0x2d8>)
 80086f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fa:	f7f7 fde5 	bl	80002c8 <__aeabi_dsub>
 80086fe:	4632      	mov	r2, r6
 8008700:	463b      	mov	r3, r7
 8008702:	f7f7 fde3 	bl	80002cc <__adddf3>
 8008706:	4602      	mov	r2, r0
 8008708:	460b      	mov	r3, r1
 800870a:	f7f7 fddf 	bl	80002cc <__adddf3>
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	a103      	add	r1, pc, #12	; (adr r1, 8008720 <__ieee754_acos+0x280>)
 8008714:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008718:	e76f      	b.n	80085fa <__ieee754_acos+0x15a>
 800871a:	bf00      	nop
 800871c:	f3af 8000 	nop.w
 8008720:	54442d18 	.word	0x54442d18
 8008724:	400921fb 	.word	0x400921fb
 8008728:	0dfdf709 	.word	0x0dfdf709
 800872c:	3f023de1 	.word	0x3f023de1
 8008730:	7501b288 	.word	0x7501b288
 8008734:	3f49efe0 	.word	0x3f49efe0
 8008738:	b5688f3b 	.word	0xb5688f3b
 800873c:	3fa48228 	.word	0x3fa48228
 8008740:	0e884455 	.word	0x0e884455
 8008744:	3fc9c155 	.word	0x3fc9c155
 8008748:	03eb6f7d 	.word	0x03eb6f7d
 800874c:	3fd4d612 	.word	0x3fd4d612
 8008750:	55555555 	.word	0x55555555
 8008754:	3fc55555 	.word	0x3fc55555
 8008758:	b12e9282 	.word	0xb12e9282
 800875c:	3fb3b8c5 	.word	0x3fb3b8c5
 8008760:	1b8d0159 	.word	0x1b8d0159
 8008764:	3fe6066c 	.word	0x3fe6066c
 8008768:	9c598ac8 	.word	0x9c598ac8
 800876c:	40002ae5 	.word	0x40002ae5
 8008770:	1c8a2d4b 	.word	0x1c8a2d4b
 8008774:	40033a27 	.word	0x40033a27
 8008778:	33145c07 	.word	0x33145c07
 800877c:	3c91a626 	.word	0x3c91a626
 8008780:	54442d18 	.word	0x54442d18
 8008784:	3ff921fb 	.word	0x3ff921fb
 8008788:	3fefffff 	.word	0x3fefffff
 800878c:	3fdfffff 	.word	0x3fdfffff
 8008790:	3c600000 	.word	0x3c600000
 8008794:	3ff00000 	.word	0x3ff00000
 8008798:	3fe00000 	.word	0x3fe00000
 800879c:	ee10 2a10 	vmov	r2, s0
 80087a0:	462b      	mov	r3, r5
 80087a2:	496d      	ldr	r1, [pc, #436]	; (8008958 <__ieee754_acos+0x4b8>)
 80087a4:	2000      	movs	r0, #0
 80087a6:	f7f7 fd8f 	bl	80002c8 <__aeabi_dsub>
 80087aa:	4b6c      	ldr	r3, [pc, #432]	; (800895c <__ieee754_acos+0x4bc>)
 80087ac:	2200      	movs	r2, #0
 80087ae:	f7f7 ff43 	bl	8000638 <__aeabi_dmul>
 80087b2:	4604      	mov	r4, r0
 80087b4:	460d      	mov	r5, r1
 80087b6:	ec45 4b10 	vmov	d0, r4, r5
 80087ba:	f000 fdff 	bl	80093bc <__ieee754_sqrt>
 80087be:	a34e      	add	r3, pc, #312	; (adr r3, 80088f8 <__ieee754_acos+0x458>)
 80087c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c4:	4620      	mov	r0, r4
 80087c6:	4629      	mov	r1, r5
 80087c8:	ec59 8b10 	vmov	r8, r9, d0
 80087cc:	f7f7 ff34 	bl	8000638 <__aeabi_dmul>
 80087d0:	a34b      	add	r3, pc, #300	; (adr r3, 8008900 <__ieee754_acos+0x460>)
 80087d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d6:	f7f7 fd79 	bl	80002cc <__adddf3>
 80087da:	4622      	mov	r2, r4
 80087dc:	462b      	mov	r3, r5
 80087de:	f7f7 ff2b 	bl	8000638 <__aeabi_dmul>
 80087e2:	a349      	add	r3, pc, #292	; (adr r3, 8008908 <__ieee754_acos+0x468>)
 80087e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e8:	f7f7 fd6e 	bl	80002c8 <__aeabi_dsub>
 80087ec:	4622      	mov	r2, r4
 80087ee:	462b      	mov	r3, r5
 80087f0:	f7f7 ff22 	bl	8000638 <__aeabi_dmul>
 80087f4:	a346      	add	r3, pc, #280	; (adr r3, 8008910 <__ieee754_acos+0x470>)
 80087f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087fa:	f7f7 fd67 	bl	80002cc <__adddf3>
 80087fe:	4622      	mov	r2, r4
 8008800:	462b      	mov	r3, r5
 8008802:	f7f7 ff19 	bl	8000638 <__aeabi_dmul>
 8008806:	a344      	add	r3, pc, #272	; (adr r3, 8008918 <__ieee754_acos+0x478>)
 8008808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880c:	f7f7 fd5c 	bl	80002c8 <__aeabi_dsub>
 8008810:	4622      	mov	r2, r4
 8008812:	462b      	mov	r3, r5
 8008814:	f7f7 ff10 	bl	8000638 <__aeabi_dmul>
 8008818:	a341      	add	r3, pc, #260	; (adr r3, 8008920 <__ieee754_acos+0x480>)
 800881a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881e:	f7f7 fd55 	bl	80002cc <__adddf3>
 8008822:	4622      	mov	r2, r4
 8008824:	462b      	mov	r3, r5
 8008826:	f7f7 ff07 	bl	8000638 <__aeabi_dmul>
 800882a:	a33f      	add	r3, pc, #252	; (adr r3, 8008928 <__ieee754_acos+0x488>)
 800882c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008830:	4682      	mov	sl, r0
 8008832:	468b      	mov	fp, r1
 8008834:	4620      	mov	r0, r4
 8008836:	4629      	mov	r1, r5
 8008838:	f7f7 fefe 	bl	8000638 <__aeabi_dmul>
 800883c:	a33c      	add	r3, pc, #240	; (adr r3, 8008930 <__ieee754_acos+0x490>)
 800883e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008842:	f7f7 fd41 	bl	80002c8 <__aeabi_dsub>
 8008846:	4622      	mov	r2, r4
 8008848:	462b      	mov	r3, r5
 800884a:	f7f7 fef5 	bl	8000638 <__aeabi_dmul>
 800884e:	a33a      	add	r3, pc, #232	; (adr r3, 8008938 <__ieee754_acos+0x498>)
 8008850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008854:	f7f7 fd3a 	bl	80002cc <__adddf3>
 8008858:	4622      	mov	r2, r4
 800885a:	462b      	mov	r3, r5
 800885c:	f7f7 feec 	bl	8000638 <__aeabi_dmul>
 8008860:	a337      	add	r3, pc, #220	; (adr r3, 8008940 <__ieee754_acos+0x4a0>)
 8008862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008866:	f7f7 fd2f 	bl	80002c8 <__aeabi_dsub>
 800886a:	4622      	mov	r2, r4
 800886c:	462b      	mov	r3, r5
 800886e:	f7f7 fee3 	bl	8000638 <__aeabi_dmul>
 8008872:	4b39      	ldr	r3, [pc, #228]	; (8008958 <__ieee754_acos+0x4b8>)
 8008874:	2200      	movs	r2, #0
 8008876:	f7f7 fd29 	bl	80002cc <__adddf3>
 800887a:	4602      	mov	r2, r0
 800887c:	460b      	mov	r3, r1
 800887e:	4650      	mov	r0, sl
 8008880:	4659      	mov	r1, fp
 8008882:	f7f8 f803 	bl	800088c <__aeabi_ddiv>
 8008886:	4642      	mov	r2, r8
 8008888:	464b      	mov	r3, r9
 800888a:	f7f7 fed5 	bl	8000638 <__aeabi_dmul>
 800888e:	2600      	movs	r6, #0
 8008890:	4682      	mov	sl, r0
 8008892:	468b      	mov	fp, r1
 8008894:	4632      	mov	r2, r6
 8008896:	464b      	mov	r3, r9
 8008898:	4630      	mov	r0, r6
 800889a:	4649      	mov	r1, r9
 800889c:	f7f7 fecc 	bl	8000638 <__aeabi_dmul>
 80088a0:	4602      	mov	r2, r0
 80088a2:	460b      	mov	r3, r1
 80088a4:	4620      	mov	r0, r4
 80088a6:	4629      	mov	r1, r5
 80088a8:	f7f7 fd0e 	bl	80002c8 <__aeabi_dsub>
 80088ac:	4632      	mov	r2, r6
 80088ae:	4604      	mov	r4, r0
 80088b0:	460d      	mov	r5, r1
 80088b2:	464b      	mov	r3, r9
 80088b4:	4640      	mov	r0, r8
 80088b6:	4649      	mov	r1, r9
 80088b8:	f7f7 fd08 	bl	80002cc <__adddf3>
 80088bc:	4602      	mov	r2, r0
 80088be:	460b      	mov	r3, r1
 80088c0:	4620      	mov	r0, r4
 80088c2:	4629      	mov	r1, r5
 80088c4:	f7f7 ffe2 	bl	800088c <__aeabi_ddiv>
 80088c8:	4602      	mov	r2, r0
 80088ca:	460b      	mov	r3, r1
 80088cc:	4650      	mov	r0, sl
 80088ce:	4659      	mov	r1, fp
 80088d0:	f7f7 fcfc 	bl	80002cc <__adddf3>
 80088d4:	4632      	mov	r2, r6
 80088d6:	464b      	mov	r3, r9
 80088d8:	f7f7 fcf8 	bl	80002cc <__adddf3>
 80088dc:	4602      	mov	r2, r0
 80088de:	460b      	mov	r3, r1
 80088e0:	f7f7 fcf4 	bl	80002cc <__adddf3>
 80088e4:	e5fe      	b.n	80084e4 <__ieee754_acos+0x44>
 80088e6:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8008948 <__ieee754_acos+0x4a8>
 80088ea:	e5ed      	b.n	80084c8 <__ieee754_acos+0x28>
 80088ec:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8008950 <__ieee754_acos+0x4b0>
 80088f0:	e5ea      	b.n	80084c8 <__ieee754_acos+0x28>
 80088f2:	bf00      	nop
 80088f4:	f3af 8000 	nop.w
 80088f8:	0dfdf709 	.word	0x0dfdf709
 80088fc:	3f023de1 	.word	0x3f023de1
 8008900:	7501b288 	.word	0x7501b288
 8008904:	3f49efe0 	.word	0x3f49efe0
 8008908:	b5688f3b 	.word	0xb5688f3b
 800890c:	3fa48228 	.word	0x3fa48228
 8008910:	0e884455 	.word	0x0e884455
 8008914:	3fc9c155 	.word	0x3fc9c155
 8008918:	03eb6f7d 	.word	0x03eb6f7d
 800891c:	3fd4d612 	.word	0x3fd4d612
 8008920:	55555555 	.word	0x55555555
 8008924:	3fc55555 	.word	0x3fc55555
 8008928:	b12e9282 	.word	0xb12e9282
 800892c:	3fb3b8c5 	.word	0x3fb3b8c5
 8008930:	1b8d0159 	.word	0x1b8d0159
 8008934:	3fe6066c 	.word	0x3fe6066c
 8008938:	9c598ac8 	.word	0x9c598ac8
 800893c:	40002ae5 	.word	0x40002ae5
 8008940:	1c8a2d4b 	.word	0x1c8a2d4b
 8008944:	40033a27 	.word	0x40033a27
	...
 8008950:	54442d18 	.word	0x54442d18
 8008954:	3ff921fb 	.word	0x3ff921fb
 8008958:	3ff00000 	.word	0x3ff00000
 800895c:	3fe00000 	.word	0x3fe00000

08008960 <__ieee754_pow>:
 8008960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008964:	ed2d 8b06 	vpush	{d8-d10}
 8008968:	b089      	sub	sp, #36	; 0x24
 800896a:	ed8d 1b00 	vstr	d1, [sp]
 800896e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008972:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008976:	ea58 0102 	orrs.w	r1, r8, r2
 800897a:	ec57 6b10 	vmov	r6, r7, d0
 800897e:	d115      	bne.n	80089ac <__ieee754_pow+0x4c>
 8008980:	19b3      	adds	r3, r6, r6
 8008982:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8008986:	4152      	adcs	r2, r2
 8008988:	4299      	cmp	r1, r3
 800898a:	4b89      	ldr	r3, [pc, #548]	; (8008bb0 <__ieee754_pow+0x250>)
 800898c:	4193      	sbcs	r3, r2
 800898e:	f080 84d2 	bcs.w	8009336 <__ieee754_pow+0x9d6>
 8008992:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008996:	4630      	mov	r0, r6
 8008998:	4639      	mov	r1, r7
 800899a:	f7f7 fc97 	bl	80002cc <__adddf3>
 800899e:	ec41 0b10 	vmov	d0, r0, r1
 80089a2:	b009      	add	sp, #36	; 0x24
 80089a4:	ecbd 8b06 	vpop	{d8-d10}
 80089a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ac:	4b81      	ldr	r3, [pc, #516]	; (8008bb4 <__ieee754_pow+0x254>)
 80089ae:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80089b2:	429c      	cmp	r4, r3
 80089b4:	ee10 aa10 	vmov	sl, s0
 80089b8:	463d      	mov	r5, r7
 80089ba:	dc06      	bgt.n	80089ca <__ieee754_pow+0x6a>
 80089bc:	d101      	bne.n	80089c2 <__ieee754_pow+0x62>
 80089be:	2e00      	cmp	r6, #0
 80089c0:	d1e7      	bne.n	8008992 <__ieee754_pow+0x32>
 80089c2:	4598      	cmp	r8, r3
 80089c4:	dc01      	bgt.n	80089ca <__ieee754_pow+0x6a>
 80089c6:	d10f      	bne.n	80089e8 <__ieee754_pow+0x88>
 80089c8:	b172      	cbz	r2, 80089e8 <__ieee754_pow+0x88>
 80089ca:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80089ce:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80089d2:	ea55 050a 	orrs.w	r5, r5, sl
 80089d6:	d1dc      	bne.n	8008992 <__ieee754_pow+0x32>
 80089d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80089dc:	18db      	adds	r3, r3, r3
 80089de:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80089e2:	4152      	adcs	r2, r2
 80089e4:	429d      	cmp	r5, r3
 80089e6:	e7d0      	b.n	800898a <__ieee754_pow+0x2a>
 80089e8:	2d00      	cmp	r5, #0
 80089ea:	da3b      	bge.n	8008a64 <__ieee754_pow+0x104>
 80089ec:	4b72      	ldr	r3, [pc, #456]	; (8008bb8 <__ieee754_pow+0x258>)
 80089ee:	4598      	cmp	r8, r3
 80089f0:	dc51      	bgt.n	8008a96 <__ieee754_pow+0x136>
 80089f2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80089f6:	4598      	cmp	r8, r3
 80089f8:	f340 84ac 	ble.w	8009354 <__ieee754_pow+0x9f4>
 80089fc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008a00:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008a04:	2b14      	cmp	r3, #20
 8008a06:	dd0f      	ble.n	8008a28 <__ieee754_pow+0xc8>
 8008a08:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008a0c:	fa22 f103 	lsr.w	r1, r2, r3
 8008a10:	fa01 f303 	lsl.w	r3, r1, r3
 8008a14:	4293      	cmp	r3, r2
 8008a16:	f040 849d 	bne.w	8009354 <__ieee754_pow+0x9f4>
 8008a1a:	f001 0101 	and.w	r1, r1, #1
 8008a1e:	f1c1 0302 	rsb	r3, r1, #2
 8008a22:	9304      	str	r3, [sp, #16]
 8008a24:	b182      	cbz	r2, 8008a48 <__ieee754_pow+0xe8>
 8008a26:	e05f      	b.n	8008ae8 <__ieee754_pow+0x188>
 8008a28:	2a00      	cmp	r2, #0
 8008a2a:	d15b      	bne.n	8008ae4 <__ieee754_pow+0x184>
 8008a2c:	f1c3 0314 	rsb	r3, r3, #20
 8008a30:	fa48 f103 	asr.w	r1, r8, r3
 8008a34:	fa01 f303 	lsl.w	r3, r1, r3
 8008a38:	4543      	cmp	r3, r8
 8008a3a:	f040 8488 	bne.w	800934e <__ieee754_pow+0x9ee>
 8008a3e:	f001 0101 	and.w	r1, r1, #1
 8008a42:	f1c1 0302 	rsb	r3, r1, #2
 8008a46:	9304      	str	r3, [sp, #16]
 8008a48:	4b5c      	ldr	r3, [pc, #368]	; (8008bbc <__ieee754_pow+0x25c>)
 8008a4a:	4598      	cmp	r8, r3
 8008a4c:	d132      	bne.n	8008ab4 <__ieee754_pow+0x154>
 8008a4e:	f1b9 0f00 	cmp.w	r9, #0
 8008a52:	f280 8478 	bge.w	8009346 <__ieee754_pow+0x9e6>
 8008a56:	4959      	ldr	r1, [pc, #356]	; (8008bbc <__ieee754_pow+0x25c>)
 8008a58:	4632      	mov	r2, r6
 8008a5a:	463b      	mov	r3, r7
 8008a5c:	2000      	movs	r0, #0
 8008a5e:	f7f7 ff15 	bl	800088c <__aeabi_ddiv>
 8008a62:	e79c      	b.n	800899e <__ieee754_pow+0x3e>
 8008a64:	2300      	movs	r3, #0
 8008a66:	9304      	str	r3, [sp, #16]
 8008a68:	2a00      	cmp	r2, #0
 8008a6a:	d13d      	bne.n	8008ae8 <__ieee754_pow+0x188>
 8008a6c:	4b51      	ldr	r3, [pc, #324]	; (8008bb4 <__ieee754_pow+0x254>)
 8008a6e:	4598      	cmp	r8, r3
 8008a70:	d1ea      	bne.n	8008a48 <__ieee754_pow+0xe8>
 8008a72:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008a76:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008a7a:	ea53 030a 	orrs.w	r3, r3, sl
 8008a7e:	f000 845a 	beq.w	8009336 <__ieee754_pow+0x9d6>
 8008a82:	4b4f      	ldr	r3, [pc, #316]	; (8008bc0 <__ieee754_pow+0x260>)
 8008a84:	429c      	cmp	r4, r3
 8008a86:	dd08      	ble.n	8008a9a <__ieee754_pow+0x13a>
 8008a88:	f1b9 0f00 	cmp.w	r9, #0
 8008a8c:	f2c0 8457 	blt.w	800933e <__ieee754_pow+0x9de>
 8008a90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a94:	e783      	b.n	800899e <__ieee754_pow+0x3e>
 8008a96:	2302      	movs	r3, #2
 8008a98:	e7e5      	b.n	8008a66 <__ieee754_pow+0x106>
 8008a9a:	f1b9 0f00 	cmp.w	r9, #0
 8008a9e:	f04f 0000 	mov.w	r0, #0
 8008aa2:	f04f 0100 	mov.w	r1, #0
 8008aa6:	f6bf af7a 	bge.w	800899e <__ieee754_pow+0x3e>
 8008aaa:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008aae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008ab2:	e774      	b.n	800899e <__ieee754_pow+0x3e>
 8008ab4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008ab8:	d106      	bne.n	8008ac8 <__ieee754_pow+0x168>
 8008aba:	4632      	mov	r2, r6
 8008abc:	463b      	mov	r3, r7
 8008abe:	4630      	mov	r0, r6
 8008ac0:	4639      	mov	r1, r7
 8008ac2:	f7f7 fdb9 	bl	8000638 <__aeabi_dmul>
 8008ac6:	e76a      	b.n	800899e <__ieee754_pow+0x3e>
 8008ac8:	4b3e      	ldr	r3, [pc, #248]	; (8008bc4 <__ieee754_pow+0x264>)
 8008aca:	4599      	cmp	r9, r3
 8008acc:	d10c      	bne.n	8008ae8 <__ieee754_pow+0x188>
 8008ace:	2d00      	cmp	r5, #0
 8008ad0:	db0a      	blt.n	8008ae8 <__ieee754_pow+0x188>
 8008ad2:	ec47 6b10 	vmov	d0, r6, r7
 8008ad6:	b009      	add	sp, #36	; 0x24
 8008ad8:	ecbd 8b06 	vpop	{d8-d10}
 8008adc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae0:	f000 bc6c 	b.w	80093bc <__ieee754_sqrt>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	9304      	str	r3, [sp, #16]
 8008ae8:	ec47 6b10 	vmov	d0, r6, r7
 8008aec:	f7ff fbfc 	bl	80082e8 <fabs>
 8008af0:	ec51 0b10 	vmov	r0, r1, d0
 8008af4:	f1ba 0f00 	cmp.w	sl, #0
 8008af8:	d129      	bne.n	8008b4e <__ieee754_pow+0x1ee>
 8008afa:	b124      	cbz	r4, 8008b06 <__ieee754_pow+0x1a6>
 8008afc:	4b2f      	ldr	r3, [pc, #188]	; (8008bbc <__ieee754_pow+0x25c>)
 8008afe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d123      	bne.n	8008b4e <__ieee754_pow+0x1ee>
 8008b06:	f1b9 0f00 	cmp.w	r9, #0
 8008b0a:	da05      	bge.n	8008b18 <__ieee754_pow+0x1b8>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	460b      	mov	r3, r1
 8008b10:	2000      	movs	r0, #0
 8008b12:	492a      	ldr	r1, [pc, #168]	; (8008bbc <__ieee754_pow+0x25c>)
 8008b14:	f7f7 feba 	bl	800088c <__aeabi_ddiv>
 8008b18:	2d00      	cmp	r5, #0
 8008b1a:	f6bf af40 	bge.w	800899e <__ieee754_pow+0x3e>
 8008b1e:	9b04      	ldr	r3, [sp, #16]
 8008b20:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008b24:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008b28:	4323      	orrs	r3, r4
 8008b2a:	d108      	bne.n	8008b3e <__ieee754_pow+0x1de>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	460b      	mov	r3, r1
 8008b30:	4610      	mov	r0, r2
 8008b32:	4619      	mov	r1, r3
 8008b34:	f7f7 fbc8 	bl	80002c8 <__aeabi_dsub>
 8008b38:	4602      	mov	r2, r0
 8008b3a:	460b      	mov	r3, r1
 8008b3c:	e78f      	b.n	8008a5e <__ieee754_pow+0xfe>
 8008b3e:	9b04      	ldr	r3, [sp, #16]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	f47f af2c 	bne.w	800899e <__ieee754_pow+0x3e>
 8008b46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	e727      	b.n	800899e <__ieee754_pow+0x3e>
 8008b4e:	0feb      	lsrs	r3, r5, #31
 8008b50:	3b01      	subs	r3, #1
 8008b52:	9306      	str	r3, [sp, #24]
 8008b54:	9a06      	ldr	r2, [sp, #24]
 8008b56:	9b04      	ldr	r3, [sp, #16]
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	d102      	bne.n	8008b62 <__ieee754_pow+0x202>
 8008b5c:	4632      	mov	r2, r6
 8008b5e:	463b      	mov	r3, r7
 8008b60:	e7e6      	b.n	8008b30 <__ieee754_pow+0x1d0>
 8008b62:	4b19      	ldr	r3, [pc, #100]	; (8008bc8 <__ieee754_pow+0x268>)
 8008b64:	4598      	cmp	r8, r3
 8008b66:	f340 80fb 	ble.w	8008d60 <__ieee754_pow+0x400>
 8008b6a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008b6e:	4598      	cmp	r8, r3
 8008b70:	4b13      	ldr	r3, [pc, #76]	; (8008bc0 <__ieee754_pow+0x260>)
 8008b72:	dd0c      	ble.n	8008b8e <__ieee754_pow+0x22e>
 8008b74:	429c      	cmp	r4, r3
 8008b76:	dc0f      	bgt.n	8008b98 <__ieee754_pow+0x238>
 8008b78:	f1b9 0f00 	cmp.w	r9, #0
 8008b7c:	da0f      	bge.n	8008b9e <__ieee754_pow+0x23e>
 8008b7e:	2000      	movs	r0, #0
 8008b80:	b009      	add	sp, #36	; 0x24
 8008b82:	ecbd 8b06 	vpop	{d8-d10}
 8008b86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b8a:	f000 bcf0 	b.w	800956e <__math_oflow>
 8008b8e:	429c      	cmp	r4, r3
 8008b90:	dbf2      	blt.n	8008b78 <__ieee754_pow+0x218>
 8008b92:	4b0a      	ldr	r3, [pc, #40]	; (8008bbc <__ieee754_pow+0x25c>)
 8008b94:	429c      	cmp	r4, r3
 8008b96:	dd19      	ble.n	8008bcc <__ieee754_pow+0x26c>
 8008b98:	f1b9 0f00 	cmp.w	r9, #0
 8008b9c:	dcef      	bgt.n	8008b7e <__ieee754_pow+0x21e>
 8008b9e:	2000      	movs	r0, #0
 8008ba0:	b009      	add	sp, #36	; 0x24
 8008ba2:	ecbd 8b06 	vpop	{d8-d10}
 8008ba6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008baa:	f000 bcd7 	b.w	800955c <__math_uflow>
 8008bae:	bf00      	nop
 8008bb0:	fff00000 	.word	0xfff00000
 8008bb4:	7ff00000 	.word	0x7ff00000
 8008bb8:	433fffff 	.word	0x433fffff
 8008bbc:	3ff00000 	.word	0x3ff00000
 8008bc0:	3fefffff 	.word	0x3fefffff
 8008bc4:	3fe00000 	.word	0x3fe00000
 8008bc8:	41e00000 	.word	0x41e00000
 8008bcc:	4b60      	ldr	r3, [pc, #384]	; (8008d50 <__ieee754_pow+0x3f0>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f7f7 fb7a 	bl	80002c8 <__aeabi_dsub>
 8008bd4:	a354      	add	r3, pc, #336	; (adr r3, 8008d28 <__ieee754_pow+0x3c8>)
 8008bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bda:	4604      	mov	r4, r0
 8008bdc:	460d      	mov	r5, r1
 8008bde:	f7f7 fd2b 	bl	8000638 <__aeabi_dmul>
 8008be2:	a353      	add	r3, pc, #332	; (adr r3, 8008d30 <__ieee754_pow+0x3d0>)
 8008be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be8:	4606      	mov	r6, r0
 8008bea:	460f      	mov	r7, r1
 8008bec:	4620      	mov	r0, r4
 8008bee:	4629      	mov	r1, r5
 8008bf0:	f7f7 fd22 	bl	8000638 <__aeabi_dmul>
 8008bf4:	4b57      	ldr	r3, [pc, #348]	; (8008d54 <__ieee754_pow+0x3f4>)
 8008bf6:	4682      	mov	sl, r0
 8008bf8:	468b      	mov	fp, r1
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	4629      	mov	r1, r5
 8008c00:	f7f7 fd1a 	bl	8000638 <__aeabi_dmul>
 8008c04:	4602      	mov	r2, r0
 8008c06:	460b      	mov	r3, r1
 8008c08:	a14b      	add	r1, pc, #300	; (adr r1, 8008d38 <__ieee754_pow+0x3d8>)
 8008c0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c0e:	f7f7 fb5b 	bl	80002c8 <__aeabi_dsub>
 8008c12:	4622      	mov	r2, r4
 8008c14:	462b      	mov	r3, r5
 8008c16:	f7f7 fd0f 	bl	8000638 <__aeabi_dmul>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	2000      	movs	r0, #0
 8008c20:	494d      	ldr	r1, [pc, #308]	; (8008d58 <__ieee754_pow+0x3f8>)
 8008c22:	f7f7 fb51 	bl	80002c8 <__aeabi_dsub>
 8008c26:	4622      	mov	r2, r4
 8008c28:	4680      	mov	r8, r0
 8008c2a:	4689      	mov	r9, r1
 8008c2c:	462b      	mov	r3, r5
 8008c2e:	4620      	mov	r0, r4
 8008c30:	4629      	mov	r1, r5
 8008c32:	f7f7 fd01 	bl	8000638 <__aeabi_dmul>
 8008c36:	4602      	mov	r2, r0
 8008c38:	460b      	mov	r3, r1
 8008c3a:	4640      	mov	r0, r8
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	f7f7 fcfb 	bl	8000638 <__aeabi_dmul>
 8008c42:	a33f      	add	r3, pc, #252	; (adr r3, 8008d40 <__ieee754_pow+0x3e0>)
 8008c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c48:	f7f7 fcf6 	bl	8000638 <__aeabi_dmul>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	460b      	mov	r3, r1
 8008c50:	4650      	mov	r0, sl
 8008c52:	4659      	mov	r1, fp
 8008c54:	f7f7 fb38 	bl	80002c8 <__aeabi_dsub>
 8008c58:	4602      	mov	r2, r0
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	4680      	mov	r8, r0
 8008c5e:	4689      	mov	r9, r1
 8008c60:	4630      	mov	r0, r6
 8008c62:	4639      	mov	r1, r7
 8008c64:	f7f7 fb32 	bl	80002cc <__adddf3>
 8008c68:	2000      	movs	r0, #0
 8008c6a:	4632      	mov	r2, r6
 8008c6c:	463b      	mov	r3, r7
 8008c6e:	4604      	mov	r4, r0
 8008c70:	460d      	mov	r5, r1
 8008c72:	f7f7 fb29 	bl	80002c8 <__aeabi_dsub>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4640      	mov	r0, r8
 8008c7c:	4649      	mov	r1, r9
 8008c7e:	f7f7 fb23 	bl	80002c8 <__aeabi_dsub>
 8008c82:	9b04      	ldr	r3, [sp, #16]
 8008c84:	9a06      	ldr	r2, [sp, #24]
 8008c86:	3b01      	subs	r3, #1
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	4682      	mov	sl, r0
 8008c8c:	468b      	mov	fp, r1
 8008c8e:	f040 81e7 	bne.w	8009060 <__ieee754_pow+0x700>
 8008c92:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008d48 <__ieee754_pow+0x3e8>
 8008c96:	eeb0 8a47 	vmov.f32	s16, s14
 8008c9a:	eef0 8a67 	vmov.f32	s17, s15
 8008c9e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008ca2:	2600      	movs	r6, #0
 8008ca4:	4632      	mov	r2, r6
 8008ca6:	463b      	mov	r3, r7
 8008ca8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cac:	f7f7 fb0c 	bl	80002c8 <__aeabi_dsub>
 8008cb0:	4622      	mov	r2, r4
 8008cb2:	462b      	mov	r3, r5
 8008cb4:	f7f7 fcc0 	bl	8000638 <__aeabi_dmul>
 8008cb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cbc:	4680      	mov	r8, r0
 8008cbe:	4689      	mov	r9, r1
 8008cc0:	4650      	mov	r0, sl
 8008cc2:	4659      	mov	r1, fp
 8008cc4:	f7f7 fcb8 	bl	8000638 <__aeabi_dmul>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	4640      	mov	r0, r8
 8008cce:	4649      	mov	r1, r9
 8008cd0:	f7f7 fafc 	bl	80002cc <__adddf3>
 8008cd4:	4632      	mov	r2, r6
 8008cd6:	463b      	mov	r3, r7
 8008cd8:	4680      	mov	r8, r0
 8008cda:	4689      	mov	r9, r1
 8008cdc:	4620      	mov	r0, r4
 8008cde:	4629      	mov	r1, r5
 8008ce0:	f7f7 fcaa 	bl	8000638 <__aeabi_dmul>
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4604      	mov	r4, r0
 8008ce8:	460d      	mov	r5, r1
 8008cea:	4602      	mov	r2, r0
 8008cec:	4649      	mov	r1, r9
 8008cee:	4640      	mov	r0, r8
 8008cf0:	f7f7 faec 	bl	80002cc <__adddf3>
 8008cf4:	4b19      	ldr	r3, [pc, #100]	; (8008d5c <__ieee754_pow+0x3fc>)
 8008cf6:	4299      	cmp	r1, r3
 8008cf8:	ec45 4b19 	vmov	d9, r4, r5
 8008cfc:	4606      	mov	r6, r0
 8008cfe:	460f      	mov	r7, r1
 8008d00:	468b      	mov	fp, r1
 8008d02:	f340 82f1 	ble.w	80092e8 <__ieee754_pow+0x988>
 8008d06:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008d0a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008d0e:	4303      	orrs	r3, r0
 8008d10:	f000 81e4 	beq.w	80090dc <__ieee754_pow+0x77c>
 8008d14:	ec51 0b18 	vmov	r0, r1, d8
 8008d18:	2200      	movs	r2, #0
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	f7f7 fefe 	bl	8000b1c <__aeabi_dcmplt>
 8008d20:	3800      	subs	r0, #0
 8008d22:	bf18      	it	ne
 8008d24:	2001      	movne	r0, #1
 8008d26:	e72b      	b.n	8008b80 <__ieee754_pow+0x220>
 8008d28:	60000000 	.word	0x60000000
 8008d2c:	3ff71547 	.word	0x3ff71547
 8008d30:	f85ddf44 	.word	0xf85ddf44
 8008d34:	3e54ae0b 	.word	0x3e54ae0b
 8008d38:	55555555 	.word	0x55555555
 8008d3c:	3fd55555 	.word	0x3fd55555
 8008d40:	652b82fe 	.word	0x652b82fe
 8008d44:	3ff71547 	.word	0x3ff71547
 8008d48:	00000000 	.word	0x00000000
 8008d4c:	bff00000 	.word	0xbff00000
 8008d50:	3ff00000 	.word	0x3ff00000
 8008d54:	3fd00000 	.word	0x3fd00000
 8008d58:	3fe00000 	.word	0x3fe00000
 8008d5c:	408fffff 	.word	0x408fffff
 8008d60:	4bd5      	ldr	r3, [pc, #852]	; (80090b8 <__ieee754_pow+0x758>)
 8008d62:	402b      	ands	r3, r5
 8008d64:	2200      	movs	r2, #0
 8008d66:	b92b      	cbnz	r3, 8008d74 <__ieee754_pow+0x414>
 8008d68:	4bd4      	ldr	r3, [pc, #848]	; (80090bc <__ieee754_pow+0x75c>)
 8008d6a:	f7f7 fc65 	bl	8000638 <__aeabi_dmul>
 8008d6e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008d72:	460c      	mov	r4, r1
 8008d74:	1523      	asrs	r3, r4, #20
 8008d76:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008d7a:	4413      	add	r3, r2
 8008d7c:	9305      	str	r3, [sp, #20]
 8008d7e:	4bd0      	ldr	r3, [pc, #832]	; (80090c0 <__ieee754_pow+0x760>)
 8008d80:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008d84:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008d88:	429c      	cmp	r4, r3
 8008d8a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008d8e:	dd08      	ble.n	8008da2 <__ieee754_pow+0x442>
 8008d90:	4bcc      	ldr	r3, [pc, #816]	; (80090c4 <__ieee754_pow+0x764>)
 8008d92:	429c      	cmp	r4, r3
 8008d94:	f340 8162 	ble.w	800905c <__ieee754_pow+0x6fc>
 8008d98:	9b05      	ldr	r3, [sp, #20]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	9305      	str	r3, [sp, #20]
 8008d9e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008da2:	2400      	movs	r4, #0
 8008da4:	00e3      	lsls	r3, r4, #3
 8008da6:	9307      	str	r3, [sp, #28]
 8008da8:	4bc7      	ldr	r3, [pc, #796]	; (80090c8 <__ieee754_pow+0x768>)
 8008daa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008dae:	ed93 7b00 	vldr	d7, [r3]
 8008db2:	4629      	mov	r1, r5
 8008db4:	ec53 2b17 	vmov	r2, r3, d7
 8008db8:	eeb0 9a47 	vmov.f32	s18, s14
 8008dbc:	eef0 9a67 	vmov.f32	s19, s15
 8008dc0:	4682      	mov	sl, r0
 8008dc2:	f7f7 fa81 	bl	80002c8 <__aeabi_dsub>
 8008dc6:	4652      	mov	r2, sl
 8008dc8:	4606      	mov	r6, r0
 8008dca:	460f      	mov	r7, r1
 8008dcc:	462b      	mov	r3, r5
 8008dce:	ec51 0b19 	vmov	r0, r1, d9
 8008dd2:	f7f7 fa7b 	bl	80002cc <__adddf3>
 8008dd6:	4602      	mov	r2, r0
 8008dd8:	460b      	mov	r3, r1
 8008dda:	2000      	movs	r0, #0
 8008ddc:	49bb      	ldr	r1, [pc, #748]	; (80090cc <__ieee754_pow+0x76c>)
 8008dde:	f7f7 fd55 	bl	800088c <__aeabi_ddiv>
 8008de2:	ec41 0b1a 	vmov	d10, r0, r1
 8008de6:	4602      	mov	r2, r0
 8008de8:	460b      	mov	r3, r1
 8008dea:	4630      	mov	r0, r6
 8008dec:	4639      	mov	r1, r7
 8008dee:	f7f7 fc23 	bl	8000638 <__aeabi_dmul>
 8008df2:	2300      	movs	r3, #0
 8008df4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008df8:	9302      	str	r3, [sp, #8]
 8008dfa:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008dfe:	46ab      	mov	fp, r5
 8008e00:	106d      	asrs	r5, r5, #1
 8008e02:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008e06:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008e0a:	ec41 0b18 	vmov	d8, r0, r1
 8008e0e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008e12:	2200      	movs	r2, #0
 8008e14:	4640      	mov	r0, r8
 8008e16:	4649      	mov	r1, r9
 8008e18:	4614      	mov	r4, r2
 8008e1a:	461d      	mov	r5, r3
 8008e1c:	f7f7 fc0c 	bl	8000638 <__aeabi_dmul>
 8008e20:	4602      	mov	r2, r0
 8008e22:	460b      	mov	r3, r1
 8008e24:	4630      	mov	r0, r6
 8008e26:	4639      	mov	r1, r7
 8008e28:	f7f7 fa4e 	bl	80002c8 <__aeabi_dsub>
 8008e2c:	ec53 2b19 	vmov	r2, r3, d9
 8008e30:	4606      	mov	r6, r0
 8008e32:	460f      	mov	r7, r1
 8008e34:	4620      	mov	r0, r4
 8008e36:	4629      	mov	r1, r5
 8008e38:	f7f7 fa46 	bl	80002c8 <__aeabi_dsub>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	460b      	mov	r3, r1
 8008e40:	4650      	mov	r0, sl
 8008e42:	4659      	mov	r1, fp
 8008e44:	f7f7 fa40 	bl	80002c8 <__aeabi_dsub>
 8008e48:	4642      	mov	r2, r8
 8008e4a:	464b      	mov	r3, r9
 8008e4c:	f7f7 fbf4 	bl	8000638 <__aeabi_dmul>
 8008e50:	4602      	mov	r2, r0
 8008e52:	460b      	mov	r3, r1
 8008e54:	4630      	mov	r0, r6
 8008e56:	4639      	mov	r1, r7
 8008e58:	f7f7 fa36 	bl	80002c8 <__aeabi_dsub>
 8008e5c:	ec53 2b1a 	vmov	r2, r3, d10
 8008e60:	f7f7 fbea 	bl	8000638 <__aeabi_dmul>
 8008e64:	ec53 2b18 	vmov	r2, r3, d8
 8008e68:	ec41 0b19 	vmov	d9, r0, r1
 8008e6c:	ec51 0b18 	vmov	r0, r1, d8
 8008e70:	f7f7 fbe2 	bl	8000638 <__aeabi_dmul>
 8008e74:	a37c      	add	r3, pc, #496	; (adr r3, 8009068 <__ieee754_pow+0x708>)
 8008e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7a:	4604      	mov	r4, r0
 8008e7c:	460d      	mov	r5, r1
 8008e7e:	f7f7 fbdb 	bl	8000638 <__aeabi_dmul>
 8008e82:	a37b      	add	r3, pc, #492	; (adr r3, 8009070 <__ieee754_pow+0x710>)
 8008e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e88:	f7f7 fa20 	bl	80002cc <__adddf3>
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	462b      	mov	r3, r5
 8008e90:	f7f7 fbd2 	bl	8000638 <__aeabi_dmul>
 8008e94:	a378      	add	r3, pc, #480	; (adr r3, 8009078 <__ieee754_pow+0x718>)
 8008e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9a:	f7f7 fa17 	bl	80002cc <__adddf3>
 8008e9e:	4622      	mov	r2, r4
 8008ea0:	462b      	mov	r3, r5
 8008ea2:	f7f7 fbc9 	bl	8000638 <__aeabi_dmul>
 8008ea6:	a376      	add	r3, pc, #472	; (adr r3, 8009080 <__ieee754_pow+0x720>)
 8008ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eac:	f7f7 fa0e 	bl	80002cc <__adddf3>
 8008eb0:	4622      	mov	r2, r4
 8008eb2:	462b      	mov	r3, r5
 8008eb4:	f7f7 fbc0 	bl	8000638 <__aeabi_dmul>
 8008eb8:	a373      	add	r3, pc, #460	; (adr r3, 8009088 <__ieee754_pow+0x728>)
 8008eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ebe:	f7f7 fa05 	bl	80002cc <__adddf3>
 8008ec2:	4622      	mov	r2, r4
 8008ec4:	462b      	mov	r3, r5
 8008ec6:	f7f7 fbb7 	bl	8000638 <__aeabi_dmul>
 8008eca:	a371      	add	r3, pc, #452	; (adr r3, 8009090 <__ieee754_pow+0x730>)
 8008ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed0:	f7f7 f9fc 	bl	80002cc <__adddf3>
 8008ed4:	4622      	mov	r2, r4
 8008ed6:	4606      	mov	r6, r0
 8008ed8:	460f      	mov	r7, r1
 8008eda:	462b      	mov	r3, r5
 8008edc:	4620      	mov	r0, r4
 8008ede:	4629      	mov	r1, r5
 8008ee0:	f7f7 fbaa 	bl	8000638 <__aeabi_dmul>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	4630      	mov	r0, r6
 8008eea:	4639      	mov	r1, r7
 8008eec:	f7f7 fba4 	bl	8000638 <__aeabi_dmul>
 8008ef0:	4642      	mov	r2, r8
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	460d      	mov	r5, r1
 8008ef6:	464b      	mov	r3, r9
 8008ef8:	ec51 0b18 	vmov	r0, r1, d8
 8008efc:	f7f7 f9e6 	bl	80002cc <__adddf3>
 8008f00:	ec53 2b19 	vmov	r2, r3, d9
 8008f04:	f7f7 fb98 	bl	8000638 <__aeabi_dmul>
 8008f08:	4622      	mov	r2, r4
 8008f0a:	462b      	mov	r3, r5
 8008f0c:	f7f7 f9de 	bl	80002cc <__adddf3>
 8008f10:	4642      	mov	r2, r8
 8008f12:	4682      	mov	sl, r0
 8008f14:	468b      	mov	fp, r1
 8008f16:	464b      	mov	r3, r9
 8008f18:	4640      	mov	r0, r8
 8008f1a:	4649      	mov	r1, r9
 8008f1c:	f7f7 fb8c 	bl	8000638 <__aeabi_dmul>
 8008f20:	4b6b      	ldr	r3, [pc, #428]	; (80090d0 <__ieee754_pow+0x770>)
 8008f22:	2200      	movs	r2, #0
 8008f24:	4606      	mov	r6, r0
 8008f26:	460f      	mov	r7, r1
 8008f28:	f7f7 f9d0 	bl	80002cc <__adddf3>
 8008f2c:	4652      	mov	r2, sl
 8008f2e:	465b      	mov	r3, fp
 8008f30:	f7f7 f9cc 	bl	80002cc <__adddf3>
 8008f34:	2000      	movs	r0, #0
 8008f36:	4604      	mov	r4, r0
 8008f38:	460d      	mov	r5, r1
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	4640      	mov	r0, r8
 8008f40:	4649      	mov	r1, r9
 8008f42:	f7f7 fb79 	bl	8000638 <__aeabi_dmul>
 8008f46:	4b62      	ldr	r3, [pc, #392]	; (80090d0 <__ieee754_pow+0x770>)
 8008f48:	4680      	mov	r8, r0
 8008f4a:	4689      	mov	r9, r1
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	4620      	mov	r0, r4
 8008f50:	4629      	mov	r1, r5
 8008f52:	f7f7 f9b9 	bl	80002c8 <__aeabi_dsub>
 8008f56:	4632      	mov	r2, r6
 8008f58:	463b      	mov	r3, r7
 8008f5a:	f7f7 f9b5 	bl	80002c8 <__aeabi_dsub>
 8008f5e:	4602      	mov	r2, r0
 8008f60:	460b      	mov	r3, r1
 8008f62:	4650      	mov	r0, sl
 8008f64:	4659      	mov	r1, fp
 8008f66:	f7f7 f9af 	bl	80002c8 <__aeabi_dsub>
 8008f6a:	ec53 2b18 	vmov	r2, r3, d8
 8008f6e:	f7f7 fb63 	bl	8000638 <__aeabi_dmul>
 8008f72:	4622      	mov	r2, r4
 8008f74:	4606      	mov	r6, r0
 8008f76:	460f      	mov	r7, r1
 8008f78:	462b      	mov	r3, r5
 8008f7a:	ec51 0b19 	vmov	r0, r1, d9
 8008f7e:	f7f7 fb5b 	bl	8000638 <__aeabi_dmul>
 8008f82:	4602      	mov	r2, r0
 8008f84:	460b      	mov	r3, r1
 8008f86:	4630      	mov	r0, r6
 8008f88:	4639      	mov	r1, r7
 8008f8a:	f7f7 f99f 	bl	80002cc <__adddf3>
 8008f8e:	4606      	mov	r6, r0
 8008f90:	460f      	mov	r7, r1
 8008f92:	4602      	mov	r2, r0
 8008f94:	460b      	mov	r3, r1
 8008f96:	4640      	mov	r0, r8
 8008f98:	4649      	mov	r1, r9
 8008f9a:	f7f7 f997 	bl	80002cc <__adddf3>
 8008f9e:	a33e      	add	r3, pc, #248	; (adr r3, 8009098 <__ieee754_pow+0x738>)
 8008fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	460d      	mov	r5, r1
 8008faa:	f7f7 fb45 	bl	8000638 <__aeabi_dmul>
 8008fae:	4642      	mov	r2, r8
 8008fb0:	ec41 0b18 	vmov	d8, r0, r1
 8008fb4:	464b      	mov	r3, r9
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	4629      	mov	r1, r5
 8008fba:	f7f7 f985 	bl	80002c8 <__aeabi_dsub>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	4639      	mov	r1, r7
 8008fc6:	f7f7 f97f 	bl	80002c8 <__aeabi_dsub>
 8008fca:	a335      	add	r3, pc, #212	; (adr r3, 80090a0 <__ieee754_pow+0x740>)
 8008fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd0:	f7f7 fb32 	bl	8000638 <__aeabi_dmul>
 8008fd4:	a334      	add	r3, pc, #208	; (adr r3, 80090a8 <__ieee754_pow+0x748>)
 8008fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fda:	4606      	mov	r6, r0
 8008fdc:	460f      	mov	r7, r1
 8008fde:	4620      	mov	r0, r4
 8008fe0:	4629      	mov	r1, r5
 8008fe2:	f7f7 fb29 	bl	8000638 <__aeabi_dmul>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	460b      	mov	r3, r1
 8008fea:	4630      	mov	r0, r6
 8008fec:	4639      	mov	r1, r7
 8008fee:	f7f7 f96d 	bl	80002cc <__adddf3>
 8008ff2:	9a07      	ldr	r2, [sp, #28]
 8008ff4:	4b37      	ldr	r3, [pc, #220]	; (80090d4 <__ieee754_pow+0x774>)
 8008ff6:	4413      	add	r3, r2
 8008ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffc:	f7f7 f966 	bl	80002cc <__adddf3>
 8009000:	4682      	mov	sl, r0
 8009002:	9805      	ldr	r0, [sp, #20]
 8009004:	468b      	mov	fp, r1
 8009006:	f7f7 faad 	bl	8000564 <__aeabi_i2d>
 800900a:	9a07      	ldr	r2, [sp, #28]
 800900c:	4b32      	ldr	r3, [pc, #200]	; (80090d8 <__ieee754_pow+0x778>)
 800900e:	4413      	add	r3, r2
 8009010:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009014:	4606      	mov	r6, r0
 8009016:	460f      	mov	r7, r1
 8009018:	4652      	mov	r2, sl
 800901a:	465b      	mov	r3, fp
 800901c:	ec51 0b18 	vmov	r0, r1, d8
 8009020:	f7f7 f954 	bl	80002cc <__adddf3>
 8009024:	4642      	mov	r2, r8
 8009026:	464b      	mov	r3, r9
 8009028:	f7f7 f950 	bl	80002cc <__adddf3>
 800902c:	4632      	mov	r2, r6
 800902e:	463b      	mov	r3, r7
 8009030:	f7f7 f94c 	bl	80002cc <__adddf3>
 8009034:	2000      	movs	r0, #0
 8009036:	4632      	mov	r2, r6
 8009038:	463b      	mov	r3, r7
 800903a:	4604      	mov	r4, r0
 800903c:	460d      	mov	r5, r1
 800903e:	f7f7 f943 	bl	80002c8 <__aeabi_dsub>
 8009042:	4642      	mov	r2, r8
 8009044:	464b      	mov	r3, r9
 8009046:	f7f7 f93f 	bl	80002c8 <__aeabi_dsub>
 800904a:	ec53 2b18 	vmov	r2, r3, d8
 800904e:	f7f7 f93b 	bl	80002c8 <__aeabi_dsub>
 8009052:	4602      	mov	r2, r0
 8009054:	460b      	mov	r3, r1
 8009056:	4650      	mov	r0, sl
 8009058:	4659      	mov	r1, fp
 800905a:	e610      	b.n	8008c7e <__ieee754_pow+0x31e>
 800905c:	2401      	movs	r4, #1
 800905e:	e6a1      	b.n	8008da4 <__ieee754_pow+0x444>
 8009060:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80090b0 <__ieee754_pow+0x750>
 8009064:	e617      	b.n	8008c96 <__ieee754_pow+0x336>
 8009066:	bf00      	nop
 8009068:	4a454eef 	.word	0x4a454eef
 800906c:	3fca7e28 	.word	0x3fca7e28
 8009070:	93c9db65 	.word	0x93c9db65
 8009074:	3fcd864a 	.word	0x3fcd864a
 8009078:	a91d4101 	.word	0xa91d4101
 800907c:	3fd17460 	.word	0x3fd17460
 8009080:	518f264d 	.word	0x518f264d
 8009084:	3fd55555 	.word	0x3fd55555
 8009088:	db6fabff 	.word	0xdb6fabff
 800908c:	3fdb6db6 	.word	0x3fdb6db6
 8009090:	33333303 	.word	0x33333303
 8009094:	3fe33333 	.word	0x3fe33333
 8009098:	e0000000 	.word	0xe0000000
 800909c:	3feec709 	.word	0x3feec709
 80090a0:	dc3a03fd 	.word	0xdc3a03fd
 80090a4:	3feec709 	.word	0x3feec709
 80090a8:	145b01f5 	.word	0x145b01f5
 80090ac:	be3e2fe0 	.word	0xbe3e2fe0
 80090b0:	00000000 	.word	0x00000000
 80090b4:	3ff00000 	.word	0x3ff00000
 80090b8:	7ff00000 	.word	0x7ff00000
 80090bc:	43400000 	.word	0x43400000
 80090c0:	0003988e 	.word	0x0003988e
 80090c4:	000bb679 	.word	0x000bb679
 80090c8:	08009c60 	.word	0x08009c60
 80090cc:	3ff00000 	.word	0x3ff00000
 80090d0:	40080000 	.word	0x40080000
 80090d4:	08009c80 	.word	0x08009c80
 80090d8:	08009c70 	.word	0x08009c70
 80090dc:	a3b5      	add	r3, pc, #724	; (adr r3, 80093b4 <__ieee754_pow+0xa54>)
 80090de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e2:	4640      	mov	r0, r8
 80090e4:	4649      	mov	r1, r9
 80090e6:	f7f7 f8f1 	bl	80002cc <__adddf3>
 80090ea:	4622      	mov	r2, r4
 80090ec:	ec41 0b1a 	vmov	d10, r0, r1
 80090f0:	462b      	mov	r3, r5
 80090f2:	4630      	mov	r0, r6
 80090f4:	4639      	mov	r1, r7
 80090f6:	f7f7 f8e7 	bl	80002c8 <__aeabi_dsub>
 80090fa:	4602      	mov	r2, r0
 80090fc:	460b      	mov	r3, r1
 80090fe:	ec51 0b1a 	vmov	r0, r1, d10
 8009102:	f7f7 fd29 	bl	8000b58 <__aeabi_dcmpgt>
 8009106:	2800      	cmp	r0, #0
 8009108:	f47f ae04 	bne.w	8008d14 <__ieee754_pow+0x3b4>
 800910c:	4aa4      	ldr	r2, [pc, #656]	; (80093a0 <__ieee754_pow+0xa40>)
 800910e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009112:	4293      	cmp	r3, r2
 8009114:	f340 8108 	ble.w	8009328 <__ieee754_pow+0x9c8>
 8009118:	151b      	asrs	r3, r3, #20
 800911a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800911e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009122:	fa4a f303 	asr.w	r3, sl, r3
 8009126:	445b      	add	r3, fp
 8009128:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800912c:	4e9d      	ldr	r6, [pc, #628]	; (80093a4 <__ieee754_pow+0xa44>)
 800912e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009132:	4116      	asrs	r6, r2
 8009134:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009138:	2000      	movs	r0, #0
 800913a:	ea23 0106 	bic.w	r1, r3, r6
 800913e:	f1c2 0214 	rsb	r2, r2, #20
 8009142:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009146:	fa4a fa02 	asr.w	sl, sl, r2
 800914a:	f1bb 0f00 	cmp.w	fp, #0
 800914e:	4602      	mov	r2, r0
 8009150:	460b      	mov	r3, r1
 8009152:	4620      	mov	r0, r4
 8009154:	4629      	mov	r1, r5
 8009156:	bfb8      	it	lt
 8009158:	f1ca 0a00 	rsblt	sl, sl, #0
 800915c:	f7f7 f8b4 	bl	80002c8 <__aeabi_dsub>
 8009160:	ec41 0b19 	vmov	d9, r0, r1
 8009164:	4642      	mov	r2, r8
 8009166:	464b      	mov	r3, r9
 8009168:	ec51 0b19 	vmov	r0, r1, d9
 800916c:	f7f7 f8ae 	bl	80002cc <__adddf3>
 8009170:	a37b      	add	r3, pc, #492	; (adr r3, 8009360 <__ieee754_pow+0xa00>)
 8009172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009176:	2000      	movs	r0, #0
 8009178:	4604      	mov	r4, r0
 800917a:	460d      	mov	r5, r1
 800917c:	f7f7 fa5c 	bl	8000638 <__aeabi_dmul>
 8009180:	ec53 2b19 	vmov	r2, r3, d9
 8009184:	4606      	mov	r6, r0
 8009186:	460f      	mov	r7, r1
 8009188:	4620      	mov	r0, r4
 800918a:	4629      	mov	r1, r5
 800918c:	f7f7 f89c 	bl	80002c8 <__aeabi_dsub>
 8009190:	4602      	mov	r2, r0
 8009192:	460b      	mov	r3, r1
 8009194:	4640      	mov	r0, r8
 8009196:	4649      	mov	r1, r9
 8009198:	f7f7 f896 	bl	80002c8 <__aeabi_dsub>
 800919c:	a372      	add	r3, pc, #456	; (adr r3, 8009368 <__ieee754_pow+0xa08>)
 800919e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a2:	f7f7 fa49 	bl	8000638 <__aeabi_dmul>
 80091a6:	a372      	add	r3, pc, #456	; (adr r3, 8009370 <__ieee754_pow+0xa10>)
 80091a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ac:	4680      	mov	r8, r0
 80091ae:	4689      	mov	r9, r1
 80091b0:	4620      	mov	r0, r4
 80091b2:	4629      	mov	r1, r5
 80091b4:	f7f7 fa40 	bl	8000638 <__aeabi_dmul>
 80091b8:	4602      	mov	r2, r0
 80091ba:	460b      	mov	r3, r1
 80091bc:	4640      	mov	r0, r8
 80091be:	4649      	mov	r1, r9
 80091c0:	f7f7 f884 	bl	80002cc <__adddf3>
 80091c4:	4604      	mov	r4, r0
 80091c6:	460d      	mov	r5, r1
 80091c8:	4602      	mov	r2, r0
 80091ca:	460b      	mov	r3, r1
 80091cc:	4630      	mov	r0, r6
 80091ce:	4639      	mov	r1, r7
 80091d0:	f7f7 f87c 	bl	80002cc <__adddf3>
 80091d4:	4632      	mov	r2, r6
 80091d6:	463b      	mov	r3, r7
 80091d8:	4680      	mov	r8, r0
 80091da:	4689      	mov	r9, r1
 80091dc:	f7f7 f874 	bl	80002c8 <__aeabi_dsub>
 80091e0:	4602      	mov	r2, r0
 80091e2:	460b      	mov	r3, r1
 80091e4:	4620      	mov	r0, r4
 80091e6:	4629      	mov	r1, r5
 80091e8:	f7f7 f86e 	bl	80002c8 <__aeabi_dsub>
 80091ec:	4642      	mov	r2, r8
 80091ee:	4606      	mov	r6, r0
 80091f0:	460f      	mov	r7, r1
 80091f2:	464b      	mov	r3, r9
 80091f4:	4640      	mov	r0, r8
 80091f6:	4649      	mov	r1, r9
 80091f8:	f7f7 fa1e 	bl	8000638 <__aeabi_dmul>
 80091fc:	a35e      	add	r3, pc, #376	; (adr r3, 8009378 <__ieee754_pow+0xa18>)
 80091fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009202:	4604      	mov	r4, r0
 8009204:	460d      	mov	r5, r1
 8009206:	f7f7 fa17 	bl	8000638 <__aeabi_dmul>
 800920a:	a35d      	add	r3, pc, #372	; (adr r3, 8009380 <__ieee754_pow+0xa20>)
 800920c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009210:	f7f7 f85a 	bl	80002c8 <__aeabi_dsub>
 8009214:	4622      	mov	r2, r4
 8009216:	462b      	mov	r3, r5
 8009218:	f7f7 fa0e 	bl	8000638 <__aeabi_dmul>
 800921c:	a35a      	add	r3, pc, #360	; (adr r3, 8009388 <__ieee754_pow+0xa28>)
 800921e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009222:	f7f7 f853 	bl	80002cc <__adddf3>
 8009226:	4622      	mov	r2, r4
 8009228:	462b      	mov	r3, r5
 800922a:	f7f7 fa05 	bl	8000638 <__aeabi_dmul>
 800922e:	a358      	add	r3, pc, #352	; (adr r3, 8009390 <__ieee754_pow+0xa30>)
 8009230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009234:	f7f7 f848 	bl	80002c8 <__aeabi_dsub>
 8009238:	4622      	mov	r2, r4
 800923a:	462b      	mov	r3, r5
 800923c:	f7f7 f9fc 	bl	8000638 <__aeabi_dmul>
 8009240:	a355      	add	r3, pc, #340	; (adr r3, 8009398 <__ieee754_pow+0xa38>)
 8009242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009246:	f7f7 f841 	bl	80002cc <__adddf3>
 800924a:	4622      	mov	r2, r4
 800924c:	462b      	mov	r3, r5
 800924e:	f7f7 f9f3 	bl	8000638 <__aeabi_dmul>
 8009252:	4602      	mov	r2, r0
 8009254:	460b      	mov	r3, r1
 8009256:	4640      	mov	r0, r8
 8009258:	4649      	mov	r1, r9
 800925a:	f7f7 f835 	bl	80002c8 <__aeabi_dsub>
 800925e:	4604      	mov	r4, r0
 8009260:	460d      	mov	r5, r1
 8009262:	4602      	mov	r2, r0
 8009264:	460b      	mov	r3, r1
 8009266:	4640      	mov	r0, r8
 8009268:	4649      	mov	r1, r9
 800926a:	f7f7 f9e5 	bl	8000638 <__aeabi_dmul>
 800926e:	2200      	movs	r2, #0
 8009270:	ec41 0b19 	vmov	d9, r0, r1
 8009274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009278:	4620      	mov	r0, r4
 800927a:	4629      	mov	r1, r5
 800927c:	f7f7 f824 	bl	80002c8 <__aeabi_dsub>
 8009280:	4602      	mov	r2, r0
 8009282:	460b      	mov	r3, r1
 8009284:	ec51 0b19 	vmov	r0, r1, d9
 8009288:	f7f7 fb00 	bl	800088c <__aeabi_ddiv>
 800928c:	4632      	mov	r2, r6
 800928e:	4604      	mov	r4, r0
 8009290:	460d      	mov	r5, r1
 8009292:	463b      	mov	r3, r7
 8009294:	4640      	mov	r0, r8
 8009296:	4649      	mov	r1, r9
 8009298:	f7f7 f9ce 	bl	8000638 <__aeabi_dmul>
 800929c:	4632      	mov	r2, r6
 800929e:	463b      	mov	r3, r7
 80092a0:	f7f7 f814 	bl	80002cc <__adddf3>
 80092a4:	4602      	mov	r2, r0
 80092a6:	460b      	mov	r3, r1
 80092a8:	4620      	mov	r0, r4
 80092aa:	4629      	mov	r1, r5
 80092ac:	f7f7 f80c 	bl	80002c8 <__aeabi_dsub>
 80092b0:	4642      	mov	r2, r8
 80092b2:	464b      	mov	r3, r9
 80092b4:	f7f7 f808 	bl	80002c8 <__aeabi_dsub>
 80092b8:	460b      	mov	r3, r1
 80092ba:	4602      	mov	r2, r0
 80092bc:	493a      	ldr	r1, [pc, #232]	; (80093a8 <__ieee754_pow+0xa48>)
 80092be:	2000      	movs	r0, #0
 80092c0:	f7f7 f802 	bl	80002c8 <__aeabi_dsub>
 80092c4:	ec41 0b10 	vmov	d0, r0, r1
 80092c8:	ee10 3a90 	vmov	r3, s1
 80092cc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80092d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80092d4:	da2b      	bge.n	800932e <__ieee754_pow+0x9ce>
 80092d6:	4650      	mov	r0, sl
 80092d8:	f000 f966 	bl	80095a8 <scalbn>
 80092dc:	ec51 0b10 	vmov	r0, r1, d0
 80092e0:	ec53 2b18 	vmov	r2, r3, d8
 80092e4:	f7ff bbed 	b.w	8008ac2 <__ieee754_pow+0x162>
 80092e8:	4b30      	ldr	r3, [pc, #192]	; (80093ac <__ieee754_pow+0xa4c>)
 80092ea:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80092ee:	429e      	cmp	r6, r3
 80092f0:	f77f af0c 	ble.w	800910c <__ieee754_pow+0x7ac>
 80092f4:	4b2e      	ldr	r3, [pc, #184]	; (80093b0 <__ieee754_pow+0xa50>)
 80092f6:	440b      	add	r3, r1
 80092f8:	4303      	orrs	r3, r0
 80092fa:	d009      	beq.n	8009310 <__ieee754_pow+0x9b0>
 80092fc:	ec51 0b18 	vmov	r0, r1, d8
 8009300:	2200      	movs	r2, #0
 8009302:	2300      	movs	r3, #0
 8009304:	f7f7 fc0a 	bl	8000b1c <__aeabi_dcmplt>
 8009308:	3800      	subs	r0, #0
 800930a:	bf18      	it	ne
 800930c:	2001      	movne	r0, #1
 800930e:	e447      	b.n	8008ba0 <__ieee754_pow+0x240>
 8009310:	4622      	mov	r2, r4
 8009312:	462b      	mov	r3, r5
 8009314:	f7f6 ffd8 	bl	80002c8 <__aeabi_dsub>
 8009318:	4642      	mov	r2, r8
 800931a:	464b      	mov	r3, r9
 800931c:	f7f7 fc12 	bl	8000b44 <__aeabi_dcmpge>
 8009320:	2800      	cmp	r0, #0
 8009322:	f43f aef3 	beq.w	800910c <__ieee754_pow+0x7ac>
 8009326:	e7e9      	b.n	80092fc <__ieee754_pow+0x99c>
 8009328:	f04f 0a00 	mov.w	sl, #0
 800932c:	e71a      	b.n	8009164 <__ieee754_pow+0x804>
 800932e:	ec51 0b10 	vmov	r0, r1, d0
 8009332:	4619      	mov	r1, r3
 8009334:	e7d4      	b.n	80092e0 <__ieee754_pow+0x980>
 8009336:	491c      	ldr	r1, [pc, #112]	; (80093a8 <__ieee754_pow+0xa48>)
 8009338:	2000      	movs	r0, #0
 800933a:	f7ff bb30 	b.w	800899e <__ieee754_pow+0x3e>
 800933e:	2000      	movs	r0, #0
 8009340:	2100      	movs	r1, #0
 8009342:	f7ff bb2c 	b.w	800899e <__ieee754_pow+0x3e>
 8009346:	4630      	mov	r0, r6
 8009348:	4639      	mov	r1, r7
 800934a:	f7ff bb28 	b.w	800899e <__ieee754_pow+0x3e>
 800934e:	9204      	str	r2, [sp, #16]
 8009350:	f7ff bb7a 	b.w	8008a48 <__ieee754_pow+0xe8>
 8009354:	2300      	movs	r3, #0
 8009356:	f7ff bb64 	b.w	8008a22 <__ieee754_pow+0xc2>
 800935a:	bf00      	nop
 800935c:	f3af 8000 	nop.w
 8009360:	00000000 	.word	0x00000000
 8009364:	3fe62e43 	.word	0x3fe62e43
 8009368:	fefa39ef 	.word	0xfefa39ef
 800936c:	3fe62e42 	.word	0x3fe62e42
 8009370:	0ca86c39 	.word	0x0ca86c39
 8009374:	be205c61 	.word	0xbe205c61
 8009378:	72bea4d0 	.word	0x72bea4d0
 800937c:	3e663769 	.word	0x3e663769
 8009380:	c5d26bf1 	.word	0xc5d26bf1
 8009384:	3ebbbd41 	.word	0x3ebbbd41
 8009388:	af25de2c 	.word	0xaf25de2c
 800938c:	3f11566a 	.word	0x3f11566a
 8009390:	16bebd93 	.word	0x16bebd93
 8009394:	3f66c16c 	.word	0x3f66c16c
 8009398:	5555553e 	.word	0x5555553e
 800939c:	3fc55555 	.word	0x3fc55555
 80093a0:	3fe00000 	.word	0x3fe00000
 80093a4:	000fffff 	.word	0x000fffff
 80093a8:	3ff00000 	.word	0x3ff00000
 80093ac:	4090cbff 	.word	0x4090cbff
 80093b0:	3f6f3400 	.word	0x3f6f3400
 80093b4:	652b82fe 	.word	0x652b82fe
 80093b8:	3c971547 	.word	0x3c971547

080093bc <__ieee754_sqrt>:
 80093bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c0:	ec55 4b10 	vmov	r4, r5, d0
 80093c4:	4e55      	ldr	r6, [pc, #340]	; (800951c <__ieee754_sqrt+0x160>)
 80093c6:	43ae      	bics	r6, r5
 80093c8:	ee10 0a10 	vmov	r0, s0
 80093cc:	ee10 3a10 	vmov	r3, s0
 80093d0:	462a      	mov	r2, r5
 80093d2:	4629      	mov	r1, r5
 80093d4:	d110      	bne.n	80093f8 <__ieee754_sqrt+0x3c>
 80093d6:	ee10 2a10 	vmov	r2, s0
 80093da:	462b      	mov	r3, r5
 80093dc:	f7f7 f92c 	bl	8000638 <__aeabi_dmul>
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4620      	mov	r0, r4
 80093e6:	4629      	mov	r1, r5
 80093e8:	f7f6 ff70 	bl	80002cc <__adddf3>
 80093ec:	4604      	mov	r4, r0
 80093ee:	460d      	mov	r5, r1
 80093f0:	ec45 4b10 	vmov	d0, r4, r5
 80093f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093f8:	2d00      	cmp	r5, #0
 80093fa:	dc10      	bgt.n	800941e <__ieee754_sqrt+0x62>
 80093fc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009400:	4330      	orrs	r0, r6
 8009402:	d0f5      	beq.n	80093f0 <__ieee754_sqrt+0x34>
 8009404:	b15d      	cbz	r5, 800941e <__ieee754_sqrt+0x62>
 8009406:	ee10 2a10 	vmov	r2, s0
 800940a:	462b      	mov	r3, r5
 800940c:	ee10 0a10 	vmov	r0, s0
 8009410:	f7f6 ff5a 	bl	80002c8 <__aeabi_dsub>
 8009414:	4602      	mov	r2, r0
 8009416:	460b      	mov	r3, r1
 8009418:	f7f7 fa38 	bl	800088c <__aeabi_ddiv>
 800941c:	e7e6      	b.n	80093ec <__ieee754_sqrt+0x30>
 800941e:	1512      	asrs	r2, r2, #20
 8009420:	d074      	beq.n	800950c <__ieee754_sqrt+0x150>
 8009422:	07d4      	lsls	r4, r2, #31
 8009424:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009428:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800942c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009430:	bf5e      	ittt	pl
 8009432:	0fda      	lsrpl	r2, r3, #31
 8009434:	005b      	lslpl	r3, r3, #1
 8009436:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800943a:	2400      	movs	r4, #0
 800943c:	0fda      	lsrs	r2, r3, #31
 800943e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009442:	107f      	asrs	r7, r7, #1
 8009444:	005b      	lsls	r3, r3, #1
 8009446:	2516      	movs	r5, #22
 8009448:	4620      	mov	r0, r4
 800944a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800944e:	1886      	adds	r6, r0, r2
 8009450:	428e      	cmp	r6, r1
 8009452:	bfde      	ittt	le
 8009454:	1b89      	suble	r1, r1, r6
 8009456:	18b0      	addle	r0, r6, r2
 8009458:	18a4      	addle	r4, r4, r2
 800945a:	0049      	lsls	r1, r1, #1
 800945c:	3d01      	subs	r5, #1
 800945e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009462:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009466:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800946a:	d1f0      	bne.n	800944e <__ieee754_sqrt+0x92>
 800946c:	462a      	mov	r2, r5
 800946e:	f04f 0e20 	mov.w	lr, #32
 8009472:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009476:	4281      	cmp	r1, r0
 8009478:	eb06 0c05 	add.w	ip, r6, r5
 800947c:	dc02      	bgt.n	8009484 <__ieee754_sqrt+0xc8>
 800947e:	d113      	bne.n	80094a8 <__ieee754_sqrt+0xec>
 8009480:	459c      	cmp	ip, r3
 8009482:	d811      	bhi.n	80094a8 <__ieee754_sqrt+0xec>
 8009484:	f1bc 0f00 	cmp.w	ip, #0
 8009488:	eb0c 0506 	add.w	r5, ip, r6
 800948c:	da43      	bge.n	8009516 <__ieee754_sqrt+0x15a>
 800948e:	2d00      	cmp	r5, #0
 8009490:	db41      	blt.n	8009516 <__ieee754_sqrt+0x15a>
 8009492:	f100 0801 	add.w	r8, r0, #1
 8009496:	1a09      	subs	r1, r1, r0
 8009498:	459c      	cmp	ip, r3
 800949a:	bf88      	it	hi
 800949c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80094a0:	eba3 030c 	sub.w	r3, r3, ip
 80094a4:	4432      	add	r2, r6
 80094a6:	4640      	mov	r0, r8
 80094a8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80094ac:	f1be 0e01 	subs.w	lr, lr, #1
 80094b0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80094b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80094b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80094bc:	d1db      	bne.n	8009476 <__ieee754_sqrt+0xba>
 80094be:	430b      	orrs	r3, r1
 80094c0:	d006      	beq.n	80094d0 <__ieee754_sqrt+0x114>
 80094c2:	1c50      	adds	r0, r2, #1
 80094c4:	bf13      	iteet	ne
 80094c6:	3201      	addne	r2, #1
 80094c8:	3401      	addeq	r4, #1
 80094ca:	4672      	moveq	r2, lr
 80094cc:	f022 0201 	bicne.w	r2, r2, #1
 80094d0:	1063      	asrs	r3, r4, #1
 80094d2:	0852      	lsrs	r2, r2, #1
 80094d4:	07e1      	lsls	r1, r4, #31
 80094d6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80094da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80094de:	bf48      	it	mi
 80094e0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80094e4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80094e8:	4614      	mov	r4, r2
 80094ea:	e781      	b.n	80093f0 <__ieee754_sqrt+0x34>
 80094ec:	0ad9      	lsrs	r1, r3, #11
 80094ee:	3815      	subs	r0, #21
 80094f0:	055b      	lsls	r3, r3, #21
 80094f2:	2900      	cmp	r1, #0
 80094f4:	d0fa      	beq.n	80094ec <__ieee754_sqrt+0x130>
 80094f6:	02cd      	lsls	r5, r1, #11
 80094f8:	d50a      	bpl.n	8009510 <__ieee754_sqrt+0x154>
 80094fa:	f1c2 0420 	rsb	r4, r2, #32
 80094fe:	fa23 f404 	lsr.w	r4, r3, r4
 8009502:	1e55      	subs	r5, r2, #1
 8009504:	4093      	lsls	r3, r2
 8009506:	4321      	orrs	r1, r4
 8009508:	1b42      	subs	r2, r0, r5
 800950a:	e78a      	b.n	8009422 <__ieee754_sqrt+0x66>
 800950c:	4610      	mov	r0, r2
 800950e:	e7f0      	b.n	80094f2 <__ieee754_sqrt+0x136>
 8009510:	0049      	lsls	r1, r1, #1
 8009512:	3201      	adds	r2, #1
 8009514:	e7ef      	b.n	80094f6 <__ieee754_sqrt+0x13a>
 8009516:	4680      	mov	r8, r0
 8009518:	e7bd      	b.n	8009496 <__ieee754_sqrt+0xda>
 800951a:	bf00      	nop
 800951c:	7ff00000 	.word	0x7ff00000

08009520 <with_errno>:
 8009520:	b570      	push	{r4, r5, r6, lr}
 8009522:	4604      	mov	r4, r0
 8009524:	460d      	mov	r5, r1
 8009526:	4616      	mov	r6, r2
 8009528:	f7fb ff0a 	bl	8005340 <__errno>
 800952c:	4629      	mov	r1, r5
 800952e:	6006      	str	r6, [r0, #0]
 8009530:	4620      	mov	r0, r4
 8009532:	bd70      	pop	{r4, r5, r6, pc}

08009534 <xflow>:
 8009534:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009536:	4614      	mov	r4, r2
 8009538:	461d      	mov	r5, r3
 800953a:	b108      	cbz	r0, 8009540 <xflow+0xc>
 800953c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009540:	e9cd 2300 	strd	r2, r3, [sp]
 8009544:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009548:	4620      	mov	r0, r4
 800954a:	4629      	mov	r1, r5
 800954c:	f7f7 f874 	bl	8000638 <__aeabi_dmul>
 8009550:	2222      	movs	r2, #34	; 0x22
 8009552:	b003      	add	sp, #12
 8009554:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009558:	f7ff bfe2 	b.w	8009520 <with_errno>

0800955c <__math_uflow>:
 800955c:	b508      	push	{r3, lr}
 800955e:	2200      	movs	r2, #0
 8009560:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009564:	f7ff ffe6 	bl	8009534 <xflow>
 8009568:	ec41 0b10 	vmov	d0, r0, r1
 800956c:	bd08      	pop	{r3, pc}

0800956e <__math_oflow>:
 800956e:	b508      	push	{r3, lr}
 8009570:	2200      	movs	r2, #0
 8009572:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009576:	f7ff ffdd 	bl	8009534 <xflow>
 800957a:	ec41 0b10 	vmov	d0, r0, r1
 800957e:	bd08      	pop	{r3, pc}

08009580 <finite>:
 8009580:	b082      	sub	sp, #8
 8009582:	ed8d 0b00 	vstr	d0, [sp]
 8009586:	9801      	ldr	r0, [sp, #4]
 8009588:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800958c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009590:	0fc0      	lsrs	r0, r0, #31
 8009592:	b002      	add	sp, #8
 8009594:	4770      	bx	lr
	...

08009598 <nan>:
 8009598:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80095a0 <nan+0x8>
 800959c:	4770      	bx	lr
 800959e:	bf00      	nop
 80095a0:	00000000 	.word	0x00000000
 80095a4:	7ff80000 	.word	0x7ff80000

080095a8 <scalbn>:
 80095a8:	b570      	push	{r4, r5, r6, lr}
 80095aa:	ec55 4b10 	vmov	r4, r5, d0
 80095ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80095b2:	4606      	mov	r6, r0
 80095b4:	462b      	mov	r3, r5
 80095b6:	b99a      	cbnz	r2, 80095e0 <scalbn+0x38>
 80095b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80095bc:	4323      	orrs	r3, r4
 80095be:	d036      	beq.n	800962e <scalbn+0x86>
 80095c0:	4b39      	ldr	r3, [pc, #228]	; (80096a8 <scalbn+0x100>)
 80095c2:	4629      	mov	r1, r5
 80095c4:	ee10 0a10 	vmov	r0, s0
 80095c8:	2200      	movs	r2, #0
 80095ca:	f7f7 f835 	bl	8000638 <__aeabi_dmul>
 80095ce:	4b37      	ldr	r3, [pc, #220]	; (80096ac <scalbn+0x104>)
 80095d0:	429e      	cmp	r6, r3
 80095d2:	4604      	mov	r4, r0
 80095d4:	460d      	mov	r5, r1
 80095d6:	da10      	bge.n	80095fa <scalbn+0x52>
 80095d8:	a32b      	add	r3, pc, #172	; (adr r3, 8009688 <scalbn+0xe0>)
 80095da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095de:	e03a      	b.n	8009656 <scalbn+0xae>
 80095e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80095e4:	428a      	cmp	r2, r1
 80095e6:	d10c      	bne.n	8009602 <scalbn+0x5a>
 80095e8:	ee10 2a10 	vmov	r2, s0
 80095ec:	4620      	mov	r0, r4
 80095ee:	4629      	mov	r1, r5
 80095f0:	f7f6 fe6c 	bl	80002cc <__adddf3>
 80095f4:	4604      	mov	r4, r0
 80095f6:	460d      	mov	r5, r1
 80095f8:	e019      	b.n	800962e <scalbn+0x86>
 80095fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80095fe:	460b      	mov	r3, r1
 8009600:	3a36      	subs	r2, #54	; 0x36
 8009602:	4432      	add	r2, r6
 8009604:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009608:	428a      	cmp	r2, r1
 800960a:	dd08      	ble.n	800961e <scalbn+0x76>
 800960c:	2d00      	cmp	r5, #0
 800960e:	a120      	add	r1, pc, #128	; (adr r1, 8009690 <scalbn+0xe8>)
 8009610:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009614:	da1c      	bge.n	8009650 <scalbn+0xa8>
 8009616:	a120      	add	r1, pc, #128	; (adr r1, 8009698 <scalbn+0xf0>)
 8009618:	e9d1 0100 	ldrd	r0, r1, [r1]
 800961c:	e018      	b.n	8009650 <scalbn+0xa8>
 800961e:	2a00      	cmp	r2, #0
 8009620:	dd08      	ble.n	8009634 <scalbn+0x8c>
 8009622:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009626:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800962a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800962e:	ec45 4b10 	vmov	d0, r4, r5
 8009632:	bd70      	pop	{r4, r5, r6, pc}
 8009634:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009638:	da19      	bge.n	800966e <scalbn+0xc6>
 800963a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800963e:	429e      	cmp	r6, r3
 8009640:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8009644:	dd0a      	ble.n	800965c <scalbn+0xb4>
 8009646:	a112      	add	r1, pc, #72	; (adr r1, 8009690 <scalbn+0xe8>)
 8009648:	e9d1 0100 	ldrd	r0, r1, [r1]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1e2      	bne.n	8009616 <scalbn+0x6e>
 8009650:	a30f      	add	r3, pc, #60	; (adr r3, 8009690 <scalbn+0xe8>)
 8009652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009656:	f7f6 ffef 	bl	8000638 <__aeabi_dmul>
 800965a:	e7cb      	b.n	80095f4 <scalbn+0x4c>
 800965c:	a10a      	add	r1, pc, #40	; (adr r1, 8009688 <scalbn+0xe0>)
 800965e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0b8      	beq.n	80095d8 <scalbn+0x30>
 8009666:	a10e      	add	r1, pc, #56	; (adr r1, 80096a0 <scalbn+0xf8>)
 8009668:	e9d1 0100 	ldrd	r0, r1, [r1]
 800966c:	e7b4      	b.n	80095d8 <scalbn+0x30>
 800966e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009672:	3236      	adds	r2, #54	; 0x36
 8009674:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009678:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800967c:	4620      	mov	r0, r4
 800967e:	4b0c      	ldr	r3, [pc, #48]	; (80096b0 <scalbn+0x108>)
 8009680:	2200      	movs	r2, #0
 8009682:	e7e8      	b.n	8009656 <scalbn+0xae>
 8009684:	f3af 8000 	nop.w
 8009688:	c2f8f359 	.word	0xc2f8f359
 800968c:	01a56e1f 	.word	0x01a56e1f
 8009690:	8800759c 	.word	0x8800759c
 8009694:	7e37e43c 	.word	0x7e37e43c
 8009698:	8800759c 	.word	0x8800759c
 800969c:	fe37e43c 	.word	0xfe37e43c
 80096a0:	c2f8f359 	.word	0xc2f8f359
 80096a4:	81a56e1f 	.word	0x81a56e1f
 80096a8:	43500000 	.word	0x43500000
 80096ac:	ffff3cb0 	.word	0xffff3cb0
 80096b0:	3c900000 	.word	0x3c900000

080096b4 <_init>:
 80096b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096b6:	bf00      	nop
 80096b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ba:	bc08      	pop	{r3}
 80096bc:	469e      	mov	lr, r3
 80096be:	4770      	bx	lr

080096c0 <_fini>:
 80096c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096c2:	bf00      	nop
 80096c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096c6:	bc08      	pop	{r3}
 80096c8:	469e      	mov	lr, r3
 80096ca:	4770      	bx	lr
