

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Mon Apr 29 16:17:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.619 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26177|    26177|  0.262 ms|  0.262 ms|  26178|  26178|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTERLOOP1_OUTERLOOP2  |    26176|    26176|      1636|          -|          -|    16|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../src/mmult.cpp:44]   --->   Operation 15 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../src/mmult.cpp:43]   --->   Operation 16 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten153 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [../src/mmult.cpp:15]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%C_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_offset"   --->   Operation 32 'read' 'C_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%B_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B_offset"   --->   Operation 33 'read' 'B_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%A_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_offset"   --->   Operation 34 'read' 'A_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Abuf = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 35 'alloca' 'Abuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Abuf_1 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 36 'alloca' 'Abuf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Abuf_2 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 37 'alloca' 'Abuf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Abuf_3 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 38 'alloca' 'Abuf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Abuf_4 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 39 'alloca' 'Abuf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Abuf_5 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 40 'alloca' 'Abuf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Abuf_6 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 41 'alloca' 'Abuf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Abuf_7 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 42 'alloca' 'Abuf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Bbuf = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 43 'alloca' 'Bbuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Bbuf_1 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 44 'alloca' 'Bbuf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Bbuf_2 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 45 'alloca' 'Bbuf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Bbuf_3 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 46 'alloca' 'Bbuf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Bbuf_4 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 47 'alloca' 'Bbuf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Bbuf_5 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 48 'alloca' 'Bbuf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Bbuf_6 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 49 'alloca' 'Bbuf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Bbuf_7 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 50 'alloca' 'Bbuf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten153"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln43 = store i3 0, i3 %m" [../src/mmult.cpp:43]   --->   Operation 52 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln44 = store i3 0, i3 %n" [../src/mmult.cpp:44]   --->   Operation 53 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln43 = br void %LOOPA1" [../src/mmult.cpp:43]   --->   Operation 54 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten153_load = load i5 %indvar_flatten153" [../src/mmult.cpp:43]   --->   Operation 55 'load' 'indvar_flatten153_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%icmp_ln43 = icmp_eq  i5 %indvar_flatten153_load, i5 16" [../src/mmult.cpp:43]   --->   Operation 56 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln43_2 = add i5 %indvar_flatten153_load, i5 1" [../src/mmult.cpp:43]   --->   Operation 57 'add' 'add_ln43_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc93, void %for.end95" [../src/mmult.cpp:43]   --->   Operation 58 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%n_load = load i3 %n" [../src/mmult.cpp:44]   --->   Operation 59 'load' 'n_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%m_load = load i3 %m" [../src/mmult.cpp:43]   --->   Operation 60 'load' 'm_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.65ns)   --->   "%add_ln43 = add i3 %m_load, i3 1" [../src/mmult.cpp:43]   --->   Operation 61 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.65ns)   --->   "%icmp_ln44 = icmp_eq  i3 %n_load, i3 4" [../src/mmult.cpp:44]   --->   Operation 62 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.98ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i3 0, i3 %n_load" [../src/mmult.cpp:43]   --->   Operation 63 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.98ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i3 %add_ln43, i3 %m_load" [../src/mmult.cpp:43]   --->   Operation 64 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i3 %select_ln43_1" [../src/mmult.cpp:43]   --->   Operation 65 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln46_mid2_v_v_v_v_v = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %trunc_ln43, i12 0" [../src/mmult.cpp:43]   --->   Operation 66 'bitconcatenate' 'sext_ln46_mid2_v_v_v_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %sext_ln46_mid2_v_v_v_v_v" [../src/mmult.cpp:43]   --->   Operation 67 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.52ns)   --->   "%add_ln43_1 = add i64 %zext_ln43, i64 %A_offset_read" [../src/mmult.cpp:43]   --->   Operation 68 'add' 'add_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln46_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43_1, i32 2, i32 63" [../src/mmult.cpp:43]   --->   Operation 69 'partselect' 'sext_ln46_mid2_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i3 %select_ln43" [../src/mmult.cpp:53]   --->   Operation 70 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.65ns)   --->   "%add_ln44 = add i3 %select_ln43, i3 1" [../src/mmult.cpp:44]   --->   Operation 71 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln43 = store i5 %add_ln43_2, i5 %indvar_flatten153" [../src/mmult.cpp:43]   --->   Operation 72 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln43 = store i3 %select_ln43_1, i3 %m" [../src/mmult.cpp:43]   --->   Operation 73 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %n" [../src/mmult.cpp:44]   --->   Operation 74 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [../src/mmult.cpp:77]   --->   Operation 75 'ret' 'ret_ln77' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i62 %sext_ln46_mid2_v" [../src/mmult.cpp:43]   --->   Operation 76 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln43" [../src/mmult.cpp:46]   --->   Operation 77 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 79 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 80 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 81 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 82 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 84 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 85 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOPA1_LOOPA2, i32 %A, i62 %sext_ln46_mid2_v, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7" [../src/mmult.cpp:43]   --->   Operation 86 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 87 [2/2] (3.52ns)   --->   "%call_ln53 = call void @mmult_Pipeline_LOOPB1_LOOPB2, i32 %B, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i2 %trunc_ln53, i64 %B_offset_read" [../src/mmult.cpp:53]   --->   Operation 87 'call' 'call_ln53' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOPA1_LOOPA2, i32 %A, i62 %sext_ln46_mid2_v, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7" [../src/mmult.cpp:43]   --->   Operation 88 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln53 = call void @mmult_Pipeline_LOOPB1_LOOPB2, i32 %B, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i2 %trunc_ln53, i64 %B_offset_read" [../src/mmult.cpp:53]   --->   Operation 89 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOP3_LOOP4, i32 %C, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i2 %trunc_ln43, i2 %trunc_ln53, i64 %C_offset_read" [../src/mmult.cpp:43]   --->   Operation 90 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTERLOOP1_OUTERLOOP2_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOP3_LOOP4, i32 %C, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i2 %trunc_ln43, i2 %trunc_ln53, i64 %C_offset_read" [../src/mmult.cpp:43]   --->   Operation 93 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln44 = br void %LOOPA1" [../src/mmult.cpp:44]   --->   Operation 94 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 5 bit ('indvar_flatten153') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten153' [43]  (1.588 ns)

 <State 2>: 6.150ns
The critical path consists of the following:
	'load' operation 3 bit ('n_load', ../src/mmult.cpp:44) on local variable 'n', ../src/mmult.cpp:44 [53]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', ../src/mmult.cpp:44) [58]  (1.650 ns)
	'select' operation 3 bit ('select_ln43_1', ../src/mmult.cpp:43) [60]  (0.980 ns)
	'add' operation 64 bit ('add_ln43_1', ../src/mmult.cpp:43) [64]  (3.520 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', ../src/mmult.cpp:46) [67]  (0.000 ns)
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/mmult.cpp:46) on port 'A' (../src/mmult.cpp:46) [68]  (7.300 ns)

 <State 11>: 3.520ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln53', ../src/mmult.cpp:53) to 'mmult_Pipeline_LOOPB1_LOOPB2' [71]  (3.520 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
