# sarsaRISCV Processor in iVerilog

This is a basic RISC-V processor implemented in iVerilog, as part of the course project for the Spring 25' course "Intro. to Processor Architecture" at IIIT Hyderabad.

Team Name - Tervis Scoot

Team Members - Siddarth G, Varun S, M. Samartha
