#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Apr 22 11:20:44 2016
# Process ID: 25228
# Log file: D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1.3-tested-fifo-and-da-vhdl-ad/verilog/vivado/xillydemo.runs/impl_1/data_acquis_controller.vdi
# Journal file: D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1.3-tested-fifo-and-da-vhdl-ad/verilog/vivado/xillydemo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source data_acquis_controller.tcl -notrace
