---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/arm/armlatencymutations-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ARMLatencyMutations.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="ARMLatencyMutations.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/armlatencymutations-h"
  isLocal="true" />
<IncludesListItem
  filePath="ARMSubtarget.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/armsubtarget-h"
  isLocal="true" />
<IncludesListItem
  filePath="Thumb2InstrInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/arm/thumb2instrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Analysis/AliasAnalysis.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/analysis/aliasanalysis-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/ScheduleDAG.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/ScheduleDAGMutation.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledagmutation-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetInstrInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="algorithm"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="array"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="initializer_list"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="memory"
  permalink=""
  isLocal="false" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-">llvm::anonymous&#123;ARMLatencyMutations.cpp&#125;</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation">InstructionInformation</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo">IInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7instructioninformation">CortexM7InstructionInformation</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7overrides">CortexM7Overrides</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85instructioninformation">M85InstructionInformation</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85overrides">M85Overrides</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm55overrides">CortexM55Overrides</a></>}>
</MembersIndexItem>

</MembersIndex>


## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===- ARMLatencyMutations.cpp - ARM Latency Mutations --------------------===//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">/// \\file This file contains the ARM definition DAG scheduling mutations which</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">/// change inter-instruction latencies</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armlatencymutations-h">ARMLatencyMutations.h</a>&quot;</span></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armsubtarget-h">ARMSubtarget.h</a>&quot;</span></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/arm/thumb2instrinfo-h">Thumb2InstrInfo.h</a>&quot;</span></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/analysis/aliasanalysis-h">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledagmutation-h">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</span></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetinstrinfo-h">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><span class="doxyHighlightPreprocessor">#include &lt;algorithm&gt;</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><span class="doxyHighlightPreprocessor">#include &lt;array&gt;</span></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><span class="doxyHighlightPreprocessor">#include &lt;initializer&#95;list&gt;</span></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><span class="doxyHighlightPreprocessor">#include &lt;memory&gt;</span></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</span></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28" lineLink="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><span class="doxyHighlightComment">// Precompute information about opcodes to speed up pass</span></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a6b97b7ecbffbfda703ccfe7e14d4d0c3">InstructionInformation</a> &#123;</span></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><span class="doxyHighlightKeyword">protected</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a4ca54c859310a83892bcf99b778eec31">IInfo</a> &#123;</span></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a82631c7efa928d4705a0ae52e59672aa"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a82631c7efa928d4705a0ae52e59672aa">HasBRegAddr</a> : 1;      </span><span class="doxyHighlightComment">// B-side of addr gen is a register</span></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a8ad83b31eedb29a47b8ae734b36a9d8c"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a8ad83b31eedb29a47b8ae734b36a9d8c">HasBRegAddrShift</a> : 1; </span><span class="doxyHighlightComment">// B-side of addr gen has a shift</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a122609726ac66e1b13d9790b04b27dda"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a122609726ac66e1b13d9790b04b27dda">IsDivide</a> : 1;         </span><span class="doxyHighlightComment">// Some form of integer divide</span></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ae4542d2f172b2ec7c31024522bacb3d5"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ae4542d2f172b2ec7c31024522bacb3d5">IsInlineShiftALU</a> : 1; </span><span class="doxyHighlightComment">// Inline shift+ALU</span></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ad794686107c5c5472a42eae19d1db90f"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ad794686107c5c5472a42eae19d1db90f">IsMultiply</a> : 1;       </span><span class="doxyHighlightComment">// Some form of integer multiply</span></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a520b250ddeb5cbd34c9c32bbec3c8860"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a520b250ddeb5cbd34c9c32bbec3c8860">IsMVEIntMAC</a> : 1;      </span><span class="doxyHighlightComment">// MVE 8/16/32-bit integer MAC operation</span></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a284196e811d98226d64691391509a88d"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a284196e811d98226d64691391509a88d">IsNonSubwordLoad</a> : 1; </span><span class="doxyHighlightComment">// Load which is a word or larger</span></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a02443450f03cc6d7eaca126bf5cb85c8"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a02443450f03cc6d7eaca126bf5cb85c8">IsShift</a> : 1;          </span><span class="doxyHighlightComment">// Shift operation</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ada459265db3dc6a643a7cd89d17ceb94"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ada459265db3dc6a643a7cd89d17ceb94">IsRev</a> : 1;            </span><span class="doxyHighlightComment">// REV operation</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a0841581fc6f9eb2bf673e084cb6d4949"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a0841581fc6f9eb2bf673e084cb6d4949">ProducesQP</a> : 1;       </span><span class="doxyHighlightComment">// Produces a vector register result</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a031048ac97726a415ea55f832b8e7f45"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a031048ac97726a415ea55f832b8e7f45">ProducesDP</a> : 1;       </span><span class="doxyHighlightComment">// Produces a double-precision register result</span></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a7c1e5d6d31d86b89d2b1b90be0cae0a7"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a7c1e5d6d31d86b89d2b1b90be0cae0a7">ProducesSP</a> : 1;       </span><span class="doxyHighlightComment">// Produces a single-precision register result</span></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ace64039480e3d973339906a58b716157"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ace64039480e3d973339906a58b716157">ConsumesQP</a> : 1;       </span><span class="doxyHighlightComment">// Consumes a vector register result</span></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ad4b4f746a4839e46ccb4a3c0d8489fc5"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ad4b4f746a4839e46ccb4a3c0d8489fc5">ConsumesDP</a> : 1;       </span><span class="doxyHighlightComment">// Consumes a double-precision register result</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a9c5f471705783aeb7226cb5e1979ffe7"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a9c5f471705783aeb7226cb5e1979ffe7">ConsumesSP</a> : 1;       </span><span class="doxyHighlightComment">// Consumes a single-precision register result</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a1215a0fc988ad2c43ce8e60c3aa87374"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a1215a0fc988ad2c43ce8e60c3aa87374">MVEIntMACMatched</a>; </span><span class="doxyHighlightComment">// Matched operand type (for MVE)</span></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a3bbf266baff9b591653bab880ffce0e2"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a3bbf266baff9b591653bab880ffce0e2">AddressOpMask</a>;    </span><span class="doxyHighlightComment">// Mask indicating which operands go into AGU</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52" lineLink="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a4ca54c859310a83892bcf99b778eec31"><span class="doxyHighlight">    <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a4ca54c859310a83892bcf99b778eec31">IInfo</a>()</span></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><span class="doxyHighlight">        : <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a82631c7efa928d4705a0ae52e59672aa">HasBRegAddr</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a8ad83b31eedb29a47b8ae734b36a9d8c">HasBRegAddrShift</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a122609726ac66e1b13d9790b04b27dda">IsDivide</a>(<a href="/docs/api/namespaces/false">false</a>),</span></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><span class="doxyHighlight">          <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ae4542d2f172b2ec7c31024522bacb3d5">IsInlineShiftALU</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ad794686107c5c5472a42eae19d1db90f">IsMultiply</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a520b250ddeb5cbd34c9c32bbec3c8860">IsMVEIntMAC</a>(<a href="/docs/api/namespaces/false">false</a>),</span></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><span class="doxyHighlight">          <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a284196e811d98226d64691391509a88d">IsNonSubwordLoad</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a02443450f03cc6d7eaca126bf5cb85c8">IsShift</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ada459265db3dc6a643a7cd89d17ceb94">IsRev</a>(<a href="/docs/api/namespaces/false">false</a>),</span></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><span class="doxyHighlight">          <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a0841581fc6f9eb2bf673e084cb6d4949">ProducesQP</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a031048ac97726a415ea55f832b8e7f45">ProducesDP</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a7c1e5d6d31d86b89d2b1b90be0cae0a7">ProducesSP</a>(<a href="/docs/api/namespaces/false">false</a>),</span></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><span class="doxyHighlight">          <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ace64039480e3d973339906a58b716157">ConsumesQP</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#ad4b4f746a4839e46ccb4a3c0d8489fc5">ConsumesDP</a>(<a href="/docs/api/namespaces/false">false</a>), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a9c5f471705783aeb7226cb5e1979ffe7">ConsumesSP</a>(<a href="/docs/api/namespaces/false">false</a>),</span></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><span class="doxyHighlight">          <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a1215a0fc988ad2c43ce8e60c3aa87374">MVEIntMACMatched</a>(0), <a href="/docs/api/structs/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/iinfo/#a3bbf266baff9b591653bab880ffce0e2">AddressOpMask</a>(0) &#123;&#125;</span></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a4e9c530965cf2f3beb2eb2d8a4a797bd"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">typedef</span><span class="doxyHighlight"> std::array&lt;IInfo, ARM::INSTRUCTION&#95;LIST&#95;END&gt; <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a4e9c530965cf2f3beb2eb2d8a4a797bd">IInfoArray</a>;</span></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a4e9c530965cf2f3beb2eb2d8a4a797bd">IInfoArray</a> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>;</span></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Always available information</span></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ae6707fb7fa6749699b9a40e9d3905bf3"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ae6707fb7fa6749699b9a40e9d3905bf3">getAddressOpMask</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.AddressOpMask; &#125;</span></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#abe4201460e65df46409234c118c9eaea"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#abe4201460e65df46409234c118c9eaea">hasBRegAddr</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.HasBRegAddr; &#125;</span></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a0f43473b52fec0d5f4cf73fc2610bf98"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a0f43473b52fec0d5f4cf73fc2610bf98">hasBRegAddrShift</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.HasBRegAddrShift; &#125;</span></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a343d7a2c17e9c267f959c9a8823a4562"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a343d7a2c17e9c267f959c9a8823a4562">isDivide</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.IsDivide; &#125;</span></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ae8d12f100306e91693f23e85fe68f9c1"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ae8d12f100306e91693f23e85fe68f9c1">isInlineShiftALU</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.IsInlineShiftALU; &#125;</span></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ae505b61d426473e612025a69b6e4df98"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ae505b61d426473e612025a69b6e4df98">isMultiply</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.IsMultiply; &#125;</span></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a1a1c1f53c0750dc5358e4bf517f7bc38"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a1a1c1f53c0750dc5358e4bf517f7bc38">isMVEIntMAC</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.IsMVEIntMAC; &#125;</span></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a7eb1211d7a652e4eb8c34fb71462ea13"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a7eb1211d7a652e4eb8c34fb71462ea13">isNonSubwordLoad</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.IsNonSubwordLoad; &#125;</span></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#add24c360d68aacf5232a2d2c022c5e14"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#add24c360d68aacf5232a2d2c022c5e14">isRev</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.IsRev; &#125;</span></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a99697ec14717fa82f166eb5c29d629b6"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a99697ec14717fa82f166eb5c29d629b6">isShift</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.IsShift; &#125;</span></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// information available if markDPConsumers is called.</span></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a9da481d0286a1e9b51e58b416b56c8a7"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a9da481d0286a1e9b51e58b416b56c8a7">producesQP</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.ProducesQP; &#125;</span></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a4f5b1a946daf32a4ca0d1b68085d75b4"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a4f5b1a946daf32a4ca0d1b68085d75b4">producesDP</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.ProducesDP; &#125;</span></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a3be53dc564f6ee9ac058309039ff44f0"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a3be53dc564f6ee9ac058309039ff44f0">producesSP</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.ProducesSP; &#125;</span></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ab26173b46bacc05b8a192c000185cc31"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#ab26173b46bacc05b8a192c000185cc31">consumesQP</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.ConsumesQP; &#125;</span></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#acf455f7d3d3fbf4250b5d75841310ee7"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#acf455f7d3d3fbf4250b5d75841310ee7">consumesDP</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.ConsumesDP; &#125;</span></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#abf5d3f8e03cfab5337089883699bb1cd"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#abf5d3f8e03cfab5337089883699bb1cd">consumesSP</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>&#93;.ConsumesSP; &#125;</span></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a07313818808353508e929c31891062d0"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a07313818808353508e929c31891062d0">isMVEIntMACMatched</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/srcop">SrcOp</a>, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/dstop">DstOp</a>) &#123;</span></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/srcop">SrcOp</a> == <a href="/docs/api/classes/llvm/dstop">DstOp</a> || <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/classes/llvm/dstop">DstOp</a>&#93;.MVEIntMACMatched == <a href="/docs/api/classes/llvm/srcop">SrcOp</a>;</span></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation">InstructionInformation</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>);</span></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><span class="doxyHighlightKeyword">protected</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> markDPProducersConsumers(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>);</span></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a6b97b7ecbffbfda703ccfe7e14d4d0c3"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a6b97b7ecbffbfda703ccfe7e14d4d0c3">InstructionInformation::InstructionInformation</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>) &#123;</span></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/arm">ARM</a>;</span></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; hasBRegAddrList = &#123;</span></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><span class="doxyHighlight">      t2LDRs, t2LDRBs, t2LDRHs, t2STRs, t2STRBs, t2STRHs,</span></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><span class="doxyHighlight">      tLDRr,  tLDRBr,  tLDRHr,  tSTRr,  tSTRBr,  tSTRHr,</span></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : hasBRegAddrList) &#123;</span></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.HasBRegAddr = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; hasBRegAddrShiftList = &#123;</span></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><span class="doxyHighlight">      t2LDRs, t2LDRBs, t2LDRHs, t2STRs, t2STRBs, t2STRHs,</span></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : hasBRegAddrShiftList) &#123;</span></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.HasBRegAddrShift = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;t2SDIV&#93;.IsDivide = <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;t2UDIV&#93;.IsDivide = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; isInlineShiftALUList = &#123;</span></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><span class="doxyHighlight">      t2ADCrs,  t2ADDSrs, t2ADDrs,  t2BICrs, t2EORrs,</span></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><span class="doxyHighlight">      t2ORNrs,  t2RSBSrs, t2RSBrs,  t2SBCrs, t2SUBrs,</span></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><span class="doxyHighlight">      t2SUBSrs, t2CMPrs,  t2CMNzrs, t2TEQrs, t2TSTrs,</span></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : isInlineShiftALUList) &#123;</span></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.IsInlineShiftALU = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;t2SDIV&#93;.IsDivide = <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;t2UDIV&#93;.IsDivide = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; isMultiplyList = &#123;</span></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><span class="doxyHighlight">      t2MUL,    t2MLA,     t2MLS,     t2SMLABB, t2SMLABT,  t2SMLAD,   t2SMLADX,</span></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><span class="doxyHighlight">      t2SMLAL,  t2SMLALBB, t2SMLALBT, t2SMLALD, t2SMLALDX, t2SMLALTB, t2SMLALTT,</span></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><span class="doxyHighlight">      t2SMLATB, t2SMLATT,  t2SMLAWT,  t2SMLSD,  t2SMLSDX,  t2SMLSLD,  t2SMLSLDX,</span></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><span class="doxyHighlight">      t2SMMLA,  t2SMMLAR,  t2SMMLS,   t2SMMLSR, t2SMMUL,   t2SMMULR,  t2SMUAD,</span></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><span class="doxyHighlight">      t2SMUADX, t2SMULBB,  t2SMULBT,  t2SMULL,  t2SMULTB,  t2SMULTT,  t2SMULWT,</span></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><span class="doxyHighlight">      t2SMUSD,  t2SMUSDX,  t2UMAAL,   t2UMLAL,  t2UMULL,   tMUL,</span></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : isMultiplyList) &#123;</span></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.IsMultiply = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; isMVEIntMACList = &#123;</span></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><span class="doxyHighlight">      MVE&#95;VMLAS&#95;qr&#95;i16,    MVE&#95;VMLAS&#95;qr&#95;i32,    MVE&#95;VMLAS&#95;qr&#95;i8,</span></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><span class="doxyHighlight">      MVE&#95;VMLA&#95;qr&#95;i16,     MVE&#95;VMLA&#95;qr&#95;i32,     MVE&#95;VMLA&#95;qr&#95;i8,</span></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><span class="doxyHighlight">      MVE&#95;VQDMLAH&#95;qrs16,   MVE&#95;VQDMLAH&#95;qrs32,   MVE&#95;VQDMLAH&#95;qrs8,</span></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><span class="doxyHighlight">      MVE&#95;VQDMLASH&#95;qrs16,  MVE&#95;VQDMLASH&#95;qrs32,  MVE&#95;VQDMLASH&#95;qrs8,</span></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><span class="doxyHighlight">      MVE&#95;VQRDMLAH&#95;qrs16,  MVE&#95;VQRDMLAH&#95;qrs32,  MVE&#95;VQRDMLAH&#95;qrs8,</span></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><span class="doxyHighlight">      MVE&#95;VQRDMLASH&#95;qrs16, MVE&#95;VQRDMLASH&#95;qrs32, MVE&#95;VQRDMLASH&#95;qrs8,</span></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><span class="doxyHighlight">      MVE&#95;VQDMLADHXs16,    MVE&#95;VQDMLADHXs32,    MVE&#95;VQDMLADHXs8,</span></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><span class="doxyHighlight">      MVE&#95;VQDMLADHs16,     MVE&#95;VQDMLADHs32,     MVE&#95;VQDMLADHs8,</span></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><span class="doxyHighlight">      MVE&#95;VQDMLSDHXs16,    MVE&#95;VQDMLSDHXs32,    MVE&#95;VQDMLSDHXs8,</span></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><span class="doxyHighlight">      MVE&#95;VQDMLSDHs16,     MVE&#95;VQDMLSDHs32,     MVE&#95;VQDMLSDHs8,</span></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><span class="doxyHighlight">      MVE&#95;VQRDMLADHXs16,   MVE&#95;VQRDMLADHXs32,   MVE&#95;VQRDMLADHXs8,</span></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><span class="doxyHighlight">      MVE&#95;VQRDMLADHs16,    MVE&#95;VQRDMLADHs32,    MVE&#95;VQRDMLADHs8,</span></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><span class="doxyHighlight">      MVE&#95;VQRDMLSDHXs16,   MVE&#95;VQRDMLSDHXs32,   MVE&#95;VQRDMLSDHXs8,</span></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><span class="doxyHighlight">      MVE&#95;VQRDMLSDHs16,    MVE&#95;VQRDMLSDHs32,    MVE&#95;VQRDMLSDHs8,</span></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : isMVEIntMACList) &#123;</span></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.IsMVEIntMAC = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; isNonSubwordLoadList = &#123;</span></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><span class="doxyHighlight">      t2LDRi12, t2LDRi8,  t2LDR&#95;POST,  t2LDR&#95;PRE,  t2LDRpci,</span></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><span class="doxyHighlight">      t2LDRs,   t2LDRDi8, t2LDRD&#95;POST, t2LDRD&#95;PRE, tLDRi,</span></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><span class="doxyHighlight">      tLDRpci,  tLDRr,    tLDRspi,</span></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : isNonSubwordLoadList) &#123;</span></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.IsNonSubwordLoad = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; isRevList = &#123;</span></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><span class="doxyHighlight">      t2REV, t2REV16, t2REVSH, t2RBIT, tREV, tREV16, tREVSH,</span></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : isRevList) &#123;</span></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.IsRev = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; isShiftList = &#123;</span></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><span class="doxyHighlight">      t2ASRri, t2ASRrr, t2LSLri, t2LSLrr, t2LSRri, t2LSRrr, t2RORri, t2RORrr,</span></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><span class="doxyHighlight">      tASRri,  tASRrr,  tLSLSri, tLSLri,  tLSLrr,  tLSRri,  tLSRrr,  tROR,</span></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : isShiftList) &#123;</span></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.IsShift = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; Address1List = &#123;</span></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><span class="doxyHighlight">      t2LDRBi12,</span></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><span class="doxyHighlight">      t2LDRBi8,</span></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><span class="doxyHighlight">      t2LDRBpci,</span></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><span class="doxyHighlight">      t2LDRBs,</span></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><span class="doxyHighlight">      t2LDRHi12,</span></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><span class="doxyHighlight">      t2LDRHi8,</span></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><span class="doxyHighlight">      t2LDRHpci,</span></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><span class="doxyHighlight">      t2LDRHs,</span></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><span class="doxyHighlight">      t2LDRSBi12,</span></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><span class="doxyHighlight">      t2LDRSBi8,</span></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><span class="doxyHighlight">      t2LDRSBpci,</span></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><span class="doxyHighlight">      t2LDRSBs,</span></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><span class="doxyHighlight">      t2LDRSHi12,</span></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><span class="doxyHighlight">      t2LDRSHi8,</span></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><span class="doxyHighlight">      t2LDRSHpci,</span></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><span class="doxyHighlight">      t2LDRSHs,</span></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><span class="doxyHighlight">      t2LDRi12,</span></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><span class="doxyHighlight">      t2LDRi8,</span></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><span class="doxyHighlight">      t2LDRpci,</span></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><span class="doxyHighlight">      t2LDRs,</span></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><span class="doxyHighlight">      tLDRBi,</span></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><span class="doxyHighlight">      tLDRBr,</span></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><span class="doxyHighlight">      tLDRHi,</span></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><span class="doxyHighlight">      tLDRHr,</span></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><span class="doxyHighlight">      tLDRSB,</span></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><span class="doxyHighlight">      tLDRSH,</span></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><span class="doxyHighlight">      tLDRi,</span></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><span class="doxyHighlight">      tLDRpci,</span></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><span class="doxyHighlight">      tLDRr,</span></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><span class="doxyHighlight">      tLDRspi,</span></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><span class="doxyHighlight">      t2STRBi12,</span></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><span class="doxyHighlight">      t2STRBi8,</span></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><span class="doxyHighlight">      t2STRBs,</span></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><span class="doxyHighlight">      t2STRHi12,</span></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><span class="doxyHighlight">      t2STRHi8,</span></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><span class="doxyHighlight">      t2STRHs,</span></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><span class="doxyHighlight">      t2STRi12,</span></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><span class="doxyHighlight">      t2STRi8,</span></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><span class="doxyHighlight">      t2STRs,</span></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><span class="doxyHighlight">      tSTRBi,</span></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><span class="doxyHighlight">      tSTRBr,</span></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><span class="doxyHighlight">      tSTRHi,</span></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><span class="doxyHighlight">      tSTRHr,</span></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><span class="doxyHighlight">      tSTRi,</span></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><span class="doxyHighlight">      tSTRr,</span></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><span class="doxyHighlight">      tSTRspi,</span></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><span class="doxyHighlight">      VLDRD,</span></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><span class="doxyHighlight">      VLDRH,</span></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><span class="doxyHighlight">      VLDRS,</span></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><span class="doxyHighlight">      VSTRD,</span></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><span class="doxyHighlight">      VSTRH,</span></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><span class="doxyHighlight">      VSTRS,</span></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><span class="doxyHighlight">      MVE&#95;VLD20&#95;16,</span></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><span class="doxyHighlight">      MVE&#95;VLD20&#95;32,</span></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><span class="doxyHighlight">      MVE&#95;VLD20&#95;8,</span></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><span class="doxyHighlight">      MVE&#95;VLD21&#95;16,</span></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><span class="doxyHighlight">      MVE&#95;VLD21&#95;32,</span></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><span class="doxyHighlight">      MVE&#95;VLD21&#95;8,</span></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><span class="doxyHighlight">      MVE&#95;VLD40&#95;16,</span></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><span class="doxyHighlight">      MVE&#95;VLD40&#95;32,</span></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><span class="doxyHighlight">      MVE&#95;VLD40&#95;8,</span></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><span class="doxyHighlight">      MVE&#95;VLD41&#95;16,</span></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><span class="doxyHighlight">      MVE&#95;VLD41&#95;32,</span></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><span class="doxyHighlight">      MVE&#95;VLD41&#95;8,</span></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><span class="doxyHighlight">      MVE&#95;VLD42&#95;16,</span></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><span class="doxyHighlight">      MVE&#95;VLD42&#95;32,</span></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><span class="doxyHighlight">      MVE&#95;VLD42&#95;8,</span></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><span class="doxyHighlight">      MVE&#95;VLD43&#95;16,</span></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><span class="doxyHighlight">      MVE&#95;VLD43&#95;32,</span></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><span class="doxyHighlight">      MVE&#95;VLD43&#95;8,</span></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><span class="doxyHighlight">      MVE&#95;VLDRBS16,</span></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><span class="doxyHighlight">      MVE&#95;VLDRBS16&#95;rq,</span></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><span class="doxyHighlight">      MVE&#95;VLDRBS32,</span></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><span class="doxyHighlight">      MVE&#95;VLDRBS32&#95;rq,</span></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><span class="doxyHighlight">      MVE&#95;VLDRBU16,</span></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><span class="doxyHighlight">      MVE&#95;VLDRBU16&#95;rq,</span></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><span class="doxyHighlight">      MVE&#95;VLDRBU32,</span></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><span class="doxyHighlight">      MVE&#95;VLDRBU32&#95;rq,</span></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><span class="doxyHighlight">      MVE&#95;VLDRBU8,</span></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><span class="doxyHighlight">      MVE&#95;VLDRBU8&#95;rq,</span></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><span class="doxyHighlight">      MVE&#95;VLDRDU64&#95;qi,</span></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><span class="doxyHighlight">      MVE&#95;VLDRDU64&#95;rq,</span></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><span class="doxyHighlight">      MVE&#95;VLDRDU64&#95;rq&#95;u,</span></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><span class="doxyHighlight">      MVE&#95;VLDRHS32,</span></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><span class="doxyHighlight">      MVE&#95;VLDRHS32&#95;rq,</span></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><span class="doxyHighlight">      MVE&#95;VLDRHS32&#95;rq&#95;u,</span></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><span class="doxyHighlight">      MVE&#95;VLDRHU16,</span></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><span class="doxyHighlight">      MVE&#95;VLDRHU16&#95;rq,</span></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><span class="doxyHighlight">      MVE&#95;VLDRHU16&#95;rq&#95;u,</span></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><span class="doxyHighlight">      MVE&#95;VLDRHU32,</span></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><span class="doxyHighlight">      MVE&#95;VLDRHU32&#95;rq,</span></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><span class="doxyHighlight">      MVE&#95;VLDRHU32&#95;rq&#95;u,</span></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><span class="doxyHighlight">      MVE&#95;VLDRWU32,</span></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><span class="doxyHighlight">      MVE&#95;VLDRWU32&#95;qi,</span></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><span class="doxyHighlight">      MVE&#95;VLDRWU32&#95;rq,</span></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><span class="doxyHighlight">      MVE&#95;VLDRWU32&#95;rq&#95;u,</span></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><span class="doxyHighlight">      MVE&#95;VST20&#95;16,</span></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><span class="doxyHighlight">      MVE&#95;VST20&#95;32,</span></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><span class="doxyHighlight">      MVE&#95;VST20&#95;8,</span></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><span class="doxyHighlight">      MVE&#95;VST21&#95;16,</span></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><span class="doxyHighlight">      MVE&#95;VST21&#95;32,</span></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><span class="doxyHighlight">      MVE&#95;VST21&#95;8,</span></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><span class="doxyHighlight">      MVE&#95;VST40&#95;16,</span></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><span class="doxyHighlight">      MVE&#95;VST40&#95;32,</span></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><span class="doxyHighlight">      MVE&#95;VST40&#95;8,</span></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><span class="doxyHighlight">      MVE&#95;VST41&#95;16,</span></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><span class="doxyHighlight">      MVE&#95;VST41&#95;32,</span></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><span class="doxyHighlight">      MVE&#95;VST41&#95;8,</span></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><span class="doxyHighlight">      MVE&#95;VST42&#95;16,</span></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><span class="doxyHighlight">      MVE&#95;VST42&#95;32,</span></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><span class="doxyHighlight">      MVE&#95;VST42&#95;8,</span></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><span class="doxyHighlight">      MVE&#95;VST43&#95;16,</span></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><span class="doxyHighlight">      MVE&#95;VST43&#95;32,</span></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><span class="doxyHighlight">      MVE&#95;VST43&#95;8,</span></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><span class="doxyHighlight">      MVE&#95;VSTRB16,</span></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><span class="doxyHighlight">      MVE&#95;VSTRB16&#95;rq,</span></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><span class="doxyHighlight">      MVE&#95;VSTRB32,</span></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><span class="doxyHighlight">      MVE&#95;VSTRB32&#95;rq,</span></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><span class="doxyHighlight">      MVE&#95;VSTRBU8,</span></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><span class="doxyHighlight">      MVE&#95;VSTRB8&#95;rq,</span></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><span class="doxyHighlight">      MVE&#95;VSTRD64&#95;qi,</span></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><span class="doxyHighlight">      MVE&#95;VSTRD64&#95;rq,</span></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><span class="doxyHighlight">      MVE&#95;VSTRD64&#95;rq&#95;u,</span></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><span class="doxyHighlight">      MVE&#95;VSTRH32,</span></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><span class="doxyHighlight">      MVE&#95;VSTRH32&#95;rq,</span></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><span class="doxyHighlight">      MVE&#95;VSTRH32&#95;rq&#95;u,</span></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><span class="doxyHighlight">      MVE&#95;VSTRHU16,</span></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><span class="doxyHighlight">      MVE&#95;VSTRH16&#95;rq,</span></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><span class="doxyHighlight">      MVE&#95;VSTRH16&#95;rq&#95;u,</span></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><span class="doxyHighlight">      MVE&#95;VSTRWU32,</span></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><span class="doxyHighlight">      MVE&#95;VSTRW32&#95;qi,</span></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><span class="doxyHighlight">      MVE&#95;VSTRW32&#95;rq,</span></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><span class="doxyHighlight">      MVE&#95;VSTRW32&#95;rq&#95;u,</span></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; Address2List = &#123;</span></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><span class="doxyHighlight">      t2LDRB&#95;POST,</span></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><span class="doxyHighlight">      t2LDRB&#95;PRE,</span></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><span class="doxyHighlight">      t2LDRDi8,</span></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><span class="doxyHighlight">      t2LDRH&#95;POST,</span></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><span class="doxyHighlight">      t2LDRH&#95;PRE,</span></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><span class="doxyHighlight">      t2LDRSB&#95;POST,</span></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><span class="doxyHighlight">      t2LDRSB&#95;PRE,</span></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><span class="doxyHighlight">      t2LDRSH&#95;POST,</span></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><span class="doxyHighlight">      t2LDRSH&#95;PRE,</span></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><span class="doxyHighlight">      t2LDR&#95;POST,</span></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><span class="doxyHighlight">      t2LDR&#95;PRE,</span></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><span class="doxyHighlight">      t2STRB&#95;POST,</span></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><span class="doxyHighlight">      t2STRB&#95;PRE,</span></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><span class="doxyHighlight">      t2STRDi8,</span></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><span class="doxyHighlight">      t2STRH&#95;POST,</span></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><span class="doxyHighlight">      t2STRH&#95;PRE,</span></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><span class="doxyHighlight">      t2STR&#95;POST,</span></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><span class="doxyHighlight">      t2STR&#95;PRE,</span></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><span class="doxyHighlight">      MVE&#95;VLD20&#95;16&#95;wb,</span></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><span class="doxyHighlight">      MVE&#95;VLD20&#95;32&#95;wb,</span></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><span class="doxyHighlight">      MVE&#95;VLD20&#95;8&#95;wb,</span></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><span class="doxyHighlight">      MVE&#95;VLD21&#95;16&#95;wb,</span></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><span class="doxyHighlight">      MVE&#95;VLD21&#95;32&#95;wb,</span></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><span class="doxyHighlight">      MVE&#95;VLD21&#95;8&#95;wb,</span></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><span class="doxyHighlight">      MVE&#95;VLD40&#95;16&#95;wb,</span></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><span class="doxyHighlight">      MVE&#95;VLD40&#95;32&#95;wb,</span></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><span class="doxyHighlight">      MVE&#95;VLD40&#95;8&#95;wb,</span></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><span class="doxyHighlight">      MVE&#95;VLD41&#95;16&#95;wb,</span></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><span class="doxyHighlight">      MVE&#95;VLD41&#95;32&#95;wb,</span></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><span class="doxyHighlight">      MVE&#95;VLD41&#95;8&#95;wb,</span></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><span class="doxyHighlight">      MVE&#95;VLD42&#95;16&#95;wb,</span></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><span class="doxyHighlight">      MVE&#95;VLD42&#95;32&#95;wb,</span></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><span class="doxyHighlight">      MVE&#95;VLD42&#95;8&#95;wb,</span></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><span class="doxyHighlight">      MVE&#95;VLD43&#95;16&#95;wb,</span></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><span class="doxyHighlight">      MVE&#95;VLD43&#95;32&#95;wb,</span></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><span class="doxyHighlight">      MVE&#95;VLD43&#95;8&#95;wb,</span></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><span class="doxyHighlight">      MVE&#95;VLDRBS16&#95;post,</span></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><span class="doxyHighlight">      MVE&#95;VLDRBS16&#95;pre,</span></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><span class="doxyHighlight">      MVE&#95;VLDRBS32&#95;post,</span></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><span class="doxyHighlight">      MVE&#95;VLDRBS32&#95;pre,</span></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><span class="doxyHighlight">      MVE&#95;VLDRBU16&#95;post,</span></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><span class="doxyHighlight">      MVE&#95;VLDRBU16&#95;pre,</span></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><span class="doxyHighlight">      MVE&#95;VLDRBU32&#95;post,</span></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><span class="doxyHighlight">      MVE&#95;VLDRBU32&#95;pre,</span></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><span class="doxyHighlight">      MVE&#95;VLDRBU8&#95;post,</span></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><span class="doxyHighlight">      MVE&#95;VLDRBU8&#95;pre,</span></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><span class="doxyHighlight">      MVE&#95;VLDRDU64&#95;qi&#95;pre,</span></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><span class="doxyHighlight">      MVE&#95;VLDRHS32&#95;post,</span></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><span class="doxyHighlight">      MVE&#95;VLDRHS32&#95;pre,</span></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><span class="doxyHighlight">      MVE&#95;VLDRHU16&#95;post,</span></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><span class="doxyHighlight">      MVE&#95;VLDRHU16&#95;pre,</span></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><span class="doxyHighlight">      MVE&#95;VLDRHU32&#95;post,</span></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><span class="doxyHighlight">      MVE&#95;VLDRHU32&#95;pre,</span></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><span class="doxyHighlight">      MVE&#95;VLDRWU32&#95;post,</span></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><span class="doxyHighlight">      MVE&#95;VLDRWU32&#95;pre,</span></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><span class="doxyHighlight">      MVE&#95;VLDRWU32&#95;qi&#95;pre,</span></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><span class="doxyHighlight">      MVE&#95;VST20&#95;16&#95;wb,</span></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><span class="doxyHighlight">      MVE&#95;VST20&#95;32&#95;wb,</span></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><span class="doxyHighlight">      MVE&#95;VST20&#95;8&#95;wb,</span></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><span class="doxyHighlight">      MVE&#95;VST21&#95;16&#95;wb,</span></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><span class="doxyHighlight">      MVE&#95;VST21&#95;32&#95;wb,</span></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><span class="doxyHighlight">      MVE&#95;VST21&#95;8&#95;wb,</span></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><span class="doxyHighlight">      MVE&#95;VST40&#95;16&#95;wb,</span></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><span class="doxyHighlight">      MVE&#95;VST40&#95;32&#95;wb,</span></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><span class="doxyHighlight">      MVE&#95;VST40&#95;8&#95;wb,</span></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><span class="doxyHighlight">      MVE&#95;VST41&#95;16&#95;wb,</span></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><span class="doxyHighlight">      MVE&#95;VST41&#95;32&#95;wb,</span></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><span class="doxyHighlight">      MVE&#95;VST41&#95;8&#95;wb,</span></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><span class="doxyHighlight">      MVE&#95;VST42&#95;16&#95;wb,</span></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><span class="doxyHighlight">      MVE&#95;VST42&#95;32&#95;wb,</span></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><span class="doxyHighlight">      MVE&#95;VST42&#95;8&#95;wb,</span></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><span class="doxyHighlight">      MVE&#95;VST43&#95;16&#95;wb,</span></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><span class="doxyHighlight">      MVE&#95;VST43&#95;32&#95;wb,</span></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><span class="doxyHighlight">      MVE&#95;VST43&#95;8&#95;wb,</span></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><span class="doxyHighlight">      MVE&#95;VSTRB16&#95;post,</span></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><span class="doxyHighlight">      MVE&#95;VSTRB16&#95;pre,</span></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><span class="doxyHighlight">      MVE&#95;VSTRB32&#95;post,</span></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><span class="doxyHighlight">      MVE&#95;VSTRB32&#95;pre,</span></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><span class="doxyHighlight">      MVE&#95;VSTRBU8&#95;post,</span></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><span class="doxyHighlight">      MVE&#95;VSTRBU8&#95;pre,</span></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><span class="doxyHighlight">      MVE&#95;VSTRD64&#95;qi&#95;pre,</span></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><span class="doxyHighlight">      MVE&#95;VSTRH32&#95;post,</span></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><span class="doxyHighlight">      MVE&#95;VSTRH32&#95;pre,</span></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><span class="doxyHighlight">      MVE&#95;VSTRHU16&#95;post,</span></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><span class="doxyHighlight">      MVE&#95;VSTRHU16&#95;pre,</span></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><span class="doxyHighlight">      MVE&#95;VSTRWU32&#95;post,</span></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><span class="doxyHighlight">      MVE&#95;VSTRWU32&#95;pre,</span></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><span class="doxyHighlight">      MVE&#95;VSTRW32&#95;qi&#95;pre,</span></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><span class="doxyHighlight">  std::initializer&#95;list&lt;unsigned&gt; Address3List = &#123;</span></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><span class="doxyHighlight">      t2LDRD&#95;POST,</span></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><span class="doxyHighlight">      t2LDRD&#95;PRE,</span></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><span class="doxyHighlight">      t2STRD&#95;POST,</span></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><span class="doxyHighlight">      t2STRD&#95;PRE,</span></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Compute a mask of which operands are involved in address computation</span></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : Address1List) &#123;</span></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.AddressOpMask = 0x6;</span></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : Address2List) &#123;</span></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.AddressOpMask = 0xc;</span></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : Address3List) &#123;</span></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.AddressOpMask = 0x18;</span></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a> : hasBRegAddrShiftList) &#123;</span></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>&#93;.AddressOpMask |= 0x8;</span></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#acd87bac3058ade9f773fd2c79abdde8d"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#acd87bac3058ade9f773fd2c79abdde8d">InstructionInformation::markDPProducersConsumers</a>(</span></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>) &#123;</span></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Learn about all instructions which have FP source/dest registers</span></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = 0; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &lt; ARM::INSTRUCTION&#95;LIST&#95;END; ++<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &#123;</span></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;MID = <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/codegen/mirnamerpass-cpp/#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a> = MID.<a href="/docs/api/classes/llvm/mcinstrdesc/#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>();</span></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> OI = 0, OIE = MID.<a href="/docs/api/classes/llvm/mcinstrdesc/#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>(); OI != OIE; ++OI) &#123;</span></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> MarkQP = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, MarkDP = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, MarkSP = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/mirnamerpass-cpp/#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>&#91;OI&#93;.RegClass) &#123;</span></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::MQPRRegClassID:</span></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DPRRegClassID:</span></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DPR&#95;8RegClassID:</span></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DPR&#95;VFP2RegClassID:</span></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DPairRegClassID:</span></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DPairSpcRegClassID:</span></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DQuadRegClassID:</span></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DQuadSpcRegClassID:</span></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DTripleRegClassID:</span></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::DTripleSpcRegClassID:</span></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><span class="doxyHighlight">        MarkDP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::QPRRegClassID:</span></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::QPR&#95;8RegClassID:</span></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::QPR&#95;VFP2RegClassID:</span></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::QQPRRegClassID:</span></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::QQQQPRRegClassID:</span></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><span class="doxyHighlight">        MarkQP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::SPRRegClassID:</span></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::SPR&#95;8RegClassID:</span></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> ARM::FPWithVPRRegClassID:</span></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><span class="doxyHighlight">        MarkSP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MarkQP) &#123;</span></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OI &lt; MID.<a href="/docs/api/classes/llvm/mcinstrdesc/#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>())</span></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>&#93;.ProducesQP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">else</span></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>&#93;.ConsumesQP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MarkDP) &#123;</span></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OI &lt; MID.<a href="/docs/api/classes/llvm/mcinstrdesc/#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>())</span></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>&#93;.ProducesDP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">else</span></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>&#93;.ConsumesDP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MarkSP) &#123;</span></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OI &lt; MID.<a href="/docs/api/classes/llvm/mcinstrdesc/#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>())</span></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>&#93;.ProducesSP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">else</span></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#af0b8b25642dc5c5a358a8f51ca04ba88">Info</a>&#91;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>&#93;.ConsumesSP = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// anonymous namespace</span></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487" lineLink="/docs/api/namespaces/llvm/#aad343c12ac2d5c5b1e25402627439c74"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aad343c12ac2d5c5b1e25402627439c74">hasImplicitCPSRUse</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &#123;</span></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().hasImplicitUseOfPhysReg(ARM::CPSR);</span></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491" lineLink="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">ARMOverrideBypasses::setBidirLatencies</a>(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;SrcSU, <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;SrcDep,</span></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><span class="doxyHighlight">                                            </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> latency) &#123;</span></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/sdep">SDep</a> <a href="/docs/api/namespaces/llvm/#a1200affbcdb869bf32076f90ad9d0eafa67f115c1fddc4ce1aeb1c754001585bc">Reverse</a> = SrcDep;</span></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a1200affbcdb869bf32076f90ad9d0eafa67f115c1fddc4ce1aeb1c754001585bc">Reverse</a>.setSUnit(&amp;SrcSU);</span></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;PDep : SrcDep.<a href="/docs/api/classes/llvm/sdep/#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a href="/docs/api/classes/llvm/sunit/#ae2b43854b542de66eec6475adc48f56c">Preds</a>) &#123;</span></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (PDep == <a href="/docs/api/namespaces/llvm/#a1200affbcdb869bf32076f90ad9d0eafa67f115c1fddc4ce1aeb1c754001585bc">Reverse</a>) &#123;</span></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><span class="doxyHighlight">      PDep.setLatency(latency);</span></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><span class="doxyHighlight">      SrcDep.<a href="/docs/api/classes/llvm/sdep/#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a href="/docs/api/classes/llvm/sunit/#addb1364902bd813841491d91970ce02b">setDepthDirty</a>();</span></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><span class="doxyHighlight">  SrcDep.<a href="/docs/api/classes/llvm/sdep/#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(latency);</span></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><span class="doxyHighlight">  SrcSU.<a href="/docs/api/classes/llvm/sunit/#a5ba3791568e29a8d9214ec7dad855a56">setHeightDirty</a>();</span></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506" lineLink="/docs/api/namespaces/llvm/#afb5cc8894433cd6f05c99fcda77d7d0a"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#afb5cc8894433cd6f05c99fcda77d7d0a">mismatchedPred</a>(<a href="/docs/api/namespaces/llvm/armcc/#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> a, <a href="/docs/api/namespaces/llvm/armcc/#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> b) &#123;</span></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> (a &amp; 0xe) != (b &amp; 0xe);</span></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><span class="doxyHighlightComment">// Set output dependences to zero latency for processors which can</span></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><span class="doxyHighlightComment">// simultaneously issue to the same register.  Returns true if a change</span></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><span class="doxyHighlightComment">// was made.</span></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513" lineLink="/docs/api/classes/llvm/armoverridebypasses/#ab897f62e9a1641091f3bc53d82883440"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#ab897f62e9a1641091f3bc53d82883440">ARMOverrideBypasses::zeroOutputDependences</a>(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;ISU, <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;Dep) &#123;</span></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Dep.<a href="/docs/api/classes/llvm/sdep/#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() == <a href="/docs/api/classes/llvm/sdep/#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>) &#123;</span></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 0);</span></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><span class="doxyHighlightComment">// The graph doesn&#39;t look inside of bundles to determine their</span></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><span class="doxyHighlightComment">// scheduling boundaries and reports zero latency into and out of them</span></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><span class="doxyHighlightComment">// (except for CPSR into the bundle, which has latency 1).</span></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><span class="doxyHighlightComment">// Make some better scheduling assumptions:</span></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><span class="doxyHighlightComment">// 1) CPSR uses have zero latency; other uses have incoming latency 1</span></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><span class="doxyHighlightComment">// 2) CPSR defs retain a latency of zero; others have a latency of 1</span></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><span class="doxyHighlightComment">// Returns 1 if a use change was made; 2 if a def change was made; 0 otherwise</span></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529" lineLink="/docs/api/classes/llvm/armoverridebypasses/#ad1ced720461881db2f1371e0f30ff744"><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#ad1ced720461881db2f1371e0f30ff744">ARMOverrideBypasses::makeBundleAssumptions</a>(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;ISU, <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;Dep) &#123;</span></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;DepSU = &#42;Dep.<a href="/docs/api/classes/llvm/sdep/#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</span></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;SrcMI = ISU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SrcOpcode = SrcMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</span></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;DstMI = DepSU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DstOpcode = DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</span></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DstOpcode == ARM::BUNDLE &amp;&amp; <a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>-&gt;isPredicated(&#42;DstMI)) &#123;</span></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(</span></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><span class="doxyHighlight">        ISU, Dep,</span></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><span class="doxyHighlight">        (Dep.<a href="/docs/api/classes/llvm/sdep/#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp; Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() == ARM::CPSR) ? 0 : 1);</span></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 1;</span></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (SrcOpcode == ARM::BUNDLE &amp;&amp; <a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>-&gt;isPredicated(&#42;SrcMI) &amp;&amp;</span></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><span class="doxyHighlight">      Dep.<a href="/docs/api/classes/llvm/sdep/#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp; Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() != ARM::CPSR) &#123;</span></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 1);</span></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 2;</span></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0;</span></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><span class="doxyHighlightComment">// Determine whether there is a memory RAW hazard here and set up latency</span></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><span class="doxyHighlightComment">// accordingly</span></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553" lineLink="/docs/api/classes/llvm/armoverridebypasses/#a120fc86306882eb2bd3c27c9f4063fd6"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#a120fc86306882eb2bd3c27c9f4063fd6">ARMOverrideBypasses::memoryRAWHazard</a>(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;ISU, <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;Dep,</span></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><span class="doxyHighlight">                                          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> latency) &#123;</span></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!Dep.<a href="/docs/api/classes/llvm/sdep/#a74e4e5c8f7ea14d79ea03006d33dc393">isNormalMemory</a>())</span></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;SrcInst = &#42;ISU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;DstInst = &#42;Dep.<a href="/docs/api/classes/llvm/sdep/#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!SrcInst.mayStore() || !DstInst.mayLoad())</span></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> SrcMO = &#42;SrcInst.<a href="/docs/api/classes/llvm/machineinstr/#ab37075d621acbbfc96ef2662f2e29883">memoperands</a>().begin();</span></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> DstMO = &#42;DstInst.memoperands().begin();</span></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> SrcVal = SrcMO-&gt;getValue();</span></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> DstVal = DstMO-&gt;getValue();</span></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> SrcPseudoVal = SrcMO-&gt;getPseudoValue();</span></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> DstPseudoVal = DstMO-&gt;getPseudoValue();</span></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (SrcVal &amp;&amp; DstVal &amp;&amp; <a href="/docs/api/classes/llvm/armoverridebypasses/#a6eda110dc2311dfffbb42309251b6295">AA</a>-&gt;alias(SrcVal, DstVal) == <a href="/docs/api/classes/llvm/aliasresult/#a8d3de277fb70fa515efac2db2cfe9d57ac1a99a1af9a4778a61e5cc3e1d622180">AliasResult::MustAlias</a> &amp;&amp;</span></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><span class="doxyHighlight">      SrcMO-&gt;getOffset() == DstMO-&gt;getOffset()) &#123;</span></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, latency);</span></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (SrcPseudoVal &amp;&amp; DstPseudoVal &amp;&amp;</span></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><span class="doxyHighlight">             SrcPseudoVal-&gt;kind() == DstPseudoVal-&gt;kind() &amp;&amp;</span></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><span class="doxyHighlight">             SrcPseudoVal-&gt;kind() == <a href="/docs/api/classes/llvm/pseudosourcevalue/#a9959ffdc41bc31cf2211b8824f79259eaf38d1857511c3f0404c95f65664b36ab">PseudoSourceValue::FixedStack</a>) &#123;</span></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Spills/fills</span></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> FS0 = <a href="/docs/api/namespaces/llvm/#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;FixedStackPseudoSourceValue&gt;</a>(SrcPseudoVal);</span></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> FS1 = <a href="/docs/api/namespaces/llvm/#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;FixedStackPseudoSourceValue&gt;</a>(DstPseudoVal);</span></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (FS0 == FS1) &#123;</span></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, latency);</span></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588" lineLink="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552"><span class="doxyHighlight">std::unique&#95;ptr&lt;InstructionInformation&gt; <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>;</span></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7instructioninformation"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7instructioninformation/#ae034fc5caea3f57c89bb7f74929a8aea">CortexM7InstructionInformation</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a6b97b7ecbffbfda703ccfe7e14d4d0c3">InstructionInformation</a> &#123;</span></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7instructioninformation/#ae034fc5caea3f57c89bb7f74929a8aea"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7instructioninformation/#ae034fc5caea3f57c89bb7f74929a8aea">CortexM7InstructionInformation</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>)</span></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><span class="doxyHighlight">      : <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a6b97b7ecbffbfda703ccfe7e14d4d0c3">InstructionInformation</a>(<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>) &#123;&#125;</span></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7overrides"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7overrides/#afb4a6bcebb1c4ab3baf4e844510154b1">CortexM7Overrides</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#a70ed30ab8952716898ca9d9e14a8f246">ARMOverrideBypasses</a> &#123;</span></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7overrides/#afb4a6bcebb1c4ab3baf4e844510154b1"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7overrides/#afb4a6bcebb1c4ab3baf4e844510154b1">CortexM7Overrides</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;<a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>, <a href="/docs/api/classes/llvm/aaresults">AAResults</a> &#42;<a href="/docs/api/classes/llvm/armoverridebypasses/#a6eda110dc2311dfffbb42309251b6295">AA</a>)</span></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><span class="doxyHighlight">      : <a href="/docs/api/classes/llvm/armoverridebypasses/#a70ed30ab8952716898ca9d9e14a8f246">ARMOverrideBypasses</a>(<a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>, <a href="/docs/api/classes/llvm/armoverridebypasses/#a6eda110dc2311dfffbb42309251b6295">AA</a>) &#123;</span></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>)</span></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>.reset(</span><span class="doxyHighlightKeyword">new</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7instructioninformation">CortexM7InstructionInformation</a>(<a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>));</span></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> modifyBypasses(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;) </span><span class="doxyHighlightKeyword">override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7overrides/#a4bb20a752a698ed16d84ddbc8abde037"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm7overrides/#a4bb20a752a698ed16d84ddbc8abde037">CortexM7Overrides::modifyBypasses</a>(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;ISU) &#123;</span></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;SrcMI = ISU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SrcOpcode = SrcMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</span></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> isNSWload = <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isNonSubwordLoad(SrcOpcode);</span></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Walk the successors looking for latency overrides that are needed</span></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;Dep : ISU.<a href="/docs/api/classes/llvm/sunit/#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) &#123;</span></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Output dependences should have 0 latency, as M7 is able to</span></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// schedule writers to the same register for simultaneous issue.</span></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/armoverridebypasses/#ab897f62e9a1641091f3bc53d82883440">zeroOutputDependences</a>(ISU, Dep))</span></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/armoverridebypasses/#a120fc86306882eb2bd3c27c9f4063fd6">memoryRAWHazard</a>(ISU, Dep, 4))</span></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Ignore dependencies other than data</span></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Dep.<a href="/docs/api/classes/llvm/sdep/#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a href="/docs/api/classes/llvm/sdep/#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>)</span></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;DepSU = &#42;Dep.<a href="/docs/api/classes/llvm/sdep/#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</span></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DepSU.<a href="/docs/api/classes/llvm/sunit/#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a>())</span></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/armoverridebypasses/#ad1ced720461881db2f1371e0f30ff744">makeBundleAssumptions</a>(ISU, Dep) == 1)</span></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;DstMI = DepSU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DstOpcode = DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</span></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Word loads into any multiply or divide instruction are considered</span></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// cannot bypass their scheduling stage. Didn&#39;t do this in the .td file</span></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// because we cannot easily create a read advance that is 0 from certain</span></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// writer classes and 1 from all the rest.</span></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// (The other way around would have been easy.)</span></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (isNSWload &amp;&amp; (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isMultiply(DstOpcode) || <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isDivide(DstOpcode)))</span></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() + 1);</span></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Word loads into B operand of a load/store are considered cannot bypass</span></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// their scheduling stage. Cannot do in the .td file because</span></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// need to decide between -1 and -2 for ReadAdvance</span></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (isNSWload &amp;&amp; <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;hasBRegAddr(DstOpcode) &amp;&amp;</span></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><span class="doxyHighlight">        DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a href="/docs/api/classes/llvm/machineoperand/#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>())</span></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() + 1);</span></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Multiplies into any address generation cannot bypass from EX3.  Cannot do</span></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// in the .td file because need to decide between -1 and -2 for ReadAdvance</span></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isMultiply(SrcOpcode)) &#123;</span></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> OpMask = <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;getAddressOpMask(DstOpcode) &gt;&gt; 1;</span></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> i = 1; OpMask; ++i, OpMask &gt;&gt;= 1) &#123;</span></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((OpMask &amp; 1) &amp;&amp; DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(i).<a href="/docs/api/classes/llvm/machineoperand/#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</span></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><span class="doxyHighlight">            DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(i).<a href="/docs/api/classes/llvm/machineoperand/#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>()) &#123;</span></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 4); </span><span class="doxyHighlightComment">// first legal bypass is EX4-&gt;EX1</span></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><span class="doxyHighlight">        &#125;</span></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Mismatched conditional producers take longer on M7; they end up looking</span></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// like they were produced at EX3 and read at IS.</span></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>-&gt;isPredicated(&#42;SrcMI) &amp;&amp; Dep.<a href="/docs/api/classes/llvm/sdep/#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp;</span></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><span class="doxyHighlight">        (SrcOpcode == ARM::BUNDLE ||</span></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><span class="doxyHighlight">         <a href="/docs/api/namespaces/llvm/#afb5cc8894433cd6f05c99fcda77d7d0a">mismatchedPred</a>(<a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>-&gt;getPredicate(&#42;SrcMI),</span></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><span class="doxyHighlight">                        <a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>-&gt;getPredicate(&#42;DstMI)))) &#123;</span></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Lat = 1;</span></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Operand A of shift+ALU is treated as an EX1 read instead of EX2.</span></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isInlineShiftALU(DstOpcode) &amp;&amp; DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a href="/docs/api/classes/llvm/machineoperand/#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp;&amp;</span></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><span class="doxyHighlight">          DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a href="/docs/api/classes/llvm/machineoperand/#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>())</span></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><span class="doxyHighlight">        Lat = 2;</span></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><span class="doxyHighlight">      Lat = std::min(3u, Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() + Lat);</span></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, std::max(Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>(), Lat));</span></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// CC setter into conditional producer shouldn&#39;t have a latency of more</span></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// than 1 unless it&#39;s due to an implicit read. (All the &quot;true&quot; readers</span></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// of the condition code use an implicit read, and predicates use an</span></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// explicit.)</span></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Dep.<a href="/docs/api/classes/llvm/sdep/#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp; Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() == ARM::CPSR &amp;&amp;</span></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>-&gt;isPredicated(&#42;DstMI) &amp;&amp; !<a href="/docs/api/namespaces/llvm/#aad343c12ac2d5c5b1e25402627439c74">hasImplicitCPSRUse</a>(DstMI))</span></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 1);</span></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// REV instructions cannot bypass directly into the EX1 shifter.  The</span></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// code is slightly inexact as it doesn&#39;t attempt to ensure that the bypass</span></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// is to the shifter operands.</span></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isRev(SrcOpcode)) &#123;</span></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isInlineShiftALU(DstOpcode))</span></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 2);</span></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isShift(DstOpcode))</span></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 1);</span></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85instructioninformation"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85instructioninformation/#a9490502b2a3a7904b5312f9b2bdc51f4">M85InstructionInformation</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a6b97b7ecbffbfda703ccfe7e14d4d0c3">InstructionInformation</a> &#123;</span></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85instructioninformation/#a9490502b2a3a7904b5312f9b2bdc51f4"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85instructioninformation/#a9490502b2a3a7904b5312f9b2bdc51f4">M85InstructionInformation</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;t)</span></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><span class="doxyHighlight">      : <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#a6b97b7ecbffbfda703ccfe7e14d4d0c3">InstructionInformation</a>(t) &#123;</span></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/instructioninformation/#acd87bac3058ade9f773fd2c79abdde8d">markDPProducersConsumers</a>(t);</span></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85overrides"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85overrides/#ae55dcd5eec10ddb739ce258addb4148a">M85Overrides</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#a70ed30ab8952716898ca9d9e14a8f246">ARMOverrideBypasses</a> &#123;</span></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85overrides/#ae55dcd5eec10ddb739ce258addb4148a"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85overrides/#ae55dcd5eec10ddb739ce258addb4148a">M85Overrides</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;t, <a href="/docs/api/classes/llvm/aaresults">AAResults</a> &#42;a)</span></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><span class="doxyHighlight">      : <a href="/docs/api/classes/llvm/armoverridebypasses/#a70ed30ab8952716898ca9d9e14a8f246">ARMOverrideBypasses</a>(t, a) &#123;</span></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>)</span></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>.reset(</span><span class="doxyHighlightKeyword">new</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85instructioninformation">M85InstructionInformation</a>(t));</span></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> modifyBypasses(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;) </span><span class="doxyHighlightKeyword">override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><span class="doxyHighlightKeyword">private</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> computeBypassStage(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;SCD);</span></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">signed</span><span class="doxyHighlight"> modifyMixedWidthFP(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;SrcMI,</span></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><span class="doxyHighlight">                            </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;DstMI, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegID,</span></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><span class="doxyHighlight">                            </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;SCD);</span></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> M85Overrides::computeBypassStage(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;SCDesc) &#123;</span></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> SM = DAG-&gt;getSchedModel();</span></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DefIdx = 0; </span><span class="doxyHighlightComment">// just look for the first output&#39;s timing</span></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DefIdx &lt; SCDesc-&gt;NumWriteLatencyEntries) &#123;</span></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Lookup the definition&#39;s write latency in SubtargetInfo.</span></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcwritelatencyentry">MCWriteLatencyEntry</a> &#42;WLEntry =</span></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><span class="doxyHighlight">        SM-&gt;getSubtargetInfo()-&gt;getWriteLatencyEntry(SCDesc, DefIdx);</span></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = WLEntry-&gt;<a href="/docs/api/structs/llvm/mcwritelatencyentry/#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a> &gt;= 0 ? WLEntry-&gt;<a href="/docs/api/structs/llvm/mcwritelatencyentry/#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a> : 1000;</span></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> == 4)</span></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 2;</span></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> == 5)</span></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 3;</span></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> &gt; 3)</span></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 3;</span></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">else</span></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>;</span></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 2;</span></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><span class="doxyHighlightComment">// Latency changes for bypassing between FP registers of different sizes:</span></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><span class="doxyHighlightComment">// Note that mixed DP/SP are unlikely because of the semantics</span></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><span class="doxyHighlightComment">// of C.  Mixed MVE/SP are quite common when MVE intrinsics are used.</span></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><span class="doxyHighlightKeywordType">signed</span><span class="doxyHighlight"> M85Overrides::modifyMixedWidthFP(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;SrcMI,</span></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><span class="doxyHighlight">                                        </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;DstMI,</span></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><span class="doxyHighlight">                                        </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegID,</span></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><span class="doxyHighlight">                                        </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &#42;SCD) &#123;</span></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesSP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><span class="doxyHighlight">      !<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesDP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><span class="doxyHighlight">      !<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesQP(SrcMI-&gt;getOpcode()))</span></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0;</span></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/register/#ac6bf744f357352cde7578931007c0b6f">Register::isVirtualRegister</a>(RegID)) &#123;</span></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesSP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><span class="doxyHighlight">        <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesDP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : SrcMI-&gt;operands())</span></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isDef() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID &amp;&amp;</span></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><span class="doxyHighlight">            <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;1)</span></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD);</span></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesSP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesQP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : SrcMI-&gt;operands())</span></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isDef() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID &amp;&amp;</span></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><span class="doxyHighlight">            (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;1 || <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;3))</span></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD) -</span></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><span class="doxyHighlight">                 ((<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;2 ||</span></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><span class="doxyHighlight">                   <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;3)</span></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><span class="doxyHighlight">                      ? 1</span></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><span class="doxyHighlight">                      : 0);</span></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesDP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesQP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : SrcMI-&gt;operands())</span></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isDef() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID &amp;&amp;</span></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><span class="doxyHighlight">            <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;1)</span></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> -1;</span></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesDP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesSP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : DstMI-&gt;operands())</span></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isUse() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID &amp;&amp;</span></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><span class="doxyHighlight">            <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;1)</span></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD);</span></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesQP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesSP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : DstMI-&gt;operands())</span></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isUse() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID &amp;&amp;</span></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><span class="doxyHighlight">            (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;1 || <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;3))</span></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD) +</span></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><span class="doxyHighlight">                 ((<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;2 ||</span></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><span class="doxyHighlight">                   <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;3)</span></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><span class="doxyHighlight">                      ? 1</span></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><span class="doxyHighlight">                      : 0);</span></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesQP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesDP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : DstMI-&gt;operands())</span></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isUse() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID &amp;&amp;</span></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><span class="doxyHighlight">            <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getSubReg() == ARM::ssub&#95;1)</span></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 1;</span></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/register/#afacc26f29d80e10be4785a96ed6444dc">Register::isPhysicalRegister</a>(RegID)) &#123;</span></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Note that when the producer is narrower, not all of the producers</span></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// may be present in the scheduling graph; somewhere earlier in the</span></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// compiler, an implicit def/use of the aliased full register gets</span></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// added to the producer, and so only that producer is seen as &#42;the&#42;</span></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// single producer.  This behavior also has the unfortunate effect of</span></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// serializing the producers in the compiler&#39;s view of things.</span></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesSP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><span class="doxyHighlight">        <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesDP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : SrcMI-&gt;operands())</span></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isDef() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() &gt;= ARM::S1 &amp;&amp;</span></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><span class="doxyHighlight">            <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() &lt;= ARM::S31 &amp;&amp; (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::S0) % 2 &amp;&amp;</span></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><span class="doxyHighlight">            (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID ||</span></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><span class="doxyHighlight">             (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::S0) / 2 + ARM::D0 == RegID ||</span></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><span class="doxyHighlight">             (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::S0) / 4 + ARM::Q0 == RegID))</span></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD);</span></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesSP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesQP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : SrcMI-&gt;operands())</span></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isDef() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() &gt;= ARM::S1 &amp;&amp;</span></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><span class="doxyHighlight">            <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() &lt;= ARM::S31 &amp;&amp; (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::S0) % 2 &amp;&amp;</span></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><span class="doxyHighlight">            (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID ||</span></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><span class="doxyHighlight">             (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::S0) / 2 + ARM::D0 == RegID ||</span></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><span class="doxyHighlight">             (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::S0) / 4 + ARM::Q0 == RegID))</span></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD) -</span></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><span class="doxyHighlight">                 (((<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::S0) / 2) % 2 ? 1 : 0);</span></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesDP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesQP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a> : SrcMI-&gt;operands())</span></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isReg() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.isDef() &amp;&amp; <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() &gt;= ARM::D0 &amp;&amp;</span></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><span class="doxyHighlight">            <a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() &lt;= ARM::D15 &amp;&amp; (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::D0) % 2 &amp;&amp;</span></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><span class="doxyHighlight">            (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() == RegID ||</span></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><span class="doxyHighlight">             (<a href="/docs/api/files/include/include/llvm/include/llvm/sandboxir/instruction-h/#a0b0cd724f4b7f8589a602b17d6caa1fb">OP</a>.getReg() - ARM::D0) / 2 + ARM::Q0 == RegID))</span></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> -1;</span></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesDP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesSP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (RegID &gt;= ARM::S1 &amp;&amp; RegID &lt;= ARM::S31 &amp;&amp; (RegID - ARM::S0) % 2)</span></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD);</span></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesQP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesSP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (RegID &gt;= ARM::S1 &amp;&amp; RegID &lt;= ARM::S31 &amp;&amp; (RegID - ARM::S0) % 2)</span></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 5 - computeBypassStage(SCD) +</span></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><span class="doxyHighlight">               (((RegID - ARM::S0) / 2) % 2 ? 1 : 0);</span></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;producesQP(SrcMI-&gt;getOpcode()) &amp;&amp;</span></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><span class="doxyHighlight">               <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#ac5804672fc0850438d63caec770647f8">II</a>-&gt;consumesDP(DstMI-&gt;getOpcode())) &#123;</span></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (RegID &gt;= ARM::D1 &amp;&amp; RegID &lt;= ARM::D15 &amp;&amp; (RegID - ARM::D0) % 2)</span></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 1;</span></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0;</span></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85overrides/#a32fabf22f4eddbf43f775ba273dde96e"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/m85overrides/#a32fabf22f4eddbf43f775ba273dde96e">M85Overrides::modifyBypasses</a>(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;ISU) &#123;</span></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;SrcMI = ISU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SrcOpcode = SrcMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</span></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> isNSWload = <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isNonSubwordLoad(SrcOpcode);</span></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Walk the successors looking for latency overrides that are needed</span></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;Dep : ISU.<a href="/docs/api/classes/llvm/sunit/#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) &#123;</span></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Output dependences should have 0 latency, as CortexM85 is able to</span></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// schedule writers to the same register for simultaneous issue.</span></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/armoverridebypasses/#ab897f62e9a1641091f3bc53d82883440">zeroOutputDependences</a>(ISU, Dep))</span></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/armoverridebypasses/#a120fc86306882eb2bd3c27c9f4063fd6">memoryRAWHazard</a>(ISU, Dep, 3))</span></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Ignore dependencies other than data or strong ordering.</span></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Dep.<a href="/docs/api/classes/llvm/sdep/#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a href="/docs/api/classes/llvm/sdep/#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>)</span></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;DepSU = &#42;Dep.<a href="/docs/api/classes/llvm/sdep/#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</span></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DepSU.<a href="/docs/api/classes/llvm/sunit/#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a>())</span></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/armoverridebypasses/#ad1ced720461881db2f1371e0f30ff744">makeBundleAssumptions</a>(ISU, Dep) == 1)</span></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;DstMI = DepSU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DstOpcode = DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</span></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Word loads into B operand of a load/store with cannot bypass their</span></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// scheduling stage. Cannot do in the .td file because need to decide</span></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// between -1 and -2 for ReadAdvance</span></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (isNSWload &amp;&amp; <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;hasBRegAddrShift(DstOpcode) &amp;&amp;</span></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><span class="doxyHighlight">        DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a href="/docs/api/classes/llvm/machineoperand/#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0 &amp;&amp; </span><span class="doxyHighlightComment">// shift operand</span></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><span class="doxyHighlight">        DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a href="/docs/api/classes/llvm/machineoperand/#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>())</span></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() + 1);</span></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (isNSWload &amp;&amp; <a href="/docs/api/namespaces/llvm/#a735c62288cb6fa5004403bb643ce5679">isMVEVectorInstruction</a>(DstMI)) &#123;</span></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() + 1);</span></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isMVEIntMAC(DstOpcode) &amp;&amp;</span></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isMVEIntMACMatched(SrcOpcode, DstOpcode) &amp;&amp;</span></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><span class="doxyHighlight">        DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a href="/docs/api/classes/llvm/machineoperand/#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</span></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><span class="doxyHighlight">        DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a href="/docs/api/classes/llvm/machineoperand/#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>())</span></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() - 1);</span></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// CC setter into conditional producer shouldn&#39;t have a latency of more</span></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// than 0 unless it&#39;s due to an implicit read.</span></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Dep.<a href="/docs/api/classes/llvm/sdep/#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp; Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() == ARM::CPSR &amp;&amp;</span></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>-&gt;isPredicated(&#42;DstMI) &amp;&amp; !<a href="/docs/api/namespaces/llvm/#aad343c12ac2d5c5b1e25402627439c74">hasImplicitCPSRUse</a>(DstMI))</span></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 0);</span></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">signed</span><span class="doxyHighlight"> ALat = modifyMixedWidthFP(SrcMI, DstMI, Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>(),</span></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913"><span class="doxyHighlight">                                         <a href="/docs/api/classes/llvm/armoverridebypasses/#a45a5dee29db3f48cf227187b023cafab">DAG</a>-&gt;getSchedClass(&amp;ISU)))</span></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, std::max(0, </span><span class="doxyHighlightKeywordType">signed</span><span class="doxyHighlight">(Dep.<a href="/docs/api/classes/llvm/sdep/#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>()) + ALat));</span></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isRev(SrcOpcode)) &#123;</span></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isInlineShiftALU(DstOpcode))</span></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 1);</span></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/anonymous-armlatencymutations-cpp-/#aad74310eae5cdbc08f8db4d142d18552">II</a>-&gt;isShift(DstOpcode))</span></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(ISU, Dep, 1);</span></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><span class="doxyHighlightComment">// Add M55 specific overrides for latencies between instructions. Currently it:</span></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><span class="doxyHighlightComment">//  - Adds an extra cycle latency between MVE VMLAV and scalar instructions.</span></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm55overrides"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm55overrides/#ae6bae6ec4765a0eb03d526274ea167d0">CortexM55Overrides</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#a70ed30ab8952716898ca9d9e14a8f246">ARMOverrideBypasses</a> &#123;</span></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm55overrides/#ae6bae6ec4765a0eb03d526274ea167d0"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm55overrides/#ae6bae6ec4765a0eb03d526274ea167d0">CortexM55Overrides</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armbaseinstrinfo">ARMBaseInstrInfo</a> &#42;<a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>, <a href="/docs/api/classes/llvm/aaresults">AAResults</a> &#42;<a href="/docs/api/classes/llvm/armoverridebypasses/#a6eda110dc2311dfffbb42309251b6295">AA</a>)</span></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><span class="doxyHighlight">      : <a href="/docs/api/classes/llvm/armoverridebypasses/#a70ed30ab8952716898ca9d9e14a8f246">ARMOverrideBypasses</a>(<a href="/docs/api/classes/llvm/armoverridebypasses/#add6b418eb10002354b7cd2142e5c3cfc">TII</a>, <a href="/docs/api/classes/llvm/armoverridebypasses/#a6eda110dc2311dfffbb42309251b6295">AA</a>) &#123;&#125;</span></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932" lineLink="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm55overrides/#a6c67a87b5b8b7338e197f5bb29767019"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/anonymous-namespace-armlatencymutations-cpp-/cortexm55overrides/#a6c67a87b5b8b7338e197f5bb29767019">modifyBypasses</a>(<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;SU)</span><span class="doxyHighlightKeyword"> override </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;SrcMI = SU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!(SrcMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#a75a5f7e3b3d4ec79610b4e556d2f35ce">getDesc</a>().<a href="/docs/api/classes/llvm/mcinstrdesc/#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a href="/docs/api/namespaces/llvm/armii/#a3c06fab2f468e615484900041c216ef4a9e2a02c8e15c43cfe03fee48f85f76cf">ARMII::HorizontalReduction</a>))</span></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;Dep : SU.<a href="/docs/api/classes/llvm/sunit/#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) &#123;</span></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Dep.<a href="/docs/api/classes/llvm/sdep/#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a href="/docs/api/classes/llvm/sdep/#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>)</span></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;DepSU = &#42;Dep.<a href="/docs/api/classes/llvm/sdep/#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</span></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DepSU.<a href="/docs/api/classes/llvm/sunit/#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a>())</span></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;DstMI = DepSU.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</span></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/namespaces/llvm/#a735c62288cb6fa5004403bb643ce5679">isMVEVectorInstruction</a>(DstMI) &amp;&amp; !DstMI-&gt;<a href="/docs/api/classes/llvm/machineinstr/#ab96f3235c18e659758517d0532d606c9">mayStore</a>())</span></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/armoverridebypasses/#a252bd3038d4cc84ade6e24b656bd4655">setBidirLatencies</a>(SU, Dep, 3);</span></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// end anonymous namespace</span></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952"></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953" lineLink="/docs/api/classes/llvm/armoverridebypasses/#ad05686602c5ba519cd9fdaf2dad9bed8"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armoverridebypasses/#ad05686602c5ba519cd9fdaf2dad9bed8">ARMOverrideBypasses::apply</a>(<a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;DAGInstrs) &#123;</span></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/armoverridebypasses/#a45a5dee29db3f48cf227187b023cafab">DAG</a> = DAGInstrs;</span></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &amp;ISU : DAGInstrs-&gt;<a href="/docs/api/classes/llvm/scheduledag/#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) &#123;</span></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ISU.<a href="/docs/api/classes/llvm/sunit/#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a>())</span></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><span class="doxyHighlight">    modifyBypasses(ISU);</span></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DAGInstrs-&gt;<a href="/docs/api/classes/llvm/scheduledag/#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>.<a href="/docs/api/classes/llvm/sunit/#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>())</span></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><span class="doxyHighlight">    modifyBypasses(DAGInstrs-&gt;<a href="/docs/api/classes/llvm/scheduledag/#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>);</span></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><span class="doxyHighlight">std::unique&#95;ptr&lt;ScheduleDAGMutation&gt;</span></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965" lineLink="/docs/api/namespaces/llvm/#a683ee70fe2ba6522b42da22fd61ff0b4"><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/#a683ee70fe2ba6522b42da22fd61ff0b4">createARMLatencyMutations</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/armsubtarget">ARMSubtarget</a> &amp;ST, <a href="/docs/api/classes/llvm/aaresults">AAResults</a> &#42;<a href="/docs/api/namespaces/llvm/aa">AA</a>) &#123;</span></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ST.isCortexM85())</span></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> std::make&#95;unique&lt;M85Overrides&gt;(ST.getInstrInfo(), <a href="/docs/api/namespaces/llvm/aa">AA</a>);</span></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ST.isCortexM7())</span></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> std::make&#95;unique&lt;CortexM7Overrides&gt;(ST.getInstrInfo(), <a href="/docs/api/namespaces/llvm/aa">AA</a>);</span></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ST.isCortexM55())</span></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> std::make&#95;unique&lt;CortexM55Overrides&gt;(ST.getInstrInfo(), <a href="/docs/api/namespaces/llvm/aa">AA</a>);</span></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">nullptr</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// end namespace llvm</span></CodeLine>

</ProgramListing>


</DoxygenPage>
