<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="401" />
   <clocksource preferredWidth="401" />
   <frequency preferredWidth="385" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1555" height="934" x="128" y="22" />
 <hdlexample language="VHDL" />
 <generation path="qsys" synthesis="VHDL" />
</preferences>
