# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/gabri/Downloads/sequenciais/ex5/ex5.vhd
cd C:/Users/gabri/Downloads/sequenciais/ex5
ls
# ex5.vhd  ex5.vhd.bak  ex5_tb.vhd  solucao_wave.png  transcript                        
do sim.do
# Cannot open macro file: sim.do
pwd
# C:/Users/gabri/Downloads/sequenciais/ex5
ls
# ex5.vhd  ex5.vhd.bak  ex5_tb.vhd  sim.do  solucao_wave.png  transcript  wave.do          
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:34 on Oct 29,2023
# vcom -reportprogress 300 -work work ex5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex5
# ** Error: ex5.vhd(15): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 14:42:34 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex5.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:55 on Oct 29,2023
# vcom -reportprogress 300 -work work ex5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex5
# -- Compiling architecture Behavioral of ex5
# ** Error: ex5.vhd(46): Cannot drive signal 'RB' of mode IN.
# ** Error: ex5.vhd(47): VHDL Compiler exiting
# End time: 14:42:55 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ex5.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:43 on Oct 29,2023
# vcom -reportprogress 300 -work work ex5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ex5
# -- Compiling architecture Behavioral of ex5
# End time: 14:43:43 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:43 on Oct 29,2023
# vcom -reportprogress 300 -work work ex5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity ex5
# End time: 14:43:43 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 14:43:43 on Oct 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)
# Loading work.ex5(behavioral)
# 1
# 1
# End time: 14:47:05 on Oct 29,2023, Elapsed time: 0:03:22
# Errors: 0, Warnings: 0
