{
  "module_name": "dcn31_hubbub.c",
  "hash_id": "ed2f0c193a4e31ba761a56d17874d4c206cbb7dbece33cafa40b2c03b871cfe7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_hubbub.c",
  "human_readable_source": " \n\n\n#include \"dcn30/dcn30_hubbub.h\"\n#include \"dcn31_hubbub.h\"\n#include \"dm_services.h\"\n#include \"reg_helper.h\"\n\n\n#define CTX \\\n\thubbub2->base.ctx\n#define DC_LOGGER \\\n\thubbub2->base.ctx->logger\n#define REG(reg)\\\n\thubbub2->regs->reg\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\thubbub2->shifts->field_name, hubbub2->masks->field_name\n\n#ifdef NUM_VMID\n#undef NUM_VMID\n#endif\n#define NUM_VMID 16\n\n#define DCN31_CRB_SEGMENT_SIZE_KB 64\n\nstatic void dcn31_init_crb(struct hubbub *hubbub)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\n\tREG_GET(DCHUBBUB_DET0_CTRL, DET0_SIZE_CURRENT,\n\t\t&hubbub2->det0_size);\n\n\tREG_GET(DCHUBBUB_DET1_CTRL, DET1_SIZE_CURRENT,\n\t\t&hubbub2->det1_size);\n\n\tREG_GET(DCHUBBUB_DET2_CTRL, DET2_SIZE_CURRENT,\n\t\t&hubbub2->det2_size);\n\n\tREG_GET(DCHUBBUB_DET3_CTRL, DET3_SIZE_CURRENT,\n\t\t&hubbub2->det3_size);\n\n\tREG_GET(DCHUBBUB_COMPBUF_CTRL, COMPBUF_SIZE_CURRENT,\n\t\t&hubbub2->compbuf_size_segments);\n\n\tREG_SET_2(COMPBUF_RESERVED_SPACE, 0,\n\t\t\tCOMPBUF_RESERVED_SPACE_64B, hubbub2->pixel_chunk_size / 32,\n\t\t\tCOMPBUF_RESERVED_SPACE_ZS, hubbub2->pixel_chunk_size / 128);\n\tREG_UPDATE(DCHUBBUB_DEBUG_CTRL_0, DET_DEPTH, 0x17F);\n}\n\nstatic void dcn31_program_det_size(struct hubbub *hubbub, int hubp_inst, unsigned int det_buffer_size_in_kbyte)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\n\tunsigned int det_size_segments = (det_buffer_size_in_kbyte + DCN31_CRB_SEGMENT_SIZE_KB - 1) / DCN31_CRB_SEGMENT_SIZE_KB;\n\n\tswitch (hubp_inst) {\n\tcase 0:\n\t\tREG_UPDATE(DCHUBBUB_DET0_CTRL,\n\t\t\t\t\tDET0_SIZE, det_size_segments);\n\t\thubbub2->det0_size = det_size_segments;\n\t\tbreak;\n\tcase 1:\n\t\tREG_UPDATE(DCHUBBUB_DET1_CTRL,\n\t\t\t\t\tDET1_SIZE, det_size_segments);\n\t\thubbub2->det1_size = det_size_segments;\n\t\tbreak;\n\tcase 2:\n\t\tREG_UPDATE(DCHUBBUB_DET2_CTRL,\n\t\t\t\t\tDET2_SIZE, det_size_segments);\n\t\thubbub2->det2_size = det_size_segments;\n\t\tbreak;\n\tcase 3:\n\t\tREG_UPDATE(DCHUBBUB_DET3_CTRL,\n\t\t\t\t\tDET3_SIZE, det_size_segments);\n\t\thubbub2->det3_size = det_size_segments;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\tDC_LOG_DEBUG(\"Set DET%d to %d segments\\n\", hubp_inst, det_size_segments);\n\t \n\tASSERT(hubbub2->det0_size + hubbub2->det1_size + hubbub2->det2_size\n\t\t\t+ hubbub2->det3_size + hubbub2->compbuf_size_segments <= hubbub2->crb_size_segs);\n}\n\nstatic void dcn31_program_compbuf_size(struct hubbub *hubbub, unsigned int compbuf_size_kb, bool safe_to_increase)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\tunsigned int compbuf_size_segments = (compbuf_size_kb + DCN31_CRB_SEGMENT_SIZE_KB - 1) / DCN31_CRB_SEGMENT_SIZE_KB;\n\n\tif (safe_to_increase || compbuf_size_segments <= hubbub2->compbuf_size_segments) {\n\t\tif (compbuf_size_segments > hubbub2->compbuf_size_segments) {\n\t\t\tREG_WAIT(DCHUBBUB_DET0_CTRL, DET0_SIZE_CURRENT, hubbub2->det0_size, 1, 100);\n\t\t\tREG_WAIT(DCHUBBUB_DET1_CTRL, DET1_SIZE_CURRENT, hubbub2->det1_size, 1, 100);\n\t\t\tREG_WAIT(DCHUBBUB_DET2_CTRL, DET2_SIZE_CURRENT, hubbub2->det2_size, 1, 100);\n\t\t\tREG_WAIT(DCHUBBUB_DET3_CTRL, DET3_SIZE_CURRENT, hubbub2->det3_size, 1, 100);\n\t\t}\n\t\t \n\t\tASSERT(hubbub2->det0_size + hubbub2->det1_size + hubbub2->det2_size\n\t\t\t\t+ hubbub2->det3_size + compbuf_size_segments <= hubbub2->crb_size_segs);\n\t\tREG_UPDATE(DCHUBBUB_COMPBUF_CTRL, COMPBUF_SIZE, compbuf_size_segments);\n\t\thubbub2->compbuf_size_segments = compbuf_size_segments;\n\t\tASSERT(REG_GET(DCHUBBUB_COMPBUF_CTRL, CONFIG_ERROR, &compbuf_size_segments) && !compbuf_size_segments);\n\t}\n}\n\nstatic uint32_t convert_and_clamp(\n\tuint32_t wm_ns,\n\tuint32_t refclk_mhz,\n\tuint32_t clamp_value)\n{\n\tuint32_t ret_val = 0;\n\tret_val = wm_ns * refclk_mhz;\n\tret_val /= 1000;\n\n\tif (ret_val > clamp_value) {\n\t\t \n\t\tASSERT(0);\n\t\tret_val = clamp_value;\n\t}\n\n\treturn ret_val;\n}\n\nstatic bool hubbub31_program_urgent_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\tuint32_t prog_wm_value;\n\tbool wm_pending = false;\n\n\t \n\t \n\tif (safe_to_lower || watermarks->a.urgent_ns > hubbub2->watermarks.a.urgent_ns) {\n\t\thubbub2->watermarks.a.urgent_ns = watermarks->a.urgent_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->a.urgent_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, 0,\n\t\t\t\tDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, prog_wm_value);\n\n\t\tDC_LOG_BANDWIDTH_CALCS(\"URGENCY_WATERMARK_A calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->a.urgent_ns, prog_wm_value);\n\t} else if (watermarks->a.urgent_ns < hubbub2->watermarks.a.urgent_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->a.frac_urg_bw_flip\n\t\t\t> hubbub2->watermarks.a.frac_urg_bw_flip) {\n\t\thubbub2->watermarks.a.frac_urg_bw_flip = watermarks->a.frac_urg_bw_flip;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, watermarks->a.frac_urg_bw_flip);\n\t} else if (watermarks->a.frac_urg_bw_flip\n\t\t\t< hubbub2->watermarks.a.frac_urg_bw_flip)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->a.frac_urg_bw_nom\n\t\t\t> hubbub2->watermarks.a.frac_urg_bw_nom) {\n\t\thubbub2->watermarks.a.frac_urg_bw_nom = watermarks->a.frac_urg_bw_nom;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_NOM_A, watermarks->a.frac_urg_bw_nom);\n\t} else if (watermarks->a.frac_urg_bw_nom\n\t\t\t< hubbub2->watermarks.a.frac_urg_bw_nom)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->a.urgent_latency_ns > hubbub2->watermarks.a.urgent_latency_ns) {\n\t\thubbub2->watermarks.a.urgent_latency_ns = watermarks->a.urgent_latency_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->a.urgent_latency_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, 0,\n\t\t\t\tDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, prog_wm_value);\n\t} else if (watermarks->a.urgent_latency_ns < hubbub2->watermarks.a.urgent_latency_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->b.urgent_ns > hubbub2->watermarks.b.urgent_ns) {\n\t\thubbub2->watermarks.b.urgent_ns = watermarks->b.urgent_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->b.urgent_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B, 0,\n\t\t\t\tDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B, prog_wm_value);\n\n\t\tDC_LOG_BANDWIDTH_CALCS(\"URGENCY_WATERMARK_B calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->b.urgent_ns, prog_wm_value);\n\t} else if (watermarks->b.urgent_ns < hubbub2->watermarks.b.urgent_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->b.frac_urg_bw_flip\n\t\t\t> hubbub2->watermarks.b.frac_urg_bw_flip) {\n\t\thubbub2->watermarks.b.frac_urg_bw_flip = watermarks->b.frac_urg_bw_flip;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, watermarks->b.frac_urg_bw_flip);\n\t} else if (watermarks->b.frac_urg_bw_flip\n\t\t\t< hubbub2->watermarks.b.frac_urg_bw_flip)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->b.frac_urg_bw_nom\n\t\t\t> hubbub2->watermarks.b.frac_urg_bw_nom) {\n\t\thubbub2->watermarks.b.frac_urg_bw_nom = watermarks->b.frac_urg_bw_nom;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_NOM_B, watermarks->b.frac_urg_bw_nom);\n\t} else if (watermarks->b.frac_urg_bw_nom\n\t\t\t< hubbub2->watermarks.b.frac_urg_bw_nom)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->b.urgent_latency_ns > hubbub2->watermarks.b.urgent_latency_ns) {\n\t\thubbub2->watermarks.b.urgent_latency_ns = watermarks->b.urgent_latency_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->b.urgent_latency_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, 0,\n\t\t\t\tDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, prog_wm_value);\n\t} else if (watermarks->b.urgent_latency_ns < hubbub2->watermarks.b.urgent_latency_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->c.urgent_ns > hubbub2->watermarks.c.urgent_ns) {\n\t\thubbub2->watermarks.c.urgent_ns = watermarks->c.urgent_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->c.urgent_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C, 0,\n\t\t\t\tDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C, prog_wm_value);\n\n\t\tDC_LOG_BANDWIDTH_CALCS(\"URGENCY_WATERMARK_C calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->c.urgent_ns, prog_wm_value);\n\t} else if (watermarks->c.urgent_ns < hubbub2->watermarks.c.urgent_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->c.frac_urg_bw_flip\n\t\t\t> hubbub2->watermarks.c.frac_urg_bw_flip) {\n\t\thubbub2->watermarks.c.frac_urg_bw_flip = watermarks->c.frac_urg_bw_flip;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, watermarks->c.frac_urg_bw_flip);\n\t} else if (watermarks->c.frac_urg_bw_flip\n\t\t\t< hubbub2->watermarks.c.frac_urg_bw_flip)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->c.frac_urg_bw_nom\n\t\t\t> hubbub2->watermarks.c.frac_urg_bw_nom) {\n\t\thubbub2->watermarks.c.frac_urg_bw_nom = watermarks->c.frac_urg_bw_nom;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_NOM_C, watermarks->c.frac_urg_bw_nom);\n\t} else if (watermarks->c.frac_urg_bw_nom\n\t\t\t< hubbub2->watermarks.c.frac_urg_bw_nom)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->c.urgent_latency_ns > hubbub2->watermarks.c.urgent_latency_ns) {\n\t\thubbub2->watermarks.c.urgent_latency_ns = watermarks->c.urgent_latency_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->c.urgent_latency_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, 0,\n\t\t\t\tDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, prog_wm_value);\n\t} else if (watermarks->c.urgent_latency_ns < hubbub2->watermarks.c.urgent_latency_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->d.urgent_ns > hubbub2->watermarks.d.urgent_ns) {\n\t\thubbub2->watermarks.d.urgent_ns = watermarks->d.urgent_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->d.urgent_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D, 0,\n\t\t\t\tDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D, prog_wm_value);\n\n\t\tDC_LOG_BANDWIDTH_CALCS(\"URGENCY_WATERMARK_D calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->d.urgent_ns, prog_wm_value);\n\t} else if (watermarks->d.urgent_ns < hubbub2->watermarks.d.urgent_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->d.frac_urg_bw_flip\n\t\t\t> hubbub2->watermarks.d.frac_urg_bw_flip) {\n\t\thubbub2->watermarks.d.frac_urg_bw_flip = watermarks->d.frac_urg_bw_flip;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, watermarks->d.frac_urg_bw_flip);\n\t} else if (watermarks->d.frac_urg_bw_flip\n\t\t\t< hubbub2->watermarks.d.frac_urg_bw_flip)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->d.frac_urg_bw_nom\n\t\t\t> hubbub2->watermarks.d.frac_urg_bw_nom) {\n\t\thubbub2->watermarks.d.frac_urg_bw_nom = watermarks->d.frac_urg_bw_nom;\n\n\t\tREG_SET(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, 0,\n\t\t\t\tDCHUBBUB_ARB_FRAC_URG_BW_NOM_D, watermarks->d.frac_urg_bw_nom);\n\t} else if (watermarks->d.frac_urg_bw_nom\n\t\t\t< hubbub2->watermarks.d.frac_urg_bw_nom)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->d.urgent_latency_ns > hubbub2->watermarks.d.urgent_latency_ns) {\n\t\thubbub2->watermarks.d.urgent_latency_ns = watermarks->d.urgent_latency_ns;\n\t\tprog_wm_value = convert_and_clamp(watermarks->d.urgent_latency_ns,\n\t\t\t\trefclk_mhz, 0x3fff);\n\t\tREG_SET(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, 0,\n\t\t\t\tDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, prog_wm_value);\n\t} else if (watermarks->d.urgent_latency_ns < hubbub2->watermarks.d.urgent_latency_ns)\n\t\twm_pending = true;\n\n\treturn wm_pending;\n}\n\nstatic bool hubbub31_program_stutter_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\tuint32_t prog_wm_value;\n\tbool wm_pending = false;\n\n\t \n\tif (safe_to_lower || watermarks->a.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t> hubbub2->watermarks.a.cstate_pstate.cstate_enter_plus_exit_ns) {\n\t\thubbub2->watermarks.a.cstate_pstate.cstate_enter_plus_exit_ns =\n\t\t\t\twatermarks->a.cstate_pstate.cstate_enter_plus_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->a.cstate_pstate.cstate_enter_plus_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_EXIT_WATERMARK_A calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->a.cstate_pstate.cstate_enter_plus_exit_ns, prog_wm_value);\n\t} else if (watermarks->a.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t< hubbub2->watermarks.a.cstate_pstate.cstate_enter_plus_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->a.cstate_pstate.cstate_exit_ns\n\t\t\t> hubbub2->watermarks.a.cstate_pstate.cstate_exit_ns) {\n\t\thubbub2->watermarks.a.cstate_pstate.cstate_exit_ns =\n\t\t\t\twatermarks->a.cstate_pstate.cstate_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->a.cstate_pstate.cstate_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_A calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->a.cstate_pstate.cstate_exit_ns, prog_wm_value);\n\t} else if (watermarks->a.cstate_pstate.cstate_exit_ns\n\t\t\t< hubbub2->watermarks.a.cstate_pstate.cstate_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->a.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t> hubbub2->watermarks.a.cstate_pstate.cstate_enter_plus_exit_z8_ns) {\n\t\thubbub2->watermarks.a.cstate_pstate.cstate_enter_plus_exit_z8_ns =\n\t\t\t\twatermarks->a.cstate_pstate.cstate_enter_plus_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->a.cstate_pstate.cstate_enter_plus_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_WATERMARK_Z8_A calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->a.cstate_pstate.cstate_enter_plus_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->a.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t< hubbub2->watermarks.a.cstate_pstate.cstate_enter_plus_exit_z8_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->a.cstate_pstate.cstate_exit_z8_ns\n\t\t\t> hubbub2->watermarks.a.cstate_pstate.cstate_exit_z8_ns) {\n\t\thubbub2->watermarks.a.cstate_pstate.cstate_exit_z8_ns =\n\t\t\t\twatermarks->a.cstate_pstate.cstate_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->a.cstate_pstate.cstate_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_Z8_A calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->a.cstate_pstate.cstate_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->a.cstate_pstate.cstate_exit_z8_ns\n\t\t\t< hubbub2->watermarks.a.cstate_pstate.cstate_exit_z8_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->b.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t> hubbub2->watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns) {\n\t\thubbub2->watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns =\n\t\t\t\twatermarks->b.cstate_pstate.cstate_enter_plus_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->b.cstate_pstate.cstate_enter_plus_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_EXIT_WATERMARK_B calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->b.cstate_pstate.cstate_enter_plus_exit_ns, prog_wm_value);\n\t} else if (watermarks->b.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t< hubbub2->watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->b.cstate_pstate.cstate_exit_ns\n\t\t\t> hubbub2->watermarks.b.cstate_pstate.cstate_exit_ns) {\n\t\thubbub2->watermarks.b.cstate_pstate.cstate_exit_ns =\n\t\t\t\twatermarks->b.cstate_pstate.cstate_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->b.cstate_pstate.cstate_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_B calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->b.cstate_pstate.cstate_exit_ns, prog_wm_value);\n\t} else if (watermarks->b.cstate_pstate.cstate_exit_ns\n\t\t\t< hubbub2->watermarks.b.cstate_pstate.cstate_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->b.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t> hubbub2->watermarks.b.cstate_pstate.cstate_enter_plus_exit_z8_ns) {\n\t\thubbub2->watermarks.b.cstate_pstate.cstate_enter_plus_exit_z8_ns =\n\t\t\t\twatermarks->b.cstate_pstate.cstate_enter_plus_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->b.cstate_pstate.cstate_enter_plus_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_WATERMARK_Z8_B calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->b.cstate_pstate.cstate_enter_plus_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->b.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t< hubbub2->watermarks.b.cstate_pstate.cstate_enter_plus_exit_z8_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->b.cstate_pstate.cstate_exit_z8_ns\n\t\t\t> hubbub2->watermarks.b.cstate_pstate.cstate_exit_z8_ns) {\n\t\thubbub2->watermarks.b.cstate_pstate.cstate_exit_z8_ns =\n\t\t\t\twatermarks->b.cstate_pstate.cstate_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->b.cstate_pstate.cstate_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_Z8_B calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->b.cstate_pstate.cstate_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->b.cstate_pstate.cstate_exit_z8_ns\n\t\t\t< hubbub2->watermarks.b.cstate_pstate.cstate_exit_z8_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->c.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t> hubbub2->watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns) {\n\t\thubbub2->watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns =\n\t\t\t\twatermarks->c.cstate_pstate.cstate_enter_plus_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->c.cstate_pstate.cstate_enter_plus_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_EXIT_WATERMARK_C calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->c.cstate_pstate.cstate_enter_plus_exit_ns, prog_wm_value);\n\t} else if (watermarks->c.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t< hubbub2->watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->c.cstate_pstate.cstate_exit_ns\n\t\t\t> hubbub2->watermarks.c.cstate_pstate.cstate_exit_ns) {\n\t\thubbub2->watermarks.c.cstate_pstate.cstate_exit_ns =\n\t\t\t\twatermarks->c.cstate_pstate.cstate_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->c.cstate_pstate.cstate_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_C calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->c.cstate_pstate.cstate_exit_ns, prog_wm_value);\n\t} else if (watermarks->c.cstate_pstate.cstate_exit_ns\n\t\t\t< hubbub2->watermarks.c.cstate_pstate.cstate_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->c.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t> hubbub2->watermarks.c.cstate_pstate.cstate_enter_plus_exit_z8_ns) {\n\t\thubbub2->watermarks.c.cstate_pstate.cstate_enter_plus_exit_z8_ns =\n\t\t\t\twatermarks->c.cstate_pstate.cstate_enter_plus_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->c.cstate_pstate.cstate_enter_plus_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_WATERMARK_Z8_C calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->c.cstate_pstate.cstate_enter_plus_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->c.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t< hubbub2->watermarks.c.cstate_pstate.cstate_enter_plus_exit_z8_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->c.cstate_pstate.cstate_exit_z8_ns\n\t\t\t> hubbub2->watermarks.c.cstate_pstate.cstate_exit_z8_ns) {\n\t\thubbub2->watermarks.c.cstate_pstate.cstate_exit_z8_ns =\n\t\t\t\twatermarks->c.cstate_pstate.cstate_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->c.cstate_pstate.cstate_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_Z8_C calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->c.cstate_pstate.cstate_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->c.cstate_pstate.cstate_exit_z8_ns\n\t\t\t< hubbub2->watermarks.c.cstate_pstate.cstate_exit_z8_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->d.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t> hubbub2->watermarks.d.cstate_pstate.cstate_enter_plus_exit_ns) {\n\t\thubbub2->watermarks.d.cstate_pstate.cstate_enter_plus_exit_ns =\n\t\t\t\twatermarks->d.cstate_pstate.cstate_enter_plus_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->d.cstate_pstate.cstate_enter_plus_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_EXIT_WATERMARK_D calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->d.cstate_pstate.cstate_enter_plus_exit_ns, prog_wm_value);\n\t} else if (watermarks->d.cstate_pstate.cstate_enter_plus_exit_ns\n\t\t\t< hubbub2->watermarks.d.cstate_pstate.cstate_enter_plus_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->d.cstate_pstate.cstate_exit_ns\n\t\t\t> hubbub2->watermarks.d.cstate_pstate.cstate_exit_ns) {\n\t\thubbub2->watermarks.d.cstate_pstate.cstate_exit_ns =\n\t\t\t\twatermarks->d.cstate_pstate.cstate_exit_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->d.cstate_pstate.cstate_exit_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_D calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->d.cstate_pstate.cstate_exit_ns, prog_wm_value);\n\t} else if (watermarks->d.cstate_pstate.cstate_exit_ns\n\t\t\t< hubbub2->watermarks.d.cstate_pstate.cstate_exit_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->d.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t> hubbub2->watermarks.d.cstate_pstate.cstate_enter_plus_exit_z8_ns) {\n\t\thubbub2->watermarks.d.cstate_pstate.cstate_enter_plus_exit_z8_ns =\n\t\t\t\twatermarks->d.cstate_pstate.cstate_enter_plus_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->d.cstate_pstate.cstate_enter_plus_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_ENTER_WATERMARK_Z8_D calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->d.cstate_pstate.cstate_enter_plus_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->d.cstate_pstate.cstate_enter_plus_exit_z8_ns\n\t\t\t< hubbub2->watermarks.d.cstate_pstate.cstate_enter_plus_exit_z8_ns)\n\t\twm_pending = true;\n\n\tif (safe_to_lower || watermarks->d.cstate_pstate.cstate_exit_z8_ns\n\t\t\t> hubbub2->watermarks.d.cstate_pstate.cstate_exit_z8_ns) {\n\t\thubbub2->watermarks.d.cstate_pstate.cstate_exit_z8_ns =\n\t\t\t\twatermarks->d.cstate_pstate.cstate_exit_z8_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->d.cstate_pstate.cstate_exit_z8_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"SR_EXIT_WATERMARK_Z8_D calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\",\n\t\t\twatermarks->d.cstate_pstate.cstate_exit_z8_ns, prog_wm_value);\n\t} else if (watermarks->d.cstate_pstate.cstate_exit_z8_ns\n\t\t\t< hubbub2->watermarks.d.cstate_pstate.cstate_exit_z8_ns)\n\t\twm_pending = true;\n\n\treturn wm_pending;\n}\n\nstatic bool hubbub31_program_pstate_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\tuint32_t prog_wm_value;\n\n\tbool wm_pending = false;\n\n\t \n\tif (safe_to_lower || watermarks->a.cstate_pstate.pstate_change_ns\n\t\t\t> hubbub2->watermarks.a.cstate_pstate.pstate_change_ns) {\n\t\thubbub2->watermarks.a.cstate_pstate.pstate_change_ns =\n\t\t\t\twatermarks->a.cstate_pstate.pstate_change_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->a.cstate_pstate.pstate_change_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"DRAM_CLK_CHANGE_WATERMARK_A calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\\n\",\n\t\t\twatermarks->a.cstate_pstate.pstate_change_ns, prog_wm_value);\n\t} else if (watermarks->a.cstate_pstate.pstate_change_ns\n\t\t\t< hubbub2->watermarks.a.cstate_pstate.pstate_change_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->b.cstate_pstate.pstate_change_ns\n\t\t\t> hubbub2->watermarks.b.cstate_pstate.pstate_change_ns) {\n\t\thubbub2->watermarks.b.cstate_pstate.pstate_change_ns =\n\t\t\t\twatermarks->b.cstate_pstate.pstate_change_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->b.cstate_pstate.pstate_change_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"DRAM_CLK_CHANGE_WATERMARK_B calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\\n\",\n\t\t\twatermarks->b.cstate_pstate.pstate_change_ns, prog_wm_value);\n\t} else if (watermarks->b.cstate_pstate.pstate_change_ns\n\t\t\t< hubbub2->watermarks.b.cstate_pstate.pstate_change_ns)\n\t\twm_pending = false;\n\n\t \n\tif (safe_to_lower || watermarks->c.cstate_pstate.pstate_change_ns\n\t\t\t> hubbub2->watermarks.c.cstate_pstate.pstate_change_ns) {\n\t\thubbub2->watermarks.c.cstate_pstate.pstate_change_ns =\n\t\t\t\twatermarks->c.cstate_pstate.pstate_change_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->c.cstate_pstate.pstate_change_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"DRAM_CLK_CHANGE_WATERMARK_C calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\\n\",\n\t\t\twatermarks->c.cstate_pstate.pstate_change_ns, prog_wm_value);\n\t} else if (watermarks->c.cstate_pstate.pstate_change_ns\n\t\t\t< hubbub2->watermarks.c.cstate_pstate.pstate_change_ns)\n\t\twm_pending = true;\n\n\t \n\tif (safe_to_lower || watermarks->d.cstate_pstate.pstate_change_ns\n\t\t\t> hubbub2->watermarks.d.cstate_pstate.pstate_change_ns) {\n\t\thubbub2->watermarks.d.cstate_pstate.pstate_change_ns =\n\t\t\t\twatermarks->d.cstate_pstate.pstate_change_ns;\n\t\tprog_wm_value = convert_and_clamp(\n\t\t\t\twatermarks->d.cstate_pstate.pstate_change_ns,\n\t\t\t\trefclk_mhz, 0xffff);\n\t\tREG_SET(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, 0,\n\t\t\t\tDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, prog_wm_value);\n\t\tDC_LOG_BANDWIDTH_CALCS(\"DRAM_CLK_CHANGE_WATERMARK_D calculated =%d\\n\"\n\t\t\t\"HW register value = 0x%x\\n\\n\",\n\t\t\twatermarks->d.cstate_pstate.pstate_change_ns, prog_wm_value);\n\t} else if (watermarks->d.cstate_pstate.pstate_change_ns\n\t\t\t< hubbub2->watermarks.d.cstate_pstate.pstate_change_ns)\n\t\twm_pending = true;\n\n\treturn wm_pending;\n}\n\nstatic bool hubbub31_program_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower)\n{\n\tbool wm_pending = false;\n\n\tif (hubbub31_program_urgent_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\tif (hubbub31_program_stutter_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\tif (hubbub31_program_pstate_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\t \n\t \n\n\thubbub1_allow_self_refresh_control(hubbub, !hubbub->ctx->dc->debug.disable_stutter);\n\treturn wm_pending;\n}\n\nstatic void hubbub3_get_blk256_size(unsigned int *blk256_width, unsigned int *blk256_height,\n\t\tunsigned int bytes_per_element)\n{\n\t \n\t \n\tif (bytes_per_element == 1) {\n\t\t*blk256_width = 16;\n\t\t*blk256_height = 16;\n\t} else if (bytes_per_element == 2) {\n\t\t*blk256_width = 16;\n\t\t*blk256_height = 8;\n\t} else if (bytes_per_element == 4) {\n\t\t*blk256_width = 8;\n\t\t*blk256_height = 8;\n\t} else if (bytes_per_element == 8) {\n\t\t*blk256_width = 8;\n\t\t*blk256_height = 4;\n\t}\n}\n\nstatic void hubbub31_det_request_size(\n\t\tunsigned int detile_buf_size,\n\t\tunsigned int height,\n\t\tunsigned int width,\n\t\tunsigned int bpe,\n\t\tbool *req128_horz_wc,\n\t\tbool *req128_vert_wc)\n{\n\tunsigned int blk256_height = 0;\n\tunsigned int blk256_width = 0;\n\tunsigned int swath_bytes_horz_wc, swath_bytes_vert_wc;\n\n\thubbub3_get_blk256_size(&blk256_width, &blk256_height, bpe);\n\n\tswath_bytes_horz_wc = width * blk256_height * bpe;\n\tswath_bytes_vert_wc = height * blk256_width * bpe;\n\n\t*req128_horz_wc = (2 * swath_bytes_horz_wc <= detile_buf_size) ?\n\t\t\tfalse :  \n\t\t\ttrue;  \n\n\t*req128_vert_wc = (2 * swath_bytes_vert_wc <= detile_buf_size) ?\n\t\t\tfalse :  \n\t\t\ttrue;  \n}\n\nstatic bool hubbub31_get_dcc_compression_cap(struct hubbub *hubbub,\n\t\tconst struct dc_dcc_surface_param *input,\n\t\tstruct dc_surface_dcc_cap *output)\n{\n\tstruct dc *dc = hubbub->ctx->dc;\n\tenum dcc_control dcc_control;\n\tunsigned int bpe;\n\tenum segment_order segment_order_horz, segment_order_vert;\n\tbool req128_horz_wc, req128_vert_wc;\n\n\tmemset(output, 0, sizeof(*output));\n\n\tif (dc->debug.disable_dcc == DCC_DISABLE)\n\t\treturn false;\n\n\tif (!hubbub->funcs->dcc_support_pixel_format(input->format,\n\t\t\t&bpe))\n\t\treturn false;\n\n\tif (!hubbub->funcs->dcc_support_swizzle(input->swizzle_mode, bpe,\n\t\t\t&segment_order_horz, &segment_order_vert))\n\t\treturn false;\n\n\thubbub31_det_request_size(TO_DCN20_HUBBUB(hubbub)->detile_buf_size,\n\t\t\tinput->surface_size.height,  input->surface_size.width,\n\t\t\tbpe, &req128_horz_wc, &req128_vert_wc);\n\n\tif (!req128_horz_wc && !req128_vert_wc) {\n\t\tdcc_control = dcc_control__256_256_xxx;\n\t} else if (input->scan == SCAN_DIRECTION_HORIZONTAL) {\n\t\tif (!req128_horz_wc)\n\t\t\tdcc_control = dcc_control__256_256_xxx;\n\t\telse if (segment_order_horz == segment_order__contiguous)\n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t\telse\n\t\t\tdcc_control = dcc_control__256_64_64;\n\t} else if (input->scan == SCAN_DIRECTION_VERTICAL) {\n\t\tif (!req128_vert_wc)\n\t\t\tdcc_control = dcc_control__256_256_xxx;\n\t\telse if (segment_order_vert == segment_order__contiguous)\n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t\telse\n\t\t\tdcc_control = dcc_control__256_64_64;\n\t} else {\n\t\tif ((req128_horz_wc &&\n\t\t\tsegment_order_horz == segment_order__non_contiguous) ||\n\t\t\t(req128_vert_wc &&\n\t\t\tsegment_order_vert == segment_order__non_contiguous))\n\t\t\t \n\t\t\tdcc_control = dcc_control__256_64_64;\n\t\telse\n\t\t\t \n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t}\n\n\t \n\tif ((bpe == 2) && (input->swizzle_mode == DC_SW_64KB_R_X))\n\t\tdcc_control = dcc_control__128_128_xxx;\n\n\tif (dc->debug.disable_dcc == DCC_HALF_REQ_DISALBE &&\n\t\tdcc_control != dcc_control__256_256_xxx)\n\t\treturn false;\n\n\tswitch (dcc_control) {\n\tcase dcc_control__256_256_xxx:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 256;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_256_unconstrained = 1;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_128_128 = 1;\n\t\tbreak;\n\tcase dcc_control__128_128_xxx:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 128;\n\t\toutput->grph.rgb.max_compressed_blk_size = 128;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\toutput->grph.rgb.dcc_controls.dcc_128_128_uncontrained = 1;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_128_128 = 1;\n\t\tbreak;\n\tcase dcc_control__256_64_64:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 64;\n\t\toutput->grph.rgb.independent_64b_blks = true;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_64_64 = 1;\n\t\tbreak;\n\tcase dcc_control__256_128_128:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 128;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_128_128 = 1;\n\t\tbreak;\n\t}\n\toutput->capable = true;\n\toutput->const_color_support = true;\n\n\treturn true;\n}\n\nint hubbub31_init_dchub_sys_ctx(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_phys_addr_config *pa_config)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\tstruct dcn_vmid_page_table_config phys_config;\n\n\tREG_SET(DCN_VM_FB_LOCATION_BASE, 0,\n\t\t\tFB_BASE, pa_config->system_aperture.fb_base >> 24);\n\tREG_SET(DCN_VM_FB_LOCATION_TOP, 0,\n\t\t\tFB_TOP, pa_config->system_aperture.fb_top >> 24);\n\tREG_SET(DCN_VM_FB_OFFSET, 0,\n\t\t\tFB_OFFSET, pa_config->system_aperture.fb_offset >> 24);\n\tREG_SET(DCN_VM_AGP_BOT, 0,\n\t\t\tAGP_BOT, pa_config->system_aperture.agp_bot >> 24);\n\tREG_SET(DCN_VM_AGP_TOP, 0,\n\t\t\tAGP_TOP, pa_config->system_aperture.agp_top >> 24);\n\tREG_SET(DCN_VM_AGP_BASE, 0,\n\t\t\tAGP_BASE, pa_config->system_aperture.agp_base >> 24);\n\n\tif (pa_config->gart_config.page_table_start_addr != pa_config->gart_config.page_table_end_addr) {\n\t\tphys_config.page_table_start_addr = pa_config->gart_config.page_table_start_addr >> 12;\n\t\tphys_config.page_table_end_addr = pa_config->gart_config.page_table_end_addr >> 12;\n\t\tphys_config.page_table_base_addr = pa_config->gart_config.page_table_base_addr;\n\t\tphys_config.depth = 0;\n\t\tphys_config.block_size = 0;\n\t\t\n\t\tdcn20_vmid_setup(&hubbub2->vmid[0], &phys_config);\n\n\t\tdcn20_vmid_setup(&hubbub2->vmid[15], &phys_config);\n\t}\n\n\tdcn21_dchvm_init(hubbub);\n\n\treturn NUM_VMID;\n}\n\nstatic void hubbub31_get_dchub_ref_freq(struct hubbub *hubbub,\n\t\tunsigned int dccg_ref_freq_inKhz,\n\t\tunsigned int *dchub_ref_freq_inKhz)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\tuint32_t ref_div = 0;\n\tuint32_t ref_en = 0;\n\tunsigned int dc_refclk_khz = 24000;\n\n\tREG_GET_2(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, &ref_div,\n\t\t\tDCHUBBUB_GLOBAL_TIMER_ENABLE, &ref_en);\n\n\tif (ref_en) {\n\t\tif (ref_div == 2)\n\t\t\t*dchub_ref_freq_inKhz = dc_refclk_khz / 2;\n\t\telse\n\t\t\t*dchub_ref_freq_inKhz = dc_refclk_khz;\n\n\t\t \n\t\tif (*dchub_ref_freq_inKhz < 20000 || *dchub_ref_freq_inKhz > 50000)\n\t\t\tASSERT_CRITICAL(false);\n\n\t\treturn;\n\t} else {\n\t\t*dchub_ref_freq_inKhz = dc_refclk_khz;\n\n\t\t\n\t\tASSERT_CRITICAL(false);\n\t\treturn;\n\t}\n}\n\nstatic bool hubbub31_verify_allow_pstate_change_high(struct hubbub *hubbub)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\n\t \n\tconst unsigned int pstate_wait_timeout_us = 100;\n\tconst unsigned int pstate_wait_expected_timeout_us = 40;\n\n\tstatic unsigned int max_sampled_pstate_wait_us;  \n\tstatic bool forced_pstate_allow;  \n\n\tunsigned int debug_data = 0;\n\tunsigned int i;\n\n\tif (forced_pstate_allow) {\n\t\t \n\t\tREG_UPDATE_2(DCHUBBUB_ARB_DRAM_STATE_CNTL,\n\t\t\t     DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE, 0,\n\t\t\t     DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE, 0);\n\t\tforced_pstate_allow = false;\n\t}\n\n\tREG_WRITE(DCHUBBUB_TEST_DEBUG_INDEX, hubbub2->debug_test_index_pstate);\n\n\tfor (i = 0; i < pstate_wait_timeout_us; i++) {\n\t\tdebug_data = REG_READ(DCHUBBUB_TEST_DEBUG_DATA);\n\n\t\t \n\t\tif (debug_data & (1 << 26)) {\n\t\t\tif (i > pstate_wait_expected_timeout_us)\n\t\t\t\tDC_LOG_WARNING(\"pstate took longer than expected ~%dus\\n\", i);\n\t\t\treturn true;\n\t\t}\n\t\tif (max_sampled_pstate_wait_us < i)\n\t\t\tmax_sampled_pstate_wait_us = i;\n\n\t\tudelay(1);\n\t}\n\n\t \n\tREG_UPDATE_2(DCHUBBUB_ARB_DRAM_STATE_CNTL,\n\t\t     DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE, 1,\n\t\t     DCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE, 1);\n\tforced_pstate_allow = true;\n\n\tDC_LOG_WARNING(\"pstate TEST_DEBUG_DATA: 0x%X\\n\",\n\t\t\tdebug_data);\n\n\treturn false;\n}\n\nvoid hubbub31_init(struct hubbub *hubbub)\n{\n\tstruct dcn20_hubbub *hubbub2 = TO_DCN20_HUBBUB(hubbub);\n\n\t \n\tif (hubbub->ctx->dc->debug.disable_clock_gate) {\n\t\t \n\t\t \n\t\tREG_UPDATE_2(DCHUBBUB_CLOCK_CNTL,\n\t\t\t\tDISPCLK_R_DCHUBBUB_GATE_DIS, 1,\n\t\t\t\tDCFCLK_R_DCHUBBUB_GATE_DIS, 1);\n\t}\n\n\t \n\tREG_UPDATE(DCHUBBUB_SDPIF_CFG0,\tSDPIF_PORT_CONTROL, 1);\n}\nstatic const struct hubbub_funcs hubbub31_funcs = {\n\t.update_dchub = hubbub2_update_dchub,\n\t.init_dchub_sys_ctx = hubbub31_init_dchub_sys_ctx,\n\t.init_vm_ctx = hubbub2_init_vm_ctx,\n\t.dcc_support_swizzle = hubbub3_dcc_support_swizzle,\n\t.dcc_support_pixel_format = hubbub2_dcc_support_pixel_format,\n\t.get_dcc_compression_cap = hubbub31_get_dcc_compression_cap,\n\t.wm_read_state = hubbub21_wm_read_state,\n\t.get_dchub_ref_freq = hubbub31_get_dchub_ref_freq,\n\t.program_watermarks = hubbub31_program_watermarks,\n\t.allow_self_refresh_control = hubbub1_allow_self_refresh_control,\n\t.is_allow_self_refresh_enabled = hubbub1_is_allow_self_refresh_enabled,\n\t.verify_allow_pstate_change_high = hubbub31_verify_allow_pstate_change_high,\n\t.program_det_size = dcn31_program_det_size,\n\t.program_compbuf_size = dcn31_program_compbuf_size,\n\t.init_crb = dcn31_init_crb,\n\t.hubbub_read_state = hubbub2_read_state,\n};\n\nvoid hubbub31_construct(struct dcn20_hubbub *hubbub31,\n\tstruct dc_context *ctx,\n\tconst struct dcn_hubbub_registers *hubbub_regs,\n\tconst struct dcn_hubbub_shift *hubbub_shift,\n\tconst struct dcn_hubbub_mask *hubbub_mask,\n\tint det_size_kb,\n\tint pixel_chunk_size_kb,\n\tint config_return_buffer_size_kb)\n{\n\n\thubbub3_construct(hubbub31, ctx, hubbub_regs, hubbub_shift, hubbub_mask);\n\thubbub31->base.funcs = &hubbub31_funcs;\n\thubbub31->detile_buf_size = det_size_kb * 1024;\n\thubbub31->pixel_chunk_size = pixel_chunk_size_kb * 1024;\n\thubbub31->crb_size_segs = config_return_buffer_size_kb / DCN31_CRB_SEGMENT_SIZE_KB;\n\n\thubbub31->debug_test_index_pstate = 0x6;\n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}