Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/yash20/isefiles/CS226_OSPF/OSPF/testbench_isim_beh.exe -prj /home/yash20/isefiles/CS226_OSPF/OSPF/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/ipcore_dir/RAMDB.vhd" into library work
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/ipcore_dir/FIFOACK.vhd" into library work
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/lsr_gen.vhd" into library work
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/LSAFetcher.vhd" into library work
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" into library work
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/NeighborMachine.vhd" into library work
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/NeighborMachineTb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 107580 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity helloActParse [helloactparse_default]
Compiling architecture behavioral of entity LSAFetcher [\LSAFetcher(12)\]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(10,8...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,10...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,10,"Bla...]
Compiling architecture fifoack_a of entity FIFOACK [fifoack_default]
Compiling architecture behavioral of entity LSRgen [\LSRgen(('0','0','0','0','0','0'...]
Compiling architecture behavioral of entity NeighborMachine [\NeighborMachine(('0','0','0','0...]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture ramdb_a of entity RAMDB [ramdb_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 35 VHDL Units
Built simulation executable /home/yash20/isefiles/CS226_OSPF/OSPF/testbench_isim_beh.exe
Fuse Memory Usage: 126744 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 1400 ms
