Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 29 10:11:08 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_mul11_timing_summary_routed.rpt -pb operator_int_mul11_timing_summary_routed.pb -rpx operator_int_mul11_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_mul11
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                  343        0.113        0.000                      0                  343        0.850        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.420        0.000                      0                  343        0.113        0.000                      0                  343        0.850        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp1_reg_377_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[13]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp1_reg_377_reg[13]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp1_reg_377_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[14]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp1_reg_377_reg[14]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp1_reg_377_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[15]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp1_reg_377_reg[15]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp1_reg_377_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[16]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp1_reg_377_reg[16]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_372_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp_2_reg_372_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp_2_reg_372_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp_2_reg_372_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_372_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp_2_reg_372_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp_2_reg_372_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp_2_reg_372_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_372_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp_2_reg_372_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp_2_reg_372_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp_2_reg_372_reg[3]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_3_reg_382_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.375ns (21.220%)  route 1.392ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    ap_clk
    SLICE_X13Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_mul11_chunk_fu_109_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.651     1.592    grp_lut_mul11_chunk_fu_134/grp_lut_mul11_chunk_fu_109_ap_start_reg_reg
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.053     1.645 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_3/O
                         net (fo=4, routed)           0.293     1.938    grp_lut_mul11_chunk_fu_134/ap_CS_fsm_reg[2]
    SLICE_X13Y125        LUT4 (Prop_lut4_I0_O)        0.053     1.991 r  grp_lut_mul11_chunk_fu_134/tmp1_reg_377[28]_i_1/O
                         net (fo=27, routed)          0.448     2.439    ap_NS_fsm1
    SLICE_X13Y123        FDRE                                         r  tmp_3_reg_382_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp_3_reg_382_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.244     2.859    tmp_3_reg_382_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_109/q3_U/lut_mul11_chunk_q3_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.399ns (22.776%)  route 1.353ns (77.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    grp_lut_mul11_chunk_fu_109/ap_clk
    SLICE_X13Y125        FDSE                                         r  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDSE (Prop_fdse_C_Q)         0.246     0.918 r  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.729     1.647    grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/Q[0]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.153     1.800 r  grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/q0[0]_i_1__0/O
                         net (fo=10, routed)          0.624     2.424    grp_lut_mul11_chunk_fu_109/q3_U/lut_mul11_chunk_q3_rom_U/ce0
    SLICE_X17Y126        FDRE                                         r  grp_lut_mul11_chunk_fu_109/q3_U/lut_mul11_chunk_q3_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    grp_lut_mul11_chunk_fu_109/q3_U/lut_mul11_chunk_q3_rom_U/ap_clk
    SLICE_X17Y126        FDRE                                         r  grp_lut_mul11_chunk_fu_109/q3_U/lut_mul11_chunk_q3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y126        FDRE (Setup_fdre_C_CE)      -0.244     2.859    grp_lut_mul11_chunk_fu_109/q3_U/lut_mul11_chunk_q3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_109/q6_U/lut_mul11_chunk_q6_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.399ns (22.776%)  route 1.353ns (77.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.672     0.672    grp_lut_mul11_chunk_fu_109/ap_clk
    SLICE_X13Y125        FDSE                                         r  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDSE (Prop_fdse_C_Q)         0.246     0.918 r  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.729     1.647    grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/Q[0]
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.153     1.800 r  grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/q0[0]_i_1__0/O
                         net (fo=10, routed)          0.624     2.424    grp_lut_mul11_chunk_fu_109/q6_U/lut_mul11_chunk_q6_rom_U/ce0
    SLICE_X17Y126        FDRE                                         r  grp_lut_mul11_chunk_fu_109/q6_U/lut_mul11_chunk_q6_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=198, unset)          0.638     3.138    grp_lut_mul11_chunk_fu_109/q6_U/lut_mul11_chunk_q6_rom_U/ap_clk
    SLICE_X17Y126        FDRE                                         r  grp_lut_mul11_chunk_fu_109/q6_U/lut_mul11_chunk_q6_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y126        FDRE (Setup_fdre_C_CE)      -0.244     2.859    grp_lut_mul11_chunk_fu_109/q6_U/lut_mul11_chunk_q6_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 grp_lut_mul11_chunk_fu_159_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.463%)  route 0.087ns (40.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    ap_clk
    SLICE_X13Y127        FDRE                                         r  grp_lut_mul11_chunk_fu_159_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_mul11_chunk_fu_159_ap_start_reg_reg/Q
                         net (fo=9, routed)           0.087     0.471    grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/grp_lut_mul11_chunk_fu_159_ap_start_reg_reg
    SLICE_X12Y127        LUT4 (Prop_lut4_I2_O)        0.028     0.499 r  grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/q0[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.499    grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/q0[0]_i_1__2_n_0
    SLICE_X12Y127        FDRE                                         r  grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/ap_clk
    SLICE_X12Y127        FDRE                                         r  grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_lut_mul11_chunk_fu_159/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_109/ap_return_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/ap_clk
    SLICE_X17Y123        FDRE                                         r  grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_mul11_chunk_fu_109/q9_U/lut_mul11_chunk_q9_rom_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.101     0.484    grp_lut_mul11_chunk_fu_109/q9_U_n_0
    SLICE_X18Y124        FDRE                                         r  grp_lut_mul11_chunk_fu_109/ap_return_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    grp_lut_mul11_chunk_fu_109/ap_clk
    SLICE_X18Y124        FDRE                                         r  grp_lut_mul11_chunk_fu_109/ap_return_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y124        FDRE (Hold_fdre_C_D)         0.040     0.338    grp_lut_mul11_chunk_fu_109/ap_return_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 reg_184_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp2_reg_392_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.555%)  route 0.110ns (52.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    ap_clk
    SLICE_X13Y124        FDRE                                         r  reg_184_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_184_reg[2]/Q
                         net (fo=2, routed)           0.110     0.494    reg_184[2]
    SLICE_X15Y124        FDRE                                         r  tmp2_reg_392_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    ap_clk
    SLICE_X15Y124        FDRE                                         r  tmp2_reg_392_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y124        FDRE (Hold_fdre_C_D)         0.044     0.342    tmp2_reg_392_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 grp_lut_mul11_chunk_fu_109/q5_U/lut_mul11_chunk_q5_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_109/ap_return_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    grp_lut_mul11_chunk_fu_109/q5_U/lut_mul11_chunk_q5_rom_U/ap_clk
    SLICE_X17Y123        FDRE                                         r  grp_lut_mul11_chunk_fu_109/q5_U/lut_mul11_chunk_q5_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_mul11_chunk_fu_109/q5_U/lut_mul11_chunk_q5_rom_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.100     0.483    grp_lut_mul11_chunk_fu_109/q5_U_n_0
    SLICE_X18Y124        FDRE                                         r  grp_lut_mul11_chunk_fu_109/ap_return_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    grp_lut_mul11_chunk_fu_109/ap_clk
    SLICE_X18Y124        FDRE                                         r  grp_lut_mul11_chunk_fu_109/ap_return_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y124        FDRE (Hold_fdre_C_D)         0.032     0.330    grp_lut_mul11_chunk_fu_109/ap_return_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 reg_184_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp1_reg_377_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    ap_clk
    SLICE_X13Y124        FDRE                                         r  reg_184_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_184_reg[2]/Q
                         net (fo=2, routed)           0.112     0.496    reg_184[2]
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    ap_clk
    SLICE_X13Y123        FDRE                                         r  tmp1_reg_377_reg[14]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y123        FDRE (Hold_fdre_C_D)         0.044     0.342    tmp1_reg_377_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.893%)  route 0.105ns (45.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/ap_clk
    SLICE_X13Y126        FDRE                                         r  grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.105     0.488    grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]_0
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.028     0.516 r  grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/g0_b0__18/O
                         net (fo=1, routed)           0.000     0.516    grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/g0_b0__18_n_0
    SLICE_X13Y126        FDRE                                         r  grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/ap_clk
    SLICE_X13Y126        FDRE                                         r  grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y126        FDRE (Hold_fdre_C_D)         0.061     0.359    grp_lut_mul11_chunk_fu_159/q1_U/lut_mul11_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 grp_lut_mul11_chunk_fu_109/q2_U/lut_mul11_chunk_q2_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_109/ap_return_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.185%)  route 0.112ns (52.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    grp_lut_mul11_chunk_fu_109/q2_U/lut_mul11_chunk_q2_rom_U/ap_clk
    SLICE_X17Y124        FDRE                                         r  grp_lut_mul11_chunk_fu_109/q2_U/lut_mul11_chunk_q2_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_mul11_chunk_fu_109/q2_U/lut_mul11_chunk_q2_rom_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.112     0.495    grp_lut_mul11_chunk_fu_109/q2_U_n_0
    SLICE_X18Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109/ap_return_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    grp_lut_mul11_chunk_fu_109/ap_clk
    SLICE_X18Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109/ap_return_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y125        FDRE (Hold_fdre_C_D)         0.037     0.335    grp_lut_mul11_chunk_fu_109/ap_return_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.335    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 p_Result_4_i_reg_362_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            this_assign_5_i_reg_367_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.692%)  route 0.110ns (46.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    ap_clk
    SLICE_X11Y126        FDRE                                         r  p_Result_4_i_reg_362_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_4_i_reg_362_reg[1]/Q
                         net (fo=1, routed)           0.110     0.494    grp_lut_mul11_chunk_fu_109/Q[1]
    SLICE_X13Y126        LUT3 (Prop_lut3_I0_O)        0.028     0.522 r  grp_lut_mul11_chunk_fu_109/this_assign_5_i_reg_367[1]_i_1/O
                         net (fo=1, routed)           0.000     0.522    grp_lut_mul11_chunk_fu_109_n_0
    SLICE_X13Y126        FDRE                                         r  this_assign_5_i_reg_367_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    ap_clk
    SLICE_X13Y126        FDRE                                         r  this_assign_5_i_reg_367_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y126        FDRE (Hold_fdre_C_D)         0.060     0.358    this_assign_5_i_reg_367_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 grp_lut_mul11_chunk_fu_84/q2_U/lut_mul11_chunk_q2_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_mul11_chunk_fu_84/ap_return_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.182%)  route 0.096ns (44.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    grp_lut_mul11_chunk_fu_84/q2_U/lut_mul11_chunk_q2_rom_U/ap_clk
    SLICE_X10Y124        FDRE                                         r  grp_lut_mul11_chunk_fu_84/q2_U/lut_mul11_chunk_q2_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_lut_mul11_chunk_fu_84/q2_U/lut_mul11_chunk_q2_rom_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.096     0.497    grp_lut_mul11_chunk_fu_84/p_Result_s_fu_178_p11[2]
    SLICE_X11Y123        FDRE                                         r  grp_lut_mul11_chunk_fu_84/ap_return_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    grp_lut_mul11_chunk_fu_84/ap_clk
    SLICE_X11Y123        FDRE                                         r  grp_lut_mul11_chunk_fu_84/ap_return_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y123        FDRE (Hold_fdre_C_D)         0.033     0.331    grp_lut_mul11_chunk_fu_84/ap_return_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 grp_lut_mul11_chunk_fu_109/ap_return_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_188_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.319%)  route 0.112ns (48.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.283     0.283    grp_lut_mul11_chunk_fu_109/ap_clk
    SLICE_X14Y125        FDRE                                         r  grp_lut_mul11_chunk_fu_109/ap_return_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_lut_mul11_chunk_fu_109/ap_return_reg[7]/Q
                         net (fo=1, routed)           0.112     0.513    grp_lut_mul11_chunk_fu_109_n_9
    SLICE_X13Y124        FDRE                                         r  reg_188_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=198, unset)          0.298     0.298    ap_clk
    SLICE_X13Y124        FDRE                                         r  reg_188_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.047     0.345    reg_188_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X12Y128  ap_CS_fsm_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.750         2.500       1.750      SLICE_X13Y125  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X17Y124  grp_lut_mul11_chunk_fu_109/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X11Y123  grp_lut_mul11_chunk_fu_84/ap_return_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X11Y123  grp_lut_mul11_chunk_fu_84/ap_return_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X11Y123  grp_lut_mul11_chunk_fu_84/ap_return_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y125  grp_lut_mul11_chunk_fu_84/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y126  p_Result_i_reg_342_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y126  p_Result_i_reg_342_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X13Y124  reg_184_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X12Y128  ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         1.250       0.850      SLICE_X13Y125  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X17Y124  grp_lut_mul11_chunk_fu_109/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X11Y123  grp_lut_mul11_chunk_fu_84/ap_return_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X11Y123  grp_lut_mul11_chunk_fu_84/ap_return_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X11Y123  grp_lut_mul11_chunk_fu_84/ap_return_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y125  grp_lut_mul11_chunk_fu_84/q0_U/lut_mul11_chunk_q0_rom_U/q0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y126  p_Result_i_reg_342_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y126  p_Result_i_reg_342_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X13Y124  reg_184_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X12Y124  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y125  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y126  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y126  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y128  ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X13Y125  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y124  grp_lut_mul11_chunk_fu_109/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y125  grp_lut_mul11_chunk_fu_109/ap_return_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y124  grp_lut_mul11_chunk_fu_109/ap_return_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y125  grp_lut_mul11_chunk_fu_109/ap_return_reg[2]/C



