# About the SPI Master Simics Test

This test is transacts with the modeled SPI memory attached to spi0.