
stepper_head.elf:     file format elf32-littleriscv


Disassembly of section .init:

00000000 <InterruptVector>:
	void InterruptVector()         __attribute__((naked)) __attribute((section(".init"))) __attribute((weak,alias("InterruptVectorDefault"))) __attribute((naked));
	void InterruptVectorDefault()  __attribute__((naked)) __attribute((section(".init"))) __attribute((naked));
	void InterruptVectorDefault( void )
	{
		#if !defined(FUNCONF_TINYVECTOR) || !FUNCONF_TINYVECTOR
			asm volatile( DEFAULT_INTERRUPT_VECTOR_CONTENTS );
   0:	4700006f          	j	470 <handle_reset>
   4:	0000                	unimp
   6:	0000                	unimp
   8:	051a                	slli	a0,a0,0x6
   a:	0000                	unimp
   c:	051a                	slli	a0,a0,0x6
   e:	0000                	unimp
  10:	bda9                	j	fffffe6a <_eusrstack+0xdfffce6a>
  12:	f3f9                	bnez	a5,ffffffd8 <_eusrstack+0xdfffcfd8>
  14:	051a                	slli	a0,a0,0x6
	...
  1e:	0000                	unimp
  20:	051a                	slli	a0,a0,0x6
  22:	0000                	unimp
  24:	051a                	slli	a0,a0,0x6
	...
  2e:	0000                	unimp
  30:	051a                	slli	a0,a0,0x6
  32:	0000                	unimp
  34:	0000                	unimp
  36:	0000                	unimp
  38:	051a                	slli	a0,a0,0x6
  3a:	0000                	unimp
  3c:	0000                	unimp
  3e:	0000                	unimp
  40:	051a                	slli	a0,a0,0x6
  42:	0000                	unimp
  44:	051a                	slli	a0,a0,0x6
  46:	0000                	unimp
  48:	051a                	slli	a0,a0,0x6
  4a:	0000                	unimp
  4c:	051a                	slli	a0,a0,0x6
  4e:	0000                	unimp
  50:	051a                	slli	a0,a0,0x6
  52:	0000                	unimp
  54:	0596                	slli	a1,a1,0x5
  56:	0000                	unimp
  58:	051a                	slli	a0,a0,0x6
  5a:	0000                	unimp
  5c:	0000                	unimp
  5e:	0000                	unimp
  60:	051a                	slli	a0,a0,0x6
  62:	0000                	unimp
  64:	051a                	slli	a0,a0,0x6
  66:	0000                	unimp
  68:	051a                	slli	a0,a0,0x6
  6a:	0000                	unimp
  6c:	051a                	slli	a0,a0,0x6
  6e:	0000                	unimp
  70:	051a                	slli	a0,a0,0x6
  72:	0000                	unimp
  74:	051a                	slli	a0,a0,0x6
  76:	0000                	unimp
  78:	051a                	slli	a0,a0,0x6
  7a:	0000                	unimp
  7c:	051a                	slli	a0,a0,0x6
  7e:	0000                	unimp
  80:	051a                	slli	a0,a0,0x6
  82:	0000                	unimp
  84:	051a                	slli	a0,a0,0x6
  86:	0000                	unimp
  88:	051a                	slli	a0,a0,0x6
  8a:	0000                	unimp
  8c:	051a                	slli	a0,a0,0x6
	...

Disassembly of section .highcode:

20000000 <iSLERRSSI>:
__HIGH_CODE
int iSLERRSSI() {
#ifdef CH570_CH572
  uint8_t *tx_buf = (uint8_t *)LLE_BUF;
  int len = tx_buf[1];
  return (int8_t)tx_buf[len + 4];
20000000:	c3018793          	addi	a5,gp,-976 # 200002f8 <LLE_BUF>
20000004:	0017c703          	lbu	a4,1(a5)
20000008:	97ba                	add	a5,a5,a4
#else
  return (int8_t)(BB->RSSI >> 0xf);
#endif
}
2000000a:	00478503          	lb	a0,4(a5)
2000000e:	8082                	ret

20000010 <iSLERCRCOK>:
__HIGH_CODE
int iSLERCRCOK() {
#ifdef CH570_CH572
  uint8_t *tx_buf = (uint8_t *)LLE_BUF;
  int len = tx_buf[1];
  return (int8_t)!(tx_buf[len + 5] & 0x10);
20000010:	c3018793          	addi	a5,gp,-976 # 200002f8 <LLE_BUF>
20000014:	0017c703          	lbu	a4,1(a5)
20000018:	97ba                	add	a5,a5,a4
2000001a:	0057c503          	lbu	a0,5(a5)
2000001e:	8111                	srli	a0,a0,0x4
20000020:	00154513          	xori	a0,a0,1
#else
  // Unimplemented!
  return -1;
#endif
}
20000024:	8905                	andi	a0,a0,1
20000026:	8082                	ret

20000028 <iSLERTX>:

__HIGH_CODE
void iSLERTX(uint32_t access_address, uint8_t adv[], size_t len,
             uint8_t channel, uint8_t phy_mode) {
20000028:	1101                	addi	sp,sp,-32
2000002a:	ca26                	sw	s1,20(sp)
  BB->CTRL_TX = (BB->CTRL_TX & 0xfffffffc) | 1;
2000002c:	4000c4b7          	lui	s1,0x4000c
             uint8_t channel, uint8_t phy_mode) {
20000030:	cc22                	sw	s0,24(sp)
  BB->CTRL_TX = (BB->CTRL_TX & 0xfffffffc) | 1;
20000032:	10048413          	addi	s0,s1,256 # 4000c100 <_eusrstack+0x20009100>
20000036:	585c                	lw	a5,52(s0)
             uint8_t channel, uint8_t phy_mode) {
20000038:	ce06                	sw	ra,28(sp)
2000003a:	c84a                	sw	s2,16(sp)
  BB->CTRL_TX = (BB->CTRL_TX & 0xfffffffc) | 1;
2000003c:	9bf1                	andi	a5,a5,-4
             uint8_t channel, uint8_t phy_mode) {
2000003e:	c64e                	sw	s3,12(sp)
20000040:	c452                	sw	s4,8(sp)
20000042:	c256                	sw	s5,4(sp)
  BB->CTRL_TX = (BB->CTRL_TX & 0xfffffffc) | 1;
20000044:	0017e793          	ori	a5,a5,1
             uint8_t channel, uint8_t phy_mode) {
20000048:	8a2a                	mv	s4,a0
  BB->CTRL_TX = (BB->CTRL_TX & 0xfffffffc) | 1;
2000004a:	d85c                	sw	a5,52(s0)

  DevSetChannel(channel);
2000004c:	8536                	mv	a0,a3
             uint8_t channel, uint8_t phy_mode) {
2000004e:	8aae                	mv	s5,a1
20000050:	8932                	mv	s2,a2
20000052:	89ba                	mv	s3,a4
  DevSetChannel(channel);
20000054:	438000e7          	jalr	1080(zero) # 0 <InterruptVector>

  // Disable whitening - MUST be after DevSetChannel which clears bit 6
  BB->CTRL_CFG |= (1 << 6);
20000058:	1004a783          	lw	a5,256(s1)
  DevSetMode(DEVSETMODE_TX);
2000005c:	25800513          	li	a0,600
#endif

#if defined(CH571_CH573)
  DMA->TXBUF = (uint32_t)adv;
#else
  LL->TXBUF = (uint32_t)adv;
20000060:	20048493          	addi	s1,s1,512
  BB->CTRL_CFG |= (1 << 6);
20000064:	0407e793          	ori	a5,a5,64
20000068:	f0f4a023          	sw	a5,-256(s1)
  DevSetMode(DEVSETMODE_TX);
2000006c:	35c000e7          	jalr	860(zero) # 0 <InterruptVector>
  BB->CRCINIT1 = 0x555555;             // crc init
20000070:	005557b7          	lui	a5,0x555
  BB->ACCESSADDRESS1 = access_address; // access address
20000074:	01442623          	sw	s4,12(s0)
  BB->CRCINIT1 = 0x555555;             // crc init
20000078:	55578793          	addi	a5,a5,1365 # 555555 <stepper_head.c.926988c4+0x5533e5>
2000007c:	c05c                	sw	a5,4(s0)
  BB->ACCESSADDRESS2 = access_address;
2000007e:	07442023          	sw	s4,96(s0)
  BB->CRCINIT2 = 0x555555;
20000082:	cc3c                	sw	a5,88(s0)
  BB->CRCPOLY1 = (BB->CRCPOLY1 & 0xff000000) | 0x80032d; // crc poly
20000084:	4414                	lw	a3,8(s0)
20000086:	ff000637          	lui	a2,0xff000
2000008a:	00800737          	lui	a4,0x800
2000008e:	8ef1                	and	a3,a3,a2
20000090:	32d70713          	addi	a4,a4,813 # 80032d <stepper_head.c.926988c4+0x7fe1bd>
20000094:	8ed9                	or	a3,a3,a4
20000096:	c414                	sw	a3,8(s0)
  BB->CRCPOLY2 = (BB->CRCPOLY2 & 0xff000000) | 0x80032d;
20000098:	4c7c                	lw	a5,92(s0)
#endif

  // Wait for tuning bit to clear.
  for (int timeout = 3000; !(RF->RF26 & 0x1000000) && timeout >= 0; timeout--)
2000009a:	4000d6b7          	lui	a3,0x4000d
  BB->CRCPOLY2 = (BB->CRCPOLY2 & 0xff000000) | 0x80032d;
2000009e:	8ff1                	and	a5,a5,a2
200000a0:	8fd9                	or	a5,a5,a4
200000a2:	cc7c                	sw	a5,92(s0)
  LL->TXBUF = (uint32_t)adv;
200000a4:	6785                	lui	a5,0x1
200000a6:	0754ac23          	sw	s5,120(s1)
200000aa:	bba78793          	addi	a5,a5,-1094 # bba <channel_map+0xa>
  for (int timeout = 3000; !(RF->RF26 & 0x1000000) && timeout >= 0; timeout--)
200000ae:	01000637          	lui	a2,0x1000
200000b2:	56b8                	lw	a4,104(a3)
200000b4:	8f71                	and	a4,a4,a2
200000b6:	e319                	bnez	a4,200000bc <iSLERTX+0x94>
200000b8:	17fd                	addi	a5,a5,-1
200000ba:	ffe5                	bnez	a5,200000b2 <iSLERTX+0x8a>
  }
#elif defined(CH571_CH573)
  BB->CTRL_CFG = CTRL_CFG_PHY_1M; // no 2M PHY on ch571/3
#else
  BB->CTRL_CFG = (phy_mode == PHY_2M) ? CTRL_CFG_PHY_2M
                                      : CTRL_CFG_PHY_1M; // default 1M for now
200000bc:	4789                	li	a5,2
200000be:	0af99263          	bne	s3,a5,20000162 <iSLERTX+0x13a>
  BB->CTRL_CFG = (phy_mode == PHY_2M) ? CTRL_CFG_PHY_2M
200000c2:	4000c7b7          	lui	a5,0x4000c
200000c6:	1007a783          	lw	a5,256(a5) # 4000c100 <_eusrstack+0x20009100>
                                      : CTRL_CFG_PHY_1M; // default 1M for now
200000ca:	cff7f793          	andi	a5,a5,-769
  BB->CTRL_CFG = (phy_mode == PHY_2M) ? CTRL_CFG_PHY_2M
200000ce:	4000c737          	lui	a4,0x4000c
200000d2:	10070693          	addi	a3,a4,256 # 4000c100 <_eusrstack+0x20009100>
200000d6:	10f72023          	sw	a5,256(a4)
#endif

#if defined(CH570_CH572)
  BB->BB9 = (BB->BB9 & 0xf9ffffff) | ((phy_mode == PHY_2M) ? 0 : 0x2000000);
200000da:	52dc                	lw	a5,36(a3)
200000dc:	fa000737          	lui	a4,0xfa000
200000e0:	177d                	addi	a4,a4,-1
200000e2:	4609                	li	a2,2
200000e4:	8ff9                	and	a5,a5,a4
200000e6:	4701                	li	a4,0
200000e8:	00c98463          	beq	s3,a2,200000f0 <iSLERTX+0xc8>
200000ec:	02000737          	lui	a4,0x2000
200000f0:	8fd9                	or	a5,a5,a4
200000f2:	4000c737          	lui	a4,0x4000c
200000f6:	d2dc                	sw	a5,36(a3)
#if defined(CH571_CH573)
  BB->BB11 = (BB->BB11 & 0xfffffffc); // |2 for RX
#endif

  // This clears bit 17 (If set, seems to have no impact.)
  LL->LL4 &= 0xfffdffff;
200000f8:	20070793          	addi	a5,a4,512 # 4000c200 <_eusrstack+0x20009200>
200000fc:	4b90                	lw	a2,16(a5)
200000fe:	7581                	lui	a1,0xfffe0
20000100:	15fd                	addi	a1,a1,-1
20000102:	8e6d                	and	a2,a2,a1
20000104:	cb90                	sw	a2,16(a5)

#if !defined(CH571_CH573)
  LL->STATUS = LL_STATUS_TX;
20000106:	00020637          	lui	a2,0x20
2000010a:	c790                	sw	a2,8(a5)
#endif
  LL->TMR = (uint32_t)(len * 512); // needs optimisation, per phy mode
2000010c:	0926                	slli	s2,s2,0x9
2000010e:	0727a223          	sw	s2,100(a5)

  BB->CTRL_CFG |= CTRL_CFG_START_TX;
20000112:	10072783          	lw	a5,256(a4)
20000116:	01000637          	lui	a2,0x1000
2000011a:	8fd1                	or	a5,a5,a2
2000011c:	10f72023          	sw	a5,256(a4)
  BB->CTRL_TX &= 0xfffffffc;
20000120:	5adc                	lw	a5,52(a3)
20000122:	9bf1                	andi	a5,a5,-4
20000124:	dadc                	sw	a5,52(a3)

  LL->LL0 = 2; // Not sure what this does, but on RX it's 1
20000126:	4789                	li	a5,2
20000128:	20f72023          	sw	a5,512(a4)

  while (LL->TMR)
2000012c:	20070413          	addi	s0,a4,512
20000130:	507c                	lw	a5,100(s0)
20000132:	ffed                	bnez	a5,2000012c <iSLERTX+0x104>
    ; // wait for tx buffer to empty
  DevSetMode(0);
20000134:	4501                	li	a0,0
20000136:	35c000e7          	jalr	860(zero) # 0 <InterruptVector>
  if (LL->LL0 & 3) {
2000013a:	401c                	lw	a5,0(s0)
2000013c:	8b8d                	andi	a5,a5,3
2000013e:	cb89                	beqz	a5,20000150 <iSLERTX+0x128>
    LL->CTRL_MOD &= CTRL_MOD_RFSTOP;
20000140:	483c                	lw	a5,80(s0)
20000142:	8ff7f793          	andi	a5,a5,-1793
20000146:	c83c                	sw	a5,80(s0)
    LL->LL0 |= 0x08;
20000148:	401c                	lw	a5,0(s0)
2000014a:	0087e793          	ori	a5,a5,8
2000014e:	c01c                	sw	a5,0(s0)
  }
}
20000150:	40f2                	lw	ra,28(sp)
20000152:	4462                	lw	s0,24(sp)
20000154:	44d2                	lw	s1,20(sp)
20000156:	4942                	lw	s2,16(sp)
20000158:	49b2                	lw	s3,12(sp)
2000015a:	4a22                	lw	s4,8(sp)
2000015c:	4a92                	lw	s5,4(sp)
2000015e:	6105                	addi	sp,sp,32
20000160:	8082                	ret
                                      : CTRL_CFG_PHY_1M; // default 1M for now
20000162:	4000c7b7          	lui	a5,0x4000c
20000166:	1007a783          	lw	a5,256(a5) # 4000c100 <_eusrstack+0x20009100>
2000016a:	cff7f793          	andi	a5,a5,-769
2000016e:	1007e793          	ori	a5,a5,256
20000172:	bfb1                	j	200000ce <iSLERTX+0xa6>

20000174 <iSLERRX>:

__HIGH_CODE
void iSLERRX(uint32_t access_address, uint8_t channel, uint8_t phy_mode) {
20000174:	1101                	addi	sp,sp,-32
20000176:	ca26                	sw	s1,20(sp)
20000178:	84aa                	mv	s1,a0
  DevSetMode(0);
2000017a:	4501                	li	a0,0
void iSLERRX(uint32_t access_address, uint8_t channel, uint8_t phy_mode) {
2000017c:	cc22                	sw	s0,24(sp)
2000017e:	c64e                	sw	s3,12(sp)
20000180:	ce06                	sw	ra,28(sp)
20000182:	c84a                	sw	s2,16(sp)
20000184:	89ae                	mv	s3,a1
20000186:	8432                	mv	s0,a2
  DevSetMode(0);
20000188:	35c000e7          	jalr	860(zero) # 0 <InterruptVector>
  if (LL->LL0 & 3) {
2000018c:	4000c7b7          	lui	a5,0x4000c
20000190:	2007a703          	lw	a4,512(a5) # 4000c200 <_eusrstack+0x20009200>
20000194:	8b0d                	andi	a4,a4,3
20000196:	cf09                	beqz	a4,200001b0 <iSLERRX+0x3c>
20000198:	20078693          	addi	a3,a5,512
    LL->CTRL_MOD &= CTRL_MOD_RFSTOP;
2000019c:	4ab8                	lw	a4,80(a3)
2000019e:	8ff77713          	andi	a4,a4,-1793
200001a2:	cab8                	sw	a4,80(a3)
    LL->LL0 |= 0x08;
200001a4:	2007a703          	lw	a4,512(a5)
200001a8:	00876713          	ori	a4,a4,8
200001ac:	20e7a023          	sw	a4,512(a5)
  }
  LL->TMR = 0;
200001b0:	4000c937          	lui	s2,0x4000c
200001b4:	20090793          	addi	a5,s2,512 # 4000c200 <_eusrstack+0x20009200>
200001b8:	0607a223          	sw	zero,100(a5)

  DevSetChannel(channel);
200001bc:	854e                	mv	a0,s3
200001be:	438000e7          	jalr	1080(zero) # 0 <InterruptVector>
  // Disable whitening - MUST be after DevSetChannel which clears bit 6
  BB->CTRL_CFG |= (1 << 6);
200001c2:	10092783          	lw	a5,256(s2)
  DevSetMode(DEVSETMODE_RX);
200001c6:	15800513          	li	a0,344
  BB->CTRL_CFG |= (1 << 6);
200001ca:	0407e793          	ori	a5,a5,64
200001ce:	10f92023          	sw	a5,256(s2)
  DevSetMode(DEVSETMODE_RX);
200001d2:	35c000e7          	jalr	860(zero) # 0 <InterruptVector>
  }
#elif defined(CH571_CH573)
  BB->CTRL_CFG = CTRL_CFG_PHY_1M; // no 2M PHY on ch571/3
#else
  BB->CTRL_CFG = (phy_mode == PHY_2M) ? CTRL_CFG_PHY_2M
                                      : CTRL_CFG_PHY_1M; // default 1M for now
200001d6:	4789                	li	a5,2
200001d8:	0cf41b63          	bne	s0,a5,200002ae <iSLERRX+0x13a>
  BB->CTRL_CFG = (phy_mode == PHY_2M) ? CTRL_CFG_PHY_2M
200001dc:	10092783          	lw	a5,256(s2)
                                      : CTRL_CFG_PHY_1M; // default 1M for now
200001e0:	cff7f793          	andi	a5,a5,-769
  BB->CTRL_CFG = (phy_mode == PHY_2M) ? CTRL_CFG_PHY_2M
200001e4:	4000c737          	lui	a4,0x4000c
200001e8:	10070693          	addi	a3,a4,256 # 4000c100 <_eusrstack+0x20009100>
200001ec:	10f72023          	sw	a5,256(a4)
#endif

#ifdef CH570_CH572
  BB->BB9 = (BB->BB9 & 0xf9ffffff) | ((phy_mode == PHY_2M) ? 0 : 0x2000000);
200001f0:	52dc                	lw	a5,36(a3)
200001f2:	fa000737          	lui	a4,0xfa000
200001f6:	177d                	addi	a4,a4,-1
200001f8:	4609                	li	a2,2
200001fa:	8ff9                	and	a5,a5,a4
200001fc:	4701                	li	a4,0
200001fe:	00c40463          	beq	s0,a2,20000206 <iSLERRX+0x92>
20000202:	02000737          	lui	a4,0x2000
20000206:	8fd9                	or	a5,a5,a4
20000208:	d2dc                	sw	a5,36(a3)
  RF->RF20 =
      (RF->RF20 & 0xffffffe0) |
2000020a:	4000d7b7          	lui	a5,0x4000d
2000020e:	4bbc                	lw	a5,80(a5)
20000210:	fe07f713          	andi	a4,a5,-32
      ((phy_mode == PHY_2M) ? (tuneFilter2M & 0x1f) : (tuneFilter & 0x1f));
20000214:	4789                	li	a5,2
20000216:	0af41363          	bne	s0,a5,200002bc <iSLERRX+0x148>
2000021a:	c2c1a783          	lw	a5,-980(gp) # 200002f4 <tuneFilter2M>
2000021e:	8bfd                	andi	a5,a5,31
      (RF->RF20 & 0xffffffe0) |
20000220:	8fd9                	or	a5,a5,a4
  RF->RF20 =
20000222:	4000d737          	lui	a4,0x4000d
20000226:	cb3c                	sw	a5,80(a4)
  BB->BB5 = (BB->BB5 & 0xffffffc0) | ((phy_mode == PHY_2M) ? 0xd : 0xb);
20000228:	4000c7b7          	lui	a5,0x4000c
2000022c:	10078793          	addi	a5,a5,256 # 4000c100 <_eusrstack+0x20009100>
20000230:	4bd8                	lw	a4,20(a5)
20000232:	4609                	li	a2,2
20000234:	46b5                	li	a3,13
20000236:	fc077713          	andi	a4,a4,-64
2000023a:	00c40363          	beq	s0,a2,20000240 <iSLERRX+0xcc>
2000023e:	46ad                	li	a3,11
20000240:	8f55                	or	a4,a4,a3
20000242:	cbd8                	sw	a4,20(a5)
  BB->BB7 =
      (BB->BB7 & 0xff00fc00) | ((phy_mode == PHY_2M) ? 0x7f00a0 : 0x79009c);
20000244:	4fd8                	lw	a4,28(a5)
20000246:	ff0107b7          	lui	a5,0xff010
2000024a:	c0078793          	addi	a5,a5,-1024 # ff00fc00 <_eusrstack+0xdf00cc00>
2000024e:	8f7d                	and	a4,a4,a5
20000250:	4789                	li	a5,2
20000252:	06f40863          	beq	s0,a5,200002c2 <iSLERRX+0x14e>
20000256:	007907b7          	lui	a5,0x790
2000025a:	09c78793          	addi	a5,a5,156 # 79009c <stepper_head.c.926988c4+0x78df2c>
  BB->BB7 =
2000025e:	4000c5b7          	lui	a1,0x4000c
      (BB->BB7 & 0xff00fc00) | ((phy_mode == PHY_2M) ? 0x7f00a0 : 0x79009c);
20000262:	8f5d                	or	a4,a4,a5
  BB->BB7 =
20000264:	10058793          	addi	a5,a1,256 # 4000c100 <_eusrstack+0x20009100>
20000268:	cfd8                	sw	a4,28(a5)
  BB->BB4 =
      (BB->BB4 & 0x00ffffff) | ((phy_mode == PHY_2M) ? 0x78000000 : 0x7f000000);
#endif

  BB->ACCESSADDRESS1 = access_address; // access address
  BB->CRCINIT1 = 0x555555;             // crc init
2000026a:	00555737          	lui	a4,0x555
  BB->ACCESSADDRESS1 = access_address; // access address
2000026e:	c7c4                	sw	s1,12(a5)
  BB->CRCINIT1 = 0x555555;             // crc init
20000270:	55570713          	addi	a4,a4,1365 # 555555 <stepper_head.c.926988c4+0x5533e5>
20000274:	c3d8                	sw	a4,4(a5)
#ifdef CH570_CH572
  BB->ACCESSADDRESS2 = access_address;
20000276:	d3a4                	sw	s1,96(a5)
  BB->CRCINIT2 = 0x555555;
20000278:	cfb8                	sw	a4,88(a5)
  BB->CRCPOLY1 = (BB->CRCPOLY1 & 0xff000000) | 0x80032d; // crc poly
2000027a:	4794                	lw	a3,8(a5)
2000027c:	ff000537          	lui	a0,0xff000
20000280:	00800637          	lui	a2,0x800
20000284:	32d60613          	addi	a2,a2,813 # 80032d <stepper_head.c.926988c4+0x7fe1bd>
20000288:	8ee9                	and	a3,a3,a0
2000028a:	8ed1                	or	a3,a3,a2
2000028c:	c794                	sw	a3,8(a5)
  BB->CRCPOLY2 = (BB->CRCPOLY2 & 0xff000000) | 0x80032d;
2000028e:	4ff8                	lw	a4,92(a5)

  LL->LL0 = 1; // Not sure what this does, but on TX it's 2
#ifndef ISLER_CALLBACK
  rx_ready = 0;
#endif
}
20000290:	40f2                	lw	ra,28(sp)
20000292:	4462                	lw	s0,24(sp)
  BB->CRCPOLY2 = (BB->CRCPOLY2 & 0xff000000) | 0x80032d;
20000294:	8f69                	and	a4,a4,a0
20000296:	8f51                	or	a4,a4,a2
20000298:	cff8                	sw	a4,92(a5)
  LL->LL0 = 1; // Not sure what this does, but on TX it's 2
2000029a:	4785                	li	a5,1
2000029c:	20f5a023          	sw	a5,512(a1)
  rx_ready = 0;
200002a0:	c201a223          	sw	zero,-988(gp) # 200002ec <rx_ready>
}
200002a4:	44d2                	lw	s1,20(sp)
200002a6:	4942                	lw	s2,16(sp)
200002a8:	49b2                	lw	s3,12(sp)
200002aa:	6105                	addi	sp,sp,32
200002ac:	8082                	ret
                                      : CTRL_CFG_PHY_1M; // default 1M for now
200002ae:	10092783          	lw	a5,256(s2)
200002b2:	cff7f793          	andi	a5,a5,-769
200002b6:	1007e793          	ori	a5,a5,256
200002ba:	b72d                	j	200001e4 <iSLERRX+0x70>
      ((phy_mode == PHY_2M) ? (tuneFilter2M & 0x1f) : (tuneFilter & 0x1f));
200002bc:	c281a783          	lw	a5,-984(gp) # 200002f0 <tuneFilter>
200002c0:	bfb9                	j	2000021e <iSLERRX+0xaa>
      (BB->BB7 & 0xff00fc00) | ((phy_mode == PHY_2M) ? 0x7f00a0 : 0x79009c);
200002c2:	007f07b7          	lui	a5,0x7f0
200002c6:	0a078793          	addi	a5,a5,160 # 7f00a0 <stepper_head.c.926988c4+0x7edf30>
200002ca:	bf51                	j	2000025e <iSLERRX+0xea>

Disassembly of section .text:

0000035c <DevSetMode>:
  if (mode) {
 35c:	fffd07b7          	lui	a5,0xfffd0
    BB->CTRL_CFG = DEVSETMODE_ON;
 360:	4000c6b7          	lui	a3,0x4000c
 364:	fff78713          	addi	a4,a5,-1 # fffcffff <_eusrstack+0xdffccfff>
 368:	1006a783          	lw	a5,256(a3) # 4000c100 <_eusrstack+0x20009100>
 36c:	8ff9                	and	a5,a5,a4
  if (mode) {
 36e:	c11d                	beqz	a0,394 <DevSetMode+0x38>
    BB->CTRL_CFG = DEVSETMODE_ON;
 370:	00020737          	lui	a4,0x20
 374:	8fd9                	or	a5,a5,a4
 376:	10f6a023          	sw	a5,256(a3)
    RF->RF2 |= 0x330000;
 37a:	4000d737          	lui	a4,0x4000d
 37e:	471c                	lw	a5,8(a4)
 380:	003306b7          	lui	a3,0x330
 384:	8fd5                	or	a5,a5,a3
 386:	c71c                	sw	a5,8(a4)
  LL->CTRL_MOD = mode;
 388:	4000c7b7          	lui	a5,0x4000c
 38c:	20078793          	addi	a5,a5,512 # 4000c200 <_eusrstack+0x20009200>
 390:	cba8                	sw	a0,80(a5)
}
 392:	8082                	ret
    BB->CTRL_CFG = DEVSETMODE_OFF;
 394:	6741                	lui	a4,0x10
 396:	8fd9                	or	a5,a5,a4
 398:	10f6a023          	sw	a5,256(a3) # 330100 <stepper_head.c.926988c4+0x32df90>
    RF->RF2 &= 0xffcdffff;
 39c:	4000d6b7          	lui	a3,0x4000d
 3a0:	469c                	lw	a5,8(a3)
 3a2:	ffce0737          	lui	a4,0xffce0
 3a6:	177d                	addi	a4,a4,-1
 3a8:	8ff9                	and	a5,a5,a4
 3aa:	c69c                	sw	a5,8(a3)
 3ac:	bff1                	j	388 <DevSetMode+0x2c>

000003ae <RFEND_TXCTune>:
  RF->RF1 &= 0xfffffffe;
 3ae:	4000d737          	lui	a4,0x4000d
 3b2:	435c                	lw	a5,4(a4)
      (RF->TXTUNE_CTRL & 0xfffe00ff) | (0xbf00 + (channel_map[channel] << 8));
 3b4:	6685                	lui	a3,0x1
 3b6:	bb068693          	addi	a3,a3,-1104 # bb0 <channel_map>
  RF->RF1 &= 0xfffffffe;
 3ba:	9bf9                	andi	a5,a5,-2
      (RF->TXTUNE_CTRL & 0xfffe00ff) | (0xbf00 + (channel_map[channel] << 8));
 3bc:	96aa                	add	a3,a3,a0
  RF->RF1 &= 0xfffffffe;
 3be:	c35c                	sw	a5,4(a4)
      (RF->TXTUNE_CTRL & 0xfffe00ff) | (0xbf00 + (channel_map[channel] << 8));
 3c0:	0006c783          	lbu	a5,0(a3)
 3c4:	66b1                	lui	a3,0xc
 3c6:	5f10                	lw	a2,56(a4)
 3c8:	f0068693          	addi	a3,a3,-256 # bf00 <stepper_head.c.926988c4+0x9d90>
 3cc:	07a2                	slli	a5,a5,0x8
 3ce:	97b6                	add	a5,a5,a3
 3d0:	7681                	lui	a3,0xfffe0
 3d2:	0ff68693          	addi	a3,a3,255 # fffe00ff <_eusrstack+0xdffdd0ff>
 3d6:	8e75                	and	a2,a2,a3
 3d8:	8fd1                	or	a5,a5,a2
  RF->TXTUNE_CTRL =
 3da:	df1c                	sw	a5,56(a4)
  RF->RF1 |= 1;
 3dc:	435c                	lw	a5,4(a4)
  while (!(RF->TXCTUNE_CO_CTRL & (1 << 25)) ||
 3de:	02000637          	lui	a2,0x2000
         !(RF->TXCTUNE_CO_CTRL & (1 << 26))) {
 3e2:	040006b7          	lui	a3,0x4000
  RF->RF1 |= 1;
 3e6:	0017e793          	ori	a5,a5,1
 3ea:	c35c                	sw	a5,4(a4)
  LL->TMR = 8000;
 3ec:	4000c7b7          	lui	a5,0x4000c
 3f0:	6709                	lui	a4,0x2
 3f2:	f4070713          	addi	a4,a4,-192 # 1f40 <ch32fun.c.64217e43+0xb1c>
 3f6:	20078793          	addi	a5,a5,512 # 4000c200 <_eusrstack+0x20009200>
 3fa:	d3f8                	sw	a4,100(a5)
    if (LL->TMR == 0) {
 3fc:	4000c5b7          	lui	a1,0x4000c
  while (!(RF->TXCTUNE_CO_CTRL & (1 << 25)) ||
 400:	4000d737          	lui	a4,0x4000d
 404:	09072783          	lw	a5,144(a4) # 4000d090 <_eusrstack+0x2000a090>
 408:	8ff1                	and	a5,a5,a2
 40a:	c789                	beqz	a5,414 <RFEND_TXCTune+0x66>
         !(RF->TXCTUNE_CO_CTRL & (1 << 26))) {
 40c:	09072783          	lw	a5,144(a4)
 410:	8ff5                	and	a5,a5,a3
  while (!(RF->TXCTUNE_CO_CTRL & (1 << 25)) ||
 412:	e789                	bnez	a5,41c <RFEND_TXCTune+0x6e>
    if (LL->TMR == 0) {
 414:	20058793          	addi	a5,a1,512 # 4000c200 <_eusrstack+0x20009200>
 418:	53fc                	lw	a5,100(a5)
 41a:	f7ed                	bnez	a5,404 <RFEND_TXCTune+0x56>
  uint8_t nCO = (uint8_t)RF->TXCTUNE_CO_CTRL & 0x3f;
 41c:	4000d7b7          	lui	a5,0x4000d
 420:	0907a503          	lw	a0,144(a5) # 4000d090 <_eusrstack+0x2000a090>
  uint8_t nGA = (uint8_t)(RF->TXCTUNE_GA_CTRL >> 10) & 0x7f;
 424:	0947a783          	lw	a5,148(a5)
  return (nGA << 24) | nCO;
 428:	03f57513          	andi	a0,a0,63
  uint8_t nGA = (uint8_t)(RF->TXCTUNE_GA_CTRL >> 10) & 0x7f;
 42c:	83a9                	srli	a5,a5,0xa
  return (nGA << 24) | nCO;
 42e:	07f7f793          	andi	a5,a5,127
 432:	07e2                	slli	a5,a5,0x18
}
 434:	8d5d                	or	a0,a0,a5
 436:	8082                	ret

00000438 <DevSetChannel>:
  RF->RF11 &= 0xfffffffd;
 438:	4000d737          	lui	a4,0x4000d
 43c:	575c                	lw	a5,44(a4)
  BB->CTRL_CFG = (BB->CTRL_CFG & 0xffffff80) | (channel & 0x7f);
 43e:	07f57513          	andi	a0,a0,127
  RF->RF11 &= 0xfffffffd;
 442:	9bf5                	andi	a5,a5,-3
 444:	d75c                	sw	a5,44(a4)
  BB->CTRL_CFG = (BB->CTRL_CFG & 0xffffff80) | (channel & 0x7f);
 446:	4000c737          	lui	a4,0x4000c
 44a:	10072783          	lw	a5,256(a4) # 4000c100 <_eusrstack+0x20009100>
 44e:	f807f793          	andi	a5,a5,-128
 452:	8fc9                	or	a5,a5,a0
 454:	10f72023          	sw	a5,256(a4)
}
 458:	8082                	ret

0000045a <funPinMode.constprop.0>:
	case GPIO_ModeOut_PP_5mA:
		*(&R32_PA_PD_DRV + OFFSET_FOR_GPIOB(pin)) &= ~(pin & ~PB);
		*(&R32_PA_DIR + OFFSET_FOR_GPIOB(pin))    |= (pin & ~PB);
		break;
	case GPIO_ModeOut_PP_20mA:
		*(&R32_PA_PD_DRV + OFFSET_FOR_GPIOB(pin)) |= (pin & ~PB);
 45a:	400017b7          	lui	a5,0x40001
 45e:	08078793          	addi	a5,a5,128 # 40001080 <_eusrstack+0x1fffe080>
 462:	5bd8                	lw	a4,52(a5)
 464:	8f49                	or	a4,a4,a0
 466:	dbd8                	sw	a4,52(a5)
		*(&R32_PA_DIR + OFFSET_FOR_GPIOB(pin))    |= (pin & ~PB);
 468:	5398                	lw	a4,32(a5)
 46a:	8d59                	or	a0,a0,a4
 46c:	d388                	sw	a0,32(a5)
		break;
	}
}
 46e:	8082                	ret

00000470 <handle_reset>:

#elif defined(CH32V10x) || defined(CH32V20x) || defined(CH32V30x) || defined(CH32L103) ||  defined(CH5xx)

void handle_reset( void )
{
	asm volatile( "\n\
 470:	20000197          	auipc	gp,0x20000
 474:	25818193          	addi	gp,gp,600 # 200006c8 <__global_pointer$>
 478:	20003117          	auipc	sp,0x20003
 47c:	b8810113          	addi	sp,sp,-1144 # 20003000 <_eusrstack>
#endif
			);

	// Careful: Use registers to prevent overwriting of self-data.
	// This clears out BSS.
	asm volatile(
 480:	c2018513          	addi	a0,gp,-992 # 200002e8 <head_position>
 484:	07018593          	addi	a1,gp,112 # 20000738 <_ebss>
 488:	00b57763          	bgeu	a0,a1,496 <handle_reset+0x26>
 48c:	00052023          	sw	zero,0(a0) # ff000000 <_eusrstack+0xdeffd000>
 490:	0511                	addi	a0,a0,4
 492:	feb56de3          	bltu	a0,a1,48c <handle_reset+0x1c>
 496:	09000513          	li	a0,144
 49a:	20000597          	auipc	a1,0x20000
 49e:	b6658593          	addi	a1,a1,-1178 # 20000000 <iSLERRSSI>
 4a2:	20000617          	auipc	a2,0x20000
 4a6:	e2a60613          	addi	a2,a2,-470 # 200002cc <motor>
 4aa:	00c5fa63          	bgeu	a1,a2,4be <handle_reset+0x4e>
 4ae:	00052283          	lw	t0,0(a0)
 4b2:	0055a023          	sw	t0,0(a1)
 4b6:	0511                	addi	a0,a0,4
 4b8:	0591                	addi	a1,a1,4
 4ba:	fec5eae3          	bltu	a1,a2,4ae <handle_reset+0x3e>
 4be:	00000517          	auipc	a0,0x0
 4c2:	71a50513          	addi	a0,a0,1818 # bd8 <_data_lma>
 4c6:	c0418593          	addi	a1,gp,-1020 # 200002cc <motor>
 4ca:	c2018613          	addi	a2,gp,-992 # 200002e8 <head_position>
 4ce:	00c58a63          	beq	a1,a2,4e2 <handle_reset+0x72>
 4d2:	00052283          	lw	t0,0(a0)
 4d6:	0055a023          	sw	t0,0(a1)
 4da:	0511                	addi	a0,a0,4
 4dc:	0591                	addi	a1,a1,4
 4de:	fec5eae3          	bltu	a1,a2,4d2 <handle_reset+0x62>
#endif
: "a0", "a1", "a2", "a3", "memory"
);

	// Setup the interrupt vector, processor status and INTSYSCR.
	asm volatile(
 4e2:	00000793          	li	a5,0
 4e6:	42fd                	li	t0,31
 4e8:	bc029073          	csrw	0xbc0,t0
 4ec:	6289                	lui	t0,0x2
 4ee:	88828293          	addi	t0,t0,-1912 # 1888 <ch32fun.c.64217e43+0x464>
 4f2:	3002a073          	csrs	mstatus,t0
 4f6:	00000297          	auipc	t0,0x0
 4fa:	b0a28293          	addi	t0,t0,-1270 # 0 <InterruptVector>
 4fe:	0032e293          	ori	t0,t0,3
 502:	30529073          	csrw	mtvec,t0
	);

#if defined( FUNCONF_SYSTICK_USE_HCLK ) && FUNCONF_SYSTICK_USE_HCLK && !defined(CH32V10x)
	SysTick->CTLR = 5;
#else
	SysTick->CTLR = 1;
 506:	e000f7b7          	lui	a5,0xe000f
 50a:	4705                	li	a4,1
 50c:	c398                	sw	a4,0(a5)
#endif

	// set mepc to be main as the root app.
	asm volatile(
 50e:	63200793          	li	a5,1586
 512:	34179073          	csrw	mepc,a5
 516:	30200073          	mret

0000051a <ADC1_2_IRQHandler>:
	asm volatile( "1: j 1b" );
 51a:	a001                	j	51a <ADC1_2_IRQHandler>

0000051c <memset>:
WEAK void *memset(void *dest, int c, size_t n) { unsigned char *s = dest; for (; n; n--, s++) *s = c; return dest; }
 51c:	962a                	add	a2,a2,a0
 51e:	87aa                	mv	a5,a0
 520:	00c79363          	bne	a5,a2,526 <memset+0xa>
 524:	8082                	ret
 526:	00b78023          	sb	a1,0(a5) # e000f000 <_eusrstack+0xc000c000>
 52a:	0785                	addi	a5,a5,1
 52c:	bfd5                	j	520 <memset+0x4>

0000052e <SystemInit>:
	}
	else
	{
		if((sc & RB_CLK_SYS_MOD) == 0x40) // PLL div
		{
			SYS_SAFE_ACCESS(
 52e:	400017b7          	lui	a5,0x40001
 532:	05700593          	li	a1,87
 536:	04b78023          	sb	a1,64(a5) # 40001040 <_eusrstack+0x1fffe040>
 53a:	fa800613          	li	a2,-88
 53e:	04c78023          	sb	a2,64(a5)
 542:	0001                	nop
 544:	0001                	nop
 546:	00a7c703          	lbu	a4,10(a5)
 54a:	400026b7          	lui	a3,0x40002
 54e:	0ff77713          	andi	a4,a4,255
 552:	01076713          	ori	a4,a4,16
 556:	00e78523          	sb	a4,10(a5)
 55a:	4705                	li	a4,1
 55c:	80e683a3          	sb	a4,-2041(a3) # 40001807 <_eusrstack+0x1fffe807>
 560:	8056c703          	lbu	a4,-2043(a3)
 564:	0ff77713          	andi	a4,a4,255
 568:	01076713          	ori	a4,a4,16
 56c:	80e682a3          	sb	a4,-2043(a3)
 570:	04078023          	sb	zero,64(a5)
 574:	0001                	nop
 576:	0001                	nop
		{
			SYS_SAFE_ACCESS(
				R8_FLASH_CFG = (sc & 0x1F) ? 0x02 : 0x07;
			);
		}
		SYS_SAFE_ACCESS(
 578:	04b78023          	sb	a1,64(a5)
 57c:	04c78023          	sb	a2,64(a5)
 580:	0001                	nop
 582:	0001                	nop
 584:	04a00713          	li	a4,74
 588:	00e78423          	sb	a4,8(a5)
 58c:	04078023          	sb	zero,64(a5)
 590:	0001                	nop
 592:	0001                	nop
	SetupDebugPrintf();
#endif
#if defined(FUNCONF_SUPPORT_CONSTRUCTORS) && FUNCONF_SUPPORT_CONSTRUCTORS
	CallConstructors();
#endif
}
 594:	8082                	ret

00000596 <LLE_IRQHandler>:
__attribute__((interrupt)) void LLE_IRQHandler() {
 596:	715d                	addi	sp,sp,-80
 598:	dc26                	sw	s1,56(sp)
    rx_flag = LL->STATUS & 1;
 59a:	4000c4b7          	lui	s1,0x4000c
__attribute__((interrupt)) void LLE_IRQHandler() {
 59e:	de22                	sw	s0,60(sp)
    rx_flag = LL->STATUS & 1;
 5a0:	20048413          	addi	s0,s1,512 # 4000c200 <_eusrstack+0x20009200>
__attribute__((interrupt)) void LLE_IRQHandler() {
 5a4:	d23a                	sw	a4,36(sp)
 5a6:	d03e                	sw	a5,32(sp)
 5a8:	ca4a                	sw	s2,20(sp)
    rx_flag = LL->STATUS & 1;
 5aa:	00842903          	lw	s2,8(s0)
    LL->STATUS &= LL->INT_EN;
 5ae:	4458                	lw	a4,12(s0)
 5b0:	441c                	lw	a5,8(s0)
__attribute__((interrupt)) void LLE_IRQHandler() {
 5b2:	da2a                	sw	a0,52(sp)
 5b4:	c686                	sw	ra,76(sp)
 5b6:	c496                	sw	t0,72(sp)
 5b8:	c29a                	sw	t1,68(sp)
 5ba:	c09e                	sw	t2,64(sp)
 5bc:	d82e                	sw	a1,48(sp)
 5be:	d632                	sw	a2,44(sp)
 5c0:	d436                	sw	a3,40(sp)
 5c2:	ce42                	sw	a6,28(sp)
 5c4:	cc46                	sw	a7,24(sp)
 5c6:	c872                	sw	t3,16(sp)
 5c8:	c676                	sw	t4,12(sp)
 5ca:	c47a                	sw	t5,8(sp)
 5cc:	c27e                	sw	t6,4(sp)
    LL->STATUS &= LL->INT_EN;
 5ce:	8ff9                	and	a5,a5,a4
 5d0:	c41c                	sw	a5,8(s0)
    BB->CTRL_TX = (BB->CTRL_TX & 0xfffffffc) | 1;
 5d2:	10048713          	addi	a4,s1,256
 5d6:	5b5c                	lw	a5,52(a4)
  DevSetMode(0);
 5d8:	4501                	li	a0,0
    rx_flag = LL->STATUS & 1;
 5da:	00197913          	andi	s2,s2,1
    BB->CTRL_TX = (BB->CTRL_TX & 0xfffffffc) | 1;
 5de:	9bf1                	andi	a5,a5,-4
 5e0:	0017e793          	ori	a5,a5,1
 5e4:	db5c                	sw	a5,52(a4)
  DevSetMode(0);
 5e6:	3b9d                	jal	35c <DevSetMode>
  LL->CTRL_MOD &= CTRL_MOD_RFSTOP;
 5e8:	483c                	lw	a5,80(s0)
 5ea:	8ff7f793          	andi	a5,a5,-1793
 5ee:	c83c                	sw	a5,80(s0)
  LL->LL0 |= 0x08;
 5f0:	2004a783          	lw	a5,512(s1)
 5f4:	0087e793          	ori	a5,a5,8
 5f8:	20f4a023          	sw	a5,512(s1)
  if (rx_flag) {
 5fc:	00090563          	beqz	s2,606 <LLE_IRQHandler+0x70>
    rx_ready = 1;
 600:	4705                	li	a4,1
 602:	c2e1a223          	sw	a4,-988(gp) # 200002ec <rx_ready>
}
 606:	5472                	lw	s0,60(sp)
 608:	40b6                	lw	ra,76(sp)
 60a:	42a6                	lw	t0,72(sp)
 60c:	4316                	lw	t1,68(sp)
 60e:	4386                	lw	t2,64(sp)
 610:	54e2                	lw	s1,56(sp)
 612:	5552                	lw	a0,52(sp)
 614:	55c2                	lw	a1,48(sp)
 616:	5632                	lw	a2,44(sp)
 618:	56a2                	lw	a3,40(sp)
 61a:	5712                	lw	a4,36(sp)
 61c:	5782                	lw	a5,32(sp)
 61e:	4872                	lw	a6,28(sp)
 620:	48e2                	lw	a7,24(sp)
 622:	4952                	lw	s2,20(sp)
 624:	4e42                	lw	t3,16(sp)
 626:	4eb2                	lw	t4,12(sp)
 628:	4f22                	lw	t5,8(sp)
 62a:	4f92                	lw	t6,4(sp)
 62c:	6161                	addi	sp,sp,80
 62e:	30200073          	mret

00000632 <main>:
  RFCoreInit(LL_TX_POWER_0_DBM);
}

#define ACCESS_ADDRESS 0x12345678

int main() {
 632:	7159                	addi	sp,sp,-112
 634:	d686                	sw	ra,108(sp)
 636:	d4a2                	sw	s0,104(sp)
 638:	d2a6                	sw	s1,100(sp)
 63a:	d0ca                	sw	s2,96(sp)
 63c:	cece                	sw	s3,92(sp)
 63e:	ccd2                	sw	s4,88(sp)
 640:	cad6                	sw	s5,84(sp)
 642:	c8da                	sw	s6,80(sp)
 644:	c6de                	sw	s7,76(sp)
 646:	c4e2                	sw	s8,72(sp)
 648:	c2e6                	sw	s9,68(sp)
 64a:	c0ea                	sw	s10,64(sp)
  SystemInit();
 64c:	35cd                	jal	52e <SystemInit>
  funPinMode(AIN1, GPIO_CFGLR_OUT_10Mhz_PP);
 64e:	04000513          	li	a0,64
 652:	3521                	jal	45a <funPinMode.constprop.0>
  funPinMode(AIN2, GPIO_CFGLR_OUT_10Mhz_PP);
 654:	08000513          	li	a0,128
 658:	3509                	jal	45a <funPinMode.constprop.0>
  funPinMode(BIN1, GPIO_CFGLR_OUT_10Mhz_PP);
 65a:	40000513          	li	a0,1024
 65e:	3bf5                	jal	45a <funPinMode.constprop.0>
  funPinMode(BIN2, GPIO_CFGLR_OUT_10Mhz_PP);
 660:	6c05                	lui	s8,0x1
 662:	800c0513          	addi	a0,s8,-2048 # 800 <main+0x1ce>
 666:	3bd5                	jal	45a <funPinMode.constprop.0>
  funDigitalWrite(s->pin_a1, a1);
 668:	c0418713          	addi	a4,gp,-1020 # 200002cc <motor>
 66c:	4314                	lw	a3,0(a4)
 66e:	400017b7          	lui	a5,0x40001
 672:	08078793          	addi	a5,a5,128 # 40001080 <_eusrstack+0x1fffe080>
 676:	d7d4                	sw	a3,44(a5)
  funDigitalWrite(s->pin_a2, a2);
 678:	4354                	lw	a3,4(a4)
  LL->LL7 = 0x76;
 67a:	07600613          	li	a2,118
 67e:	d7d4                	sw	a3,44(a5)
  funDigitalWrite(s->pin_b1, b1);
 680:	4714                	lw	a3,8(a4)
  RF->RF10 = 0x480;
 682:	4000d4b7          	lui	s1,0x4000d
  BB->BB14 = 0x2020c;
 686:	00020937          	lui	s2,0x20
 68a:	d7d4                	sw	a3,44(a5)
  funDigitalWrite(s->pin_b2, b2);
 68c:	4758                	lw	a4,12(a4)
  LL->LL5 = 0x8c;
 68e:	4000c6b7          	lui	a3,0x4000c
  NVIC->VTFIDR[3] = 0x14;
 692:	4bd1                	li	s7,20
 694:	d7d8                	sw	a4,44(a5)
  LL->LL5 = 0x8c;
 696:	20068793          	addi	a5,a3,512 # 4000c200 <_eusrstack+0x20009200>
 69a:	08c00713          	li	a4,140
 69e:	cbd8                	sw	a4,20(a5)
  LL->LL7 = 0x76;
 6a0:	cfd0                	sw	a2,28(a5)
  LL->LL9 = 0x8c;
 6a2:	d3d8                	sw	a4,36(a5)
  LL->LL13 = 0x8c;
 6a4:	dbd8                	sw	a4,52(a5)
  LL->LL17 = 0x8c;
 6a6:	c3f8                	sw	a4,68(a5)
  LL->LL19 = 0x76;
 6a8:	c7f0                	sw	a2,76(a5)
  LL->LL11 = 0x6c;
 6aa:	06c00713          	li	a4,108
 6ae:	d7d8                	sw	a4,44(a5)
  LL->LL15 = 0x6c;
 6b0:	dfd8                	sw	a4,60(a5)
  LL->LL1 = 0x78;
 6b2:	07800713          	li	a4,120
 6b6:	c3d8                	sw	a4,4(a5)
  LL->INT_EN = 0x16000f;
 6b8:	00160737          	lui	a4,0x160
  LL->LL21 = 0;
 6bc:	0407aa23          	sw	zero,84(a5)
  LL->INT_EN = 0x16000f;
 6c0:	073d                	addi	a4,a4,15
 6c2:	c7d8                	sw	a4,12(a5)
  LL->RXBUF = (uint32_t)LLE_BUF;
 6c4:	c3018713          	addi	a4,gp,-976 # 200002f8 <LLE_BUF>
 6c8:	dff8                	sw	a4,124(a5)
  LL->STATUS = 0xffffffff;
 6ca:	577d                	li	a4,-1
 6cc:	c798                	sw	a4,8(a5)
  RF->RF10 = 0x480;
 6ce:	48000793          	li	a5,1152
 6d2:	d49c                	sw	a5,40(s1)
  RF->RF12 &= 0xfff9ffff;
 6d4:	589c                	lw	a5,48(s1)
 6d6:	fffa0737          	lui	a4,0xfffa0
 6da:	177d                	addi	a4,a4,-1
 6dc:	8ff9                	and	a5,a5,a4
 6de:	d89c                	sw	a5,48(s1)
  RF->RF12 |= 0x70000000;
 6e0:	589c                	lw	a5,48(s1)
 6e2:	70000737          	lui	a4,0x70000
  RF->RF15 = (RF->RF15 & 0xf8ffffff) | 0x2000000;
 6e6:	02000637          	lui	a2,0x2000
  RF->RF12 |= 0x70000000;
 6ea:	8fd9                	or	a5,a5,a4
 6ec:	d89c                	sw	a5,48(s1)
  RF->RF15 = (RF->RF15 & 0xf8ffffff) | 0x2000000;
 6ee:	5cd8                	lw	a4,60(s1)
 6f0:	f90007b7          	lui	a5,0xf9000
 6f4:	17fd                	addi	a5,a5,-1
 6f6:	8f7d                	and	a4,a4,a5
 6f8:	8f51                	or	a4,a4,a2
 6fa:	dcd8                	sw	a4,60(s1)
  RF->RF15 = (RF->RF15 & 0x1fffffff) | 0x40000000;
 6fc:	5cdc                	lw	a5,60(s1)
 6fe:	40000737          	lui	a4,0x40000
  BB->CTRL_TX = (BB->CTRL_TX & 0x1ffffff) | (TxPower | 0x40) << 0x19;
 702:	167d                	addi	a2,a2,-1
  RF->RF15 = (RF->RF15 & 0x1fffffff) | 0x40000000;
 704:	078e                	slli	a5,a5,0x3
 706:	838d                	srli	a5,a5,0x3
 708:	8fd9                	or	a5,a5,a4
 70a:	dcdc                	sw	a5,60(s1)
  RF->RF18 &= 0xfff8ffff;
 70c:	44bc                	lw	a5,72(s1)
 70e:	fff90737          	lui	a4,0xfff90
 712:	177d                	addi	a4,a4,-1
 714:	8ff9                	and	a5,a5,a4
 716:	c4bc                	sw	a5,72(s1)
  RF->RF20 = (RF->RF20 & 0xfffff8ff) | 0x300;
 718:	48b8                	lw	a4,80(s1)
  DevSetMode(DEVSETMODE_TUNE);
 71a:	55800513          	li	a0,1368
 71e:	c0418413          	addi	s0,gp,-1020 # 200002cc <motor>
  RF->RF20 = (RF->RF20 & 0xfffff8ff) | 0x300;
 722:	8ff77713          	andi	a4,a4,-1793
 726:	30076713          	ori	a4,a4,768
 72a:	c8b8                	sw	a4,80(s1)
  RF->RF23 |= 0x70000;
 72c:	4cfc                	lw	a5,92(s1)
 72e:	00070737          	lui	a4,0x70
 732:	c3018993          	addi	s3,gp,-976 # 200002f8 <LLE_BUF>
 736:	8fd9                	or	a5,a5,a4
 738:	ccfc                	sw	a5,92(s1)
  RF->RF23 |= 0x700000;
 73a:	4cfc                	lw	a5,92(s1)
 73c:	00700737          	lui	a4,0x700
    txctune_co[f] = tune | (tune << 4);
 740:	1c41                	addi	s8,s8,-16
  RF->RF23 |= 0x700000;
 742:	8fd9                	or	a5,a5,a4
 744:	ccfc                	sw	a5,92(s1)
  BB->BB14 = 0x2020c;
 746:	10068713          	addi	a4,a3,256
 74a:	20c90793          	addi	a5,s2,524 # 2020c <stepper_head.c.926988c4+0x1e09c>
 74e:	df1c                	sw	a5,56(a4)
  BB->BB15 = 0x50;
 750:	05000793          	li	a5,80
 754:	df5c                	sw	a5,60(a4)
  BB->CTRL_TX = (BB->CTRL_TX & 0x1ffffff) | (TxPower | 0x40) << 0x19;
 756:	5b5c                	lw	a5,52(a4)
 758:	8ff1                	and	a5,a5,a2
 75a:	a4000637          	lui	a2,0xa4000
 75e:	8fd1                	or	a5,a5,a2
 760:	db5c                	sw	a5,52(a4)
  BB->CTRL_CFG &= 0xfffffcff;
 762:	1006a703          	lw	a4,256(a3)
  NVIC->VTFIDR[3] = 0x14;
 766:	e000e7b7          	lui	a5,0xe000e
  BB->CTRL_CFG &= 0xfffffcff;
 76a:	cff77713          	andi	a4,a4,-769
 76e:	10e6a023          	sw	a4,256(a3)
  NVIC->VTFIDR[3] = 0x14;
 772:	057789a3          	sb	s7,83(a5) # e000e053 <_eusrstack+0xc000b053>
  DevSetMode(DEVSETMODE_TUNE);
 776:	36dd                	jal	35c <DevSetMode>
  RF->RF1 &= 0xfffffeff;
 778:	40d8                	lw	a4,4(s1)
  RF->RF10 &= 0xffffefff;
 77a:	76fd                	lui	a3,0xfffff
 77c:	16fd                	addi	a3,a3,-1
  RF->RF1 &= 0xfffffeff;
 77e:	eff77713          	andi	a4,a4,-257
 782:	c0d8                	sw	a4,4(s1)
  RF->RF10 &= 0xffffefff;
 784:	5498                	lw	a4,40(s1)
  uint32_t tune2401 = RFEND_TXCTune(37);
 786:	02500513          	li	a0,37
  RF->RF10 &= 0xffffefff;
 78a:	8f75                	and	a4,a4,a3
 78c:	d498                	sw	a4,40(s1)
  RF->RF11 &= 0xffffffef;
 78e:	54d8                	lw	a4,44(s1)
 790:	9b3d                	andi	a4,a4,-17
 792:	d4d8                	sw	a4,44(s1)
  RF->RF2 |= 0x20000;
 794:	449c                	lw	a5,8(s1)
 796:	0127e7b3          	or	a5,a5,s2
 79a:	c49c                	sw	a5,8(s1)
  RF->RF1 |= 0x10;
 79c:	40dc                	lw	a5,4(s1)
 79e:	0107e793          	ori	a5,a5,16
 7a2:	c0dc                	sw	a5,4(s1)
  uint32_t tune2401 = RFEND_TXCTune(37);
 7a4:	3129                	jal	3ae <RFEND_TXCTune>
 7a6:	84aa                	mv	s1,a0
  uint8_t nGA2401 = (uint8_t)(tune2401 >> 24) & 0x7f;
 7a8:	01855b13          	srli	s6,a0,0x18
  uint32_t tune2480 = RFEND_TXCTune(39);
 7ac:	02700513          	li	a0,39
 7b0:	3efd                	jal	3ae <RFEND_TXCTune>
 7b2:	892a                	mv	s2,a0
  uint8_t nGA2480 = (uint8_t)(tune2480 >> 24) & 0x7f;
 7b4:	01855d13          	srli	s10,a0,0x18
  uint32_t tune2440 = RFEND_TXCTune(18);
 7b8:	4549                	li	a0,18
 7ba:	3ed5                	jal	3ae <RFEND_TXCTune>
  uint8_t nCO2440 = (uint8_t)(tune2440 & 0x3f);
 7bc:	03f57c93          	andi	s9,a0,63
  uint8_t nGA2440 = (uint8_t)(tune2440 >> 24) & 0x7f;
 7c0:	01855a93          	srli	s5,a0,0x18
  uint8_t txctune_co[sizeof(RF->TXCTUNE_CO)] = {0};
 7c4:	02400613          	li	a2,36
  uint32_t tune2440 = RFEND_TXCTune(18);
 7c8:	8a2a                	mv	s4,a0
  uint32_t dCO0140 = nCO2401 - nCO2440;
 7ca:	03f4f493          	andi	s1,s1,63
  uint8_t txctune_co[sizeof(RF->TXCTUNE_CO)] = {0};
 7ce:	4581                	li	a1,0
 7d0:	0868                	addi	a0,sp,28
  uint32_t dCO0140 = nCO2401 - nCO2440;
 7d2:	419484b3          	sub	s1,s1,s9
  uint8_t txctune_co[sizeof(RF->TXCTUNE_CO)] = {0};
 7d6:	cc02                	sw	zero,24(sp)
 7d8:	3391                	jal	51c <memset>
 7da:	037487b3          	mul	a5,s1,s7
  uint32_t dCO4080 = nCO2440 - nCO2480;
 7de:	03f97913          	andi	s2,s2,63
  uint8_t nGA2401 = (uint8_t)(tune2401 >> 24) & 0x7f;
 7e2:	07fb7b13          	andi	s6,s6,127
  uint8_t nGA2480 = (uint8_t)(tune2480 >> 24) & 0x7f;
 7e6:	07fd7d13          	andi	s10,s10,127
  uint8_t nGA2440 = (uint8_t)(tune2440 >> 24) & 0x7f;
 7ea:	07fafa93          	andi	s5,s5,127
  uint32_t dCO4080 = nCO2440 - nCO2480;
 7ee:	412c8933          	sub	s2,s9,s2
  for (int f = 0; f < int_points; f++) {
 7f2:	4701                	li	a4,0
    tune = (dCO0140 * (int_points - f)) / int_points;
 7f4:	4651                	li	a2,20
    txctune_co[f] = tune | (tune << 4);
 7f6:	0834                	addi	a3,sp,24
 7f8:	00e68533          	add	a0,a3,a4
    tune = (dCO0140 * (int_points - f)) / int_points;
 7fc:	02c7d5b3          	divu	a1,a5,a2
  for (int f = 0; f < int_points; f++) {
 800:	0705                	addi	a4,a4,1
 802:	8f85                	sub	a5,a5,s1
    txctune_co[f] = tune | (tune << 4);
 804:	00459693          	slli	a3,a1,0x4
 808:	0186f6b3          	and	a3,a3,s8
 80c:	8ecd                	or	a3,a3,a1
 80e:	00d50023          	sb	a3,0(a0)
  for (int f = 0; f < int_points; f++) {
 812:	fec712e3          	bne	a4,a2,7f6 <main+0x1c4>
    txctune_co[f] = tune | (tune << 4);
 816:	6605                	lui	a2,0x1
  for (int f = 0; f < int_points; f++) {
 818:	4681                	li	a3,0
    tune = (dCO4080 * (f - int_points)) / int_points;
 81a:	48d1                	li	a7,20
    txctune_co[f] = tune | (tune << 4);
 81c:	1641                	addi	a2,a2,-16
  for (int f = int_points; f < sizeof(RF->TXCTUNE_CO); f++) {
 81e:	02800513          	li	a0,40
    tune = (dCO4080 * (f - int_points)) / int_points;
 822:	0316d5b3          	divu	a1,a3,a7
    txctune_co[f] = tune | (tune << 4);
 826:	083c                	addi	a5,sp,24
 828:	00e78833          	add	a6,a5,a4
  for (int f = int_points; f < sizeof(RF->TXCTUNE_CO); f++) {
 82c:	0705                	addi	a4,a4,1
 82e:	96ca                	add	a3,a3,s2
    txctune_co[f] = tune | (tune << 4);
 830:	00459793          	slli	a5,a1,0x4
 834:	8ff1                	and	a5,a5,a2
 836:	8fcd                	or	a5,a5,a1
 838:	00f80023          	sb	a5,0(a6)
  for (int f = int_points; f < sizeof(RF->TXCTUNE_CO); f++) {
 83c:	fea713e3          	bne	a4,a0,822 <main+0x1f0>
 840:	083c                	addi	a5,sp,24
  for (int i = 0; i < sizeof(txctune_co) / 4; i++) {
 842:	4681                	li	a3,0
    RF->TXCTUNE_CO[i] = ((uint32_t *)txctune_co)[i];
 844:	4000d537          	lui	a0,0x4000d
  for (int i = 0; i < sizeof(txctune_co) / 4; i++) {
 848:	4629                	li	a2,10
    RF->TXCTUNE_CO[i] = ((uint32_t *)txctune_co)[i];
 84a:	438c                	lw	a1,0(a5)
 84c:	02868713          	addi	a4,a3,40 # fffff028 <_eusrstack+0xdfffc028>
 850:	070a                	slli	a4,a4,0x2
 852:	972a                	add	a4,a4,a0
 854:	c30c                	sw	a1,0(a4)
  for (int i = 0; i < sizeof(txctune_co) / 4; i++) {
 856:	0685                	addi	a3,a3,1
 858:	0791                	addi	a5,a5,4
 85a:	fec698e3          	bne	a3,a2,84a <main+0x218>
  uint32_t dGA0140 = nGA2401 - nGA2440;
 85e:	415b0b33          	sub	s6,s6,s5
  uint32_t dGA4080 = nGA2440 - nGA2480;
 862:	4695                	li	a3,5
 864:	02db06b3          	mul	a3,s6,a3
    txctune_ga[f] = tune | (tune << 4);
 868:	6605                	lui	a2,0x1
  uint32_t dGA4080 = nGA2440 - nGA2480;
 86a:	41aa8ab3          	sub	s5,s5,s10
  uint8_t txctune_ga[sizeof(RF->TXCTUNE_GA)] = {0};
 86e:	c602                	sw	zero,12(sp)
 870:	c802                	sw	zero,16(sp)
 872:	ca02                	sw	zero,20(sp)
  for (int f = 1; f < int_points; f++) {
 874:	4785                	li	a5,1
    tune = (dGA0140 * (int_points - f)) / int_points;
 876:	4599                	li	a1,6
    txctune_ga[f] = tune | (tune << 4);
 878:	1641                	addi	a2,a2,-16
 87a:	0078                	addi	a4,sp,12
    tune = (dGA0140 * (int_points - f)) / int_points;
 87c:	02b6d533          	divu	a0,a3,a1
    txctune_ga[f] = tune | (tune << 4);
 880:	00f70833          	add	a6,a4,a5
  for (int f = 1; f < int_points; f++) {
 884:	0785                	addi	a5,a5,1
 886:	416686b3          	sub	a3,a3,s6
    txctune_ga[f] = tune | (tune << 4);
 88a:	00451713          	slli	a4,a0,0x4
 88e:	8f71                	and	a4,a4,a2
 890:	8f49                	or	a4,a4,a0
 892:	00e80023          	sb	a4,0(a6)
  for (int f = 1; f < int_points; f++) {
 896:	feb792e3          	bne	a5,a1,87a <main+0x248>
    txctune_ga[f] = tune | (tune << 4);
 89a:	6605                	lui	a2,0x1
  for (int f = 1; f < int_points; f++) {
 89c:	4701                	li	a4,0
    tune = (dGA4080 * (f - int_points)) / int_points;
 89e:	4319                	li	t1,6
    txctune_ga[f] = tune | (tune << 4);
 8a0:	ff060893          	addi	a7,a2,-16 # ff0 <_data_lma+0x418>
  for (int f = int_points; f < sizeof(RF->TXCTUNE_GA) - 1; f++) {
 8a4:	452d                	li	a0,11
    tune = (dGA4080 * (f - int_points)) / int_points;
 8a6:	026755b3          	divu	a1,a4,t1
    txctune_ga[f] = tune | (tune << 4);
 8aa:	0074                	addi	a3,sp,12
 8ac:	00f68833          	add	a6,a3,a5
  for (int f = int_points; f < sizeof(RF->TXCTUNE_GA) - 1; f++) {
 8b0:	0785                	addi	a5,a5,1
 8b2:	9756                	add	a4,a4,s5
    txctune_ga[f] = tune | (tune << 4);
 8b4:	00459693          	slli	a3,a1,0x4
 8b8:	0116f6b3          	and	a3,a3,a7
 8bc:	8ecd                	or	a3,a3,a1
 8be:	00d80023          	sb	a3,0(a6)
  for (int f = int_points; f < sizeof(RF->TXCTUNE_GA) - 1; f++) {
 8c2:	fea792e3          	bne	a5,a0,8a6 <main+0x274>
    RF->TXCTUNE_GA[i] = ((uint32_t *)txctune_ga)[i];
 8c6:	46b2                	lw	a3,12(sp)
 8c8:	4000d7b7          	lui	a5,0x4000d
 8cc:	08078713          	addi	a4,a5,128 # 4000d080 <_eusrstack+0x2000a080>
 8d0:	c734                	sw	a3,72(a4)
 8d2:	46c2                	lw	a3,16(sp)
 8d4:	c774                	sw	a3,76(a4)
 8d6:	46d2                	lw	a3,20(sp)
 8d8:	cb34                	sw	a3,80(a4)
  RF->RF1 &= 0xffffffef;
 8da:	43d8                	lw	a4,4(a5)
  RF->RF20 &= 0xfffeffff;
 8dc:	76c1                	lui	a3,0xffff0
 8de:	16fd                	addi	a3,a3,-1
  RF->RF1 &= 0xffffffef;
 8e0:	9b3d                	andi	a4,a4,-17
 8e2:	c3d8                	sw	a4,4(a5)
  RF->RF1 &= 0xfffffffe;
 8e4:	43d8                	lw	a4,4(a5)
 8e6:	9b79                	andi	a4,a4,-2
 8e8:	c3d8                	sw	a4,4(a5)
  RF->RF10 |= 0x1000;
 8ea:	5798                	lw	a4,40(a5)
 8ec:	8f51                	or	a4,a4,a2
 8ee:	d798                	sw	a4,40(a5)
  RF->RF11 |= 0x10;
 8f0:	57d8                	lw	a4,44(a5)
 8f2:	01076713          	ori	a4,a4,16
 8f6:	d7d8                	sw	a4,44(a5)
  RF->TXTUNE_CTRL = (RF->TXTUNE_CTRL & 0xffffffc0) | (tune2440 & 0x3f);
 8f8:	5f98                	lw	a4,56(a5)
 8fa:	fc077713          	andi	a4,a4,-64
 8fe:	01976733          	or	a4,a4,s9
 902:	df98                	sw	a4,56(a5)
  RF->TXTUNE_CTRL = (RF->TXTUNE_CTRL & 0x80ffffff) | (tune2440 & 0x7f000000);
 904:	5f88                	lw	a0,56(a5)
 906:	81000737          	lui	a4,0x81000
 90a:	177d                	addi	a4,a4,-1
 90c:	8f69                	and	a4,a4,a0
 90e:	7f000537          	lui	a0,0x7f000
 912:	00aa7533          	and	a0,s4,a0
 916:	8d59                	or	a0,a0,a4
 918:	df88                	sw	a0,56(a5)
  RF->RF1 |= 0x100;
 91a:	43d8                	lw	a4,4(a5)
 91c:	10076713          	ori	a4,a4,256
 920:	c3d8                	sw	a4,4(a5)
  RF->RF20 &= 0xfffeffff;
 922:	4bb8                	lw	a4,80(a5)
 924:	8f75                	and	a4,a4,a3
 926:	cbb8                	sw	a4,80(a5)
  RF->RF2 |= 0x200000;
 928:	4798                	lw	a4,8(a5)
 92a:	002006b7          	lui	a3,0x200
 92e:	8f55                	or	a4,a4,a3
 930:	c798                	sw	a4,8(a5)
  RF->RF3 = (RF->RF3 & 0xffffffef) | 0x10;
 932:	47d8                	lw	a4,12(a5)
  while (LL->TMR && ((RF->RXTUNE >> 8) & 1))
 934:	4000c6b7          	lui	a3,0x4000c
  RF->RF3 = (RF->RF3 & 0xffffffef) | 0x10;
 938:	01076713          	ori	a4,a4,16
 93c:	c7d8                	sw	a4,12(a5)
  RF->RF1 |= 0x1000;
 93e:	43d8                	lw	a4,4(a5)
 940:	8f51                	or	a4,a4,a2
 942:	c3d8                	sw	a4,4(a5)
  LL->TMR = 100;
 944:	4000c7b7          	lui	a5,0x4000c
 948:	06400713          	li	a4,100
 94c:	20078793          	addi	a5,a5,512 # 4000c200 <_eusrstack+0x20009200>
 950:	d3f8                	sw	a4,100(a5)
  while (LL->TMR && ((RF->RXTUNE >> 8) & 1))
 952:	4000d737          	lui	a4,0x4000d
 956:	20068793          	addi	a5,a3,512 # 4000c200 <_eusrstack+0x20009200>
 95a:	53fc                	lw	a5,100(a5)
 95c:	c791                	beqz	a5,968 <main+0x336>
 95e:	09c72783          	lw	a5,156(a4) # 4000d09c <_eusrstack+0x2000a09c>
 962:	1007f793          	andi	a5,a5,256
 966:	fbe5                	bnez	a5,956 <main+0x324>
  tuneFilter = RF->RXTUNE & 0x1f;
 968:	4000d7b7          	lui	a5,0x4000d
 96c:	08078713          	addi	a4,a5,128 # 4000d080 <_eusrstack+0x2000a080>
 970:	4f54                	lw	a3,28(a4)
 972:	c2818713          	addi	a4,gp,-984 # 200002f0 <tuneFilter>
 976:	8afd                	andi	a3,a3,31
 978:	c314                	sw	a3,0(a4)
  RF->RF20 |= 0x10000;
 97a:	4bb4                	lw	a3,80(a5)
 97c:	6641                	lui	a2,0x10
 97e:	8ed1                	or	a3,a3,a2
 980:	cbb4                	sw	a3,80(a5)
  RF->RF20 = (RF->RF20 & 0xffffffe0) | tuneFilter;
 982:	4bb4                	lw	a3,80(a5)
 984:	4310                	lw	a2,0(a4)
 986:	9a81                	andi	a3,a3,-32
 988:	8ed1                	or	a3,a3,a2
 98a:	cbb4                	sw	a3,80(a5)
  RF->RF2 &= 0xffdfffff;
 98c:	4794                	lw	a3,8(a5)
 98e:	ffe00637          	lui	a2,0xffe00
 992:	167d                	addi	a2,a2,-1
 994:	8ef1                	and	a3,a3,a2
 996:	c794                	sw	a3,8(a5)
  tuneFilter2M = (tuneFilter + 2 < 0x1f) ? (tuneFilter + 2) : 0x1f;
 998:	4314                	lw	a3,0(a4)
 99a:	4679                	li	a2,30
 99c:	47fd                	li	a5,31
 99e:	0689                	addi	a3,a3,2
 9a0:	00d66463          	bltu	a2,a3,9a8 <main+0x376>
 9a4:	431c                	lw	a5,0(a4)
 9a6:	0789                	addi	a5,a5,2
 9a8:	c2f1a623          	sw	a5,-980(gp) # 200002f4 <tuneFilter2M>
  RF->RF22 &= 0xfffeffff;
 9ac:	4000d7b7          	lui	a5,0x4000d
 9b0:	4fb8                	lw	a4,88(a5)
 9b2:	76c1                	lui	a3,0xffff0
 9b4:	16fd                	addi	a3,a3,-1
 9b6:	8f75                	and	a4,a4,a3
 9b8:	cfb8                	sw	a4,88(a5)
  RF->RF2 |= 0x10000;
 9ba:	4798                	lw	a4,8(a5)
 9bc:	66c1                	lui	a3,0x10
  DevSetMode(0);
 9be:	4501                	li	a0,0
  RF->RF2 |= 0x10000;
 9c0:	8f55                	or	a4,a4,a3
 9c2:	c798                	sw	a4,8(a5)
  RF->RF3 = (RF->RF3 & 0xfffffeff) | 0x100;
 9c4:	47d8                	lw	a4,12(a5)
  RF->RF1 = (RF->RF1 & 0xfffeffff) | 0x100000;
 9c6:	ffef06b7          	lui	a3,0xffef0
 9ca:	16fd                	addi	a3,a3,-1
  RF->RF3 = (RF->RF3 & 0xfffffeff) | 0x100;
 9cc:	10076713          	ori	a4,a4,256
 9d0:	c7d8                	sw	a4,12(a5)
  RF->RF1 = (RF->RF1 & 0xfffeffff) | 0x100000;
 9d2:	43d8                	lw	a4,4(a5)

  // Disable Whitening
  BB->CTRL_CFG |= (1 << 6);

  // Start Listening
  Frame_RX(ACCESS_ADDRESS, 37, PHY_1M);
 9d4:	123454b7          	lui	s1,0x12345
 9d8:	8f75                	and	a4,a4,a3
 9da:	001006b7          	lui	a3,0x100
 9de:	8f55                	or	a4,a4,a3
 9e0:	c3d8                	sw	a4,4(a5)
  DevSetMode(0);
 9e2:	3aad                	jal	35c <DevSetMode>
  NVIC->IPRIOR[0x15] |= 0x80;
 9e4:	e000e737          	lui	a4,0xe000e
 9e8:	41574783          	lbu	a5,1045(a4) # e000e415 <_eusrstack+0xc000b415>
 9ec:	67848513          	addi	a0,s1,1656 # 12345678 <stepper_head.c.926988c4+0x12343508>
 9f0:	4605                	li	a2,1
 9f2:	f807e793          	ori	a5,a5,-128
 9f6:	0ff7f793          	andi	a5,a5,255
 9fa:	40f70aa3          	sb	a5,1045(a4)
	NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
 9fe:	002007b7          	lui	a5,0x200
 a02:	10f72023          	sw	a5,256(a4)
  funDigitalWrite(s->pin_a1, a1);
 a06:	4018                	lw	a4,0(s0)
 a08:	400017b7          	lui	a5,0x40001
 a0c:	08078793          	addi	a5,a5,128 # 40001080 <_eusrstack+0x1fffe080>
 a10:	df98                	sw	a4,56(a5)
  funDigitalWrite(s->pin_a2, a2);
 a12:	4058                	lw	a4,4(s0)
  Frame_RX(ACCESS_ADDRESS, 37, PHY_1M);
 a14:	02500593          	li	a1,37
      // pBuf[4] = S1, pBuf[5] = D1, pBuf[6] = E1 (for base)
      // pBuf[7] = S2 (speed for head)
      // pBuf[8] = D2 (direction for head)
      // pBuf[9] = E2 (enable for head)

      if (pBuf[2] == 0xCA && pBuf[3] == 0xFE) {
 a18:	0ca00b13          	li	s6,202
  funDigitalWrite(s->pin_a2, a2);
 a1c:	d7d8                	sw	a4,44(a5)
  funDigitalWrite(s->pin_b1, b1);
 a1e:	4418                	lw	a4,8(s0)
        motor.speed = pBuf[7];
        motor.dir = pBuf[8];
        motor.enable = pBuf[9];
      }

      Frame_RX(ACCESS_ADDRESS, 37, PHY_1M);
 a20:	67848493          	addi	s1,s1,1656
      if (pBuf[2] == 0xCA && pBuf[3] == 0xFE) {
 a24:	0fe00b93          	li	s7,254
  funDigitalWrite(s->pin_b1, b1);
 a28:	df98                	sw	a4,56(a5)
  funDigitalWrite(s->pin_b2, b2);
 a2a:	4458                	lw	a4,12(s0)
	uint32_t targend = SysTick->CNTL + n;
 a2c:	e000fa37          	lui	s4,0xe000f
 a30:	d7d8                	sw	a4,44(a5)
  BB->CTRL_CFG |= (1 << 6);
 a32:	4000c737          	lui	a4,0x4000c
 a36:	10072783          	lw	a5,256(a4) # 4000c100 <_eusrstack+0x20009100>
 a3a:	0407e793          	ori	a5,a5,64
 a3e:	10f72023          	sw	a5,256(a4)
  Frame_RX(ACCESS_ADDRESS, 37, PHY_1M);
 a42:	1ffff097          	auipc	ra,0x1ffff
 a46:	732080e7          	jalr	1842(ra) # 20000174 <iSLERRX>
    if (rx_ready) {
 a4a:	c2418793          	addi	a5,gp,-988 # 200002ec <rx_ready>
 a4e:	4398                	lw	a4,0(a5)
 a50:	c339                	beqz	a4,a96 <main+0x464>
      rx_ready = 0;
 a52:	0007a023          	sw	zero,0(a5)
      if (pBuf[2] == 0xCA && pBuf[3] == 0xFE) {
 a56:	0029c783          	lbu	a5,2(s3)
 a5a:	0ff7f793          	andi	a5,a5,255
 a5e:	03679463          	bne	a5,s6,a86 <main+0x454>
 a62:	0039c783          	lbu	a5,3(s3)
 a66:	0ff7f793          	andi	a5,a5,255
 a6a:	01779e63          	bne	a5,s7,a86 <main+0x454>
        motor.speed = pBuf[7];
 a6e:	0079c783          	lbu	a5,7(s3)
 a72:	00f40a23          	sb	a5,20(s0)
        motor.dir = pBuf[8];
 a76:	0089c783          	lbu	a5,8(s3)
 a7a:	00f40aa3          	sb	a5,21(s0)
        motor.enable = pBuf[9];
 a7e:	0099c783          	lbu	a5,9(s3)
 a82:	00f40b23          	sb	a5,22(s0)
      Frame_RX(ACCESS_ADDRESS, 37, PHY_1M);
 a86:	4605                	li	a2,1
 a88:	02500593          	li	a1,37
 a8c:	8526                	mv	a0,s1
 a8e:	1ffff097          	auipc	ra,0x1ffff
 a92:	6e6080e7          	jalr	1766(ra) # 20000174 <iSLERRX>
  if (!s->enable) {
 a96:	01644783          	lbu	a5,22(s0)
 a9a:	cb91                	beqz	a5,aae <main+0x47c>
  if (s->dir == 0 && head_position <= -POSITION_LIMIT) {
 a9c:	01544603          	lbu	a2,21(s0)
 aa0:	e20d                	bnez	a2,ac2 <main+0x490>
 aa2:	c2019703          	lh	a4,-992(gp) # 200002e8 <head_position>
 aa6:	fb600793          	li	a5,-74
 aaa:	02f75563          	bge	a4,a5,ad4 <main+0x4a2>
 aae:	008a2703          	lw	a4,8(s4) # e000f008 <_eusrstack+0xc000c008>
 ab2:	2bc70713          	addi	a4,a4,700
	while( ((int32_t)( SysTick->CNTL - targend )) < 0 );
 ab6:	008a2783          	lw	a5,8(s4)
 aba:	8f99                	sub	a5,a5,a4
 abc:	fe07cde3          	bltz	a5,ab6 <main+0x484>
 ac0:	b769                	j	a4a <main+0x418>
  if (s->dir == 1 && head_position >= POSITION_LIMIT) {
 ac2:	4785                	li	a5,1
 ac4:	00f61863          	bne	a2,a5,ad4 <main+0x4a2>
 ac8:	c2019703          	lh	a4,-992(gp) # 200002e8 <head_position>
 acc:	04a00793          	li	a5,74
 ad0:	fce7cfe3          	blt	a5,a4,aae <main+0x47c>
  if (s->speed > 0) {
 ad4:	01444783          	lbu	a5,20(s0)
  uint32_t target = 300;
 ad8:	12c00693          	li	a3,300
  if (s->speed > 0) {
 adc:	cb99                	beqz	a5,af2 <main+0x4c0>
    target = 300 - ((s->speed * 280) / 255);
 ade:	11800713          	li	a4,280
 ae2:	02e787b3          	mul	a5,a5,a4
 ae6:	f0100713          	li	a4,-255
 aea:	02e7c7b3          	div	a5,a5,a4
 aee:	12c78693          	addi	a3,a5,300
  s->tick_counter++;
 af2:	4c18                	lw	a4,24(s0)
 af4:	0705                	addi	a4,a4,1
  if (s->tick_counter >= target) {
 af6:	00d77463          	bgeu	a4,a3,afe <main+0x4cc>
  s->tick_counter++;
 afa:	cc18                	sw	a4,24(s0)
 afc:	bf4d                	j	aae <main+0x47c>
  if (s->dir == 0 && head_position <= -POSITION_LIMIT) {
 afe:	c2018693          	addi	a3,gp,-992 # 200002e8 <head_position>
    s->tick_counter = 0;
 b02:	00042c23          	sw	zero,24(s0)
    head_position--; // Up
 b06:	0006d703          	lhu	a4,0(a3) # 100000 <stepper_head.c.926988c4+0xfde90>
    s->step_phase++;
 b0a:	481c                	lw	a5,16(s0)
  if (s->dir == 0) {
 b0c:	ea0d                	bnez	a2,b3e <main+0x50c>
    head_position--; // Up
 b0e:	177d                	addi	a4,a4,-1
 b10:	00e69023          	sh	a4,0(a3)
    s->step_phase++;
 b14:	0785                	addi	a5,a5,1
    if (s->step_phase > 3)
 b16:	470d                	li	a4,3
 b18:	02f75963          	bge	a4,a5,b4a <main+0x518>
      s->step_phase = 0;
 b1c:	00042823          	sw	zero,16(s0)
  funDigitalWrite(s->pin_a1, a1);
 b20:	4018                	lw	a4,0(s0)
 b22:	400017b7          	lui	a5,0x40001
 b26:	0ae7ac23          	sw	a4,184(a5) # 400010b8 <_eusrstack+0x1fffe0b8>
  funDigitalWrite(s->pin_a2, a2);
 b2a:	4058                	lw	a4,4(s0)
 b2c:	0ae7a623          	sw	a4,172(a5)
  funDigitalWrite(s->pin_b1, b1);
 b30:	4418                	lw	a4,8(s0)
 b32:	0ae7ac23          	sw	a4,184(a5)
  funDigitalWrite(s->pin_b2, b2);
 b36:	4458                	lw	a4,12(s0)
 b38:	0ae7a623          	sw	a4,172(a5)
 b3c:	bf8d                	j	aae <main+0x47c>
    head_position++; // Down
 b3e:	0705                	addi	a4,a4,1
 b40:	00e69023          	sh	a4,0(a3)
    s->step_phase--;
 b44:	17fd                	addi	a5,a5,-1
    if (s->step_phase < 0)
 b46:	0207c663          	bltz	a5,b72 <main+0x540>
    s->step_phase++;
 b4a:	c81c                	sw	a5,16(s0)
  switch (s->step_phase) {
 b4c:	481c                	lw	a5,16(s0)
 b4e:	4709                	li	a4,2
 b50:	04e78063          	beq	a5,a4,b90 <main+0x55e>
 b54:	02f74a63          	blt	a4,a5,b88 <main+0x556>
 b58:	d7e1                	beqz	a5,b20 <main+0x4ee>
 b5a:	4705                	li	a4,1
 b5c:	f4e799e3          	bne	a5,a4,aae <main+0x47c>
  funDigitalWrite(s->pin_a1, a1);
 b60:	4018                	lw	a4,0(s0)
 b62:	400017b7          	lui	a5,0x40001
 b66:	0ae7a623          	sw	a4,172(a5) # 400010ac <_eusrstack+0x1fffe0ac>
  funDigitalWrite(s->pin_a2, a2);
 b6a:	4058                	lw	a4,4(s0)
 b6c:	0ae7ac23          	sw	a4,184(a5)
 b70:	b7c1                	j	b30 <main+0x4fe>
      s->step_phase = 3;
 b72:	478d                	li	a5,3
 b74:	c81c                	sw	a5,16(s0)
  funDigitalWrite(s->pin_a1, a1);
 b76:	4018                	lw	a4,0(s0)
 b78:	400017b7          	lui	a5,0x40001
 b7c:	0ae7ac23          	sw	a4,184(a5) # 400010b8 <_eusrstack+0x1fffe0b8>
  funDigitalWrite(s->pin_a2, a2);
 b80:	4058                	lw	a4,4(s0)
 b82:	0ae7a623          	sw	a4,172(a5)
 b86:	a829                	j	ba0 <main+0x56e>
  switch (s->step_phase) {
 b88:	470d                	li	a4,3
 b8a:	f2e792e3          	bne	a5,a4,aae <main+0x47c>
 b8e:	b7e5                	j	b76 <main+0x544>
  funDigitalWrite(s->pin_a1, a1);
 b90:	4018                	lw	a4,0(s0)
 b92:	400017b7          	lui	a5,0x40001
 b96:	0ae7a623          	sw	a4,172(a5) # 400010ac <_eusrstack+0x1fffe0ac>
  funDigitalWrite(s->pin_a2, a2);
 b9a:	4058                	lw	a4,4(s0)
 b9c:	0ae7ac23          	sw	a4,184(a5)
  funDigitalWrite(s->pin_b1, b1);
 ba0:	4418                	lw	a4,8(s0)
 ba2:	0ae7a623          	sw	a4,172(a5)
  funDigitalWrite(s->pin_b2, b2);
 ba6:	4458                	lw	a4,12(s0)
 ba8:	0ae7ac23          	sw	a4,184(a5)
 bac:	b709                	j	aae <main+0x47c>
	...

00000bb0 <channel_map>:
 bb0:	0201 0403 0605 0807 0a09 0d0c 0f0e 1110     ................
 bc0:	1312 1514 1716 1918 1b1a 1d1c 1f1e 2120     .............. !
 bd0:	2322 2524 0026 270b                         "#$%&..'
