// Seed: 3762573857
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  uwire id_5,
    output wand  id_6,
    input  tri1  id_7
);
  wire id_9;
  module_0();
  assign id_3 = id_7;
  assign id_6 = (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  module_0();
  wire id_4;
  always_comb id_3 <= 1;
endmodule
