INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil - WARNING:sim:192 - Xco Parameter changed from
      (Coe_File,C:/Users/Young/Desktop/test.coe) to
      (Coe_File,C:\Users\Young\Desktop\test.coe) during Recustomization.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <RAM_B> already exists in the output directory.
   Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1
   instead
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
WARNING:sim:192 - Xco Parameter changed from
   (Coe_File,C:/Users/Young/Desktop/keyboard.coe) to
   (Coe_File,C:\Users\Young\Desktop\keyboard.coe) during Recustomization.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_B'...
Generating metadata file...
Generating ISE project...
XCO file found: RAM_B.xco
XMDF file found: RAM_B_xmdf.tcl
Adding C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.asy
-view all -origin_type imported
Adding C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.ngc
-view all -origin_type created
Checking file
"C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.ngc" for
project device match ...
File "C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.ngc"
device information matches project device.
Adding C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.sym
-view all -origin_type imported
Adding C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/RAM_B.veo
-view all -origin_type imported
Adding
C:/Users/Young/Documents/GitHub/CPU-Project/ipcore_dir/tmp/_cg/blk_mem_gen_readm
e.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_B"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_B'.
