{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639080470278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639080470294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:07:49 2021 " "Processing started: Thu Dec 09 15:07:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639080470294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080470294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pid -c pid " "Command: quartus_map --read_settings_files=on --write_settings_files=off pid -c pid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080470294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639080471497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639080471497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid.v 1 1 " "Found 1 design units, including 1 entities, in source file pid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid " "Found entity 1: pid" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/lcd.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_val.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_val " "Found entity 1: decimal_val" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_act_val.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_act_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_act_val " "Found entity 1: seg7_act_val" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file output_pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_pwm_gen " "Found entity 1: output_pwm_gen" {  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocity_decimal_val.v 1 1 " "Found 1 design units, including 1 entities, in source file velocity_decimal_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 velocity_decimal_val " "Found entity 1: velocity_decimal_val" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_rpm_count.v 1 1 " "Found 1 design units, including 1 entities, in source file motor_rpm_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_rpm_count " "Found entity 1: motor_rpm_count" {  } { { "motor_rpm_count.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/motor_rpm_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080496081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080496081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pid " "Elaborating entity \"pid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639080496812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pid.v(158) " "Verilog HDL assignment warning at pid.v(158): truncated value with size 32 to match size of target (16)" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pid.v(182) " "Verilog HDL assignment warning at pid.v(182): truncated value with size 32 to match size of target (16)" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pid.v(196) " "Verilog HDL Case Statement information at pid.v(196): all case item expressions in this case statement are onehot" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_val decimal_val:kp_ascii " "Elaborating entity \"decimal_val\" for hierarchy \"decimal_val:kp_ascii\"" {  } { { "pid.v" "kp_ascii" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_val.v(24) " "Verilog HDL assignment warning at decimal_val.v(24): truncated value with size 32 to match size of target (4)" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid|decimal_val:kp_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_val.v(25) " "Verilog HDL assignment warning at decimal_val.v(25): truncated value with size 32 to match size of target (4)" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid|decimal_val:kp_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_val.v(26) " "Verilog HDL assignment warning at decimal_val.v(26): truncated value with size 32 to match size of target (4)" {  } { { "decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/decimal_val.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid|decimal_val:kp_ascii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "velocity_decimal_val velocity_decimal_val:comm_ascii " "Elaborating entity \"velocity_decimal_val\" for hierarchy \"velocity_decimal_val:comm_ascii\"" {  } { { "pid.v" "comm_ascii" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(24) " "Verilog HDL assignment warning at velocity_decimal_val.v(24): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid|velocity_decimal_val:comm_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(25) " "Verilog HDL assignment warning at velocity_decimal_val.v(25): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid|velocity_decimal_val:comm_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(26) " "Verilog HDL assignment warning at velocity_decimal_val.v(26): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid|velocity_decimal_val:comm_ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 velocity_decimal_val.v(27) " "Verilog HDL assignment warning at velocity_decimal_val.v(27): truncated value with size 32 to match size of target (4)" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 "|pid|velocity_decimal_val:comm_ascii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_rpm_count motor_rpm_count:count_pulse " "Elaborating entity \"motor_rpm_count\" for hierarchy \"motor_rpm_count:count_pulse\"" {  } { { "pid.v" "count_pulse" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080496829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 motor_rpm_count.v(40) " "Verilog HDL assignment warning at motor_rpm_count.v(40): truncated value with size 32 to match size of target (16)" {  } { { "motor_rpm_count.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/motor_rpm_count.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|motor_rpm_count:count_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_pwm_gen output_pwm_gen:out_pulse " "Elaborating entity \"output_pwm_gen\" for hierarchy \"output_pwm_gen:out_pulse\"" {  } { { "pid.v" "out_pulse" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 output_pwm_gen.v(22) " "Verilog HDL assignment warning at output_pwm_gen.v(22): truncated value with size 32 to match size of target (1)" {  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|output_pwm_gen:out_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_act_val seg7_act_val:kval_disp " "Elaborating entity \"seg7_act_val\" for hierarchy \"seg7_act_val:kval_disp\"" {  } { { "pid.v" "kval_disp" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(32) " "Verilog HDL assignment warning at seg7_act_val.v(32): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(33) " "Verilog HDL assignment warning at seg7_act_val.v(33): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(34) " "Verilog HDL assignment warning at seg7_act_val.v(34): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(35) " "Verilog HDL assignment warning at seg7_act_val.v(35): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(45) " "Verilog HDL assignment warning at seg7_act_val.v(45): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(46) " "Verilog HDL assignment warning at seg7_act_val.v(46): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(47) " "Verilog HDL assignment warning at seg7_act_val.v(47): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(55) " "Verilog HDL assignment warning at seg7_act_val.v(55): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(56) " "Verilog HDL assignment warning at seg7_act_val.v(56): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(57) " "Verilog HDL assignment warning at seg7_act_val.v(57): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(65) " "Verilog HDL assignment warning at seg7_act_val.v(65): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(66) " "Verilog HDL assignment warning at seg7_act_val.v(66): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg7_act_val.v(67) " "Verilog HDL assignment warning at seg7_act_val.v(67): truncated value with size 32 to match size of target (4)" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg7_act_val.v(28) " "Verilog HDL Case Statement information at seg7_act_val.v(28): all case item expressions in this case statement are onehot" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 "|pid|seg7_act_val:kval_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seg7_act_val:kval_disp\|seven_segment:thousands " "Elaborating entity \"seven_segment\" for hierarchy \"seg7_act_val:kval_disp\|seven_segment:thousands\"" {  } { { "seg7_act_val.v" "thousands" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080496844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "pid.v" "lcd" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080496860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(96) " "Verilog HDL assignment warning at lcd.v(96): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/lcd.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639080496860 "|pid|lcd:lcd"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "35 " "Inferred 35 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div0\"" {  } { { "seg7_act_val.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div5\"" {  } { { "seg7_act_val.v" "Div5" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div7\"" {  } { { "seg7_act_val.v" "Div7" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div1\"" {  } { { "seg7_act_val.v" "Div1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod0\"" {  } { { "seg7_act_val.v" "Mod0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div3\"" {  } { { "seg7_act_val.v" "Div3" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div6\"" {  } { { "seg7_act_val.v" "Div6" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod5\"" {  } { { "seg7_act_val.v" "Mod5" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div8\"" {  } { { "seg7_act_val.v" "Div8" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod7\"" {  } { { "seg7_act_val.v" "Mod7" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div2\"" {  } { { "seg7_act_val.v" "Div2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod1\"" {  } { { "seg7_act_val.v" "Mod1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Div4\"" {  } { { "seg7_act_val.v" "Div4" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod3\"" {  } { { "seg7_act_val.v" "Mod3" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod6\"" {  } { { "seg7_act_val.v" "Mod6" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod8\"" {  } { { "seg7_act_val.v" "Mod8" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod2\"" {  } { { "seg7_act_val.v" "Mod2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_act_val:kval_disp\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_act_val:kval_disp\|Mod4\"" {  } { { "seg7_act_val.v" "Mod4" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Mod2\"" {  } { { "velocity_decimal_val.v" "Mod2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Div0\"" {  } { { "velocity_decimal_val.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Div2\"" {  } { { "velocity_decimal_val.v" "Div2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Mod1\"" {  } { { "velocity_decimal_val.v" "Mod1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Div1\"" {  } { { "velocity_decimal_val.v" "Div1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:comm_ascii\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:comm_ascii\|Mod0\"" {  } { { "velocity_decimal_val.v" "Mod0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Div2\"" {  } { { "velocity_decimal_val.v" "Div2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Mod1\"" {  } { { "velocity_decimal_val.v" "Mod1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Div1\"" {  } { { "velocity_decimal_val.v" "Div1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Mod0\"" {  } { { "velocity_decimal_val.v" "Mod0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Div0\"" {  } { { "velocity_decimal_val.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "velocity_decimal_val:sens_ascii\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"velocity_decimal_val:sens_ascii\|Mod2\"" {  } { { "velocity_decimal_val.v" "Mod2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "output_pwm_gen:out_pulse\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"output_pwm_gen:out_pulse\|Mult0\"" {  } { { "output_pwm_gen.v" "Mult0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "pid.v" "Div0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "pid.v" "Mult2" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "pid.v" "Mult0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "pid.v" "Mult1" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080500065 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639080500065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div0\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080500188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div0 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500188 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080500188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div5\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080500673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div5 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500689 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080500689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080500908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080500908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div1\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080500953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div1 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080500953 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080500953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Mod0\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080501281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Mod0 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501281 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080501281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div6\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080501547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div6 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501547 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080501547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Mod5\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080501771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Mod5 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501771 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080501771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080501894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080501894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_act_val:kval_disp\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg7_act_val:kval_disp\|lpm_divide:Div2\"" {  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080501972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_act_val:kval_disp\|lpm_divide:Div2 " "Instantiated megafunction \"seg7_act_val:kval_disp\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080501972 ""}  } { { "seg7_act_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/seg7_act_val.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080501972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Mod2\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080502300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Mod2 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502300 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080502300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uoo " "Found entity 1: lpm_divide_uoo" {  } { { "db/lpm_divide_uoo.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_uoo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_k0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_k0a " "Found entity 1: lpm_abs_k0a" {  } { { "db/lpm_abs_k0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_k0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Div0\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080502628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Div0 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502628 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080502628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82p " "Found entity 1: lpm_divide_82p" {  } { { "db/lpm_divide_82p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_82p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_3dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_f0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080502940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080502940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Div2\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080502956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Div2 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080502956 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080502956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_r0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080503096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080503096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "velocity_decimal_val:comm_ascii\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"velocity_decimal_val:comm_ascii\|lpm_divide:Div1\"" {  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080503175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "velocity_decimal_val:comm_ascii\|lpm_divide:Div1 " "Instantiated megafunction \"velocity_decimal_val:comm_ascii\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503175 ""}  } { { "velocity_decimal_val.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/velocity_decimal_val.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080503175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u0p " "Found entity 1: lpm_divide_u0p" {  } { { "db/lpm_divide_u0p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_u0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080503331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080503331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_pbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080503379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080503379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080503459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080503459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080503519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080503519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080503754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Instantiated megafunction \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080503754 ""}  } { { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080503754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080503878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080503956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080504019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080504174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080504174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080504206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080504206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080504365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080504365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_pwm_gen:out_pulse\|lpm_mult:Mult0\|altshift:external_latency_ffs output_pwm_gen:out_pulse\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"output_pwm_gen:out_pulse\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "output_pwm_gen.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/output_pwm_gen.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080504425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080504441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504441 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080504441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2p " "Found entity 1: lpm_divide_a2p" {  } { { "db/lpm_divide_a2p.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_divide_a2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080504550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080504550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080504596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080504596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080504753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080504753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_j0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_j0a " "Found entity 1: lpm_abs_j0a" {  } { { "db/lpm_abs_j0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_j0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080504831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080504831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080504878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080504878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080504909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080504909 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080504909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080505052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080505052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080505082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639080505082 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639080505082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639080505253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080505253 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "205 " "Ignored 205 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "205 " "Ignored 205 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1639080508713 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639080508713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp_rw GND " "Pin \"disp_rw\" is stuck at GND" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639080524463 "|pid|disp_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_on VCC " "Pin \"display_on\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639080524463 "|pid|display_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[1\] VCC " "Pin \"seg7_eq\[1\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639080524463 "|pid|seg7_eq[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[2\] VCC " "Pin \"seg7_eq\[2\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639080524463 "|pid|seg7_eq[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[4\] VCC " "Pin \"seg7_eq\[4\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639080524463 "|pid|seg7_eq[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[5\] VCC " "Pin \"seg7_eq\[5\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639080524463 "|pid|seg7_eq[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_eq\[6\] VCC " "Pin \"seg7_eq\[6\]\" is stuck at VCC" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639080524463 "|pid|seg7_eq[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639080524463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639080524918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639080531104 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg7_act_val:kval_disp\|lpm_divide:Mod5\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/db/alt_u_div_07f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639080531169 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639080531169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639080532668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639080532668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6667 " "Implemented 6667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639080533682 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639080533682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6597 " "Implemented 6597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639080533682 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639080533682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639080533682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639080533807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:08:53 2021 " "Processing ended: Thu Dec 09 15:08:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639080533807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639080533807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639080533807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639080533807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639080536873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639080536906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:08:55 2021 " "Processing started: Thu Dec 09 15:08:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639080536906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639080536906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pid -c pid " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pid -c pid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639080536906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639080537342 ""}
{ "Info" "0" "" "Project  = pid" {  } {  } 0 0 "Project  = pid" 0 0 "Fitter" 0 0 1639080537342 ""}
{ "Info" "0" "" "Revision = pid" {  } {  } 0 0 "Revision = pid" 0 0 "Fitter" 0 0 1639080537342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639080537732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639080537732 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pid EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"pid\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639080537857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639080538061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639080538061 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639080539203 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639080539217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639080539734 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639080539734 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 14514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639080539766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 14516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639080539766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 14518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639080539766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 14520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639080539766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 14522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639080539766 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639080539766 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639080539780 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pid.sdc " "Synopsys Design Constraints File file not found: 'pid.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639080547352 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639080547352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639080547477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639080547496 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639080547496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639080548695 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 14509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639080548695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ui_clock_pulse  " "Automatically promoted node ui_clock_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639080548695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ui_clock_pulse~0 " "Destination node ui_clock_pulse~0" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 12819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639080548695 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639080548695 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639080548695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_clock_pulse  " "Automatically promoted node lcd_clock_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639080548695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_clock_pulse~0 " "Destination node lcd_clock_pulse~0" {  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 12799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639080548695 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639080548695 ""}  } { { "pid.v" "" { Text "C:/ece287a/project/ece287fa21_finalproj/fpga/pid.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639080548695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639080550537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639080550537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639080550537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639080550557 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639080550568 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639080550568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639080551069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "88 Embedded multiplier block " "Packed 88 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639080551088 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1639080551088 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639080551088 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639080553805 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639080553850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639080563026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639080567825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639080568058 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639080617220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:49 " "Fitter placement operations ending: elapsed time is 00:00:49" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639080617220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639080620204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/ece287a/project/ece287fa21_finalproj/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639080634040 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639080634040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639080650357 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639080650357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639080650373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.77 " "Total time spent on timing analysis during the Fitter is 9.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639080650920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639080651060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639080653015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639080653029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639080654904 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639080657513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece287a/project/ece287fa21_finalproj/fpga/output_files/pid.fit.smsg " "Generated suppressed messages file C:/ece287a/project/ece287fa21_finalproj/fpga/output_files/pid.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639080662435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5722 " "Peak virtual memory: 5722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639080665335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:11:05 2021 " "Processing ended: Thu Dec 09 15:11:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639080665335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639080665335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:43 " "Total CPU time (on all processors): 00:03:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639080665335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639080665335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639080667819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639080667850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:11:07 2021 " "Processing started: Thu Dec 09 15:11:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639080667850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639080667850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pid -c pid " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pid -c pid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639080667850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639080669193 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639080676808 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639080677185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639080678011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:11:18 2021 " "Processing ended: Thu Dec 09 15:11:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639080678011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639080678011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639080678011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639080678011 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639080678967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639080680995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639080681011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:11:19 2021 " "Processing started: Thu Dec 09 15:11:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639080681011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639080681011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pid -c pid " "Command: quartus_sta pid -c pid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639080681026 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639080681386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639080682214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639080682214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080682370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080682370 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pid.sdc " "Synopsys Design Constraints File file not found: 'pid.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639080684265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080684265 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ui_clock_pulse ui_clock_pulse " "create_clock -period 1.000 -name ui_clock_pulse ui_clock_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639080684346 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639080684346 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_clock_pulse lcd_clock_pulse " "create_clock -period 1.000 -name lcd_clock_pulse lcd_clock_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639080684346 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639080684346 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639080684422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639080684422 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639080684422 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639080684469 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639080685110 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639080685110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -86.854 " "Worst-case setup slack is -86.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -86.854           -2369.966 clk  " "  -86.854           -2369.966 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -75.015           -3222.894 ui_clock_pulse  " "  -75.015           -3222.894 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496              -9.943 lcd_clock_pulse  " "   -1.496              -9.943 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080685125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 lcd_clock_pulse  " "    0.403               0.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 ui_clock_pulse  " "    0.404               0.000 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clk  " "    0.638               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080685187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.863 " "Worst-case recovery slack is -0.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -8.082 lcd_clock_pulse  " "   -0.863              -8.082 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080685219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.087 " "Worst-case removal slack is 1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 lcd_clock_pulse  " "    1.087               0.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080685250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -569.531 clk  " "   -3.000            -569.531 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -181.185 ui_clock_pulse  " "   -1.285            -181.185 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lcd_clock_pulse  " "   -1.285             -12.850 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080685250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080685250 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639080686719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639080686812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639080689072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639080689666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639080689759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639080689759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.338 " "Worst-case setup slack is -78.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.338           -2120.848 clk  " "  -78.338           -2120.848 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.866           -2908.459 ui_clock_pulse  " "  -67.866           -2908.459 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257              -8.068 lcd_clock_pulse  " "   -1.257              -8.068 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080689775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 lcd_clock_pulse  " "    0.354               0.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 ui_clock_pulse  " "    0.355               0.000 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 clk  " "    0.583               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080689853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.705 " "Worst-case recovery slack is -0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -6.514 lcd_clock_pulse  " "   -0.705              -6.514 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080689869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.012 " "Worst-case removal slack is 1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 lcd_clock_pulse  " "    1.012               0.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080689884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -568.975 clk  " "   -3.000            -568.975 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -181.185 ui_clock_pulse  " "   -1.285            -181.185 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lcd_clock_pulse  " "   -1.285             -12.850 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080689900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080689900 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639080691244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639080691745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639080691807 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639080691807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.547 " "Worst-case setup slack is -42.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.547           -1025.764 clk  " "  -42.547           -1025.764 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.115           -1499.561 ui_clock_pulse  " "  -36.115           -1499.561 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -0.690 lcd_clock_pulse  " "   -0.213              -0.690 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080691823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lcd_clock_pulse  " "    0.181               0.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 ui_clock_pulse  " "    0.182               0.000 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk  " "    0.290               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080691884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.010 " "Worst-case recovery slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 lcd_clock_pulse  " "    0.010               0.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080691916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.537 " "Worst-case removal slack is 0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 lcd_clock_pulse  " "    0.537               0.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080691947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -348.707 clk  " "   -3.000            -348.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -141.000 ui_clock_pulse  " "   -1.000            -141.000 ui_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 lcd_clock_pulse  " "   -1.000             -10.000 lcd_clock_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639080691963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639080691963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639080694463 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639080694509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639080694916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:11:34 2021 " "Processing ended: Thu Dec 09 15:11:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639080694916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639080694916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639080694916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639080694916 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639080696199 ""}
