V 000044 55 25626         1580965258268 imp
(_unit VHDL(axi_tft 0 256(imp 0 412))
	(_version vde)
	(_time 1580965258269 2020.02.05 23:00:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.vhd\))
	(_parameters tan)
	(_code 6c683e6d373b31793a686d697a37396a6d6b646a65693a)
	(_ent
		(_time 1580965258263)
	)
	(_comp
		(axi_tft_v2_0_23_tft_controller
			(_object
				(_gen(_int C_TFT_INTERFACE -3 0 593(_ent((i 1)))))
				(_gen(_int C_I2C_SLAVE_ADDR -3 0 594(_ent)))
				(_gen(_int C_DEFAULT_TFT_BASE_ADDR 39 0 595(_ent)))
				(_gen(_int C_IOREG_STYLE -3 0 596(_ent((i 1)))))
				(_gen(_int C_EN_I2C_INTF -3 0 597(_ent((i 1)))))
				(_type(_int ~STRING~13 0 599(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int C_FAMILY 43 0 599(_ent(_string \"virtex5"\))))
				(_gen(_int C_SLV_DWIDTH -3 0 600(_ent((i 32)))))
				(_gen(_int C_MST_AWIDTH -3 0 601(_ent((i 32)))))
				(_gen(_int C_MST_DWIDTH -3 0 602(_ent((i 32)))))
				(_gen(_int C_NUM_REG -3 0 603(_ent((i 6)))))
				(_port(_int SYS_TFT_Clk -2 0 609(_ent (_in))))
				(_port(_int TFT_HSYNC -2 0 611(_ent (_out))))
				(_port(_int TFT_VSYNC -2 0 612(_ent (_out))))
				(_port(_int TFT_DE -2 0 613(_ent (_out))))
				(_port(_int TFT_DPS -2 0 614(_ent (_out))))
				(_port(_int TFT_VGA_CLK -2 0 617(_ent (_out))))
				(_port(_int TFT_VGA_R 40 0 618(_ent (_out))))
				(_port(_int TFT_VGA_G 40 0 619(_ent (_out))))
				(_port(_int TFT_VGA_B 40 0 620(_ent (_out))))
				(_port(_int TFT_DVI_CLK_P -2 0 623(_ent (_out))))
				(_port(_int TFT_DVI_CLK_N -2 0 624(_ent (_out))))
				(_port(_int TFT_DVI_DATA 41 0 625(_ent (_out))))
				(_port(_int TFT_IIC_SCL_I -2 0 628(_ent (_in))))
				(_port(_int TFT_IIC_SCL_O -2 0 629(_ent (_out))))
				(_port(_int TFT_IIC_SCL_T -2 0 630(_ent (_out))))
				(_port(_int TFT_IIC_SDA_I -2 0 631(_ent (_in))))
				(_port(_int TFT_IIC_SDA_O -2 0 632(_ent (_out))))
				(_port(_int TFT_IIC_SDA_T -2 0 633(_ent (_out))))
				(_port(_int S_AXI_Clk -2 0 636(_ent (_in))))
				(_port(_int S_AXI_Rst -2 0 637(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SLV_DWIDTH-1}~13 0 638(_array -2((_to i 0 c 14)))))
				(_port(_int Bus2IP_Data 44 0 638(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_REG-1}~13 0 639(_array -2((_to i 0 c 15)))))
				(_port(_int Bus2IP_RdCE 45 0 639(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_REG-1}~1312 0 640(_array -2((_to i 0 c 16)))))
				(_port(_int Bus2IP_WrCE 46 0 640(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SLV_DWIDTH/8-1}~13 0 641(_array -2((_to i 0 c 17)))))
				(_port(_int Bus2IP_BE 47 0 641(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SLV_DWIDTH-1}~1314 0 642(_array -2((_to i 0 c 18)))))
				(_port(_int IP2Bus_Data 48 0 642(_ent (_out))))
				(_port(_int IP2Bus_RdAck -2 0 643(_ent (_out))))
				(_port(_int IP2Bus_WrAck -2 0 644(_ent (_out))))
				(_port(_int IP2Bus_Error -2 0 645(_ent (_out))))
				(_port(_int IP2INTC_Irpt -2 0 648(_ent (_out))))
				(_port(_int M_AXI_Clk -2 0 650(_ent (_in))))
				(_port(_int M_AXI_Rst -2 0 651(_ent (_in))))
				(_port(_int IP2Bus_MstRd_Req -2 0 652(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MST_AWIDTH-1}~13 0 653(_array -2((_to i 0 c 19)))))
				(_port(_int IP2Bus_Mst_Addr 49 0 653(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MST_DWIDTH/8-1}~13 0 654(_array -2((_to i 0 c 20)))))
				(_port(_int IP2Bus_Mst_BE 50 0 654(_ent (_out))))
				(_port(_int IP2Bus_Mst_Length 42 0 655(_ent (_out))))
				(_port(_int IP2Bus_Mst_Type -2 0 656(_ent (_out))))
				(_port(_int IP2Bus_Mst_Lock -2 0 657(_ent (_out))))
				(_port(_int IP2Bus_Mst_Reset -2 0 658(_ent (_out))))
				(_port(_int Bus2IP_Mst_CmdAck -2 0 659(_ent (_in))))
				(_port(_int Bus2IP_Mst_Cmplt -2 0 660(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_MST_DWIDTH-1}~13 0 661(_array -2((_to i 0 c 21)))))
				(_port(_int Bus2IP_MstRd_d 51 0 661(_ent (_in))))
				(_port(_int Bus2IP_MstRd_eof_n -2 0 662(_ent (_in))))
				(_port(_int Bus2IP_MstRd_src_rdy_n -2 0 663(_ent (_in))))
				(_port(_int IP2Bus_MstRd_dst_rdy_n -2 0 664(_ent (_out))))
				(_port(_int IP2Bus_MstRd_dst_dsc_n -2 0 665(_ent (_out))))
			)
		)
	)
	(_inst AXI_LITE_IPIF_I 0 697(_ent axi_lite_ipif_v3_0_4 axi_lite_ipif)
		(_gen
			((C_S_AXI_DATA_WIDTH)(_code 22))
			((C_S_AXI_ADDR_WIDTH)(_code 23))
			((C_S_AXI_MIN_SIZE)(_code 24))
			((C_USE_WSTRB)(_code 25))
			((C_DPHASE_TIMEOUT)(_code 26))
			((C_ARD_ADDR_RANGE_ARRAY)(_code 27))
			((C_ARD_NUM_CE_ARRAY)(_code 28))
			((C_FAMILY)(_code 29))
		)
		(_port
			((S_AXI_ACLK)(s_axi_aclk))
			((S_AXI_ARESETN)(s_axi_aresetn))
			((S_AXI_AWADDR)(s_axi_awaddr))
			((S_AXI_AWVALID)(s_axi_awvalid))
			((S_AXI_AWREADY)(s_axi_awready))
			((S_AXI_WDATA)(s_axi_wdata))
			((S_AXI_WSTRB)(s_axi_wstrb))
			((S_AXI_WVALID)(s_axi_wvalid))
			((S_AXI_WREADY)(s_axi_wready))
			((S_AXI_BRESP)(s_axi_bresp))
			((S_AXI_BVALID)(s_axi_bvalid))
			((S_AXI_BREADY)(s_axi_bready))
			((S_AXI_ARADDR)(s_axi_araddr))
			((S_AXI_ARVALID)(s_axi_arvalid))
			((S_AXI_ARREADY)(s_axi_arready))
			((S_AXI_RDATA)(s_axi_rdata))
			((S_AXI_RRESP)(s_axi_rresp))
			((S_AXI_RVALID)(s_axi_rvalid))
			((S_AXI_RREADY)(s_axi_rready))
			((Bus2IP_Clk)(bus2ip_clk))
			((Bus2IP_Resetn)(bus2ip_resetn))
			((Bus2IP_Addr)(_open))
			((Bus2IP_RNW)(_open))
			((Bus2IP_BE)(bus2ip_be))
			((Bus2IP_CS)(_open))
			((Bus2IP_RdCE)(bus2ip_rdce))
			((Bus2IP_WrCE)(bus2ip_wrce))
			((Bus2IP_Data)(bus2ip_data))
			((IP2Bus_Data)(ip2bus_data))
			((IP2Bus_WrAck)(ip2bus_wrack))
			((IP2Bus_RdAck)(ip2bus_rdack))
			((IP2Bus_Error)(ip2bus_error))
		)
	)
	(_inst AXI_MASTER_BURST_I 0 751(_ent axi_master_burst_v2_0_7 axi_master_burst)
		(_gen
			((C_M_AXI_ADDR_WIDTH)(_code 30))
			((C_M_AXI_DATA_WIDTH)(_code 31))
			((C_MAX_BURST_LEN)(_code 32))
			((C_ADDR_PIPE_DEPTH)(_code 33))
			((C_NATIVE_DATA_WIDTH)(_code 34))
			((C_LENGTH_WIDTH)(_code 35))
			((C_FAMILY)(_code 36))
		)
		(_port
			((m_axi_aclk)(m_axi_aclk))
			((m_axi_aresetn)(m_axi_aresetn))
			((md_error)(md_error))
			((m_axi_arready)(m_axi_arready))
			((m_axi_arvalid)(m_axi_arvalid))
			((m_axi_araddr)(m_axi_araddr))
			((m_axi_arlen)(m_axi_arlen))
			((m_axi_arsize)(m_axi_arsize))
			((m_axi_arburst)(m_axi_arburst))
			((m_axi_arprot)(m_axi_arprot))
			((m_axi_arcache)(m_axi_arcache))
			((m_axi_rready)(m_axi_rready))
			((m_axi_rvalid)(m_axi_rvalid))
			((m_axi_rdata)(m_axi_rdata))
			((m_axi_rresp)(m_axi_rresp))
			((m_axi_rlast)(m_axi_rlast))
			((m_axi_awready)(m_axi_awready))
			((m_axi_awvalid)(m_axi_awvalid))
			((m_axi_awaddr)(m_axi_awaddr))
			((m_axi_awlen)(m_axi_awlen))
			((m_axi_awsize)(m_axi_awsize))
			((m_axi_awburst)(m_axi_awburst))
			((m_axi_awprot)(m_axi_awprot))
			((m_axi_awcache)(m_axi_awcache))
			((m_axi_wready)(m_axi_wready))
			((m_axi_wvalid)(m_axi_wvalid))
			((m_axi_wdata)(m_axi_wdata))
			((m_axi_wstrb)(m_axi_wstrb))
			((m_axi_wlast)(m_axi_wlast))
			((m_axi_bready)(m_axi_bready))
			((m_axi_bvalid)(m_axi_bvalid))
			((m_axi_bresp)(m_axi_bresp))
			((ip2bus_mstrd_req)(ip2bus_mstrd_req))
			((ip2bus_mstwr_req)(_code 37))
			((ip2bus_mst_addr)(ip2bus_mst_addr))
			((ip2bus_mst_length)(ip2bus_mst_length))
			((ip2bus_mst_be)(ip2bus_mst_be))
			((ip2bus_mst_type)(ip2bus_mst_type))
			((ip2bus_mst_lock)(ip2bus_mst_lock))
			((ip2bus_mst_reset)(ip2bus_mst_reset))
			((bus2ip_mst_cmdack)(bus2ip_mst_cmdack))
			((bus2ip_mst_cmplt)(bus2ip_mst_cmplt))
			((bus2ip_mst_error)(_open))
			((bus2ip_mst_rearbitrate)(_open))
			((bus2ip_mst_cmd_timeout)(_open))
			((bus2ip_mstrd_d)(temp_bus2ip_mstrd_d))
			((bus2ip_mstrd_rem)(_open))
			((bus2ip_mstrd_sof_n)(_open))
			((bus2ip_mstrd_eof_n)(bus2ip_mstrd_eof_n))
			((bus2ip_mstrd_src_rdy_n)(bus2ip_mstrd_src_rdy_n))
			((bus2ip_mstrd_src_dsc_n)(_open))
			((ip2bus_mstrd_dst_rdy_n)(ip2bus_mstrd_dst_rdy_n))
			((ip2bus_mstrd_dst_dsc_n)(ip2bus_mstrd_dst_dsc_n))
			((ip2bus_mstwr_d)(ip2bus_mstwr_d))
			((ip2bus_mstwr_rem)(ip2bus_mstwr_rem))
			((ip2bus_mstwr_sof_n)(_code 38))
			((ip2bus_mstwr_eof_n)(_code 39))
			((ip2bus_mstwr_src_rdy_n)(_code 40))
			((ip2bus_mstwr_src_dsc_n)(_code 41))
			((bus2ip_mstwr_dst_rdy_n)(_open))
			((bus2ip_mstwr_dst_dsc_n)(_open))
		)
	)
	(_generate AXI_DATA_WIDTH_32 0 840(_if 42)
		(_object
			(_prcs
				(line__842(_arch 2 0 842(_assignment(_alias((bus2ip_mstrd_d(t_0_31))(temp_bus2ip_mstrd_d(d_31_0))))(_trgt(91(t_0_31)))(_sens(92(d_31_0))))))
				(line__843(_arch 3 0 843(_assignment(_alias((bus2ip_mstr_data)(bus2ip_mstrd_d1)(bus2ip_mstrd_d)))(_trgt(99))(_sens(91)(100)))))
				(line__844(_arch 4 0 844(_assignment(_trgt(85)))))
				(RD_DATA_ALIGN(_arch 5 0 845(_prcs(_trgt(100)(101))(_sens(2)(72)(91)(94)(101))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate AXI_DATA_WIDTH_GT32 0 863(_if 43)
		(_object
			(_prcs
				(line__865(_arch 6 0 865(_assignment(_alias((bus2ip_mstrd_d(t_0_63))(temp_bus2ip_mstrd_d(d_31_0))(temp_bus2ip_mstrd_d(d_63_32))))(_trgt(91(t_0_63)))(_sens(92(d_63_32))(92(d_31_0))))))
				(line__866(_arch 7 0 866(_assignment(_alias((bus2ip_mstr_data)(bus2ip_mstrd_d)))(_trgt(99))(_sens(91)))))
				(line__867(_arch 8 0 867(_assignment(_alias((mstr_src_rdy_n)(bus2ip_mstrd_src_rdy_n)))(_simpleassign BUF)(_trgt(101))(_sens(94)))))
				(line__868(_arch 9 0 868(_assignment(_trgt(85)))))
			)
		)
	)
	(_inst TFT_CTRL_I 0 874(_comp axi_tft_v2_0_23_tft_controller)
		(_gen
			((C_TFT_INTERFACE)(_code 44))
			((C_I2C_SLAVE_ADDR)(_code 45))
			((C_DEFAULT_TFT_BASE_ADDR)(_code 46))
			((C_IOREG_STYLE)(_code 47))
			((C_EN_I2C_INTF)(_code 48))
			((C_FAMILY)(_code 49))
			((C_SLV_DWIDTH)((i 32)))
			((C_MST_AWIDTH)(_code 50))
			((C_MST_DWIDTH)((i 64)))
			((C_NUM_REG)(_code 51))
		)
		(_port
			((SYS_TFT_Clk)(sys_tft_clk))
			((TFT_HSYNC)(tft_hsync))
			((TFT_VSYNC)(tft_vsync))
			((TFT_DE)(tft_de))
			((TFT_DPS)(tft_dps))
			((TFT_VGA_CLK)(tft_vga_clk))
			((TFT_VGA_R)(tft_vga_r))
			((TFT_VGA_G)(tft_vga_g))
			((TFT_VGA_B)(tft_vga_b))
			((TFT_DVI_CLK_P)(tft_dvi_clk_p))
			((TFT_DVI_CLK_N)(tft_dvi_clk_n))
			((TFT_DVI_DATA)(tft_dvi_data))
			((TFT_IIC_SCL_I)(tft_iic_scl_i))
			((TFT_IIC_SCL_O)(tft_iic_scl_o))
			((TFT_IIC_SCL_T)(tft_iic_scl_t))
			((TFT_IIC_SDA_I)(tft_iic_sda_i))
			((TFT_IIC_SDA_O)(tft_iic_sda_o))
			((TFT_IIC_SDA_T)(tft_iic_sda_t))
			((S_AXI_Clk)(bus2ip_clk))
			((S_AXI_Rst)(bus2ip_sreset))
			((Bus2IP_Data)(bus2ip_data))
			((Bus2IP_RdCE)(bus2ip_rdce))
			((Bus2IP_WrCE)(bus2ip_wrce))
			((Bus2IP_BE)(bus2ip_be))
			((IP2Bus_Data)(ip2bus_data))
			((IP2Bus_RdAck)(ip2bus_rdack))
			((IP2Bus_WrAck)(ip2bus_wrack))
			((IP2Bus_Error)(ip2bus_error))
			((IP2INTC_Irpt)(ip2intc_irpt))
			((M_AXI_Clk)(m_axi_aclk))
			((M_AXI_Rst)(bus2ip_mreset))
			((IP2Bus_MstRd_Req)(ip2bus_mstrd_req))
			((IP2Bus_Mst_Addr)(ip2bus_mst_addr))
			((IP2Bus_Mst_BE)(_open))
			((IP2Bus_Mst_Length)(ip2bus_mst_length))
			((IP2Bus_Mst_Type)(ip2bus_mst_type))
			((IP2Bus_Mst_Lock)(ip2bus_mst_lock))
			((IP2Bus_Mst_Reset)(ip2bus_mst_reset))
			((Bus2IP_Mst_CmdAck)(bus2ip_mst_cmdack))
			((Bus2IP_Mst_Cmplt)(bus2ip_mst_cmplt))
			((Bus2IP_MstRd_d)(bus2ip_mstr_data))
			((Bus2IP_MstRd_eof_n)(bus2ip_mstrd_eof_n))
			((Bus2IP_MstRd_src_rdy_n)(mstr_src_rdy_n))
			((IP2Bus_MstRd_dst_rdy_n)(ip2bus_mstrd_dst_rdy_n))
			((IP2Bus_MstRd_dst_dsc_n)(ip2bus_mstrd_dst_dsc_n))
		)
		(_use(_implicit)
			(_gen
				((C_TFT_INTERFACE)(_code 52))
				((C_I2C_SLAVE_ADDR)(_code 53))
				((C_DEFAULT_TFT_BASE_ADDR)(_code 54))
				((C_IOREG_STYLE)(_code 55))
				((C_EN_I2C_INTF)(_code 56))
				((C_FAMILY)(_code 57))
				((C_SLV_DWIDTH)((i 32)))
				((C_MST_AWIDTH)(_code 58))
				((C_MST_DWIDTH)((i 64)))
				((C_NUM_REG)(_code 59))
			)
			(_port
				((SYS_TFT_Clk)(SYS_TFT_Clk))
				((TFT_HSYNC)(TFT_HSYNC))
				((TFT_VSYNC)(TFT_VSYNC))
				((TFT_DE)(TFT_DE))
				((TFT_DPS)(TFT_DPS))
				((TFT_VGA_CLK)(TFT_VGA_CLK))
				((TFT_VGA_R)(TFT_VGA_R))
				((TFT_VGA_G)(TFT_VGA_G))
				((TFT_VGA_B)(TFT_VGA_B))
				((TFT_DVI_CLK_P)(TFT_DVI_CLK_P))
				((TFT_DVI_CLK_N)(TFT_DVI_CLK_N))
				((TFT_DVI_DATA)(TFT_DVI_DATA))
				((TFT_IIC_SCL_I)(TFT_IIC_SCL_I))
				((TFT_IIC_SCL_O)(TFT_IIC_SCL_O))
				((TFT_IIC_SCL_T)(TFT_IIC_SCL_T))
				((TFT_IIC_SDA_I)(TFT_IIC_SDA_I))
				((TFT_IIC_SDA_O)(TFT_IIC_SDA_O))
				((TFT_IIC_SDA_T)(TFT_IIC_SDA_T))
				((S_AXI_Clk)(S_AXI_Clk))
				((S_AXI_Rst)(S_AXI_Rst))
				((Bus2IP_Data)(Bus2IP_Data))
				((Bus2IP_RdCE)(Bus2IP_RdCE))
				((Bus2IP_WrCE)(Bus2IP_WrCE))
				((Bus2IP_BE)(Bus2IP_BE))
				((IP2Bus_Data)(IP2Bus_Data))
				((IP2Bus_RdAck)(IP2Bus_RdAck))
				((IP2Bus_WrAck)(IP2Bus_WrAck))
				((IP2Bus_Error)(IP2Bus_Error))
				((IP2INTC_Irpt)(IP2INTC_Irpt))
				((M_AXI_Clk)(M_AXI_Clk))
				((M_AXI_Rst)(M_AXI_Rst))
				((IP2Bus_MstRd_Req)(IP2Bus_MstRd_Req))
				((IP2Bus_Mst_Addr)(IP2Bus_Mst_Addr))
				((IP2Bus_Mst_BE)(IP2Bus_Mst_BE))
				((IP2Bus_Mst_Length)(IP2Bus_Mst_Length))
				((IP2Bus_Mst_Type)(IP2Bus_Mst_Type))
				((IP2Bus_Mst_Lock)(IP2Bus_Mst_Lock))
				((IP2Bus_Mst_Reset)(IP2Bus_Mst_Reset))
				((Bus2IP_Mst_CmdAck)(Bus2IP_Mst_CmdAck))
				((Bus2IP_Mst_Cmplt)(Bus2IP_Mst_Cmplt))
				((Bus2IP_MstRd_d)(Bus2IP_MstRd_d))
				((Bus2IP_MstRd_eof_n)(Bus2IP_MstRd_eof_n))
				((Bus2IP_MstRd_src_rdy_n)(Bus2IP_MstRd_src_rdy_n))
				((IP2Bus_MstRd_dst_rdy_n)(IP2Bus_MstRd_dst_rdy_n))
				((IP2Bus_MstRd_dst_dsc_n)(IP2Bus_MstRd_dst_dsc_n))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 260(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 260(_ent(_string \"virtex5"\))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 263(_scalar (_to i 0 i 1))))
		(_gen(_int C_TFT_INTERFACE 1 0 263 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 264(_scalar (_to i 0 i 1))))
		(_gen(_int C_EN_I2C_INTF 2 0 264 \1\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 265(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_I2C_SLAVE_ADDR 3 0 265(_ent(_string \"1110110"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 266(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_DEFAULT_TFT_BASE_ADDR 4 0 266(_ent(_string \"0000000000000000000000000000000011110000000000000000000000000000"\))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 269(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 5 0 269 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~128~12 0 270(_scalar (_to i 32 i 128))))
		(_gen(_int C_M_AXI_DATA_WIDTH 6 0 270 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~16~to~256~12 0 271(_scalar (_to i 16 i 256))))
		(_gen(_int C_MAX_BURST_LEN 7 0 271 \16\ (_ent((i 16)))))
		(_type(_int ~INTEGER~range~3~to~4~12 0 272(_scalar (_to i 3 i 4))))
		(_gen(_int C_S_AXI_ADDR_WIDTH 8 0 272 \3\ (_ent gms((i 3)))))
		(_port(_int s_axi_aclk -2 0 282(_ent(_in))))
		(_port(_int s_axi_aresetn -2 0 283(_ent(_in))))
		(_port(_int m_axi_aclk -2 0 284(_ent(_in)(_event))))
		(_port(_int m_axi_aresetn -2 0 285(_ent(_in))))
		(_port(_int md_error -2 0 286(_ent(_out))))
		(_port(_int ip2intc_irpt -2 0 287(_ent(_out))))
		(_port(_int m_axi_arready -2 0 292(_ent(_in))))
		(_port(_int m_axi_arvalid -2 0 293(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 294(_array -2((_dto c 60 i 0)))))
		(_port(_int m_axi_araddr 9 0 294(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 296(_array -2((_dto i 7 i 0)))))
		(_port(_int m_axi_arlen 10 0 296(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 297(_array -2((_dto i 2 i 0)))))
		(_port(_int m_axi_arsize 11 0 297(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -2((_dto i 1 i 0)))))
		(_port(_int m_axi_arburst 12 0 298(_ent(_out))))
		(_port(_int m_axi_arprot 11 0 299(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 300(_array -2((_dto i 3 i 0)))))
		(_port(_int m_axi_arcache 13 0 300(_ent(_out))))
		(_port(_int m_axi_rready -2 0 303(_ent(_out))))
		(_port(_int m_axi_rvalid -2 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~12 0 305(_array -2((_dto c 61 i 0)))))
		(_port(_int m_axi_rdata 14 0 305(_ent(_in))))
		(_port(_int m_axi_rresp 12 0 307(_ent(_in))))
		(_port(_int m_axi_rlast -2 0 308(_ent(_in))))
		(_port(_int m_axi_awready -2 0 310(_ent(_in))))
		(_port(_int m_axi_awvalid -2 0 311(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~124 0 312(_array -2((_dto c 62 i 0)))))
		(_port(_int m_axi_awaddr 15 0 312(_ent(_out))))
		(_port(_int m_axi_awlen 10 0 314(_ent(_out))))
		(_port(_int m_axi_awsize 11 0 315(_ent(_out))))
		(_port(_int m_axi_awburst 12 0 316(_ent(_out))))
		(_port(_int m_axi_awprot 11 0 317(_ent(_out))))
		(_port(_int m_axi_awcache 13 0 318(_ent(_out))))
		(_port(_int m_axi_wready -2 0 321(_ent(_in))))
		(_port(_int m_axi_wvalid -2 0 322(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_DATA_WIDTH-1~downto~0}~126 0 323(_array -2((_dto c 63 i 0)))))
		(_port(_int m_axi_wdata 16 0 323(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_DATA_WIDTH/8}-1~downto~0}~12 0 325(_array -2((_dto c 64 i 0)))))
		(_port(_int m_axi_wstrb 17 0 325(_ent(_out))))
		(_port(_int m_axi_wlast -2 0 327(_ent(_out))))
		(_port(_int m_axi_bready -2 0 329(_ent(_out))))
		(_port(_int m_axi_bvalid -2 0 330(_ent(_in))))
		(_port(_int m_axi_bresp 12 0 331(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH~downto~0}~12 0 335(_array -2((_dto c 65 i 0)))))
		(_port(_int s_axi_awaddr 18 0 335(_ent(_in))))
		(_port(_int s_axi_awvalid -2 0 337(_ent(_in))))
		(_port(_int s_axi_awready -2 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 339(_array -2((_dto i 31 i 0)))))
		(_port(_int s_axi_wdata 19 0 339(_ent(_in))))
		(_port(_int s_axi_wstrb 13 0 341(_ent(_in))))
		(_port(_int s_axi_wvalid -2 0 343(_ent(_in))))
		(_port(_int s_axi_wready -2 0 344(_ent(_out))))
		(_port(_int s_axi_bresp 12 0 345(_ent(_out))))
		(_port(_int s_axi_bvalid -2 0 346(_ent(_out))))
		(_port(_int s_axi_bready -2 0 347(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH~downto~0}~128 0 348(_array -2((_dto c 66 i 0)))))
		(_port(_int s_axi_araddr 20 0 348(_ent(_in))))
		(_port(_int s_axi_arvalid -2 0 350(_ent(_in))))
		(_port(_int s_axi_arready -2 0 351(_ent(_out))))
		(_port(_int s_axi_rdata 19 0 352(_ent(_out))))
		(_port(_int s_axi_rresp 12 0 354(_ent(_out))))
		(_port(_int s_axi_rvalid -2 0 355(_ent(_out))))
		(_port(_int s_axi_rready -2 0 356(_ent(_in))))
		(_port(_int sys_tft_clk -2 0 361(_ent(_in))))
		(_port(_int tft_hsync -2 0 364(_ent(_out))))
		(_port(_int tft_vsync -2 0 365(_ent(_out))))
		(_port(_int tft_de -2 0 366(_ent(_out))))
		(_port(_int tft_dps -2 0 367(_ent(_out))))
		(_port(_int tft_vga_clk -2 0 370(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 371(_array -2((_dto i 5 i 0)))))
		(_port(_int tft_vga_r 21 0 371(_ent(_out))))
		(_port(_int tft_vga_g 21 0 372(_ent(_out))))
		(_port(_int tft_vga_b 21 0 373(_ent(_out))))
		(_port(_int tft_dvi_clk_p -2 0 376(_ent(_out))))
		(_port(_int tft_dvi_clk_n -2 0 377(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 378(_array -2((_dto i 11 i 0)))))
		(_port(_int tft_dvi_data 22 0 378(_ent(_out))))
		(_port(_int tft_iic_scl_i -2 0 384(_ent(_in))))
		(_port(_int tft_iic_scl_o -2 0 385(_ent(_out))))
		(_port(_int tft_iic_scl_t -2 0 386(_ent(_out))))
		(_port(_int tft_iic_sda_i -2 0 387(_ent(_in))))
		(_port(_int tft_iic_sda_o -2 0 388(_ent(_out))))
		(_port(_int tft_iic_sda_t -2 0 389(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 421(_array -2((_dto i 31 i 0)))))
		(_cnst(_int ZERO_ADDR_PAD 23 0 421(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 422(_array -2((_to i 0 i 31)))))
		(_cnst(_int USER_BASEADDR 24 0 422(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~131 0 433(_array -2((_uto i 0 i 2147483647)))))
		(_cnst(_int USER_HIGHADDR 25 0 433(_arch gms(_code 67))))
		(_type(_int ~SLV64_ARRAY_TYPE~13 0 434(_array -5((_to i 0 i 1)))))
		(_cnst(_int IPIF_ARD_ADDR_RANGE_ARRAY 26 0 434(_arch gms(_code 68))))
		(_cnst(_int USER_MST_NUM_REG -3 0 451(_arch gms(_code 69))))
		(_cnst(_int USER_NUM_REG -3 0 452(_arch gms(_code 70))))
		(_type(_int ~INTEGER_ARRAY_TYPE~13 0 453(_array -3((_to i 0 i 0)))))
		(_cnst(_int IPIF_ARD_NUM_CE_ARRAY 27 0 453(_arch gms(_code 71))))
		(_cnst(_int IPIF_INHIBIT_CC_BLE_INCLUSION -3 0 465(_arch((i 0)))))
		(_cnst(_int USER_MST_AWIDTH -3 0 470(_arch gms(_code 72))))
		(_cnst(_int I2C_SLAVE_ADDR -3 0 483(_arch gms(_code 73))))
		(_cnst(_int IO_REG_STYLE -3 0 533(_arch gms(_code 74))))
		(_cnst(_int IPIF_NATIVE_DWIDTH -3 0 534(_arch gms(_code 75))))
		(_sig(_int bus2ip_clk -2 0 540(_arch(_uni)(_event))))
		(_sig(_int bus2ip_sreset -2 0 541(_arch(_uni))))
		(_sig(_int bus2ip_mreset -2 0 542(_arch(_uni))))
		(_sig(_int bus2ip_resetn -2 0 543(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 544(_array -2((_to i 0 i 31)))))
		(_sig(_int ip2bus_data 28 0 544(_arch(_uni((_others(i 2)))))))
		(_sig(_int ip2bus_error -2 0 546(_arch(_uni))))
		(_sig(_int ip2bus_wrack -2 0 547(_arch(_uni))))
		(_sig(_int ip2bus_rdack -2 0 548(_arch(_uni))))
		(_sig(_int bus2ip_data 28 0 549(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{calc_num_ce{IPIF_ARD_NUM_CE_ARRAY}-1~downto~0}~13 0 551(_array -2((_dto c 76 i 0)))))
		(_sig(_int bus2ip_rdce 29 0 551(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{calc_num_ce{IPIF_ARD_NUM_CE_ARRAY}-1~downto~0}~134 0 553(_array -2((_dto c 77 i 0)))))
		(_sig(_int bus2ip_wrce 30 0 553(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 555(_array -2((_to i 0 i 3)))))
		(_sig(_int bus2ip_be 31 0 555(_arch(_uni))))
		(_sig(_int ip2bus_mstrd_req -2 0 557(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 558(_array -2((_dto c 78 i 0)))))
		(_sig(_int ip2bus_mst_addr 32 0 558(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 559(_array -2((_dto i 11 i 0)))))
		(_sig(_int ip2bus_mst_length 33 0 559(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{IPIF_NATIVE_DWIDTH/8}-1}~downto~0}~13 0 560(_array -2((_dto c 79 i 0)))))
		(_sig(_int ip2bus_mst_be 34 0 560(_arch(_uni))))
		(_sig(_int ip2bus_mst_type -2 0 562(_arch(_uni))))
		(_sig(_int ip2bus_mst_lock -2 0 563(_arch(_uni))))
		(_sig(_int ip2bus_mst_reset -2 0 564(_arch(_uni))))
		(_sig(_int bus2ip_mst_cmdack -2 0 565(_arch(_uni))))
		(_sig(_int bus2ip_mst_cmplt -2 0 566(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~IPIF_NATIVE_DWIDTH-1}~13 0 567(_array -2((_to i 0 c 80)))))
		(_sig(_int bus2ip_mstrd_d 35 0 567(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{IPIF_NATIVE_DWIDTH-1~downto~0}~13 0 569(_array -2((_dto c 81 i 0)))))
		(_sig(_int temp_bus2ip_mstrd_d 36 0 569(_arch(_uni))))
		(_sig(_int bus2ip_mstrd_eof_n -2 0 571(_arch(_uni))))
		(_sig(_int bus2ip_mstrd_src_rdy_n -2 0 572(_arch(_uni))))
		(_sig(_int ip2bus_mstrd_dst_rdy_n -2 0 573(_arch(_uni))))
		(_sig(_int ip2bus_mstrd_dst_dsc_n -2 0 574(_arch(_uni))))
		(_sig(_int ip2bus_mstwr_d 36 0 575(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{{IPIF_NATIVE_DWIDTH/8}-1}~downto~0}~136 0 578(_array -2((_dto c 82 i 0)))))
		(_sig(_int ip2bus_mstwr_rem 37 0 578(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~13 0 582(_array -2((_to i 0 i 63)))))
		(_sig(_int bus2ip_mstr_data 38 0 582(_arch(_uni))))
		(_sig(_int bus2ip_mstrd_d1 28 0 583(_arch(_uni))))
		(_sig(_int mstr_src_rdy_n -2 0 584(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~138 0 595(_array -2((_to i 0 i 63)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 618(_array -2((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 625(_array -2((_dto i 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 655(_array -2((_to i 0 i 11)))))
		(_prcs
			(M_RESET_TOGGLE(_arch 0 0 674(_prcs(_trgt(72))(_sens(2)(3))(_dssslsensitivity 1))))
			(S_RESET_TOGGLE(_arch 1 0 687(_prcs(_trgt(71))(_sens(70)(73))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int high_sel 10 0 424(_arch(_func)))
			(_int wid_sel 11 0 443(_arch(_func)))
			(_int get_io_reg_style 12 0 496(_arch(_func)))
			(_int get_ipif_dwidth 13 0 517(_arch(_func -3)))
			(_ext calc_num_ce(2 2))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_TYPE(2 SLV64_TYPE)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1953655158 3635301)
		(1953393003 3635301)
		(1903065466)
		(1769239137 14200)
		(1918988403 929980788)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . imp 83 -1)
)
V 000062 55 328           1580965260687 $root 0000000000489 3
™U    ™U   0  È  7ø˛)b—Dm 5Ux©¿'–¨Õô—Ÿ◊Z∫∆zË¬∏Ó∞ó¸u0ÃŸ‡â<òfR7uÓ#‚PÉ"8xA¯é‚]…|+©9˛¥≤ö™µY}…-JR‹À¯p±ddRÖäª£ÿŸµc€Na¶m∆G«Çù∞ 9 ië≤¥>‘°Ï¸À/˘Ë¸>P”Á)‡,À!‘ü}9yBYVƒÄÇ7—¿MöùêyÚ”ï"¯·Wgñ¢Œ8uÇ[én◊Éı‰›§—rTÿﬁ	ò0qêypÂ?Ÿ±B"c_ù∂ÎBƒ≥ôƒ¨T -ªSô≥´Vc'FıÔ∑‰;ı1¯øﬂˆm+ ƒﬁŸYGŸÎôüÖmˆe¶‡C—˛íK∏èW„¡À@Iû7Ù}¶…ÜüKÜ¸K‚¿OçL˝U™U™V 000065 55 8782          1580965260689 axi_tft_v2_0_23_iic_init
(_unit VERILOG 6.3579.6.768 (axi_tft_v2_0_23_iic_init 0 94(axi_tft_v2_0_23_iic_init 0 94))
	(_version vde)
	(_time 1580965260508 2020.02.05 23:01:00)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 12))
	(_code 2623222328717b3370202127307d732370212025242370)
	(_ent
		(_time 1580965260508)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 110 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_I2C_SLAVE_ADDR ~vector~0 0 110 \"1110110"\ (_ent -1 (_string \V"1110110"\))))
		(_type (_int ~vector~1 0 112 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_RATE_MHZ ~vector~1 0 112 \50\ (_ent -1 (_cnst \50\))))
		(_type (_int ~vector~2 0 113 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SCK_PERIOD_US ~vector~2 0 113 \30\ (_ent -1 (_cnst \30\))))
		(_type (_int ~vector~3 0 114 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRANSITION_CYCLE ~vector~3 0 114 \CLK_RATE_MHZ*SCK_PERIOD_US/2\ (_ent -1 (_code 12))))
		(_type (_int ~vector~4 0 115 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TRANSITION_CYCLE_MSB ~vector~4 0 115 \11\ (_ent -1 (_cnst \11\))))
		(_type (_int ~vector~5 0 131 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int IDLE ~vector~5 0 131 \3'd000\ (_ent -1 (_cnst \3'd0\)))(_cnst l))
		(_type (_int ~vector~6 0 132 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int INIT ~vector~6 0 132 \3'd1\ (_ent -1 (_cnst \3'd1\)))(_cnst l))
		(_type (_int ~vector~7 0 133 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int START ~vector~7 0 133 \3'd2\ (_ent -1 (_cnst \3'd2\)))(_cnst l))
		(_type (_int ~vector~8 0 134 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_FALL ~vector~8 0 134 \3'd3\ (_ent -1 (_cnst \3'd3\)))(_cnst l))
		(_type (_int ~vector~9 0 135 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SETUP ~vector~9 0 135 \3'd4\ (_ent -1 (_cnst \3'd4\)))(_cnst l))
		(_type (_int ~vector~10 0 136 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CLK_RISE ~vector~10 0 136 \3'd5\ (_ent -1 (_cnst \3'd5\)))(_cnst l))
		(_type (_int ~vector~11 0 137 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WAIT_IIC ~vector~11 0 137 \3'd6\ (_ent -1 (_cnst \3'd6\)))(_cnst l))
		(_type (_int ~vector~12 0 138 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int XFER_DONE ~vector~12 0 138 \3'd7\ (_ent -1 (_cnst \3'd7\)))(_cnst l))
		(_type (_int ~vector~13 0 139 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int START_BIT ~vector~13 0 139 \1'b1\ (_ent -1 (_cnst \1'b1\)))(_cnst l))
		(_type (_int ~vector~14 0 140 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ACK ~vector~14 0 140 \1'b1\ (_ent -1 (_cnst \1'b1\)))(_cnst l))
		(_type (_int ~vector~15 0 141 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int WRITE ~vector~15 0 141 \1'b0\ (_ent -1 (_cnst \1'b0\)))(_cnst l))
		(_type (_int ~vector~16 0 142 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REG_ADDR0 ~vector~16 0 142 \8'h49\ (_ent -1 (_cnst \8'h49\)))(_cnst l))
		(_type (_int ~vector~17 0 143 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REG_ADDR1 ~vector~17 0 143 \8'h21\ (_ent -1 (_cnst \8'h21\)))(_cnst l))
		(_type (_int ~vector~18 0 144 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REG_ADDR2 ~vector~18 0 144 \8'h33\ (_ent -1 (_cnst \8'h33\)))(_cnst l))
		(_type (_int ~vector~19 0 145 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REG_ADDR3 ~vector~19 0 145 \8'h34\ (_ent -1 (_cnst \8'h34\)))(_cnst l))
		(_type (_int ~vector~20 0 146 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int REG_ADDR4 ~vector~20 0 146 \8'h36\ (_ent -1 (_cnst \8'h36\)))(_cnst l))
		(_type (_int ~vector~21 0 147 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA0 ~vector~21 0 147 \8'hC0\ (_ent -1 (_cnst \8'hC0\)))(_cnst l))
		(_type (_int ~vector~22 0 148 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA1 ~vector~22 0 148 \8'h09\ (_ent -1 (_cnst \8'h09\)))(_cnst l))
		(_type (_int ~vector~23 0 149 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA2a ~vector~23 0 149 \8'h06\ (_ent -1 (_cnst \8'h06\)))(_cnst l))
		(_type (_int ~vector~24 0 150 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA3a ~vector~24 0 150 \8'h26\ (_ent -1 (_cnst \8'h26\)))(_cnst l))
		(_type (_int ~vector~25 0 151 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA4a ~vector~25 0 151 \8'hA0\ (_ent -1 (_cnst \8'hA0\)))(_cnst l))
		(_type (_int ~vector~26 0 152 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA2b ~vector~26 0 152 \8'h08\ (_ent -1 (_cnst \8'h08\)))(_cnst l))
		(_type (_int ~vector~27 0 153 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA3b ~vector~27 0 153 \8'h16\ (_ent -1 (_cnst \8'h16\)))(_cnst l))
		(_type (_int ~vector~28 0 154 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int DATA4b ~vector~28 0 154 \8'h60\ (_ent -1 (_cnst \8'h60\)))(_cnst l))
		(_type (_int ~vector~29 0 155 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int STOP_BIT ~vector~29 0 155 \1'b0\ (_ent -1 (_cnst \1'b0\)))(_cnst l))
		(_type (_int ~vector~30 0 156 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SDA_BUFFER_MSB ~vector~30 0 156 \27\ (_ent -1 (_cnst \27\)))(_cnst l))
		(_port (_int Clk ~wire 0 95 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int Reset_n ~wire 0 96 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int SDA ~wire 0 97 (_arch (_inout)))(_net scalared)(_flags2))
		(_port (_int SCL ~wire 0 98 (_arch (_inout)))(_net scalared)(_flags2))
		(_port (_int Done ~reg 0 99 (_arch (_out)))(_reg)(_flags1))
		(_port (_int IIC_xfer_done ~reg 0 100 (_arch (_out)))(_reg)(_flags2))
		(_port (_int TFT_iic_xfer ~wire 0 101 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:7]wire~ 0 102 (_array ~wire ((_to i 0 i 7)))))
		(_port (_int TFT_iic_reg_addr ~[0:7]wire~ 0 102 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int TFT_iic_reg_data ~[0:7]wire~ 0 103 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[6:0]wire~ 0 158 (_array ~wire ((_dto i 6 i 0)))))
		(_sig (_int SLAVE_ADDR ~[6:0]wire~ 0 158 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int SDA_out ~reg 0 161 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int SCL_out ~reg 0 162 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[TRANSITION_CYCLE_MSB:0]reg~ 0 163 (_array ~reg ((_range  13)))))
		(_sig (_int cycle_count ~[TRANSITION_CYCLE_MSB:0]reg~ 0 163 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[2:0]reg~ 0 164 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int c_state ~[2:0]reg~ 0 164 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int n_state ~[2:0]reg~ 0 165 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int write_count ~[2:0]reg~ 0 167 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[31:0]reg~ 0 168 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int bit_count ~[31:0]reg~ 0 168 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[SDA_BUFFER_MSB:0]reg~ 0 169 (_array ~reg ((_range  14)))))
		(_sig (_int SDA_BUFFER ~[SDA_BUFFER_MSB:0]reg~ 0 169 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int transition ~wire 0 170 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#158_0@ (_arch 0 0 158 (_prcs 0(_ass)(_simple)(_trgt(9))
			)))
			(@ALWAYS#I2C_CLK_DATA@ (_arch 1 0 175 (_prcs 1(_trgt(10)(11))(_read(1)(13)(18)(17(_index 15))(12)(16))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#206_2@ (_arch 2 0 206 (_prcs 2(_ass)(_alias ((SDA)(SDA_out)))(_simple)(_trgt(2))(_sens(10))
			)))
			(@ASSIGN#207_3@ (_arch 3 0 207 (_prcs 3(_ass)(_alias ((SCL)(SCL_out)))(_simple)(_trgt(3))(_sens(11))
			)))
			(@ALWAYS#SDA_BUF@ (_arch 4 0 211 (_prcs 4(_trgt(17)(12))(_read(0)(1)(9)(13)(12)(17(_range 16))(6)(4)(7)(8)(15))
				(_need_init)
			)))
			(@ALWAYS#GEN_WRITE_CNT@ (_arch 5 0 256 (_prcs 5(_trgt(15))(_read(0)(1)(13)(12)(5)(15))
				(_need_init)
			)))
			(@ALWAYS#TRANS_DONE@ (_arch 6 0 265 (_prcs 6(_trgt(4))(_read(1)(13))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#BIT_CNT@ (_arch 7 0 275 (_prcs 7(_trgt(16))(_read(0)(1)(13)(12)(16))
				(_need_init)
			)))
			(@ALWAYS#NEXT_STATE@ (_arch 8 0 284 (_prcs 8(_trgt(13))(_read(1)(14))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#293_9@ (_arch 9 0 293 (_prcs 9(_ass)(_simple)(_trgt(18))(_sens(12))
			)))
			(@ALWAYS#I2C_SM_CMB@ (_arch 10 0 297 (_prcs 10(_trgt(14)(5))(_read)(_sens(1)(6)(18)(16)(15)(13)(4))
				(_need_init)
			)))
			(@INTERNAL#0_11@ (_int 11 0 0 0 (_prcs 11 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit I2C_CLK_DATA begin 0 176)
		(_unit SDA_BUF begin 0 212)
		(_unit GEN_WRITE_CNT begin 0 257)
		(_unit TRANS_DONE begin 0 266)
		(_unit BIT_CNT begin 0 276)
		(_unit NEXT_STATE begin 0 285)
		(_unit I2C_SM_CMB begin 0 299)
	)
	(_model . axi_tft_v2_0_23_iic_init 19 -1)

)
V 000063 55 4070          1580965260691 axi_tft_v2_0_23_v_sync
(_unit VERILOG 6.3579.6.768 (axi_tft_v2_0_23_v_sync 0 515(axi_tft_v2_0_23_v_sync 0 515))
	(_version vde)
	(_time 1580965260508 2020.02.05 23:01:00)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 2623222328717b3370202025307d732370212025242370)
	(_ent
		(_time 1580965260508)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 559 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int SET_COUNTERS ~vector~0 0 559 \5'b00001\ (_ent -1 (_cnst \5'b01\))))
		(_type (_int ~vector~1 0 560 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int PULSE ~vector~1 0 560 \5'b00010\ (_ent -1 (_cnst \5'b010\))))
		(_type (_int ~vector~2 0 561 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int BACK_PORCH ~vector~2 0 561 \5'b00100\ (_ent -1 (_cnst \5'b0100\))))
		(_type (_int ~vector~3 0 562 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int LINE ~vector~3 0 562 \5'b01000\ (_ent -1 (_cnst \5'b01000\))))
		(_type (_int ~vector~4 0 563 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int FRONT_PORCH ~vector~4 0 563 \5'b10000\ (_ent -1 (_cnst \5'b10000\))))
		(_port (_int Clk ~wire 0 516 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int Clk_stb ~wire 0 517 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int Rst ~wire 0 518 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int VSYNC ~reg 0 519 (_arch (_out)))(_reg)(_flags2))
		(_port (_int V_DE ~reg 0 520 (_arch (_out)))(_reg)(_flags2))
		(_port (_int V_bp_cnt_tc ~reg 0 521 (_arch (_out)))(_reg)(_flags1))
		(_port (_int V_p_cnt_tc ~reg 0 522 (_arch (_out)))(_reg)(_flags1))
		(_port (_int V_l_cnt_tc ~reg 0 523 (_arch (_out)))(_reg)(_flags1))
		(_type (_int ~[0:1]reg~ 0 542 (_array ~reg ((_to i 0 i 1)))))
		(_sig (_int v_p_cnt ~[0:1]reg~ 0 542 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:4]reg~ 0 543 (_array ~reg ((_to i 0 i 4)))))
		(_sig (_int v_bp_cnt ~[0:4]reg~ 0 543 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:8]reg~ 0 544 (_array ~reg ((_to i 0 i 8)))))
		(_sig (_int v_l_cnt ~[0:8]reg~ 0 544 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:3]reg~ 0 545 (_array ~reg ((_to i 0 i 3)))))
		(_sig (_int v_fp_cnt ~[0:3]reg~ 0 545 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int v_p_cnt_clr ~reg 0 546 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int v_bp_cnt_clr ~reg 0 547 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int v_l_cnt_clr ~reg 0 548 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int v_fp_cnt_clr ~reg 0 549 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int v_fp_cnt_tc ~reg 0 553 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int VSYNC_cs ~[0:4]reg~ 0 565 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int VSYNC_ns ~[0:4]reg~ 0 566 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int clk_stb_d1 ~reg 0 572 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int clk_ce_neg ~reg 0 573 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int clk_ce_pos ~reg 0 574 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#CLOCK_STRB_GEN@ (_arch 0 0 577 (_prcs 0(_trgt(19)(21)(20)(8)(6)(9)(5)(10)(7)(11)(16))(_read(0)(1)(19)(2)(12)(20)(8)(13)(9)(14)(10)(15)(11))
				(_need_init)
			)))
			(@ALWAYS#VSYNC_REG_STATE@ (_arch 1 0 587 (_prcs 1(_trgt(17))(_read(2)(21)(18))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#VSYNC_SM_CMB@ (_arch 2 0 598 (_prcs 2(_trgt(12)(13)(14)(15)(3)(4)(18))(_read)(_sens(17)(6)(5)(7)(16))
				(_need_init)
			)))
			(@INTERNAL#0_3@ (_int 3 0 0 0 (_prcs 7 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit CLOCK_STRB_GEN begin 0 578)
		(_unit VSYNC_REG_STATE begin 0 588)
		(_unit VSYNC_SM_CMB begin 0 600)
		(_unit VSYNC_PULSE_CNTR begin 0 712)
		(_unit VSYNC_BP_CNTR begin 0 737)
		(_unit VSYNC_LINE_CNTR begin 0 762)
		(_unit VSYNC_FP_CNTR begin 0 787)
	)
	(_model . axi_tft_v2_0_23_v_sync 4 -1)

)
V 000070 55 27226         1580965260693 axi_tft_v2_0_23_tft_interface
(_unit VERILOG 6.3579.6.768 (axi_tft_v2_0_23_tft_interface 0 918(axi_tft_v2_0_23_tft_interface 0 918))
	(_version vde)
	(_time 1580965260508 2020.02.05 23:01:00)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 44))
	(_code 2623222328717b3370207423307d732370212025242370)
	(_ent
		(_time 1580965260508)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_object
		(_type (_int ~vector~0 0 958 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 958 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 959 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_I2C_SLAVE_ADDR ~vector~1 0 959 \"1110110"\ (_ent -1 (_string \V"1110110"\))))
		(_type (_int ~vector~2 0 960 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TFT_INTERFACE ~vector~2 0 960 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 961 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_IOREG_STYLE ~vector~3 0 961 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 962 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_EN_I2C_INTF ~vector~4 0 962 \1\ (_ent -1 (_cnst \1\))))
		(_port (_int TFT_Clk ~wire 0 919 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TFT_Rst ~wire 0 920 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TFT_Rst_8s ~wire 0 921 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Clk ~wire 0 922 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_Rst ~wire 0 923 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int HSYNC ~wire 0 924 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int VSYNC ~wire 0 925 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int DE ~wire 0 926 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 927 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int RED ~[5:0]wire~ 0 927 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int GREEN ~[5:0]wire~ 0 928 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int BLUE ~[5:0]wire~ 0 929 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TFT_HSYNC ~wire 0 930 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VSYNC ~wire 0 931 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_DE ~wire 0 932 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VGA_CLK ~wire 0 933 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VGA_R ~[5:0]wire~ 0 934 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VGA_G ~[5:0]wire~ 0 935 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VGA_B ~[5:0]wire~ 0 936 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_DVI_CLK_P ~wire 0 937 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_DVI_CLK_N ~wire 0 938 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[11:0]wire~ 0 939 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int TFT_DVI_DATA ~[11:0]wire~ 0 939 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int I2C_done ~wire 0 942 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_IIC_SCL_I ~wire 0 943 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int TFT_IIC_SCL_O ~wire 0 944 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int TFT_IIC_SCL_T ~wire 0 945 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int TFT_IIC_SDA_I ~wire 0 946 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int TFT_IIC_SDA_O ~wire 0 947 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int TFT_IIC_SDA_T ~wire 0 948 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int IIC_xfer_done ~wire 0 949 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_iic_xfer ~wire 0 950 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:7]wire~ 0 951 (_array ~wire ((_to i 0 i 7)))))
		(_port (_int TFT_iic_reg_addr ~[0:7]wire~ 0 951 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TFT_iic_reg_data ~[0:7]wire~ 0 952 (_arch (_in)))(_net scalared)(_flags1))
		(_sig (_int \1 \ ~wire -1 1019 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \2 \ ~wire -1 1026 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \3 \ ~wire -1 1032 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1019,1026,1032_0@ (_arch 0 0 1019 (_prcs 0(_ass)(_alias ((\1 \)(TFT_Clk)(\2 \)(TFT_Clk)(\3 \)(TFT_Clk)))(_simple)(_trgt(32)(33)(34))(_sens(0))
			)))
			(@INTERNAL#0_1@ (_int 1 0 0 0 (_prcs 3 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_inst FDS_HSYNC 0 1018 (_ent . FDS)
		(_port
			((Q) (TFT_HSYNC))
			((C) (\1 \))
			((S) (TFT_Rst))
			((D) (HSYNC))
		)
	)
	(_inst FDS_VSYNC 0 1025 (_ent . FDS)
		(_port
			((Q) (TFT_VSYNC))
			((C) (\2 \))
			((S) (TFT_Rst))
			((D) (VSYNC))
		)
	)
	(_inst FDR_DE 0 1031 (_ent . FDR)
		(_port
			((Q) (TFT_DE))
			((C) (\3 \))
			((R) (TFT_Rst))
			((D) (DE))
		)
	)
	(_generate gen_dvi_if 0 1040 (_vif  (_code 44))
	  (_generate gen_7s 0 1083 (_vif  (_code 45))
	    (_generate replicate_tft_dvi_data 0 1105 (_vfor  (_code 46) (_code 47) (_code 48))
	      (_object
	      	(_type (_int ~vector~0 0 1046 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	      	(_gen (_int i ~vector~0 0 1046  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	      	(_sig (_int \12 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	      	(_sig (_int \13 \ ~wire -1 1110 (_int (_uni)))(_net)(_flags2))
	      	(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@INTERNAL#1110_28@ (_int 28 0 1110 (_prcs 0(_ass)(_alias ((\13 \)(DE)(TFT_Rst)))(_simple)(_trgt(48))(_sens(7)(1))
	      		)))
	      		(@INTERNAL#0_29@ (_int 29 0 0 0 (_prcs 1 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst ODDR_TFT_DATA 0 1107 (_ent . ODDR)
	      	(_port
	      		((Q) (TFT_DVI_DATA(_index 49)))
	      		((C) (TFT_Clk))
	      		((CE) (\12 \))
	      		((R) (\13 \))
	      		((D2) (dvi_data_b(_index 50)))
	      		((D1) (dvi_data_a(_index 51)))
	      		((S) (\14 \))
	      	)
	      )
	    )
	    (_object
	    	(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \9 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \10 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst TFT_CLKP_ODDR 0 1085 (_ent . ODDR)
	    	(_port
	    		((Q) (TFT_DVI_CLK_P))
	    		((C) (TFT_Clk))
	    		((CE) (\4 \))
	    		((R) (TFT_Rst))
	    		((D1) (\5 \))
	    		((D2) (\6 \))
	    		((S) (\7 \))
	    	)
	    )
	    (_inst TFT_CLKN_ODDR 0 1094 (_ent . ODDR)
	    	(_port
	    		((Q) (TFT_DVI_CLK_N))
	    		((C) (TFT_Clk))
	    		((CE) (\8 \))
	    		((R) (TFT_Rst))
	    		((D1) (\9 \))
	    		((D2) (\10 \))
	    		((S) (\11 \))
	    	)
	    )
	  )
	  (_generate gen_8s 0 1117 (_vif  (_code 52))
	    (_generate replicate_tft_dvi_data 0 1156 (_vfor  (_code 53) (_code 54) (_code 55))
	      (_object
	      	(_type (_int ~vector~1 0 1046 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	      	(_gen (_int i ~vector~1 0 1046  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	      	(_sig (_int \19 \ ~wire -1 1169 (_int (_uni)))(_net)(_flags2))
	      	(_sig (_int \20 \ ~wire -1 1169 (_int (_uni)))(_net)(_flags2))
	      	(_type (_int ~[1:0]reg~ 0 0 (_array ~reg ((_dto i 1 i 0)))))
	      	(_sig (_int \22 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
	      	(_sig (_int \23 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
	      	(_sig (_int \24 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	      	(_sig (_virtual \21 \ 0 1171 (_uni ((56)(37(_index 56))(37(_index 56))(57)(38(_index 57))(38(_index 57))))))
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#1169,1169_30@ (_arch 30 0 1169 (_prcs 0(_ass)(_alias ((\19 \)(TFT_Clk)(\20 \)(TFT_Clk)))(_simple)(_trgt(54)(55))(_sens(0))
	      		)))
	      		(@INTERNAL#0_31@ (_int 31 0 0 0 (_prcs 2 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst TFT_DATA_OSERDESE3 0 1158 (_ent . OSERDESE3)
	      	(_gen
	      		((DATA_WIDTH) (_cnst \4\))
	      		((INIT) (_cnst \0\))
	      		((IS_CLKDIV_INVERTED) (_cnst \0\))
	      		((IS_CLK_INVERTED) (_cnst \0\))
	      		((ODDR_MODE) (_string \V"TRUE"\))
	      		((IS_RST_INVERTED) (_cnst \0\))
	      		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	      		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	      	)
	      	(_port
	      		((CLK) (\19 \))
	      		((CLKDIV) (\20 \))
	      		((D) (\21 \))
	      		((OQ) (TFT_DVI_DATA(_index 58)))
	      		((RST) (TFT_Rst))
	      		((T) (\24 \))
	      		((T_OUT) (_open))
	      	)
	      	(_delay (4.000000)(0.000000))
	      )
	    )
	    (_object
	    	(_type (_int ~[7:0]reg~ 0 0 (_array ~reg ((_dto i 7 i 0)))))
	    	(_sig (_int \15 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b011\))))(_reg)(_flags2))
	    	(_sig (_int \16 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \17 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b0110000\))))(_reg)(_flags2))
	    	(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst TFT_CLKP_OSERDESE3 0 1118 (_ent . OSERDESE3)
	    	(_gen
	    		((DATA_WIDTH) (_cnst \4\))
	    		((INIT) (_cnst \0\))
	    		((IS_CLKDIV_INVERTED) (_cnst \0\))
	    		((IS_CLK_INVERTED) (_cnst \0\))
	    		((ODDR_MODE) (_string \V"TRUE"\))
	    		((IS_RST_INVERTED) (_cnst \0\))
	    		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	    		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	    	)
	    	(_port
	    		((CLK) (TFT_Clk))
	    		((CLKDIV) (TFT_Clk))
	    		((D) (\15 \))
	    		((OQ) (TFT_DVI_CLK_P))
	    		((RST) (TFT_Rst_8s))
	    		((T) (\16 \))
	    		((T_OUT) (_open))
	    	)
	    	(_delay (4.000000)(0.000000))
	    )
	    (_inst TFT_CLKN_OSERDESE3 0 1137 (_ent . OSERDESE3)
	    	(_gen
	    		((DATA_WIDTH) (_cnst \4\))
	    		((INIT) (_cnst \0\))
	    		((IS_CLKDIV_INVERTED) (_cnst \0\))
	    		((IS_CLK_INVERTED) (_cnst \0\))
	    		((ODDR_MODE) (_string \V"TRUE"\))
	    		((IS_RST_INVERTED) (_cnst \0\))
	    		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	    		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	    	)
	    	(_port
	    		((CLK) (TFT_Clk))
	    		((CLKDIV) (TFT_Clk))
	    		((D) (\17 \))
	    		((OQ) (TFT_DVI_CLK_N))
	    		((RST) (TFT_Rst_8s))
	    		((T) (\18 \))
	    		((T_OUT) (_open))
	    	)
	    	(_delay (4.000000)(0.000000))
	    )
	  )
	  (_generate gen_usp 0 1180 (_vif  (_code 59))
	    (_generate replicate_tft_dvi_data 0 1222 (_vfor  (_code 60) (_code 61) (_code 62))
	      (_object
	      	(_type (_int ~vector~2 0 1046 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	      	(_gen (_int i ~vector~2 0 1046  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	      	(_sig (_int \29 \ ~wire -1 1236 (_int (_uni)))(_net)(_flags2))
	      	(_sig (_int \30 \ ~wire -1 1236 (_int (_uni)))(_net)(_flags2))
	      	(_type (_int ~[1:0]reg~ 0 0 (_array ~reg ((_dto i 1 i 0)))))
	      	(_sig (_int \32 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
	      	(_sig (_int \33 \ ~[1:0]reg~ -1 0 (_int (_uni(_cnst \2'b0\))))(_reg)(_flags2))
	      	(_sig (_int \34 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	      	(_sig (_virtual \31 \ 0 1238 (_uni ((66)(37(_index 63))(37(_index 63))(67)(38(_index 64))(38(_index 64))))))
	      	(_subprogram

	      	)
	      	(_prcs
	      		(@ASSIGN#1236,1236_32@ (_arch 32 0 1236 (_prcs 0(_ass)(_alias ((\29 \)(TFT_Clk)(\30 \)(TFT_Clk)))(_simple)(_trgt(64)(65))(_sens(0))
	      		)))
	      		(@INTERNAL#0_33@ (_int 33 0 0 0 (_prcs 2 (_virtual))))
	      	)
	      )
	
	
	      (_defparam
	      )

	      	(_scope
	      	)
	      	      (_inst TFT_DATA_OSERDESE3 0 1224 (_ent . OSERDESE3)
	      	(_gen
	      		((DATA_WIDTH) (_cnst \4\))
	      		((INIT) (_cnst \0\))
	      		((IS_CLKDIV_INVERTED) (_cnst \0\))
	      		((IS_CLK_INVERTED) (_cnst \0\))
	      		((ODDR_MODE) (_string \V"TRUE"\))
	      		((IS_RST_INVERTED) (_cnst \0\))
	      		((SIM_DEVICE) (_string \V"ULTRASCALE_PLUS_ES1"\))
	      		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	      		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	      	)
	      	(_port
	      		((CLK) (\29 \))
	      		((CLKDIV) (\30 \))
	      		((D) (\31 \))
	      		((OQ) (TFT_DVI_DATA(_index 65)))
	      		((RST) (TFT_Rst))
	      		((T) (\34 \))
	      		((T_OUT) (_open))
	      	)
	      	(_delay (4.000000)(0.000000))
	      )
	    )
	    (_object
	    	(_type (_int ~[7:0]reg~ 0 0 (_array ~reg ((_dto i 7 i 0)))))
	    	(_sig (_int \25 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b011\))))(_reg)(_flags2))
	    	(_sig (_int \26 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \27 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b0110000\))))(_reg)(_flags2))
	    	(_sig (_int \28 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst TFT_CLKP_OSERDESE3 0 1182 (_ent . OSERDESE3)
	    	(_gen
	    		((DATA_WIDTH) (_cnst \4\))
	    		((INIT) (_cnst \0\))
	    		((IS_CLKDIV_INVERTED) (_cnst \0\))
	    		((IS_CLK_INVERTED) (_cnst \0\))
	    		((ODDR_MODE) (_string \V"TRUE"\))
	    		((IS_RST_INVERTED) (_cnst \0\))
	    		((SIM_DEVICE) (_string \V"ULTRASCALE_PLUS_ES1"\))
	    		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	    		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	    	)
	    	(_port
	    		((CLK) (TFT_Clk))
	    		((CLKDIV) (TFT_Clk))
	    		((D) (\25 \))
	    		((OQ) (TFT_DVI_CLK_P))
	    		((RST) (TFT_Rst_8s))
	    		((T) (\26 \))
	    		((T_OUT) (_open))
	    	)
	    	(_delay (4.000000)(0.000000))
	    )
	    (_inst TFT_CLKN_OSERDESE3 0 1202 (_ent . OSERDESE3)
	    	(_gen
	    		((DATA_WIDTH) (_cnst \4\))
	    		((INIT) (_cnst \0\))
	    		((IS_CLKDIV_INVERTED) (_cnst \0\))
	    		((IS_CLK_INVERTED) (_cnst \0\))
	    		((ODDR_MODE) (_string \V"TRUE"\))
	    		((IS_RST_INVERTED) (_cnst \0\))
	    		((SIM_DEVICE) (_string \V"ULTRASCALE_PLUS_ES1"\))
	    		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	    		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	    	)
	    	(_port
	    		((CLK) (TFT_Clk))
	    		((CLKDIV) (TFT_Clk))
	    		((D) (\27 \))
	    		((OQ) (TFT_DVI_CLK_N))
	    		((RST) (TFT_Rst_8s))
	    		((T) (\28 \))
	    		((T_OUT) (_open))
	    	)
	    	(_delay (4.000000)(0.000000))
	    )
	  )
	  (_generate EN_I2C 0 1259 (_vif  (_code 66))
	    (_object
	    	(_sig (_int \35 \ ~wire -1 1268 (_int (_uni)))(_net)(_flags2))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@INTERNAL#1268_34@ (_int 34 0 1268 (_prcs 0(_ass)(_alias ((\35 \)(Bus2IP_Rst)))(_simple)(_trgt(70))(_sens(4))
	    		)))
	    		(@ASSIGN#1278,1279_35@ (_arch 35 0 1278 (_prcs 1(_ass)(_simple)(_trgt(23)(26))
	    		)))
	    		(@ASSIGN#1280_36@ (_arch 36 0 1280 (_prcs 3(_ass)(_alias ((TFT_IIC_SDA_T)(tft_iic_sda_t_i)))(_simple)(_trgt(27))(_sens(35))
	    		)))
	    		(@ASSIGN#1281_37@ (_arch 37 0 1281 (_prcs 4(_ass)(_alias ((TFT_IIC_SCL_T)(tft_iic_scl_t_i)))(_simple)(_trgt(24))(_sens(36))
	    		)))
	    		(@INTERNAL#0_38@ (_int 38 0 0 0 (_prcs 5 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst iic_init 0 1263 (_ent . axi_tft_v2_0_23_iic_init)
	    	(_gen
	    		((C_I2C_SLAVE_ADDR) (C_I2C_SLAVE_ADDR))
	    	)
	    	(_port
	    		((Clk) (Bus2IP_Clk))
	    		((Reset_n) (\35 \))
	    		((SDA) (tft_iic_sda_t_i))
	    		((SCL) (tft_iic_scl_t_i))
	    		((Done) (I2C_done))
	    		((IIC_xfer_done) (IIC_xfer_done))
	    		((TFT_iic_xfer) (TFT_iic_xfer))
	    		((TFT_iic_reg_addr) (TFT_iic_reg_addr))
	    		((TFT_iic_reg_data) (TFT_iic_reg_data))
	    	)
	    )
	  )
	  (_generate DIS_I2C 0 1284 (_vif  (_code 67))
	    (_object
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1285,1286,1287,1288,1289,1290_39@ (_arch 39 0 1285 (_prcs 0(_ass)(_simple)(_trgt(21)(28)(23)(26)(27)(24))
	    		)))
	    		(@INTERNAL#0_40@ (_int 40 0 0 0 (_prcs 6 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_sig (_int tft_iic_sda_t_i ~wire 0 1042 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int tft_iic_scl_t_i ~wire 0 1043 (_arch (_uni)))(_net)(_flags1))
	  	(_type (_int ~[11:0]wire~ 0 1044 (_array ~wire ((_dto i 11 i 0)))))
	  	(_sig (_int dvi_data_a ~[11:0]wire~ 0 1044 (_arch (_uni)))(_net)(_flags1))
	  	(_sig (_int dvi_data_b ~[11:0]wire~ 0 1045 (_arch (_uni)))(_net)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1051_2@ (_arch 2 0 1051 (_prcs 0(_ass)(_simple)(_trgt(37(0)))(_sens(9(2)))
	  		)))
	  		(@ASSIGN#1052_3@ (_arch 3 0 1052 (_prcs 1(_ass)(_simple)(_trgt(37(1)))(_sens(9(3)))
	  		)))
	  		(@ASSIGN#1053_4@ (_arch 4 0 1053 (_prcs 2(_ass)(_simple)(_trgt(37(2)))(_sens(9(4)))
	  		)))
	  		(@ASSIGN#1054_5@ (_arch 5 0 1054 (_prcs 3(_ass)(_simple)(_trgt(37(3)))(_sens(9(5)))
	  		)))
	  		(@ASSIGN#1055_6@ (_arch 6 0 1055 (_prcs 4(_ass)(_simple)(_trgt(37(4)))
	  		)))
	  		(@ASSIGN#1056_7@ (_arch 7 0 1056 (_prcs 5(_ass)(_simple)(_trgt(37(5)))
	  		)))
	  		(@ASSIGN#1057_8@ (_arch 8 0 1057 (_prcs 6(_ass)(_simple)(_trgt(37(6)))(_sens(8(0)))
	  		)))
	  		(@ASSIGN#1058_9@ (_arch 9 0 1058 (_prcs 7(_ass)(_simple)(_trgt(37(7)))(_sens(8(1)))
	  		)))
	  		(@ASSIGN#1059_10@ (_arch 10 0 1059 (_prcs 8(_ass)(_simple)(_trgt(37(8)))(_sens(8(2)))
	  		)))
	  		(@ASSIGN#1060_11@ (_arch 11 0 1060 (_prcs 9(_ass)(_simple)(_trgt(37(9)))(_sens(8(3)))
	  		)))
	  		(@ASSIGN#1061_12@ (_arch 12 0 1061 (_prcs 10(_ass)(_simple)(_trgt(37(10)))(_sens(8(4)))
	  		)))
	  		(@ASSIGN#1062_13@ (_arch 13 0 1062 (_prcs 11(_ass)(_simple)(_trgt(37(11)))(_sens(8(5)))
	  		)))
	  		(@ASSIGN#1063_14@ (_arch 14 0 1063 (_prcs 12(_ass)(_simple)(_trgt(38(0)))
	  		)))
	  		(@ASSIGN#1064_15@ (_arch 15 0 1064 (_prcs 13(_ass)(_simple)(_trgt(38(1)))
	  		)))
	  		(@ASSIGN#1065_16@ (_arch 16 0 1065 (_prcs 14(_ass)(_simple)(_trgt(38(2)))(_sens(10(0)))
	  		)))
	  		(@ASSIGN#1066_17@ (_arch 17 0 1066 (_prcs 15(_ass)(_simple)(_trgt(38(3)))(_sens(10(1)))
	  		)))
	  		(@ASSIGN#1067_18@ (_arch 18 0 1067 (_prcs 16(_ass)(_simple)(_trgt(38(4)))(_sens(10(2)))
	  		)))
	  		(@ASSIGN#1068_19@ (_arch 19 0 1068 (_prcs 17(_ass)(_simple)(_trgt(38(5)))(_sens(10(3)))
	  		)))
	  		(@ASSIGN#1069_20@ (_arch 20 0 1069 (_prcs 18(_ass)(_simple)(_trgt(38(6)))(_sens(10(4)))
	  		)))
	  		(@ASSIGN#1070_21@ (_arch 21 0 1070 (_prcs 19(_ass)(_simple)(_trgt(38(7)))(_sens(10(5)))
	  		)))
	  		(@ASSIGN#1071_22@ (_arch 22 0 1071 (_prcs 20(_ass)(_simple)(_trgt(38(8)))
	  		)))
	  		(@ASSIGN#1072_23@ (_arch 23 0 1072 (_prcs 21(_ass)(_simple)(_trgt(38(9)))
	  		)))
	  		(@ASSIGN#1073_24@ (_arch 24 0 1073 (_prcs 22(_ass)(_simple)(_trgt(38(10)))(_sens(9(0)))
	  		)))
	  		(@ASSIGN#1074_25@ (_arch 25 0 1074 (_prcs 23(_ass)(_simple)(_trgt(38(11)))(_sens(9(1)))
	  		)))
	  		(@ASSIGN#1253,1254,1255,1256_26@ (_arch 26 0 1253 (_prcs 24(_ass)(_simple)(_trgt(14)(15)(16)(17))
	  		)))
	  		(@INTERNAL#0_27@ (_int 27 0 0 0 (_prcs 28 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate gen_vga_if 0 1298 (_vif  (_code 68))
	  (_generate gen_7s 0 1304 (_vif  (_code 69))
	    (_object
	    	(_sig (_int \36 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \37 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_sig (_int \38 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2))
	    	(_sig (_int \39 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst TFT_CLK_ODDR 0 1307 (_ent . ODDR)
	    	(_port
	    		((Q) (TFT_VGA_CLK))
	    		((C) (TFT_Clk))
	    		((CE) (\36 \))
	    		((R) (TFT_Rst))
	    		((D1) (\37 \))
	    		((D2) (\38 \))
	    		((S) (\39 \))
	    	)
	    )
	  )
	  (_generate gen_8s 0 1317 (_vif  (_code 70))
	    (_object
	    	(_type (_int ~[7:0]reg~ 0 0 (_array ~reg ((_dto i 7 i 0)))))
	    	(_sig (_int \40 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b0110000\))))(_reg)(_flags2))
	    	(_sig (_int \41 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst TFT_CLK_OSERDESE3 0 1328 (_ent . OSERDESE3)
	    	(_gen
	    		((DATA_WIDTH) (_cnst \4\))
	    		((INIT) (_cnst \0\))
	    		((IS_CLKDIV_INVERTED) (_cnst \0\))
	    		((IS_CLK_INVERTED) (_cnst \0\))
	    		((ODDR_MODE) (_string \V"TRUE"\))
	    		((IS_RST_INVERTED) (_cnst \0\))
	    		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	    		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	    	)
	    	(_port
	    		((CLK) (TFT_Clk))
	    		((CLKDIV) (TFT_Clk))
	    		((D) (\40 \))
	    		((OQ) (TFT_VGA_CLK))
	    		((RST) (TFT_Rst_8s))
	    		((T) (\41 \))
	    		((T_OUT) (_open))
	    	)
	    	(_delay (4.000000)(0.000000))
	    )
	  )
	  (_generate gen_usp 0 1348 (_vif  (_code 71))
	    (_object
	    	(_type (_int ~[7:0]reg~ 0 0 (_array ~reg ((_dto i 7 i 0)))))
	    	(_sig (_int \42 \ ~[7:0]reg~ -1 0 (_int (_uni(_cnst \8'b0110000\))))(_reg)(_flags2))
	    	(_sig (_int \43 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
	    	(_subprogram

	    	)
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    	)
	    	    (_inst TFT_CLK_OSERDESE3 0 1350 (_ent . OSERDESE3)
	    	(_gen
	    		((DATA_WIDTH) (_cnst \4\))
	    		((INIT) (_cnst \0\))
	    		((IS_CLKDIV_INVERTED) (_cnst \0\))
	    		((IS_CLK_INVERTED) (_cnst \0\))
	    		((ODDR_MODE) (_string \V"TRUE"\))
	    		((IS_RST_INVERTED) (_cnst \0\))
	    		((OSERDES_D_BYPASS) (_string \V"TRUE"\))
	    		((SIM_DEVICE) (_string \V"ULTRASCALE_PLUS_ES1"\))
	    		((OSERDES_T_BYPASS) (_string \V"TRUE"\))
	    	)
	    	(_port
	    		((CLK) (TFT_Clk))
	    		((CLKDIV) (TFT_Clk))
	    		((D) (\42 \))
	    		((OQ) (TFT_VGA_CLK))
	    		((RST) (TFT_Rst_8s))
	    		((T) (\43 \))
	    		((T_OUT) (_open))
	    	)
	    	(_delay (4.000000)(0.000000))
	    )
	  )
	  (_object
	  	(_sig (_int \44 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \45 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \46 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \47 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \48 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \49 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \50 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \51 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \52 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \53 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \54 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \55 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \56 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \57 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \58 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \59 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \60 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_sig (_int \61 \ ~wire -1 1381 (_int (_uni)))(_net)(_flags2))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381,1381_41@ (_arch 41 0 1381 (_prcs 0(_ass)(_alias ((\44 \)(TFT_Clk)(\45 \)(TFT_Clk)(\46 \)(TFT_Clk)(\47 \)(TFT_Clk)(\48 \)(TFT_Clk)(\49 \)(TFT_Clk)(\50 \)(TFT_Clk)(\51 \)(TFT_Clk)(\52 \)(TFT_Clk)(\53 \)(TFT_Clk)(\54 \)(TFT_Clk)(\55 \)(TFT_Clk)(\56 \)(TFT_Clk)(\57 \)(TFT_Clk)(\58 \)(TFT_Clk)(\59 \)(TFT_Clk)(\60 \)(TFT_Clk)(\61 \)(TFT_Clk)))(_simple)(_trgt(71)(72)(73)(74)(75)(76)(77)(78)(79)(80)(81)(82)(83)(84)(85)(86)(87)(88))(_sens(0))
	  		)))
	  		(@ASSIGN#1402,1403,1404,1405,1406,1407,1408,1409,1410_42@ (_arch 42 0 1402 (_prcs 18(_ass)(_simple)(_trgt(18)(19)(20)(21)(28)(23)(26)(27)(24))
	  		)))
	  		(@INTERNAL#0_43@ (_int 43 0 0 0 (_prcs 27 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst FDR_R0 0 1381 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_R(0)))
	  		((C) (\44 \))
	  		((R) (TFT_Rst))
	  		((D) (RED(0)))
	  	)
	  )
	  (_inst FDR_R1 0 1382 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_R(1)))
	  		((C) (\45 \))
	  		((R) (TFT_Rst))
	  		((D) (RED(1)))
	  	)
	  )
	  (_inst FDR_R2 0 1383 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_R(2)))
	  		((C) (\46 \))
	  		((R) (TFT_Rst))
	  		((D) (RED(2)))
	  	)
	  )
	  (_inst FDR_R3 0 1384 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_R(3)))
	  		((C) (\47 \))
	  		((R) (TFT_Rst))
	  		((D) (RED(3)))
	  	)
	  )
	  (_inst FDR_R4 0 1385 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_R(4)))
	  		((C) (\48 \))
	  		((R) (TFT_Rst))
	  		((D) (RED(4)))
	  	)
	  )
	  (_inst FDR_R5 0 1386 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_R(5)))
	  		((C) (\49 \))
	  		((R) (TFT_Rst))
	  		((D) (RED(5)))
	  	)
	  )
	  (_inst FDR_G0 0 1387 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_G(0)))
	  		((C) (\50 \))
	  		((R) (TFT_Rst))
	  		((D) (GREEN(0)))
	  	)
	  )
	  (_inst FDR_G1 0 1388 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_G(1)))
	  		((C) (\51 \))
	  		((R) (TFT_Rst))
	  		((D) (GREEN(1)))
	  	)
	  )
	  (_inst FDR_G2 0 1389 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_G(2)))
	  		((C) (\52 \))
	  		((R) (TFT_Rst))
	  		((D) (GREEN(2)))
	  	)
	  )
	  (_inst FDR_G3 0 1390 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_G(3)))
	  		((C) (\53 \))
	  		((R) (TFT_Rst))
	  		((D) (GREEN(3)))
	  	)
	  )
	  (_inst FDR_G4 0 1391 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_G(4)))
	  		((C) (\54 \))
	  		((R) (TFT_Rst))
	  		((D) (GREEN(4)))
	  	)
	  )
	  (_inst FDR_G5 0 1392 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_G(5)))
	  		((C) (\55 \))
	  		((R) (TFT_Rst))
	  		((D) (GREEN(5)))
	  	)
	  )
	  (_inst FDR_B0 0 1393 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_B(0)))
	  		((C) (\56 \))
	  		((R) (TFT_Rst))
	  		((D) (BLUE(0)))
	  	)
	  )
	  (_inst FDR_B1 0 1394 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_B(1)))
	  		((C) (\57 \))
	  		((R) (TFT_Rst))
	  		((D) (BLUE(1)))
	  	)
	  )
	  (_inst FDR_B2 0 1395 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_B(2)))
	  		((C) (\58 \))
	  		((R) (TFT_Rst))
	  		((D) (BLUE(2)))
	  	)
	  )
	  (_inst FDR_B3 0 1396 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_B(3)))
	  		((C) (\59 \))
	  		((R) (TFT_Rst))
	  		((D) (BLUE(3)))
	  	)
	  )
	  (_inst FDR_B4 0 1397 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_B(4)))
	  		((C) (\60 \))
	  		((R) (TFT_Rst))
	  		((D) (BLUE(4)))
	  	)
	  )
	  (_inst FDR_B5 0 1398 (_ent . FDR)
	  	(_port
	  		((Q) (TFT_VGA_B(5)))
	  		((C) (\61 \))
	  		((R) (TFT_Rst))
	  		((D) (BLUE(5)))
	  	)
	  )
	)
	(_model . axi_tft_v2_0_23_tft_interface 72 -1)

)
V 000071 55 10113         1580965260695 axi_tft_v2_0_23_slave_register
(_unit VERILOG 6.3579.6.768 (axi_tft_v2_0_23_slave_register 0 1519(axi_tft_v2_0_23_slave_register 0 1519))
	(_version vde)
	(_time 1580965260508 2020.02.05 23:01:00)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 24))
	(_code 2623222328717b3370207675307d732370212025242370)
	(_ent
		(_time 1580965260508)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 1549 (_array ~reg ((_to i 0 i 63)))))
		(_gen (_int C_DEFAULT_TFT_BASE_ADDR ~vector~0 0 1549 \64'h0\ (_ent -1 (_cnst \64'sh0\))))
		(_type (_int ~vector~1 0 1550 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SLV_DWIDTH ~vector~1 0 1550 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 1551 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SLV_AWIDTH ~vector~2 0 1551 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~3 0 1552 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NUM_REG ~vector~3 0 1552 \6\ (_ent -1 (_cnst \6\))))
		(_type (_int ~vector~4 0 1553 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BASE_ADD_LEN ~vector~4 0 1553 \C_SLV_AWIDTH-22\ (_ent -1 (_code 39)))(_cnst l))
		(_type (_int ~vector~5 0 1554 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CONST_ZEROS ~vector~5 0 1554 \C_SLV_AWIDTH>32?C_SLV_AWIDTH-33:0\ (_ent -1 (_code 40)))(_cnst l))
		(_type (_int ~vector~6 0 1555 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int CONST_ZEROS_1 ~vector~6 0 1555 \C_SLV_AWIDTH>32&&C_SLV_AWIDTH<64?63-C_SLV_AWIDTH:0\ (_ent -1 (_code 41)))(_cnst l))
		(_type (_int ~vector~7 0 1642 (_array ~reg ((_to i 0 i 0)))))
		(_gen (_int aw_64 ~vector~7 0 1642 \C_SLV_AWIDTH==32?1'b0:1'b1\ (_ent -1 (_code 42)))(_cnst l))
		(_port (_int S_AXI_Clk ~wire 0 1521 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int S_AXI_Rst ~wire 0 1522 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[0:C_SLV_DWIDTH-1]wire~ 0 1523 (_array ~wire ((_range  43)))))
		(_port (_int Bus2IP_Data ~[0:C_SLV_DWIDTH-1]wire~ 0 1523 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[0:C_NUM_REG-1]wire~ 0 1524 (_array ~wire ((_range  44)))))
		(_port (_int Bus2IP_RdCE ~[0:C_NUM_REG-1]wire~ 0 1524 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_WrCE ~[0:C_NUM_REG-1]wire~ 0 1525 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:C_SLV_DWIDTH/8-1]wire~ 0 1526 (_array ~wire ((_range  45)))))
		(_port (_int Bus2IP_BE ~[0:C_SLV_DWIDTH/8-1]wire~ 0 1526 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:C_SLV_DWIDTH-1]reg~ 0 1527 (_array ~reg ((_range  46)))))
		(_port (_int IP2Bus_Data ~[0:C_SLV_DWIDTH-1]reg~ 0 1527 (_arch (_out)))(_reg)(_flags2))
		(_port (_int IP2Bus_RdAck ~wire 0 1528 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_WrAck ~wire 0 1529 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_Error ~wire 0 1530 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:BASE_ADD_LEN]reg~ 0 1533 (_array ~reg ((_range  47)))))
		(_port (_int TFT_base_addr ~[0:BASE_ADD_LEN]reg~ 0 1533 (_arch (_out)))(_reg)(_flags2))
		(_port (_int TFT_dps_reg ~reg 0 1534 (_arch (_out)))(_reg)(_flags2))
		(_port (_int TFT_on_reg ~reg 0 1535 (_arch (_out)))(_reg)(_flags2))
		(_port (_int TFT_intr_en ~reg 0 1536 (_arch (_out)))(_reg)(_flags2))
		(_port (_int TFT_status ~wire 0 1537 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int IIC_xfer_done ~wire 0 1538 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int TFT_iic_xfer ~reg 0 1539 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[0:7]reg~ 0 1540 (_array ~reg ((_to i 0 i 7)))))
		(_port (_int TFT_iic_reg_addr ~[0:7]reg~ 0 1540 (_arch (_out)))(_reg)(_flags2))
		(_port (_int TFT_iic_reg_data ~[0:7]reg~ 0 1541 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[CONST_ZEROS:0]wire~ 0 1556 (_array ~wire ((_range  48)))))
		(_sig (_int ALL_ZERO ~[CONST_ZEROS:0]wire~ 0 1556 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[0:CONST_ZEROS_1]wire~ 0 1557 (_array ~wire ((_range  49)))))
		(_sig (_int ALL_ZERO_1 ~[0:CONST_ZEROS_1]wire~ 0 1557 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int TFT_status_reg ~reg 0 1586 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:10]reg~ 0 1590 (_array ~reg ((_to i 0 i 10)))))
		(_sig (_int TFT_base_addr_i ~[0:10]reg~ 0 1590 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int tft_status_d1 ~reg 0 1592 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int tft_status_d2 ~reg 0 1593 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int iic_xfer_done_d1 ~reg 0 1597 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int iic_xfer_done_d2 ~reg 0 1598 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int End_Of_Packet ~reg 0 1599 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int bus2ip_rdce_or ~wire 0 1630 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int bus2ip_wrce_or ~wire 0 1631 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int bus2ip_rdce_pulse ~wire 0 1632 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bus2ip_wrce_pulse ~wire 0 1633 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int bus2ip_rdce_d1 ~reg 0 1634 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int bus2ip_rdce_d2 ~reg 0 1635 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int bus2ip_wrce_d1 ~reg 0 1636 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int bus2ip_wrce_d2 ~reg 0 1637 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int word_access ~wire 0 1638 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1556,1557_0@ (_arch 0 0 1556 (_prcs 0(_ass)(_simple)(_trgt(19)(20))
			)))
			(@ASSIGN#1644_1@ (_arch 1 0 1644 (_prcs 2(_ass)(_simple)(_trgt(28))(_sens(3(0))(3(1))(3(2))(3(3))(3(4))(3(5)))
			)))
			(@ASSIGN#1647_2@ (_arch 2 0 1647 (_prcs 3(_ass)(_simple)(_trgt(29))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5)))
			)))
			(@ASSIGN#1649_3@ (_arch 3 0 1649 (_prcs 4(_ass)(_simple)(_trgt(36))(_sens(5))
			)))
			(@ALWAYS#REG_CE@ (_arch 4 0 1654 (_prcs 5(_trgt(32)(33)(34)(35)(25)(26)(23)(24))(_read(0)(1)(28)(32)(29)(34)(15)(25)(14)(23))
				(_need_init)
			)))
			(@ASSIGN#1673_5@ (_arch 5 0 1673 (_prcs 6(_ass)(_simple)(_trgt(30))(_sens(32)(33))
			)))
			(@ASSIGN#1674_6@ (_arch 6 0 1674 (_prcs 7(_ass)(_simple)(_trgt(31))(_sens(34)(35))
			)))
			(@ASSIGN#1680_7@ (_arch 7 0 1680 (_prcs 8(_ass)(_alias ((IP2Bus_RdAck)(bus2ip_rdce_pulse)))(_simple)(_trgt(7))(_sens(30))
			)))
			(@ASSIGN#1682_8@ (_arch 8 0 1682 (_prcs 9(_ass)(_alias ((IP2Bus_WrAck)(bus2ip_wrce_pulse)))(_simple)(_trgt(8))(_sens(31))
			)))
			(@ASSIGN#1685_9@ (_arch 9 0 1685 (_prcs 10(_ass)(_simple)(_trgt(9))(_sens(30)(31)(36))
			)))
			(@ALWAYS#WRITE_CR@ (_arch 10 0 1751 (_prcs 11(_trgt(11)(12))(_read(1)(4(1))(36)(2(30))(2(31)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#WRITE_ICR_IE@ (_arch 11 0 1771 (_prcs 12(_trgt(13))(_read(1)(4(2))(36)(2(28)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#WRITE_ICR_STAT@ (_arch 12 0 1788 (_prcs 13(_trgt(21))(_read(1)(4(0))(36)(4(2))(2(31))(24))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#WRITE_IICR@ (_arch 13 0 1814 (_prcs 14(_trgt(17)(18))(_read(1)(4(3))(36)(2(t_16_23))(2(t_24_31)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#WRITE_XFER@ (_arch 14 0 1834 (_prcs 15(_trgt(16))(_read(1)(4(3))(36)(2(0))(26))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_15@ (_int 15 0 0 0 (_prcs 18 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit REG_CE begin 0 1655)
		(_unit WRITE_CR begin 0 1752)
		(_unit WRITE_ICR_IE begin 0 1772)
		(_unit WRITE_ICR_STAT begin 0 1789)
		(_unit WRITE_IICR begin 0 1815)
		(_unit WRITE_XFER begin 0 1835)
		(_unit IIC_XFER_DONE_AXI_SYNC begin 0 1855)
		(_unit VSYNC_INTR_AXI_SYNC begin 0 1872)
	)
	(_generate genblk1 0 1708 (_vif  (_code 35))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#WRITE_AR@ (_arch 16 0 1710 (_prcs 0(_trgt(10(_range 24))(10))(_read(0)(1)(4(0))(36)(2(t_0_10)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_17@ (_int 17 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  		(_unit WRITE_AR begin 0 1711)
	  	)
	  	)
	(_generate \*5addcondBlock \ 0 1723 (_vif  (_code 36) (_addcondblock))
	  (_block genblk1 0 1723
	    (_object
	      (_subprogram

	      )
	      (_prcs
	      	(@ALWAYS#WRITE_AR_64@ (_arch 18 0 1725 (_prcs 0(_trgt(10(_range 25))(10(_range 26))(10(_range 27)))(_read(0)(1)(4(4))(36)(2(t_0_10))(4(5))(2(_range 28)))
				(_need_init)
	      	)))
	      	(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 1 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    		(_unit WRITE_AR_64 begin 0 1726)
	    	)
	    	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate genblk2 0 1895 (_vif  (_code 37))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#READ_REG@ (_arch 20 0 1896 (_prcs 0(_trgt(6(t_0_27))(6(t_28_31))(6(t_0_10))(6(t_11_31))(6(t_0_29))(6(30))(6(31))(6(28))(6(t_29_30))(6(0))(6(t_1_15))(6(t_16_23))(6(t_24_31))(6))(_read(0)(1)(36)(3(0))(10)(3(1))(11)(12)(3(2))(13)(21)(3(3))(16)(17)(18))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_21@ (_int 21 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  		(_unit READ_REG begin 0 1897)
	  	)
	  	)
	(_generate genblk3 0 1942 (_vif  (_code 38))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#READ_REG_64@ (_arch 22 0 1943 (_prcs 0(_trgt(6(t_0_27))(6(t_28_31))(6(t_0_29))(6(30))(6(31))(6(28))(6(t_29_30))(6(0))(6(t_1_15))(6(t_16_23))(6(t_24_31))(6(t_0_10))(6(t_11_31))(6(_range 30))(6(_range 32))(6(_range 33))(6))(_read(0)(1)(36)(3(1))(11)(12)(3(2))(13)(21)(3(3))(16)(17)(18)(3(4))(10(_range 29))(3(5))(10(_range 31))(20)(10(_range 34)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_23@ (_int 23 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  		(_unit READ_REG_64 begin 0 1944)
	  	)
	  	)
	(_model . axi_tft_v2_0_23_slave_register 58 -1)

)
V 000068 55 4900          1580965260697 axi_tft_v2_0_23_line_buffer
(_unit VERILOG 6.3579.6.768 (axi_tft_v2_0_23_line_buffer 0 2114(axi_tft_v2_0_23_line_buffer 0 2114))
	(_version vde)
	(_time 1580965260508 2020.02.05 23:01:00)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_code 3633323238616b233362226c613132336031303534)
	(_ent
		(_time 1580965260508)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 2116 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 2116 \"Viretex7"\ (_ent -1 (_string \V"Viretex7"\))))
		(_port (_int TFT_Clk ~wire 0 2121 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int TFT_Rst ~wire 0 2122 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int AXI_Clk ~wire 0 2125 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int AXI_Rst ~wire 0 2126 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int BRAM_TFT_rd ~wire 0 2129 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int BRAM_TFT_oe ~wire 0 2130 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[0:63]wire~ 0 2133 (_array ~wire ((_to i 0 i 63)))))
		(_port (_int AXI_BRAM_data ~[0:63]wire~ 0 2133 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int AXI_BRAM_we ~wire 0 2134 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]reg~ 0 2137 (_array ~reg ((_dto i 5 i 0)))))
		(_port (_int RED ~[5:0]reg~ 0 2137 (_arch (_out)))(_reg)(_flags2))
		(_port (_int GREEN ~[5:0]reg~ 0 2138 (_arch (_out)))(_reg)(_flags2))
		(_port (_int BLUE ~[5:0]reg~ 0 2139 (_arch (_out)))(_reg)(_flags2))
		(_sig (_int BRAM_TFT_R_data ~[5:0]reg~ 0 2159 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int BRAM_TFT_G_data ~[5:0]reg~ 0 2160 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int BRAM_TFT_B_data ~[5:0]reg~ 0 2161 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:9]reg~ 0 2162 (_array ~reg ((_to i 0 i 9)))))
		(_sig (_int BRAM_TFT_addr ~[0:9]reg~ 0 2162 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[0:8]reg~ 0 2163 (_array ~reg ((_to i 0 i 8)))))
		(_sig (_int BRAAXI_addr ~[0:8]reg~ 0 2163 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[35:0]wire~ 0 2164 (_array ~wire ((_dto i 35 i 0)))))
		(_sig (_int fifo_out_data ~[35:0]wire~ 0 2164 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tc ~reg 0 2165 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_virtual \1 \ 0 2259 (_uni ((6(t_40_45))(6(t_48_53))(6(t_56_61))(6(t_8_13))(6(t_16_21))(6(t_24_29))))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#TFT_ADDR_CNTR@ (_arch 0 0 2173 (_prcs 0(_trgt(14)(17))(_read(0)(1)(4)(17)(14))
				(_need_init)
			)))
			(@ALWAYS#AXI_ADDR_CNTR@ (_arch 1 0 2203 (_prcs 1(_trgt(15))(_read(2)(3)(7)(15))
				(_need_init)
			)))
			(@ALWAYS#2279_2@ (_arch 2 0 2279 (_prcs 2(_trgt(11)(12)(13))(_read(1)(14(9))(16(d_35_30))(16(d_29_24))(16(d_23_18))(16(d_17_12))(16(d_11_6))(16(d_5_0)))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#BRAM_OUT_DATA@ (_arch 3 0 2300 (_prcs 3(_trgt(8)(9)(10))(_read(1)(5)(11)(12)(13))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 4 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit TFT_ADDR_CNTR begin 0 2174)
		(_unit AXI_ADDR_CNTR begin 0 2204)
		(_unit BRAM_OUT_DATA begin 0 2301)
	)
	(_inst RAM 0 2229 (_ent . async_fifo_fg)
		(_gen
			((C_ALLOW_2N_DEPTH) (_cnst \1\))
			((C_FAMILY) (C_FAMILY))
			((C_DATA_WIDTH) (_cnst \36\))
			((C_ENABLE_RLOCS) (_cnst \0\))
			((C_FIFO_DEPTH) (_cnst \512\))
			((C_HAS_ALMOST_EMPTY) (_cnst \1\))
			((C_HAS_ALMOST_FULL) (_cnst \1\))
			((C_HAS_RD_ACK) (_cnst \1\))
			((C_HAS_RD_COUNT) (_cnst \1\))
			((C_HAS_RD_ERR) (_cnst \1\))
			((C_HAS_WR_ACK) (_cnst \1\))
			((C_HAS_WR_COUNT) (_cnst \1\))
			((C_HAS_WR_ERR) (_cnst \1\))
			((C_RD_ACK_LOW) (_cnst \0\))
			((C_RD_COUNT_WIDTH) (_cnst \9\))
			((C_RD_ERR_LOW) (_cnst \0\))
			((C_USE_EMBEDDED_REG) (_cnst \0\))
			((C_PRELOAD_REGS) (_cnst \1\))
			((C_PRELOAD_LATENCY) (_cnst \0\))
			((C_USE_BLOCKMEM) (_cnst \1\))
			((C_WR_ACK_LOW) (_cnst \0\))
			((C_EN_SAFETY_CKT) (_cnst \1\))
			((C_WR_COUNT_WIDTH) (_cnst \9\))
			((C_WR_ERR_LOW) (_cnst \0\))
			((C_XPM_FIFO) (_cnst \1\))
		)
		(_port
			((Din) (\1 \))
			((Wr_en) (AXI_BRAM_we))
			((Wr_clk) (AXI_Clk))
			((Rd_en) (BRAM_TFT_addr(9)))
			((Rd_clk) (TFT_Clk))
			((Ainit) (TFT_Rst))
			((Dout) (fifo_out_data))
			((Full) (_open))
			((Empty) (_open))
			((Almost_full) (_open))
			((Almost_empty) (_open))
			((Wr_count) (_open))
			((Rd_count) (_open))
			((Rd_ack) (_open))
			((Rd_err) (_open))
			((Wr_ack) (_open))
			((Wr_err) (_open))
		)
		(_delay (1.000000)(_code  5))
	)
	(_model . axi_tft_v2_0_23_line_buffer 6 -1)

)
V 000063 55 4359          1580965260699 axi_tft_v2_0_23_h_sync
(_unit VERILOG 6.3579.6.768 (axi_tft_v2_0_23_h_sync 0 2427(axi_tft_v2_0_23_h_sync 0 2427))
	(_version vde)
	(_time 1580965260508 2020.02.05 23:01:00)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code 3633323238616b2360303130206d633360313035343360)
	(_ent
		(_time 1580965260508)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 2476 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int SET_COUNTERS ~vector~0 0 2476 \5'b00001\ (_ent -1 (_cnst \5'b01\))))
		(_type (_int ~vector~1 0 2477 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int PULSE ~vector~1 0 2477 \5'b00010\ (_ent -1 (_cnst \5'b010\))))
		(_type (_int ~vector~2 0 2478 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int BACK_PORCH ~vector~2 0 2478 \5'b00100\ (_ent -1 (_cnst \5'b0100\))))
		(_type (_int ~vector~3 0 2479 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int PIXEL ~vector~3 0 2479 \5'b01000\ (_ent -1 (_cnst \5'b01000\))))
		(_type (_int ~vector~4 0 2480 (_array ~reg ((_to i 0 i 4)))))
		(_gen (_int FRONT_PORCH ~vector~4 0 2480 \5'b10000\ (_ent -1 (_cnst \5'b10000\))))
		(_port (_int Clk ~wire 0 2428 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int Rst ~wire 0 2429 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int HSYNC ~reg 0 2430 (_arch (_out)))(_reg)(_flags2))
		(_port (_int H_DE ~reg 0 2431 (_arch (_out)))(_reg)(_flags2))
		(_port (_int VSYNC_Rst ~reg 0 2432 (_arch (_out)))(_reg)(_flags2))
		(_port (_int H_bp_cnt_tc ~reg 0 2433 (_arch (_out)))(_reg)(_flags1))
		(_port (_int H_bp_cnt_tc2 ~reg 0 2434 (_arch (_out)))(_reg)(_flags2))
		(_port (_int H_pix_cnt_tc ~reg 0 2435 (_arch (_out)))(_reg)(_flags1))
		(_port (_int H_pix_cnt_tc2 ~reg 0 2436 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[0:6]reg~ 0 2457 (_array ~reg ((_to i 0 i 6)))))
		(_sig (_int h_p_cnt ~[0:6]reg~ 0 2457 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:5]reg~ 0 2458 (_array ~reg ((_to i 0 i 5)))))
		(_sig (_int h_bp_cnt ~[0:5]reg~ 0 2458 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:10]reg~ 0 2459 (_array ~reg ((_to i 0 i 10)))))
		(_sig (_int h_pix_cnt ~[0:10]reg~ 0 2459 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[0:3]reg~ 0 2460 (_array ~reg ((_to i 0 i 3)))))
		(_sig (_int h_fp_cnt ~[0:3]reg~ 0 2460 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int h_p_cnt_clr ~reg 0 2461 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int h_bp_cnt_clr ~reg 0 2462 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int h_pix_cnt_clr ~reg 0 2463 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int h_fp_cnt_clr ~reg 0 2464 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int h_p_cnt_tc ~reg 0 2465 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int h_fp_cnt_tc ~reg 0 2470 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[0:4]reg~ 0 2482 (_array ~reg ((_to i 0 i 4)))))
		(_sig (_int HSYNC_cs ~[0:4]reg~ 0 2482 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int HSYNC_ns ~[0:4]reg~ 0 2483 (_arch (_uni)))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ALWAYS#HSYNC_REG_STATE@ (_arch 0 0 2489 (_prcs 0(_trgt(19)(4))(_read(1)(20))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ALWAYS#HSYNC_SM_CMB@ (_arch 1 0 2506 (_prcs 1(_trgt(13)(14)(15)(16)(2)(3)(20))(_read)(_sens(19)(17)(5)(7)(18))
				(_need_init)
			)))
			(@ALWAYS#HSYNC_PULSE_CNT@ (_arch 2 0 2619 (_prcs 2(_trgt(9)(17))(_read(0)(1)(13)(9))
				(_need_init)
			)))
			(@ALWAYS#HSYNC_BP_CNTR@ (_arch 3 0 2643 (_prcs 3(_trgt(10)(5)(6))(_read(0)(1)(14)(10))
				(_need_init)
			)))
			(@ALWAYS#HSYNC_PIX_CNTR@ (_arch 4 0 2677 (_prcs 4(_trgt(11)(7)(8))(_read(0)(1)(15)(11))
				(_need_init)
			)))
			(@ALWAYS#HSYNC_FP_CNTR@ (_arch 5 0 2709 (_prcs 5(_trgt(12)(18))(_read(0)(1)(16)(12))
				(_need_init)
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit HSYNC_REG_STATE begin 0 2490)
		(_unit HSYNC_SM_CMB begin 0 2508)
		(_unit HSYNC_PULSE_CNT begin 0 2620)
		(_unit HSYNC_BP_CNTR begin 0 2644)
		(_unit HSYNC_PIX_CNTR begin 0 2678)
		(_unit HSYNC_FP_CNTR begin 0 2710)
	)
	(_model . axi_tft_v2_0_23_h_sync 7 -1)

)
V 000071 55 29090         1580965260701 axi_tft_v2_0_23_tft_controller
(_unit VERILOG 6.3579.6.768 (axi_tft_v2_0_23_tft_controller 0 2837(axi_tft_v2_0_23_tft_controller 0 2837))
	(_version vde)
	(_time 1580965260508 2020.02.05 23:01:00)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 44))
	(_code 3633323238616b2360323a63206d633360313035343360)
	(_ent
		(_time 1580965260508)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 2898 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TFT_INTERFACE ~vector~0 0 2898 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~1 0 2899 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_I2C_SLAVE_ADDR ~vector~1 0 2899 \32'h076\ (_ent -1 (_cnst \32'h076\))))
		(_type (_int ~vector~2 0 2901 (_array ~reg ((_to i 0 i 63)))))
		(_gen (_int C_DEFAULT_TFT_BASE_ADDR ~vector~2 0 2901 \64'h00000000F0000000\ (_ent -1 (_cnst \64'h0F0000000\))))
		(_type (_int ~vector~3 0 2902 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_IOREG_STYLE ~vector~3 0 2902 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 2903 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_EN_I2C_INTF ~vector~4 0 2903 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 2905 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~5 0 2905 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~6 0 2906 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_SLV_DWIDTH ~vector~6 0 2906 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~7 0 2907 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_MST_AWIDTH ~vector~7 0 2907 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~8 0 2908 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_MST_DWIDTH ~vector~8 0 2908 \64\ (_ent -1 (_cnst \64\))))
		(_type (_int ~vector~9 0 2909 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_NUM_REG ~vector~9 0 2909 \6\ (_ent -1 (_cnst \6\))))
		(_type (_int ~vector~10 0 2910 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TRANS_INIT ~vector~10 0 2910 \19\ (_ent -1 (_cnst \19\))))
		(_type (_int ~vector~11 0 2911 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_LINE_INIT ~vector~11 0 2911 \479\ (_ent -1 (_cnst \479\))))
		(_type (_int ~vector~12 0 2970 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int BASE_ADD_LEN ~vector~12 0 2970 \C_MST_AWIDTH-22\ (_ent -1 (_code 48)))(_cnst l))
		(_port (_int SYS_TFT_Clk ~wire 0 2840 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int TFT_HSYNC ~wire 0 2841 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VSYNC ~wire 0 2842 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_DE ~wire 0 2843 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_DPS ~wire 0 2844 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VGA_CLK ~wire 0 2845 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[5:0]wire~ 0 2846 (_array ~wire ((_dto i 5 i 0)))))
		(_port (_int TFT_VGA_R ~[5:0]wire~ 0 2846 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VGA_G ~[5:0]wire~ 0 2847 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_VGA_B ~[5:0]wire~ 0 2848 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_DVI_CLK_P ~wire 0 2849 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_DVI_CLK_N ~wire 0 2850 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[11:0]wire~ 0 2851 (_array ~wire ((_dto i 11 i 0)))))
		(_port (_int TFT_DVI_DATA ~[11:0]wire~ 0 2851 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_IIC_SCL_I ~wire 0 2854 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TFT_IIC_SCL_O ~wire 0 2855 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_IIC_SCL_T ~wire 0 2856 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_IIC_SDA_I ~wire 0 2857 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TFT_IIC_SDA_O ~wire 0 2858 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int TFT_IIC_SDA_T ~wire 0 2859 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int S_AXI_Clk ~wire 0 2862 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXI_Rst ~wire 0 2863 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:C_SLV_DWIDTH-1]wire~ 0 2864 (_array ~wire ((_range  49)))))
		(_port (_int Bus2IP_Data ~[0:C_SLV_DWIDTH-1]wire~ 0 2864 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:C_NUM_REG-1]wire~ 0 2865 (_array ~wire ((_range  50)))))
		(_port (_int Bus2IP_RdCE ~[0:C_NUM_REG-1]wire~ 0 2865 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_WrCE ~[0:C_NUM_REG-1]wire~ 0 2866 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:C_SLV_DWIDTH/8-1]wire~ 0 2867 (_array ~wire ((_range  51)))))
		(_port (_int Bus2IP_BE ~[0:C_SLV_DWIDTH/8-1]wire~ 0 2867 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Data ~[0:C_SLV_DWIDTH-1]wire~ 0 2868 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_RdAck ~wire 0 2869 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_WrAck ~wire 0 2870 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2Bus_Error ~wire 0 2871 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int IP2INTC_Irpt ~wire 0 2874 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXI_Clk ~wire 0 2877 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int M_AXI_Rst ~wire 0 2878 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int IP2Bus_MstRd_Req ~reg 0 2879 (_arch (_out)))(_reg)(_flags2))
		(_type (_int ~[0:C_MST_AWIDTH-1]wire~ 0 2880 (_array ~wire ((_range  52)))))
		(_port (_int IP2Bus_Mst_Addr ~[0:C_MST_AWIDTH-1]wire~ 0 2880 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:C_MST_DWIDTH/8-1]wire~ 0 2881 (_array ~wire ((_range  53)))))
		(_port (_int IP2Bus_Mst_BE ~[0:C_MST_DWIDTH/8-1]wire~ 0 2881 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:11]wire~ 0 2882 (_array ~wire ((_to i 0 i 11)))))
		(_port (_int IP2Bus_Mst_Length ~[0:11]wire~ 0 2882 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_Mst_Type ~reg 0 2883 (_arch (_out)))(_reg)(_flags2))
		(_port (_int IP2Bus_Mst_Lock ~wire 0 2884 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_Mst_Reset ~wire 0 2885 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_Mst_CmdAck ~wire 0 2886 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_Mst_Cmplt ~wire 0 2887 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:C_MST_DWIDTH-1]wire~ 0 2888 (_array ~wire ((_range  54)))))
		(_port (_int Bus2IP_MstRd_d ~[0:C_MST_DWIDTH-1]wire~ 0 2888 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int Bus2IP_MstRd_eof_n ~wire 0 2889 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Bus2IP_MstRd_src_rdy_n ~wire 0 2890 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_MstRd_dst_rdy_n ~wire 0 2891 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int IP2Bus_MstRd_dst_dsc_n ~wire 0 2892 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[0:63]reg~ 0 2973 (_array ~reg ((_to i 0 i 63)))))
		(_sig (_int AXI_BRAM_data_i ~[0:63]reg~ 0 2973 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int AXI_BRAM_we_i ~reg 0 2974 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int HSYNC_i ~wire 0 2977 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int VSYNC_i ~wire 0 2978 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int H_DE_i ~wire 0 2981 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int V_DE_i ~wire 0 2982 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DE_i ~wire 0 2983 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int RED_i ~[5:0]wire~ 0 2986 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int GREEN_i ~[5:0]wire~ 0 2987 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int BLUE_i ~[5:0]wire~ 0 2988 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_done ~wire 0 2989 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int I2C_done_tft ~wire 0 2990 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int vsync_rst ~wire 0 2993 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int BRAM_TFT_rd ~wire 0 2996 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int BRAM_TFT_oe ~wire 0 2997 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int h_bp_cnt_tc ~wire 0 3000 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int h_bp_cnt_tc2 ~wire 0 3001 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int h_pix_cnt_tc ~wire 0 3002 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int h_pix_cnt_tc2 ~wire 0 3003 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:4]reg~ 0 3004 (_array ~reg ((_to i 0 i 4)))))
		(_sig (_int trans_cnt ~[0:4]reg~ 0 3004 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trans_cnt_i ~[0:4]reg~ 0 3005 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trans_cnt_tc ~wire 0 3006 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:8]reg~ 0 3007 (_array ~reg ((_to i 0 i 8)))))
		(_sig (_int line_cnt ~[0:8]reg~ 0 3007 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int line_cnt_i ~[0:8]reg~ 0 3008 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int line_cnt_ce ~wire 0 3009 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int mn_request_set ~wire 0 3010 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int trans_cnt_tc_pulse ~wire 0 3011 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int mn_request ~wire 0 3012 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int get_line ~wire 0 3015 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:BASE_ADD_LEN]wire~ 0 3018 (_array ~wire ((_range  55)))))
		(_sig (_int tft_base_addr_i ~[0:BASE_ADD_LEN]wire~ 0 3018 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_base_addr_d2 ~[0:BASE_ADD_LEN]wire~ 0 3019 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:BASE_ADD_LEN]reg~ 0 3020 (_array ~reg ((_range  56)))))
		(_sig (_int tft_base_addr ~[0:BASE_ADD_LEN]reg~ 0 3020 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int tft_on_reg ~wire 0 3021 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_on_reg_i ~wire 0 3022 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_on_reg_bram_d2 ~wire 0 3025 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int v_bp_cnt_tc ~wire 0 3026 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int get_line_start ~wire 0 3027 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int get_line_start_d1 ~reg 0 3028 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int v_l_cnt_tc ~wire 0 3029 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int v_p_cnt_tc ~wire 0 3030 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_rst ~wire 0 3034 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int axi_rst_d1 ~reg 0 3038 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int axi_rst_d6 ~reg 0 3039 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int IP2Bus_MstRd_dst_rdy ~reg 0 3042 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int eof_n ~reg 0 3043 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int trans_cnt_tc_pulse_i ~reg 0 3044 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int eof_pulse ~wire 0 3045 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int master_rst ~wire 0 3046 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int ip2intc_irpt_i ~wire 0 3047 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_intr_en_i ~wire 0 3048 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_intr_en_maxi ~wire 0 3049 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_status_i ~wire 0 3050 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int vsync_intr ~wire 0 3051 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int vsync_intr_d1 ~reg 0 3052 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int vsync_intr_d2 ~reg 0 3053 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int v_bp_pulse ~wire 0 3054 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int iic_xfer_done_i ~wire 0 3055 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_iic_xfer_i ~wire 0 3056 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:7]wire~ 0 3057 (_array ~wire ((_to i 0 i 7)))))
		(_sig (_int tft_iic_reg_addr_i ~[0:7]wire~ 0 3057 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tft_iic_reg_data_i ~[0:7]wire~ 0 3058 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \4 \ ~wire -1 3382 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \6 \ ~wire -1 3387 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \7 \ ~wire -1 3406 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \8 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \9 \ ~wire -1 3411 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \10 \ ~wire -1 3432 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \12 \ ~wire -1 3437 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \13 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \14 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \15 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \16 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \17 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \18 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \19 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \20 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \21 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \22 \ ~wire -1 3518 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \23 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \24 \ ~wire -1 3523 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \25 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \26 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \27 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2))
		(_sig (_int \28 \ ~wire -1 3685 (_int (_uni)))(_net)(_flags2))
		(_sig (_int \29 \ ~wire -1 3711 (_int (_uni)))(_net)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#3382,3406,3432_0@ (_arch 0 0 3382 (_prcs 0(_ass)(_alias ((\4 \)(tft_rst)(\7 \)(tft_rst)(\10 \)(tft_rst)))(_simple)(_trgt(108)(111)(114))(_sens(85))
			)))
			(@ASSIGN#3387,3411,3437,3518_1@ (_arch 1 0 3387 (_prcs 1(_ass)(_alias ((\6 \)(M_AXI_Rst)(\9 \)(M_AXI_Rst)(\12 \)(M_AXI_Rst)(\22 \)(M_AXI_Rst)))(_simple)(_trgt(110)(113)(116)(126))(_sens(30))
			)))
			(@INTERNAL#3523_2@ (_int 2 0 3523 (_prcs 7(_ass)(_alias ((\24 \)(S_AXI_Rst)))(_simple)(_trgt(128))(_sens(19))
			)))
			(@INTERNAL#3685_3@ (_int 3 0 3685 (_prcs 8(_ass)(_alias ((\28 \)(HSYNC_i)))(_simple)(_trgt(132))(_sens(47))
			)))
			(@INTERNAL#3711_4@ (_int 4 0 3711 (_prcs 9(_ass)(_alias ((\29 \)(axi_rst_d6)(I2C_done_tft)(tft_on_reg_bram_d2)))(_simple)(_trgt(133))(_sens(87)(56)(79))
			)))
			(@ASSIGN#3062_5@ (_arch 5 0 3062 (_prcs 10(_ass)(_alias ((IP2Bus_MstRd_dst_rdy_n)(IP2Bus_MstRd_dst_rdy)))(_simple)(_trgt(43))(_sens(88))
			)))
			(@ASSIGN#3063,3064,3065,3066_6@ (_arch 6 0 3063 (_prcs 11(_ass)(_simple)(_trgt(44)(34)(33)(36))
			)))
			(@ASSIGN#3067_7@ (_arch 7 0 3067 (_prcs 15(_ass)(_alias ((IP2Bus_Mst_Reset)(tft_on_reg)))(_simple)(_trgt(37))(_sens(77))
			)))
			(@ASSIGN#3068_8@ (_arch 8 0 3068 (_prcs 16(_ass)(_simple)(_trgt(32(_range 57)))(_sens(76))
			)))
			(@ASSIGN#3070_9@ (_arch 9 0 3070 (_prcs 17(_ass)(_simple)(_trgt(32(_range 58)))(_sens(68))
			)))
			(@ASSIGN#3072_10@ (_arch 10 0 3072 (_prcs 18(_ass)(_simple)(_trgt(32(_range 59)))(_sens(65))
			)))
			(@ASSIGN#3075_11@ (_arch 11 0 3075 (_prcs 19(_ass)(_simple)(_trgt(32(_range 60)))
			)))
			(@ASSIGN#3106_12@ (_arch 12 0 3106 (_prcs 20(_ass)(_simple)(_trgt(93))(_sens(95)(97))
			)))
			(@ASSIGN#3119_13@ (_arch 13 0 3119 (_prcs 21(_ass)(_simple)(_trgt(70))(_sens(73)(64)(39))
			)))
			(@ALWAYS#MST_REQ@ (_arch 14 0 3125 (_prcs 22(_trgt(31))(_read(38)(92)(71)(70))(_sens(29))(_dssslclk(29))(_edge 35)
			)))
			(@ALWAYS#MST_TYPE@ (_arch 15 0 3141 (_prcs 23(_trgt(35))(_read(38)(92)(70))(_sens(29))(_dssslclk(29))(_edge 35)
			)))
			(@ALWAYS#MST_DST_RDY@ (_arch 16 0 3157 (_prcs 24(_trgt(88))(_read(92)(91)(70))(_sens(29))(_dssslclk(29))(_edge 35)
			)))
			(@ALWAYS#EOF_GEN@ (_arch 17 0 3176 (_prcs 25(_trgt(89))(_read(92)(41))(_sens(29))(_dssslclk(29))(_edge 35)
			)))
			(@ASSIGN#3189_18@ (_arch 18 0 3189 (_prcs 26(_ass)(_simple)(_trgt(91))(_sens(89)(41))
			)))
			(@ALWAYS#TRANS_CNT_TC_I@ (_arch 19 0 3194 (_prcs 27(_trgt(90))(_read(92)(66))(_sens(29))(_dssslclk(29))(_edge 35)
			)))
			(@ASSIGN#3207_20@ (_arch 20 0 3207 (_prcs 28(_ass)(_simple)(_trgt(71))(_sens(90)(66))
			)))
			(@ALWAYS#MST_LINE_ADDR_GEN@ (_arch 21 0 3248 (_prcs 29(_trgt(68)(65))(_read(92)(70)(67)(64))(_sens(29))(_dssslclk(29))(_edge 35)
			)))
			(@ASSIGN#3268_22@ (_arch 22 0 3268 (_prcs 30(_ass)(_simple)(_trgt(66))(_sens(64))
			)))
			(@ALWAYS#TRANS_CNT_I@ (_arch 23 0 3273 (_prcs 31(_trgt(64))(_read(29)(92)(97)(91)(66)(64))
				(_need_init)
			)))
			(@ASSIGN#3297_24@ (_arch 24 0 3297 (_prcs 32(_ass)(_simple)(_trgt(69))(_sens(71))
			)))
			(@ALWAYS#LINE_CNT_I@ (_arch 25 0 3302 (_prcs 33(_trgt(67))(_read(29)(92)(97)(69)(67))
				(_need_init)
			)))
			(@ASSIGN#3323_26@ (_arch 26 0 3323 (_prcs 34(_ass)(_simple)(_trgt(58))(_sens(51)(60)(61)(50))
			)))
			(@ASSIGN#3324_27@ (_arch 27 0 3324 (_prcs 35(_ass)(_simple)(_trgt(59))(_sens(51)(60)(50))
			)))
			(@ALWAYS#BRAM_DATA_WE@ (_arch 28 0 3329 (_prcs 36(_trgt(45)(46))(_read(92)(40)(42))(_sens(29))(_dssslclk(29))(_edge 35)
			)))
			(@ASSIGN#3350_29@ (_arch 29 0 3350 (_prcs 37(_ass)(_simple)(_trgt(81))(_sens(62)(80)(51)(83))
			)))
			(@ASSIGN#3354_30@ (_arch 30 0 3354 (_prcs 38(_ass)(_simple)(_trgt(51))(_sens(49)(50))
			)))
			(@ALWAYS#GET_LINE_START_I@ (_arch 31 0 3358 (_prcs 39(_trgt(82))(_read(85)(81))(_sens(0))(_dssslclk(0))(_edge 35)
				(_need_init)
			)))
			(@ASSIGN#3532_32@ (_arch 32 0 3532 (_prcs 40(_ass)(_simple)(_trgt(92))(_sens(30)(77))
			)))
			(@ALWAYS#3536_33@ (_arch 33 0 3536 (_prcs 41(_trgt(86)(87))(_read(0)(30)(86))
				(_need_init)
			)))
			(@INTERNAL#0_34@ (_int 34 0 0 0 (_prcs 42 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit MST_REQ begin 0 3126)
		(_unit MST_TYPE begin 0 3142)
		(_unit MST_DST_RDY begin 0 3158)
		(_unit EOF_GEN begin 0 3177)
		(_unit TRANS_CNT_TC_I begin 0 3195)
		(_unit MST_LINE_ADDR_GEN begin 0 3249)
		(_unit TRANS_CNT_I begin 0 3274)
		(_unit LINE_CNT_I begin 0 3303)
		(_unit BRAM_DATA_WE begin 0 3330)
		(_unit GET_LINE_START_I begin 0 3359)
	)
	(_inst INTR_EN_SYNC 0 3085 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \1\))
			((C_RESET_STATE) (_cnst \0\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (S_AXI_Clk))
			((prmry_resetn) (\1 \))
			((prmry_in) (tft_intr_en_i))
			((prmry_vect_in) (\2 \))
			((prmry_ack) (_open))
			((scndry_aclk) (M_AXI_Clk))
			((scndry_resetn) (\3 \))
			((scndry_out) (tft_intr_en_maxi))
			((scndry_vect_out) (_open))
		)
		(_delay (1.000000)(0.000000))
	)
	(_inst FDR_IP2INTC_Irpt 0 3109 (_ent . FDR)
		(_port
			((Q) (IP2INTC_Irpt))
			((C) (M_AXI_Clk))
			((R) (master_rst))
			((D) (ip2intc_irpt_i))
		)
	)
	(_generate genblk1 0 3218 (_vif  (_code 44))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#MST_BASE_ADDR_GEN@ (_arch 35 0 3219 (_prcs 0(_trgt(76))(_read(29)(92)(100)(75))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_36@ (_int 36 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  		(_unit MST_BASE_ADDR_GEN begin 0 3220)
	  	)
	  	)
	(_generate \*5addcondBlock \ 0 3231 (_vif  (_code 45) (_addcondblock))
	  (_block genblk1 0 3231
	    (_object
	      (_subprogram

	      )
	      (_prcs
	      	(@ALWAYS#MST_BASE_ADDR_GEN_64@ (_arch 37 0 3232 (_prcs 0(_trgt(76))(_read(29)(92)(100)(75))
				(_need_init)
	      	)))
	      	(@INTERNAL#0_38@ (_int 38 0 0 0 (_prcs 1 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )

	    	(_scope
	    		(_unit MST_BASE_ADDR_GEN_64 begin 0 3233)
	    	)
	    	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_inst GET_LINE_SYNC 0 3371 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \0\))
			((C_RESET_STATE) (_cnst \1\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (SYS_TFT_Clk))
			((prmry_resetn) (\4 \))
			((prmry_in) (get_line_start_d1))
			((prmry_vect_in) (\5 \))
			((prmry_ack) (_open))
			((scndry_aclk) (M_AXI_Clk))
			((scndry_resetn) (\6 \))
			((scndry_out) (get_line))
			((scndry_vect_out) (_open))
		)
		(_delay (0.000000)(1.000000))
	)
	(_inst V_P_SYNC 0 3395 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \0\))
			((C_RESET_STATE) (_cnst \1\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (SYS_TFT_Clk))
			((prmry_resetn) (\7 \))
			((prmry_in) (v_p_cnt_tc))
			((prmry_vect_in) (\8 \))
			((prmry_ack) (_open))
			((scndry_aclk) (M_AXI_Clk))
			((scndry_resetn) (\9 \))
			((scndry_out) (vsync_intr))
			((scndry_vect_out) (_open))
		)
		(_delay (0.000000)(1.000000))
	)
	(_inst V_BP_SYNC 0 3421 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \0\))
			((C_RESET_STATE) (_cnst \1\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (SYS_TFT_Clk))
			((prmry_resetn) (\10 \))
			((prmry_in) (v_bp_cnt_tc))
			((prmry_vect_in) (\11 \))
			((prmry_ack) (_open))
			((scndry_aclk) (M_AXI_Clk))
			((scndry_resetn) (\12 \))
			((scndry_out) (v_bp_pulse))
			((scndry_vect_out) (_open))
		)
		(_delay (0.000000)(1.000000))
	)
	(_inst TFT_ON_MAXI_SYNC 0 3443 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \1\))
			((C_RESET_STATE) (_cnst \0\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (S_AXI_Clk))
			((prmry_resetn) (\13 \))
			((prmry_in) (tft_on_reg_i))
			((prmry_vect_in) (\14 \))
			((prmry_ack) (_open))
			((scndry_aclk) (M_AXI_Clk))
			((scndry_resetn) (\15 \))
			((scndry_out) (tft_on_reg))
			((scndry_vect_out) (_open))
		)
		(_delay (1.000000)(0.000000))
	)
	(_inst BASE_ADDR_SYNC 0 3463 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \1\))
			((C_RESET_STATE) (_cnst \0\))
			((C_SINGLE_BIT) (_cnst \0\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_code  61))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (S_AXI_Clk))
			((prmry_resetn) (\16 \))
			((prmry_in) (\17 \))
			((prmry_vect_in) (tft_base_addr_i))
			((prmry_ack) (_open))
			((scndry_aclk) (M_AXI_Clk))
			((scndry_resetn) (\18 \))
			((scndry_out) (_open))
			((scndry_vect_out) (tft_base_addr_d2))
		)
		(_delay (1.000000)(0.000000))
	)
	(_inst TFT_ON_TFT_SYNC 0 3485 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \1\))
			((C_RESET_STATE) (_cnst \0\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \2\))
		)
		(_port
			((prmry_aclk) (S_AXI_Clk))
			((prmry_resetn) (\19 \))
			((prmry_in) (tft_on_reg_i))
			((prmry_vect_in) (\20 \))
			((prmry_ack) (_open))
			((scndry_aclk) (SYS_TFT_Clk))
			((scndry_resetn) (\21 \))
			((scndry_out) (tft_on_reg_bram_d2))
			((scndry_vect_out) (_open))
		)
		(_delay (1.000000)(0.000000))
	)
	(_inst V_INTR_SYNC 0 3507 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \0\))
			((C_RESET_STATE) (_cnst \1\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \4\))
		)
		(_port
			((prmry_aclk) (M_AXI_Clk))
			((prmry_resetn) (\22 \))
			((prmry_in) (vsync_intr))
			((prmry_vect_in) (\23 \))
			((prmry_ack) (_open))
			((scndry_aclk) (S_AXI_Clk))
			((scndry_resetn) (\24 \))
			((scndry_out) (tft_status_i))
			((scndry_vect_out) (_open))
		)
		(_delay (0.000000)(1.000000))
	)
	(_inst I2C_DONE_SYNC 0 3569 (_ent . cdc_sync)
		(_gen
			((C_CDC_TYPE) (_cnst \1\))
			((C_RESET_STATE) (_cnst \0\))
			((C_SINGLE_BIT) (_cnst \1\))
			((C_FLOP_INPUT) (_cnst \0\))
			((C_VECTOR_WIDTH) (_cnst \1\))
			((C_MTBF_STAGES) (_cnst \2\))
		)
		(_port
			((prmry_aclk) (S_AXI_Clk))
			((prmry_resetn) (\25 \))
			((prmry_in) (I2C_done))
			((prmry_vect_in) (\26 \))
			((prmry_ack) (_open))
			((scndry_aclk) (SYS_TFT_Clk))
			((scndry_resetn) (\27 \))
			((scndry_out) (I2C_done_tft))
			((scndry_vect_out) (_open))
		)
		(_delay (1.000000)(0.000000))
	)
	(_generate gen_7s 0 3593 (_vif  (_code 46))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#3594_39@ (_arch 39 0 3594 (_prcs 0(_ass)(_simple)(_trgt(85))(_sens(87)(56)(79))
	  		)))
	  		(@INTERNAL#0_40@ (_int 40 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_8s 0 3597 (_vif  (_code 47))
	  (_object
	  	(_sig (_int tft_rst_d1 ~reg 0 3598 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int tft_rst_d2 ~reg 0 3599 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int tft_rst_d3 ~reg 0 3600 (_arch (_uni)))(_reg)(_flags2))
	  	(_sig (_int tft_rst_d4 ~reg 0 3601 (_arch (_uni)))(_reg)(_flags1))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#3603_41@ (_arch 41 0 3603 (_prcs 0(_trgt(134)(135)(136)(137))(_read(0)(87)(56)(79)(134)(135)(136))
				(_need_init)
	  		)))
	  		(@ASSIGN#3609_42@ (_arch 42 0 3609 (_prcs 1(_ass)(_simple)(_trgt(85))(_sens(137))
	  		)))
	  		(@INTERNAL#0_43@ (_int 43 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst SLAVE_REG_U6 0 3617 (_ent . axi_tft_v2_0_23_slave_register)
		(_gen
			((C_DEFAULT_TFT_BASE_ADDR) (C_DEFAULT_TFT_BASE_ADDR))
			((C_SLV_DWIDTH) (C_SLV_DWIDTH))
			((C_SLV_AWIDTH) (C_MST_AWIDTH))
			((C_NUM_REG) (C_NUM_REG))
		)
		(_port
			((S_AXI_Clk) (S_AXI_Clk))
			((S_AXI_Rst) (S_AXI_Rst))
			((Bus2IP_Data) (Bus2IP_Data))
			((Bus2IP_RdCE) (Bus2IP_RdCE))
			((Bus2IP_WrCE) (Bus2IP_WrCE))
			((Bus2IP_BE) (Bus2IP_BE))
			((IP2Bus_Data) (IP2Bus_Data))
			((IP2Bus_RdAck) (IP2Bus_RdAck))
			((IP2Bus_WrAck) (IP2Bus_WrAck))
			((IP2Bus_Error) (IP2Bus_Error))
			((TFT_base_addr) (tft_base_addr_i))
			((TFT_dps_reg) (TFT_DPS))
			((TFT_on_reg) (tft_on_reg_i))
			((TFT_intr_en) (tft_intr_en_i))
			((TFT_status) (tft_status_i))
			((IIC_xfer_done) (iic_xfer_done_i))
			((TFT_iic_xfer) (tft_iic_xfer_i))
			((TFT_iic_reg_addr) (tft_iic_reg_addr_i))
			((TFT_iic_reg_data) (tft_iic_reg_data_i))
		)
	)
	(_inst LINE_BUFFER_U4 0 3650 (_ent . axi_tft_v2_0_23_line_buffer)
		(_gen
			((C_FAMILY) (C_FAMILY))
		)
		(_port
			((TFT_Clk) (SYS_TFT_Clk))
			((TFT_Rst) (tft_rst))
			((AXI_Clk) (M_AXI_Clk))
			((AXI_Rst) (master_rst))
			((BRAM_TFT_rd) (BRAM_TFT_rd))
			((BRAM_TFT_oe) (BRAM_TFT_oe))
			((AXI_BRAM_data) (AXI_BRAM_data_i))
			((AXI_BRAM_we) (AXI_BRAM_we_i))
			((RED) (RED_i))
			((GREEN) (GREEN_i))
			((BLUE) (BLUE_i))
		)
	)
	(_inst HSYNC_U2 0 3668 (_ent . axi_tft_v2_0_23_h_sync)
		(_port
			((Clk) (SYS_TFT_Clk))
			((Rst) (tft_rst))
			((HSYNC) (HSYNC_i))
			((H_DE) (H_DE_i))
			((VSYNC_Rst) (vsync_rst))
			((H_bp_cnt_tc) (h_bp_cnt_tc))
			((H_bp_cnt_tc2) (h_bp_cnt_tc2))
			((H_pix_cnt_tc) (h_pix_cnt_tc))
			((H_pix_cnt_tc2) (h_pix_cnt_tc2))
		)
	)
	(_inst VSYNC_U3 0 3683 (_ent . axi_tft_v2_0_23_v_sync)
		(_port
			((Clk) (SYS_TFT_Clk))
			((Clk_stb) (\28 \))
			((Rst) (vsync_rst))
			((VSYNC) (VSYNC_i))
			((V_DE) (V_DE_i))
			((V_bp_cnt_tc) (v_bp_cnt_tc))
			((V_p_cnt_tc) (v_p_cnt_tc))
			((V_l_cnt_tc) (v_l_cnt_tc))
		)
	)
	(_inst TFT_IF_U5 0 3698 (_ent . axi_tft_v2_0_23_tft_interface)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_TFT_INTERFACE) (C_TFT_INTERFACE))
			((C_I2C_SLAVE_ADDR) (C_I2C_SLAVE_ADDR))
			((C_IOREG_STYLE) (C_IOREG_STYLE))
			((C_EN_I2C_INTF) (C_EN_I2C_INTF))
		)
		(_port
			((TFT_Clk) (SYS_TFT_Clk))
			((TFT_Rst) (tft_rst))
			((TFT_Rst_8s) (\29 \))
			((Bus2IP_Clk) (S_AXI_Clk))
			((Bus2IP_Rst) (S_AXI_Rst))
			((HSYNC) (HSYNC_i))
			((VSYNC) (VSYNC_i))
			((DE) (DE_i))
			((RED) (RED_i))
			((GREEN) (GREEN_i))
			((BLUE) (BLUE_i))
			((TFT_HSYNC) (TFT_HSYNC))
			((TFT_VSYNC) (TFT_VSYNC))
			((TFT_DE) (TFT_DE))
			((TFT_VGA_CLK) (TFT_VGA_CLK))
			((TFT_VGA_R) (TFT_VGA_R))
			((TFT_VGA_G) (TFT_VGA_G))
			((TFT_VGA_B) (TFT_VGA_B))
			((TFT_DVI_CLK_P) (TFT_DVI_CLK_P))
			((TFT_DVI_CLK_N) (TFT_DVI_CLK_N))
			((TFT_DVI_DATA) (TFT_DVI_DATA))
			((I2C_done) (I2C_done))
			((TFT_IIC_SCL_I) (TFT_IIC_SCL_I))
			((TFT_IIC_SCL_O) (TFT_IIC_SCL_O))
			((TFT_IIC_SCL_T) (TFT_IIC_SCL_T))
			((TFT_IIC_SDA_I) (TFT_IIC_SDA_I))
			((TFT_IIC_SDA_O) (TFT_IIC_SDA_O))
			((TFT_IIC_SDA_T) (TFT_IIC_SDA_T))
			((IIC_xfer_done) (iic_xfer_done_i))
			((TFT_iic_xfer) (tft_iic_xfer_i))
			((TFT_iic_reg_addr) (tft_iic_reg_addr_i))
			((TFT_iic_reg_data) (tft_iic_reg_data_i))
		)
	)
	(_model . axi_tft_v2_0_23_tft_controller 70 -1)

)
