/*
    This project is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    Deviation is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with Deviation.  If not, see <http://www.gnu.org/licenses/>.
*/

#ifdef MODULAR
  #pragma long_calls
#endif

#include "common.h"
#include "config/tx.h"
//Some versions of gcc applythis to definitions, others to calls
//So just use long_calls everywhere
//#pragma long_calls_off
#include "protocol/interface.h"
#include "protospi.h"

#if !defined(HAS_4IN1_FLASH)
#define HAS_4IN1_FLASH 0
#elif defined(EMULATOR)
// Disable for emulator
#undef HAS_4IN1_FLASH
#define HAS_4IN1_FLASH 0
#endif

#ifdef PROTO_HAS_CYRF6936

//Disable AWA24S
#define AWA24S 0

#define Delay usleep

static void CS_HI() {
    PROTO_CS_HI(CYRF6936);
}

static void CS_LO() {
    PROTO_CS_LO(CYRF6936);
}

void CYRF_WriteRegister(u8 address, u8 data)
{
    CS_LO();
    PROTOSPI_xfer(0x80 | address);
    PROTOSPI_xfer(data);
    CS_HI();
}

static void WriteRegisterMulti(u8 address, const u8 data[], u8 length)
{
    CS_LO();
    PROTOSPI_xfer(0x80 | address);
    for(u32 i = 0; i < length; i++)
    {
        PROTOSPI_xfer(data[i]);
    }
    CS_HI();
}

static void ReadRegisterMulti(u8 address, u8 data[], u8 length)
{
    CS_LO();
    PROTOSPI_xfer(address);
    for(u32 i = 0; i < length; i++)
    {
        data[i] = PROTOSPI_xfer(0);
    }
    CS_HI();
}

u8 CYRF_ReadRegister(u8 address)
{
    u8 data;

    CS_LO();
    PROTOSPI_xfer(address);
    data = PROTOSPI_xfer(0);
    CS_HI();
    return data;
}

/* If we have hard reset pin available either directly or through
 * 4-in-1 SPI switch, we use it for reset, otherwise use soft reset
 * by writing 1 to MODE_OVERRIDE register.
 * To save space in module, always use soft reset for modular build.
 */
int CYRF_Reset()
{
#if HAS_4IN1_FLASH && !defined(MODULAR)
    if (SPISwitch_Present()) {
        SPISwitch_CYRF6936_RESET(1);
        Delay(100);
        SPISwitch_CYRF6936_RESET(0);
        Delay(100);
    } else {
#endif        
#if HAS_MULTIMOD_SUPPORT || (defined(HAS_CYRF_RESET) && ! HAS_CYRF_RESET)
        CYRF_WriteRegister(CYRF_1D_MODE_OVERRIDE, 0x01);
        Delay(200);
        /* Reset the CYRF chip */
#else
        static const struct mcu_pin CYRF_RESET_PIN  = _SPI_CYRF_RESET_PIN;
        PROTOSPI_pin_set(CYRF_RESET_PIN);
        Delay(100);
        PROTOSPI_pin_clear(CYRF_RESET_PIN);
        Delay(100);
#endif
#if HAS_4IN1_FLASH && !defined(MODULAR)
    }
#endif
    CYRF_WriteRegister(CYRF_0C_XTAL_CTRL, 0xC0); //Enable XOUT as GPIO
    CYRF_WriteRegister(CYRF_0D_IO_CFG, 0x04); //Enable PACTL as GPIO
    CYRF_SetTxRxMode(TXRX_OFF);
    //Verify the CYRD chip is responding
    int res = CYRF_ReadRegister(CYRF_10_FRAMING_CFG) == 0xa5;
    //printf("CYRF6936 reset %s\n", res ? "succeded" : "failed");
    return res;
}

u8 CYRF_MaxPower()
{
    return (*((u8*)0x08001007) == 0) ? CYRF_PWR_100MW : CYRF_PWR_10MW;
}
/*
 *
 */
void CYRF_GetMfgData(u8 data[])
{
    if(Transmitter.txid) {
        MCU_SerialNumber(data, 6);
        return;
    }
    /* Fuses power on */
    CYRF_WriteRegister(CYRF_25_MFG_ID, 0xFF);

    ReadRegisterMulti(CYRF_25_MFG_ID, data, 6);

    /* Fuses power off */
    CYRF_WriteRegister(CYRF_25_MFG_ID, 0x00);
}

#if HAS_MULTIMOD_SUPPORT
static void AWA24S_SetTxRxMode(enum TXRX_State mode)
{
    //AWA24S
    if(mode == TX_EN)
    {
        CYRF_WriteRegister(CYRF_0D_IO_CFG, 0x40); //disable Rx (assume IRQ is set?)
        SPI_ConfigSwitch(0x8f, 0x8e);
    }
    else
    {
        CYRF_WriteRegister(CYRF_0D_IO_CFG, 0x00); //enable Rx (assume IRQ is set?)
        SPI_ConfigSwitch(0x0f, 0x0e);
    }
}

static void BUYCHINA_SetTxRxMode(enum TXRX_State mode)
{
    if(mode == TX_EN) {
        CYRF_WriteRegister(CYRF_0E_GPIO_CTRL, 0x20); 	// XOUT=0, PACTL=1
    } else if (mode == RX_EN) {
        CYRF_WriteRegister(CYRF_0E_GPIO_CTRL, 0x80); 	// XOUT=1, PACTL=0
    } else {
        CYRF_WriteRegister(CYRF_0E_GPIO_CTRL, 0x00);	// XOUT=0, PACTL=0
    }
}
#endif
/*
 * 1 - Tx/Rx/Off
 */
void CYRF_SetTxRxMode(enum TXRX_State mode)
{
    if(mode==TXRX_OFF) {
        CYRF_WriteRegister(CYRF_0F_XACT_CFG, 0x24);                        // 4=IDLE, 8=Synth(TX), C=Synth(RX)
    } else {
        CYRF_WriteRegister(CYRF_0F_XACT_CFG, mode == TX_EN ? 0x28 : 0x2C); // 4=IDLE, 8=Synth(TX), C=Synth(RX)
    }
    //Set the post tx/rx state
#if HAS_MULTIMOD_SUPPORT
    if (MODULE_ENABLE[CYRF6936].port == 0xFFFFFFFF) {
        if ((MODULE_ENABLE[CYRF6936].pin >> 8) == 0x01) {
            AWA24S_SetTxRxMode(mode);
            return;
        }
        if ((MODULE_ENABLE[CYRF6936].pin >> 8) == 0x02) {
            BUYCHINA_SetTxRxMode(mode);
            return;
        }
    }
#endif
    if(mode == TX_EN) {
        CYRF_WriteRegister(CYRF_0E_GPIO_CTRL, 0x80); 	// XOUT=1, PACTL=0
    } else if(mode == RX_EN) {
        CYRF_WriteRegister(CYRF_0E_GPIO_CTRL, 0x20);	// XOUT=0, PACTL=1
    } else {
        CYRF_WriteRegister(CYRF_0E_GPIO_CTRL, 0x00);	// XOUT=0, PACTL=0
    }
}
/*
 *
 */
void CYRF_ConfigRFChannel(u8 ch)
{
    CYRF_WriteRegister(CYRF_00_CHANNEL, ch);
}

void CYRF_SetPower(u8 power)
{
    u8 val = CYRF_ReadRegister(CYRF_03_TX_CFG) & 0xF8;
    CYRF_WriteRegister(CYRF_03_TX_CFG, val | (power & 0x07));
}

/*
 *
 */
void CYRF_ConfigCRCSeed(u16 crc)
{
    CYRF_WriteRegister(CYRF_15_CRC_SEED_LSB, crc & 0xff);
    CYRF_WriteRegister(CYRF_16_CRC_SEED_MSB, crc >> 8);
}
/*
 * these are the recommended sop codes from Crpress
 * See "WirelessUSB LP/LPstar and PRoC LP/LPstar Technical Reference Manual"
 */
void CYRF_ConfigSOPCode(const u8 *sopcodes)
{
    //NOTE: This can also be implemented as:
    //for(u32 i = 0; i < 8; i++) WriteRegister(CYRF_22_SOP_CODE, sopcodes[i]);
    WriteRegisterMulti(CYRF_22_SOP_CODE, sopcodes, 8);
}

void CYRF_ConfigDataCode(const u8 *datacodes, u8 len)
{
    //NOTE: This can also be implemented as:
    //for(u32 i = 0; i < len; i++) WriteRegister(CYRF_23_DATA_CODE, datacodes[i]);
    WriteRegisterMulti(CYRF_23_DATA_CODE, datacodes, len);
}

void CYRF_WritePreamble(u32 preamble)
{
    CS_LO();
    PROTOSPI_xfer(0x80 | 0x24);
    PROTOSPI_xfer(preamble & 0xff);
    PROTOSPI_xfer((preamble >> 8) & 0xff);
    PROTOSPI_xfer((preamble >> 16) & 0xff);
    CS_HI();
}
/*
 *
 */
void CYRF_StartReceive()
{
    CYRF_WriteRegister(CYRF_05_RX_CTRL, 0x80);
}

void CYRF_ReadDataPacketLen(u8 dpbuffer[], u8 length)
{
    ReadRegisterMulti(CYRF_21_RX_BUFFER, dpbuffer, length);
}

void CYRF_WriteDataPacketLen(const u8 dpbuffer[], u8 len)
{
    CYRF_WriteRegister(CYRF_01_TX_LENGTH, len);
    CYRF_WriteRegister(CYRF_02_TX_CTRL, 0x40); //clear the transmit buffer
    WriteRegisterMulti(CYRF_20_TX_BUFFER, dpbuffer, len);
    CYRF_WriteRegister(CYRF_02_TX_CTRL, 0x80); //start transmission
}

void CYRF_WriteDataPacket(const u8 dpbuffer[])
{
    CYRF_WriteDataPacketLen(dpbuffer, 16);
}

u8 CYRF_ReadRSSI(u32 dodummyread)
{
    u8 result;
    if(dodummyread)
    {
        CYRF_ReadRegister(CYRF_13_RSSI);
    }
    result = CYRF_ReadRegister(CYRF_13_RSSI);
    if(result & 0x80)
    {
        result = CYRF_ReadRegister(CYRF_13_RSSI);
    }
    return (result & 0x1F);
}

//NOTE: This routine will reset the CRC Seed
void CYRF_FindBestChannels(u8 *channels, u8 len, u8 minspace, u8 min, u8 max)
{
    #define NUM_FREQ 80
    #define FREQ_OFFSET 4
    u8 rssi[NUM_FREQ];
    u32 i;
    s32 j;

    if (min < FREQ_OFFSET)
        min = FREQ_OFFSET;
    if (max > NUM_FREQ)
        max = NUM_FREQ;

    memset(channels, 0, sizeof(u8) * len);
    CYRF_ConfigCRCSeed(0x0000);
    CYRF_SetTxRxMode(RX_EN);
    //Wait for pre-amp to switch from send to receive
    Delay(1000);
    for(i = 0; i < NUM_FREQ; i++) {
        CYRF_ConfigRFChannel(i);
        Delay(270); //slow channel require 270usec for synthesizer to settle
        if ( !(CYRF_ReadRegister(CYRF_05_RX_CTRL) & 0x80)) {
            CYRF_WriteRegister(CYRF_05_RX_CTRL, 0x80); //Prepare to receive
            Delay(10);
            CYRF_ReadRegister(CYRF_13_RSSI); //dummy read
            Delay(15); //conversion can occur as often as once every 12us
        }
        rssi[i] = CYRF_ReadRegister(CYRF_13_RSSI) & 0x1F;
    }

    for (i = 0; i < len; i++) {
        channels[i] = min;
        for (j = min; j < max; j++) {
            if (rssi[j] < rssi[channels[i]]) {
                channels[i] = j;
            }
        }
        for (j = channels[i] - minspace; j < channels[i] + minspace; j++) {
            //Ensure we don't reuse any channels within minspace of the selected channel again
            if (j < 0 || j >= NUM_FREQ)
                continue;
            rssi[j] = 0xff;
        }
    }
    CYRF_SetTxRxMode(TX_EN);
}
#endif // defined(PROTO_HAS_CYRF6936)
