
*** Running vivado
    with args -log pid_vco_pid_only_wrapper_xlslice_dds1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_pid_only_wrapper_xlslice_dds1_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_pid_only_wrapper_xlslice_dds1_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1111.262 ; gain = 180.086 ; free physical = 2100 ; free virtual = 12496
INFO: [Synth 8-638] synthesizing module 'pid_vco_pid_only_wrapper_xlslice_dds1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ip/pid_vco_pid_only_wrapper_xlslice_dds1_0/synth/pid_vco_pid_only_wrapper_xlslice_dds1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_pid_only_wrapper_xlslice_dds1_0' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ip/pid_vco_pid_only_wrapper_xlslice_dds1_0/synth/pid_vco_pid_only_wrapper_xlslice_dds1_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1152.730 ; gain = 221.555 ; free physical = 2032 ; free virtual = 12429
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1152.730 ; gain = 221.555 ; free physical = 2027 ; free virtual = 12423
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1395.898 ; gain = 1.000 ; free physical = 1683 ; free virtual = 12080
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1395.898 ; gain = 464.723 ; free physical = 1546 ; free virtual = 11943
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1395.898 ; gain = 464.723 ; free physical = 1546 ; free virtual = 11943
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1395.898 ; gain = 464.723 ; free physical = 1546 ; free virtual = 11943
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1395.898 ; gain = 464.723 ; free physical = 1546 ; free virtual = 11943
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1395.898 ; gain = 464.723 ; free physical = 1521 ; free virtual = 11918
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1434.898 ; gain = 503.723 ; free physical = 1777 ; free virtual = 12174
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1434.898 ; gain = 503.723 ; free physical = 1777 ; free virtual = 12174
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1768 ; free virtual = 12165
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1739 ; free virtual = 12136
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1739 ; free virtual = 12136
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1739 ; free virtual = 12136
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1739 ; free virtual = 12136
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1739 ; free virtual = 12136
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1739 ; free virtual = 12136

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1444.914 ; gain = 513.738 ; free physical = 1739 ; free virtual = 12136
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1448.914 ; gain = 418.234 ; free physical = 1734 ; free virtual = 12132
