// Seed: 362909788
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd21
) (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 _id_6
);
  logic id_8;
  ;
  module_0 modCall_1 ();
  logic [id_6 : 1] id_9 = ~id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
