Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" into library work
Parsing module <InstructionCache>.
Parsing module <DataCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6561: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6570: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6626: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6676: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6772: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6803: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6831: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6862: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6890: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6921: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6949: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6980: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7008: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7039: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7067: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7098: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7126: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7157: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7185: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7216: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7244: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7275: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7303: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7334: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7362: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7393: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7421: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7452: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7480: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7511: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7539: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7570: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7598: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7629: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7657: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7688: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7716: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7742: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 47: Using initial value of basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 78: Using initial value of basesoc_vexriscv_i_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 79: Using initial value of basesoc_vexriscv_d_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 91: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 110: Using initial value of basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 127: Using initial value of basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 128: Using initial value of basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 164: Using initial value of basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 165: Using initial value of basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 181: Using initial value of basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 218: Using initial value of basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 236: Using initial value of basesoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 248: Using initial value of basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 276: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 280: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 285: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 375: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 487: Using initial value of sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 503: Using initial value of sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 582: Using initial value of sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 598: Using initial value of sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 618: Using initial value of sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 634: Using initial value of sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 680: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 681: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 710: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 711: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 727: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 772: Using initial value of sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 774: Using initial value of sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 797: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 798: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 814: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 859: Using initial value of sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 861: Using initial value of sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 884: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 885: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 901: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 946: Using initial value of sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 948: Using initial value of sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 971: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 972: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 988: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1033: Using initial value of sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1035: Using initial value of sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1038: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1039: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1040: Using initial value of sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1058: Using initial value of sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1059: Using initial value of sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1074: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1075: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1078: Using initial value of sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1079: Using initial value of sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1080: Using initial value of sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1081: Using initial value of sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1083: Using initial value of sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1085: Using initial value of sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1103: Using initial value of sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1106: Using initial value of sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1189: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1190: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1191: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1192: Using initial value of locked3 since it is never assigned
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1781: Assignment to basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1782: Assignment to basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1786: Assignment to basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1832: Assignment to basesoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1857: Assignment to basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1858: Assignment to basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1862: Assignment to basesoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1972: Assignment to irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2009: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2010: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2031: Assignment to ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2047: Assignment to ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2069: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2085: Assignment to sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2325: Assignment to sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2326: Assignment to sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2367: Assignment to sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2368: Assignment to sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2369: Assignment to sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2487: Assignment to sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2488: Assignment to sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2529: Assignment to sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2530: Assignment to sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2531: Assignment to sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2649: Assignment to sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2650: Assignment to sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2691: Assignment to sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2692: Assignment to sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2693: Assignment to sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2811: Assignment to sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2812: Assignment to sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2853: Assignment to sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2854: Assignment to sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2855: Assignment to sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2950: Assignment to sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2951: Assignment to sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2981: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3014: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3150: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3151: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3155: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3156: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3160: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3161: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3165: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3166: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3223: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3224: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3306: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3291: Assignment to port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3346: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3347: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3351: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3365: Assignment to basesoc_vexriscv_ibus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3370: Assignment to basesoc_vexriscv_dbus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3388: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3389: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3392: Assignment to basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3395: Assignment to basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3396: Assignment to basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3398: Assignment to bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3399: Assignment to bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3401: Assignment to bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3402: Assignment to bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3403: Assignment to bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3433: Assignment to basesoc_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3434: Assignment to basesoc_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3435: Assignment to eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3436: Assignment to eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3447: Assignment to basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3457: Assignment to basesoc_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3458: Assignment to basesoc_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3459: Assignment to basesoc_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3460: Assignment to basesoc_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3461: Assignment to basesoc_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3462: Assignment to basesoc_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3463: Assignment to basesoc_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3464: Assignment to basesoc_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3465: Assignment to basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3483: Assignment to basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3484: Assignment to basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3485: Assignment to basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3486: Assignment to basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3487: Assignment to basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3488: Assignment to basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3489: Assignment to basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3490: Assignment to basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3491: Assignment to basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3492: Assignment to basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3493: Assignment to basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3494: Assignment to basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3495: Assignment to basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3496: Assignment to basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3497: Assignment to basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3498: Assignment to basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3499: Assignment to basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3500: Assignment to basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3501: Assignment to basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3502: Assignment to basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3503: Assignment to basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3504: Assignment to basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3505: Assignment to basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3506: Assignment to basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3507: Assignment to basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3508: Assignment to basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3509: Assignment to basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3510: Assignment to basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3511: Assignment to basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3512: Assignment to basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3513: Assignment to basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3514: Assignment to basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3515: Assignment to basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3516: Assignment to basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3517: Assignment to basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3518: Assignment to basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3519: Assignment to basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3520: Assignment to basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3521: Assignment to basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3522: Assignment to basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3523: Assignment to basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3524: Assignment to basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3525: Assignment to basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3526: Assignment to basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3527: Assignment to basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3528: Assignment to basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3529: Assignment to basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3530: Assignment to basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3531: Assignment to basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3532: Assignment to basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3533: Assignment to basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3534: Assignment to basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3535: Assignment to basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3536: Assignment to basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3537: Assignment to basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3538: Assignment to basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3539: Assignment to basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3540: Assignment to basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3541: Assignment to basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3542: Assignment to basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3543: Assignment to basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3544: Assignment to basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3545: Assignment to basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3546: Assignment to basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3547: Assignment to basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3548: Assignment to basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3549: Assignment to basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3550: Assignment to basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3551: Assignment to basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3552: Assignment to basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3553: Assignment to basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3554: Assignment to basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3555: Assignment to basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3556: Assignment to basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3557: Assignment to basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3558: Assignment to basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3559: Assignment to basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3560: Assignment to basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3561: Assignment to basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3562: Assignment to basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3563: Assignment to basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3564: Assignment to basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3565: Assignment to basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3566: Assignment to basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3567: Assignment to basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3568: Assignment to basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3569: Assignment to basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3570: Assignment to basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3620: Assignment to sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3636: Assignment to basesoc_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3637: Assignment to basesoc_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3638: Assignment to basesoc_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3639: Assignment to basesoc_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3640: Assignment to basesoc_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3641: Assignment to basesoc_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3642: Assignment to basesoc_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3643: Assignment to basesoc_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3646: Assignment to sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3662: Assignment to basesoc_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3663: Assignment to basesoc_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3664: Assignment to basesoc_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3665: Assignment to basesoc_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3666: Assignment to basesoc_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3667: Assignment to basesoc_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3668: Assignment to basesoc_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3669: Assignment to basesoc_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3670: Assignment to sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3672: Assignment to basesoc_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3673: Assignment to basesoc_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3674: Assignment to basesoc_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3675: Assignment to basesoc_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3676: Assignment to basesoc_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3677: Assignment to basesoc_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3678: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3679: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3680: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3681: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3682: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3683: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3684: Assignment to basesoc_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3685: Assignment to basesoc_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3730: Assignment to basesoc_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3731: Assignment to basesoc_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3758: Assignment to basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3760: Assignment to basesoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3761: Assignment to basesoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3762: Assignment to basesoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3763: Assignment to basesoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3764: Assignment to basesoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3765: Assignment to basesoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3766: Assignment to basesoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3767: Assignment to basesoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3768: Assignment to basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3769: Assignment to basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3795: Assignment to basesoc_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3796: Assignment to basesoc_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3797: Assignment to basesoc_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3798: Assignment to basesoc_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3799: Assignment to basesoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3800: Assignment to basesoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3840: Assignment to basesoc_sram_bus_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3849: Assignment to basesoc_sram_bus_dat_w1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4828: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4796: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4872: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4873: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5045: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5134: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4861: Assignment to rbank ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 234: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 236: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 308: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2318: Assignment to _zz_304 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2326: Assignment to _zz_307 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2328: Assignment to _zz_309 ignored, since the identifier is never used

Elaborating module <DataCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 646: Assignment to haltCpu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 849: Assignment to victim_counter_willOverflow ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1028. $display ERROR writeBack stuck by another plugin is not allowed
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 901: Assignment to tagsWriteLastCmd_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1032: Assignment to stageB_loadingDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2370: Assignment to _zz_318 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2372: Assignment to _zz_320 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2447: Assignment to memory_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2579: Assignment to decode_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2737: Assignment to prefetch_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2762: Assignment to fetch_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2814: Assignment to execute_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2843: Assignment to memory_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2853: Assignment to writeBack_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2883: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2905: Assignment to dBus_cmd_payload_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3557: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3558: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3612: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3615: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3699: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3728: Assignment to prefetch_arbitration_isFlushed ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3736: Assignment to prefetch_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3740: Assignment to fetch_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3741: Assignment to fetch_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3744: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3748: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3749: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3752: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3756: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4214. $display ERROR removeIt should never be asserted on this stage
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6470: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6524: Assignment to basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6541: Assignment to basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6604: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6607: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6613: Assignment to crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6616: Assignment to crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7779: Assignment to sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7793: Assignment to sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7807: Assignment to sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7821: Assignment to sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7915: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6464: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6464: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6464: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6464: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem_1', unconnected in block 'top', is tied to its initial value.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 8-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <basesoc_counter>.
    Found 1-bit register for signal <basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <basesoc_uart_tx_pending>.
    Found 1-bit register for signal <basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_rx_pending>.
    Found 1-bit register for signal <basesoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <basesoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <basesoc_timer0_value>.
    Found 32-bit register for signal <basesoc_timer0_value_status>.
    Found 1-bit register for signal <basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <eventsourceprocess0_pending>.
    Found 1-bit register for signal <eventsourceprocess0_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess1_pending>.
    Found 1-bit register for signal <eventsourceprocess1_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess2_pending>.
    Found 1-bit register for signal <eventsourceprocess2_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess3_pending>.
    Found 1-bit register for signal <eventsourceprocess3_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess4_pending>.
    Found 1-bit register for signal <eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <waittimer0_count>.
    Found 20-bit register for signal <waittimer1_count>.
    Found 20-bit register for signal <waittimer2_count>.
    Found 20-bit register for signal <waittimer3_count>.
    Found 20-bit register for signal <waittimer4_count>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <miso>.
    Found 2-bit register for signal <i>.
    Found 32-bit register for signal <sr>.
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <bus_ack>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 32-bit register for signal <sdram_phaseinjector0_status>.
    Found 32-bit register for signal <sdram_phaseinjector1_status>.
    Found 13-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_seq_done>.
    Found 4-bit register for signal <sdram_counter>.
    Found 10-bit register for signal <sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine0_row>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine1_row>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine2_row>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine3_row>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 2-bit register for signal <sdram_choose_cmd_grant>.
    Found 2-bit register for signal <sdram_choose_req_grant>.
    Found 2-bit register for signal <sdram_dfi_p0_bank>.
    Found 13-bit register for signal <sdram_dfi_p0_address>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p0_wrdata_en>.
    Found 2-bit register for signal <sdram_dfi_p1_bank>.
    Found 13-bit register for signal <sdram_dfi_p1_address>.
    Found 1-bit register for signal <sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p1_wrdata_en>.
    Found 2-bit register for signal <sdram_twtrcon_count>.
    Found 1-bit register for signal <sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <sdram_bandwidth_counter>.
    Found 1-bit register for signal <sdram_bandwidth_period>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <sdram_bandwidth_nreads>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 4-bit register for signal <basesoc_slave_sel_r>.
    Found 17-bit register for signal <basesoc_count>.
    Found 8-bit register for signal <basesoc_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <leds_storage_full>.
    Found 5-bit register for signal <eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<0>>.
    Found 1-bit register for signal <basesoc_sel_r>.
    Found 8-bit register for signal <basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <basesoc_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage_full>.
    Found 6-bit register for signal <sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <bitbang_storage_full>.
    Found 1-bit register for signal <bitbang_en_storage_full>.
    Found 8-bit register for signal <basesoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <basesoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 8-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 8-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_2>.
    Found 11-bit register for signal <crg_por>.
    Found finite state machine <FSM_0> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1024_OUT> created at line 4789.
    Found 5-bit subtractor for signal <basesoc_uart_tx_fifo_level0[4]_GND_1_o_sub_1085_OUT> created at line 4984.
    Found 5-bit subtractor for signal <basesoc_uart_rx_fifo_level0[4]_GND_1_o_sub_1094_OUT> created at line 5006.
    Found 32-bit subtractor for signal <basesoc_timer0_value[31]_GND_1_o_sub_1098_OUT> created at line 5027.
    Found 20-bit subtractor for signal <waittimer0_count[19]_GND_1_o_sub_1107_OUT> created at line 5085.
    Found 20-bit subtractor for signal <waittimer1_count[19]_GND_1_o_sub_1110_OUT> created at line 5092.
    Found 20-bit subtractor for signal <waittimer2_count[19]_GND_1_o_sub_1113_OUT> created at line 5099.
    Found 20-bit subtractor for signal <waittimer3_count[19]_GND_1_o_sub_1116_OUT> created at line 5106.
    Found 20-bit subtractor for signal <waittimer4_count[19]_GND_1_o_sub_1119_OUT> created at line 5113.
    Found 10-bit subtractor for signal <sdram_count[9]_GND_1_o_sub_1155_OUT> created at line 5208.
    Found 4-bit subtractor for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1166_OUT> created at line 5234.
    Found 3-bit subtractor for signal <sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1170_OUT> created at line 5257.
    Found 4-bit subtractor for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1182_OUT> created at line 5284.
    Found 3-bit subtractor for signal <sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1186_OUT> created at line 5307.
    Found 4-bit subtractor for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1198_OUT> created at line 5334.
    Found 3-bit subtractor for signal <sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1202_OUT> created at line 5357.
    Found 4-bit subtractor for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1214_OUT> created at line 5384.
    Found 3-bit subtractor for signal <sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1218_OUT> created at line 5407.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_1222_OUT> created at line 5418.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_1225_OUT> created at line 5425.
    Found 2-bit subtractor for signal <sdram_twtrcon_count[1]_GND_1_o_sub_1258_OUT> created at line 5580.
    Found 17-bit subtractor for signal <basesoc_count[16]_GND_1_o_sub_1299_OUT> created at line 5664.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1029_OUT<0>> created at line 4800.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1030_OUT<0>> created at line 4802.
    Found 32-bit adder for signal <basesoc_ctrl_bus_errors[31]_GND_1_o_add_1040_OUT> created at line 4864.
    Found 2-bit adder for signal <basesoc_counter[1]_GND_1_o_add_1047_OUT> created at line 4885.
    Found 4-bit adder for signal <basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1050_OUT> created at line 4899.
    Found 33-bit adder for signal <n3831> created at line 4915.
    Found 4-bit adder for signal <basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1062_OUT> created at line 4928.
    Found 33-bit adder for signal <n3836> created at line 4947.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_1078_OUT> created at line 4973.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_1080_OUT> created at line 4976.
    Found 5-bit adder for signal <basesoc_uart_tx_fifo_level0[4]_GND_1_o_add_1082_OUT> created at line 4980.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_1087_OUT> created at line 4995.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_1089_OUT> created at line 4998.
    Found 5-bit adder for signal <basesoc_uart_rx_fifo_level0[4]_GND_1_o_add_1091_OUT> created at line 5002.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1102_OUT> created at line 5043.
    Found 2-bit adder for signal <i[1]_GND_1_o_add_1123_OUT> created at line 5127.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_1135_OUT> created at line 5151.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1141_OUT> created at line 5162.
    Found 4-bit adder for signal <sdram_counter[3]_GND_1_o_add_1150_OUT> created at line 5199.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1159_OUT> created at line 5223.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1161_OUT> created at line 5226.
    Found 4-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1163_OUT> created at line 5230.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1175_OUT> created at line 5273.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1177_OUT> created at line 5276.
    Found 4-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1179_OUT> created at line 5280.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1191_OUT> created at line 5323.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1193_OUT> created at line 5326.
    Found 4-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1195_OUT> created at line 5330.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1207_OUT> created at line 5373.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1209_OUT> created at line 5376.
    Found 4-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1211_OUT> created at line 5380.
    Found 25-bit adder for signal <n3886> created at line 5591.
    Found 24-bit adder for signal <sdram_bandwidth_nreads[23]_GND_1_o_add_1262_OUT> created at line 5600.
    Found 24-bit adder for signal <sdram_bandwidth_nwrites[23]_GND_1_o_add_1264_OUT> created at line 5603.
    Found 1-bit 3-to-1 multiplexer for signal <ack> created at line 3303.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 3925.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 3942.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 3976.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 3993.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 4027.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 4044.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 4061.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 4078.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 4095.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 4129.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 4146.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 4180.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 4197.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 4214.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 4545.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 4562.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 4579.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 4596.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 4613.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 4630.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 4647.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 4664.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 4681.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 4698.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 4715.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 4732.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 4749.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 4766.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_interface0_bank_bus_adr[2]_GND_1_o_wide_mux_1301_OUT> created at line 5671.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_1305_OUT> created at line 5699.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_1316_OUT> created at line 6052.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1319_OUT> created at line 6074.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_1321_OUT> created at line 6164.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_interface7_bank_bus_adr[1]_basesoc_csrbank7_tuning_word0_w[7]_wide_mux_1324_OUT> created at line 6191.
    Found 13-bit comparator equal for signal <sdram_bankmachine0_row_hit> created at line 2314
    Found 13-bit comparator not equal for signal <n0299> created at line 2330
    Found 13-bit comparator equal for signal <sdram_bankmachine1_row_hit> created at line 2476
    Found 13-bit comparator not equal for signal <n0388> created at line 2492
    Found 13-bit comparator equal for signal <sdram_bankmachine2_row_hit> created at line 2638
    Found 13-bit comparator not equal for signal <n0472> created at line 2654
    Found 13-bit comparator equal for signal <sdram_bankmachine3_row_hit> created at line 2800
    Found 13-bit comparator not equal for signal <n0556> created at line 2816
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_290_o> created at line 3003
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_291_o> created at line 3003
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_292_o> created at line 3004
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_293_o> created at line 3004
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_294_o> created at line 3005
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_295_o> created at line 3005
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_296_o> created at line 3006
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_297_o> created at line 3006
    Found 21-bit comparator equal for signal <tag_do_tag[20]_GND_1_o_equal_389_o> created at line 3239
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1020_o> created at line 4783
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1029_o> created at line 4797
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1102_o> created at line 5042
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_1616_o> created at line 6695
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  10 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 1595 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 411 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_mem_cmd_payload_size> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_flush_rsp> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_cpu_fetch_mmuBus_cmd_isValid> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2354: Output port <io_cpu_memory_mmuBus_cmd_isValid> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2354: Output port <io_cpu_memory_mmuBus_cmd_bypassTranslation> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2354: Output port <io_mem_cmd_payload_last> of the instance <dataCache_1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_297>.
    Found 1-bit register for signal <prefetch_arbitration_isValid>.
    Found 1-bit register for signal <fetch_arbitration_isValid>.
    Found 1-bit register for signal <_zz_278>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 2-bit register for signal <_zz_111>.
    Found 32-bit register for signal <prefetch_PcManagerSimplePlugin_pcReg>.
    Found 1-bit register for signal <prefetch_PcManagerSimplePlugin_inc>.
    Found 1-bit register for signal <_zz_141>.
    Found 6-bit register for signal <memory_DivPlugin_div_counter_value>.
    Found 1-bit register for signal <_zz_160>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_2>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_3>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_4>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_5>.
    Found 32-bit register for signal <_zz_190>.
    Found 32-bit register for signal <_zz_223>.
    Found 32-bit register for signal <_zz_259>.
    Found 3-bit register for signal <_zz_260>.
    Found 1-bit register for signal <_zz_261>.
    Found 3-bit register for signal <_zz_263>.
    Found 1-bit register for signal <_zz_269>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<32>>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_399<31>>.
    Found 1-bit register for signal <_zz_399<30>>.
    Found 1-bit register for signal <_zz_399<29>>.
    Found 1-bit register for signal <_zz_399<28>>.
    Found 1-bit register for signal <_zz_399<27>>.
    Found 1-bit register for signal <_zz_399<26>>.
    Found 1-bit register for signal <_zz_399<25>>.
    Found 1-bit register for signal <_zz_399<24>>.
    Found 1-bit register for signal <_zz_399<23>>.
    Found 1-bit register for signal <_zz_399<22>>.
    Found 1-bit register for signal <_zz_399<21>>.
    Found 1-bit register for signal <_zz_399<20>>.
    Found 1-bit register for signal <_zz_399<19>>.
    Found 1-bit register for signal <_zz_399<18>>.
    Found 1-bit register for signal <_zz_399<17>>.
    Found 1-bit register for signal <_zz_399<16>>.
    Found 1-bit register for signal <_zz_399<15>>.
    Found 1-bit register for signal <_zz_399<14>>.
    Found 1-bit register for signal <_zz_399<13>>.
    Found 1-bit register for signal <_zz_399<12>>.
    Found 1-bit register for signal <_zz_399<11>>.
    Found 1-bit register for signal <_zz_399<10>>.
    Found 1-bit register for signal <_zz_399<9>>.
    Found 1-bit register for signal <_zz_399<8>>.
    Found 1-bit register for signal <_zz_399<7>>.
    Found 1-bit register for signal <_zz_399<6>>.
    Found 1-bit register for signal <_zz_399<5>>.
    Found 1-bit register for signal <_zz_399<4>>.
    Found 1-bit register for signal <_zz_399<3>>.
    Found 1-bit register for signal <_zz_399<2>>.
    Found 1-bit register for signal <_zz_399<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<31>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<30>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<29>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<28>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<27>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<26>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<25>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<24>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<23>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<22>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<21>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<20>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<19>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<18>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<17>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<16>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<15>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<14>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<13>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<12>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<11>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<10>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<9>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<8>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<7>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<6>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<5>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<4>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<3>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<2>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<0>>.
    Found 32-bit register for signal <memory_DivPlugin_div_result>.
    Found 32-bit register for signal <memory_DivPlugin_rs2>.
    Found 1-bit register for signal <memory_DivPlugin_div_needRevert>.
    Found 5-bit register for signal <_zz_161>.
    Found 32-bit register for signal <_zz_162>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 1-bit register for signal <_zz_189>.
    Found 32-bit register for signal <CsrPlugin_mbadaddr>.
    Found 1-bit register for signal <execute_CsrPlugin_readDataRegValid>.
    Found 32-bit register for signal <_zz_191>.
    Found 1-bit register for signal <_zz_193>.
    Found 1-bit register for signal <_zz_194>.
    Found 1-bit register for signal <_zz_195>.
    Found 1-bit register for signal <_zz_196>.
    Found 2-bit register for signal <_zz_197>.
    Found 2-bit register for signal <_zz_198>.
    Found 32-bit register for signal <_zz_199>.
    Found 32-bit register for signal <_zz_200>.
    Found 32-bit register for signal <_zz_201>.
    Found 32-bit register for signal <_zz_202>.
    Found 32-bit register for signal <_zz_203>.
    Found 1-bit register for signal <_zz_204>.
    Found 2-bit register for signal <_zz_205>.
    Found 32-bit register for signal <_zz_206>.
    Found 34-bit register for signal <_zz_207>.
    Found 1-bit register for signal <_zz_208>.
    Found 32-bit register for signal <_zz_209>.
    Found 2-bit register for signal <_zz_210>.
    Found 2-bit register for signal <_zz_211>.
    Found 1-bit register for signal <_zz_212>.
    Found 1-bit register for signal <_zz_213>.
    Found 2-bit register for signal <_zz_214>.
    Found 1-bit register for signal <_zz_215>.
    Found 1-bit register for signal <_zz_216>.
    Found 1-bit register for signal <_zz_217>.
    Found 1-bit register for signal <_zz_218>.
    Found 1-bit register for signal <_zz_219>.
    Found 1-bit register for signal <_zz_220>.
    Found 32-bit register for signal <_zz_221>.
    Found 32-bit register for signal <_zz_222>.
    Found 32-bit register for signal <_zz_224>.
    Found 2-bit register for signal <_zz_225>.
    Found 2-bit register for signal <_zz_226>.
    Found 2-bit register for signal <_zz_227>.
    Found 2-bit register for signal <_zz_228>.
    Found 1-bit register for signal <_zz_229>.
    Found 1-bit register for signal <_zz_230>.
    Found 1-bit register for signal <_zz_231>.
    Found 1-bit register for signal <_zz_232>.
    Found 52-bit register for signal <_zz_235>.
    Found 1-bit register for signal <_zz_236>.
    Found 1-bit register for signal <_zz_238>.
    Found 1-bit register for signal <_zz_239>.
    Found 1-bit register for signal <_zz_240>.
    Found 34-bit register for signal <_zz_241>.
    Found 34-bit register for signal <_zz_242>.
    Found 1-bit register for signal <_zz_243>.
    Found 1-bit register for signal <_zz_248>.
    Found 1-bit register for signal <_zz_249>.
    Found 34-bit register for signal <_zz_250>.
    Found 32-bit register for signal <_zz_251>.
    Found 1-bit register for signal <_zz_252>.
    Found 1-bit register for signal <_zz_253>.
    Found 1-bit register for signal <_zz_254>.
    Found 2-bit register for signal <_zz_255>.
    Found 32-bit register for signal <_zz_256>.
    Found 32-bit register for signal <_zz_257>.
    Found 32-bit register for signal <_zz_258>.
    Found 32-bit register for signal <CsrPlugin_mtvec>.
    Found 32-bit register for signal <_zz_262>.
    Found 32-bit register for signal <_zz_270>.
    Found 32-bit register for signal <_zz_296>.
    Found 4-bit subtractor for signal <_zz_350> created at line 2075.
    Found 3-bit subtractor for signal <_zz_417> created at line 2142.
    Found 33-bit subtractor for signal <_zz_153> created at line 3338.
    Found 32-bit adder for signal <_zz_372> created at line 2097.
    Found 32-bit adder for signal <_zz_373> created at line 2098.
    Found 33-bit adder for signal <_zz_404> created at line 2129.
    Found 32-bit adder for signal <prefetch_PcManagerSimplePlugin_pcBeforeJumps> created at line 2854.
    Found 66-bit adder for signal <writeBack_MulPlugin_result> created at line 3315.
    Found 6-bit adder for signal <memory_DivPlugin_div_counter_value[5]__zz_397[5]_add_543_OUT> created at line 3329.
    Found 32-bit adder for signal <_zz_107> created at line 3459.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 3553.
    Found 3-bit adder for signal <zz_260[2]_GND_2_o_add_688_OUT> created at line 3953.
    Found 3-bit adder for signal <zz_263[2]_GND_2_o_add_691_OUT> created at line 3958.
    Found 33-bit adder for signal <zz_157[32]__zz_408[32]_add_720_OUT> created at line 3979.
    Found 32-bit adder for signal <execute_RS2[31]__zz_410[31]_add_723_OUT> created at line 3980.
    Found 52-bit adder for signal <_n4451> created at line 1600.
    Found 52-bit adder for signal <_zz_35> created at line 1600.
    Found 33-bit shifter arithmetic right for signal <_zz_380> created at line 2105
    Found 16x16-bit multiplier for signal <_zz_39> created at line 3310.
    Found 17x17-bit multiplier for signal <_zz_38> created at line 3311.
    Found 17x17-bit multiplier for signal <_zz_37> created at line 3312.
    Found 17x17-bit multiplier for signal <_zz_36> created at line 3313.
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_300> created at line 2405.
    Found 32-bit 3-to-1 multiplexer for signal <memory_SHIFT_CTRL[1]_memory_SHIFT_RIGHT[31]_wide_mux_349_OUT> created at line 2601.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<7>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<6>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<5>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<4>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<3>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<2>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<1>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<0>> created at line 2953.
    Found 32-bit 4-to-1 multiplexer for signal <execute_IntAluPlugin_bitwise> created at line 3095.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_148> created at line 3190.
    Found 5-bit comparator equal for signal <zz_161[4]_decode_INSTRUCTION[19]_equal_318_o> created at line 2527
    Found 5-bit comparator equal for signal <zz_161[4]_decode_INSTRUCTION[24]_equal_320_o> created at line 2530
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_519_o> created at line 3208
    Found 5-bit comparator equal for signal <_zz_164> created at line 3389
    Found 5-bit comparator equal for signal <_zz_165> created at line 3390
    Found 5-bit comparator equal for signal <_zz_166> created at line 3391
    Found 5-bit comparator equal for signal <_zz_167> created at line 3392
    Found 5-bit comparator equal for signal <_zz_168> created at line 3393
    Found 5-bit comparator equal for signal <_zz_169> created at line 3394
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 3461
    Found 1-bit comparator not equal for signal <n1083> created at line 3492
    Found 3-bit comparator equal for signal <_zz_267> created at line 3780
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred  17 Adder/Subtractor(s).
	inferred 1318 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 251 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Register <_zz_5> equivalent to <_zz_3> has been removed
    Found 32-bit register for signal <_zz_13>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 8-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <lineLoader_flushFromInterface>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 1-bit register for signal <_zz_3>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_miss>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_valid>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_error>.
    Found 20-bit register for signal <decodeStage_hit_tags_0_address>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 22-bit register for signal <_zz_12>.
    Found 8-bit adder for signal <lineLoader_flushCounter[7]_GND_3_o_add_30_OUT> created at line 282.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_3_o_add_34_OUT> created at line 297.
    Found 20-bit comparator equal for signal <decodeStage_hit_tags_0_address[19]_decodeStage_mmuRsp_physicalAddress[31]_equal_28_o> created at line 259
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 156 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <InstructionCache> synthesized.

Synthesizing Unit <DataCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_memory_isRemoved> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_allowExecute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_way_tags> for signal <way_tags>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol0> for signal <way_data_symbol0>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol1> for signal <way_data_symbol1>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol2> for signal <way_data_symbol2>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol3> for signal <way_data_symbol3>.
    Found 8x32-bit dual-port RAM <Mram_victim_buffer> for signal <victim_buffer>.
    Found 8-bit register for signal <_zz_61>.
    Found 8-bit register for signal <_zz_62>.
    Found 8-bit register for signal <_zz_63>.
    Found 8-bit register for signal <_zz_64>.
    Found 32-bit register for signal <_zz_44>.
    Found 7-bit register for signal <way_tagReadRspOneAddress>.
    Found 1-bit register for signal <_zz_6>.
    Found 7-bit register for signal <_zz_7>.
    Found 1-bit register for signal <_zz_8>.
    Found 1-bit register for signal <_zz_9>.
    Found 20-bit register for signal <_zz_10>.
    Found 10-bit register for signal <way_dataReadRspOneAddress>.
    Found 1-bit register for signal <_zz_14>.
    Found 10-bit register for signal <_zz_15>.
    Found 1-bit register for signal <_zz_17<3>>.
    Found 1-bit register for signal <_zz_17<2>>.
    Found 1-bit register for signal <_zz_17<1>>.
    Found 1-bit register for signal <_zz_17<0>>.
    Found 1-bit register for signal <_zz_16<31>>.
    Found 1-bit register for signal <_zz_16<30>>.
    Found 1-bit register for signal <_zz_16<29>>.
    Found 1-bit register for signal <_zz_16<28>>.
    Found 1-bit register for signal <_zz_16<27>>.
    Found 1-bit register for signal <_zz_16<26>>.
    Found 1-bit register for signal <_zz_16<25>>.
    Found 1-bit register for signal <_zz_16<24>>.
    Found 1-bit register for signal <_zz_16<23>>.
    Found 1-bit register for signal <_zz_16<22>>.
    Found 1-bit register for signal <_zz_16<21>>.
    Found 1-bit register for signal <_zz_16<20>>.
    Found 1-bit register for signal <_zz_16<19>>.
    Found 1-bit register for signal <_zz_16<18>>.
    Found 1-bit register for signal <_zz_16<17>>.
    Found 1-bit register for signal <_zz_16<16>>.
    Found 1-bit register for signal <_zz_16<15>>.
    Found 1-bit register for signal <_zz_16<14>>.
    Found 1-bit register for signal <_zz_16<13>>.
    Found 1-bit register for signal <_zz_16<12>>.
    Found 1-bit register for signal <_zz_16<11>>.
    Found 1-bit register for signal <_zz_16<10>>.
    Found 1-bit register for signal <_zz_16<9>>.
    Found 1-bit register for signal <_zz_16<8>>.
    Found 1-bit register for signal <_zz_16<7>>.
    Found 1-bit register for signal <_zz_16<6>>.
    Found 1-bit register for signal <_zz_16<5>>.
    Found 1-bit register for signal <_zz_16<4>>.
    Found 1-bit register for signal <_zz_16<3>>.
    Found 1-bit register for signal <_zz_16<2>>.
    Found 1-bit register for signal <_zz_16<1>>.
    Found 1-bit register for signal <_zz_16<0>>.
    Found 1-bit register for signal <way_tagReadRspTwo_used>.
    Found 1-bit register for signal <way_tagReadRspTwo_dirty>.
    Found 20-bit register for signal <way_tagReadRspTwo_address>.
    Found 10-bit register for signal <_zz_20>.
    Found 8-bit register for signal <_zz_23>.
    Found 8-bit register for signal <_zz_24>.
    Found 8-bit register for signal <_zz_25>.
    Found 8-bit register for signal <_zz_26>.
    Found 32-bit register for signal <_zz_29>.
    Found 32-bit register for signal <_zz_35>.
    Found 1-bit register for signal <stageA_request_kind>.
    Found 1-bit register for signal <stageA_request_wr>.
    Found 32-bit register for signal <stageA_request_address>.
    Found 32-bit register for signal <stageA_request_data>.
    Found 2-bit register for signal <stageA_request_size>.
    Found 1-bit register for signal <stageA_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageA_request_clean>.
    Found 1-bit register for signal <stageA_request_invalidate>.
    Found 1-bit register for signal <stageA_request_way>.
    Found 1-bit register for signal <stageB_request_kind>.
    Found 1-bit register for signal <stageB_request_wr>.
    Found 32-bit register for signal <stageB_request_address>.
    Found 32-bit register for signal <stageB_request_kind[0]_X_4_o_select_86_OUT>.
    Found 2-bit register for signal <stageB_request_size>.
    Found 1-bit register for signal <stageB_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageB_request_clean>.
    Found 1-bit register for signal <stageB_request_invalidate>.
    Found 1-bit register for signal <stageB_request_way>.
    Found 1-bit register for signal <stageB_mmuRsp_isIoAccess>.
    Found 1-bit register for signal <stageB_mmuRsp_miss>.
    Found 1-bit register for signal <stageB_waysHit>.
    Found 1-bit register for signal <stageB_delayedIsStuck>.
    Found 1-bit register for signal <stageB_delayedWaysHitValid>.
    Found 1-bit register for signal <_zz_27>.
    Found 1-bit register for signal <_zz_28>.
    Found 4-bit register for signal <victim_readLineCmdCounter>.
    Found 1-bit register for signal <victim_dataReadRestored>.
    Found 4-bit register for signal <victim_readLineRspCounter>.
    Found 1-bit register for signal <_zz_30>.
    Found 4-bit register for signal <victim_bufferReadCounter>.
    Found 1-bit register for signal <_zz_33>.
    Found 1-bit register for signal <_zz_34>.
    Found 3-bit register for signal <victim_bufferReadedCounter>.
    Found 1-bit register for signal <stageB_victimNotSent>.
    Found 1-bit register for signal <stageB_loadingNotDone>.
    Found 1-bit register for signal <stageB_hadMemRspError>.
    Found 1-bit register for signal <stageB_bootEvicts_valid>.
    Found 32-bit register for signal <stageB_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <loader_valid>.
    Found 1-bit register for signal <loader_memCmdSent>.
    Found 3-bit register for signal <loader_counter_value>.
    Found 1-bit register for signal <_zz_40>.
    Found 22-bit register for signal <_zz_42>.
    Found 3-bit adder for signal <loader_counter_valueNext> created at line 895.
    Found 4-bit adder for signal <victim_readLineCmdCounter[3]_GND_4_o_add_193_OUT> created at line 1064.
    Found 4-bit adder for signal <victim_readLineRspCounter[3]_GND_4_o_add_196_OUT> created at line 1074.
    Found 4-bit adder for signal <victim_bufferReadCounter[3]_GND_4_o_add_198_OUT> created at line 1077.
    Found 3-bit adder for signal <victim_bufferReadedCounter[2]_GND_4_o_add_200_OUT> created at line 1090.
    Found 7-bit adder for signal <stageB_mmuRsp_physicalAddress[11]_GND_4_o_add_204_OUT> created at line 1118.
    Found 4-bit shifter logical left for signal <stageB_request_kind[0]_X_4_o_select_87_OUT> created at line 726
    Found 7-bit comparator equal for signal <tagsWriteCmd_payload_address[6]_way_tagReadRspOneAddress[6]_equal_106_o> created at line 803
    Found 7-bit comparator equal for signal <zz_7[6]_way_tagReadRspOneAddress[6]_equal_107_o> created at line 804
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_way_dataReadRspOneAddress[9]_equal_110_o> created at line 809
    Found 10-bit comparator equal for signal <zz_15[9]_way_dataReadRspOneAddress[9]_equal_111_o> created at line 811
    Found 10-bit comparator equal for signal <zz_20[9]_dataWriteCmd_payload_address[9]_equal_119_o> created at line 826
    Found 4-bit comparator greater for signal <victim_bufferReadStream_valid> created at line 832
    Found 20-bit comparator equal for signal <io_cpu_memory_mmuBus_rsp_physicalAddress[31]_way_tagReadRspTwoRegIn_address[19]_equal_171_o> created at line 1023
    Summary:
	inferred   6 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 520 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 143 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <DataCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 1
 1024x64-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 4
 128x22-bit dual-port RAM                              : 2
 16x10-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 4
 8x32-bit dual-port RAM                                : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 75
 1-bit adder                                           : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 5
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 13
 3-bit subtractor                                      : 5
 32-bit adder                                          : 7
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 11
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 66-bit adder                                          : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 494
 1-bit register                                        : 267
 10-bit register                                       : 7
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 28
 20-bit register                                       : 7
 21-bit register                                       : 4
 22-bit register                                       : 3
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 18
 32-bit register                                       : 54
 34-bit register                                       : 4
 4-bit register                                        : 22
 5-bit register                                        : 6
 52-bit register                                       : 1
 57-bit register                                       : 1
 6-bit register                                        : 3
 7-bit register                                        : 3
 8-bit register                                        : 43
 9-bit register                                        : 1
# Comparators                                          : 41
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 813
 1-bit 2-to-1 multiplexer                              : 553
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 30
 10-bit 2-to-1 multiplexer                             : 5
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 7
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 11
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 72
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 22
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 6
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 64
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCache>.
The following registers are absorbed into accumulator <loader_counter_value>: 1 register on signal <loader_counter_value>.
The following registers are absorbed into counter <victim_bufferReadedCounter>: 1 register on signal <victim_bufferReadedCounter>.
INFO:Xst:3231 - The small RAM <Mram_victim_buffer> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_zz_30>        | high     |
    |     addrA          | connected to signal <victim_readLineRspCounter<2:0>> |          |
    |     diA            | connected to signal <(_zz_64,_zz_63,_zz_62,_zz_61)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <victim_bufferReadCounter<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_42>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tagsWriteCmd_valid> | high     |
    |     addrA          | connected to signal <stageB_mmuRsp_physicalAddress<11:5>> |          |
    |     diA            | connected to signal <(stageB_mmuRsp_physicalAddress<31:12>,tagsWriteCmd_payload_data_dirty,tagsWriteCmd_payload_data_used)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <tagsReadCmd_valid> | high     |
    |     addrB          | connected to signal <io_cpu_execute_args_address<11:5>> |          |
    |     doB            | connected to signal <_zz_42>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataCache> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_12> <decodeStage_hit_tags_0_valid_decodeStage_hit_tags_0_error_decodeStage_hit_tags_0_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:12>,"0",lineLoader_flushCounter<7>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<11:5>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<11:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_13>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_260>: 1 register on signal <_zz_260>.
The following registers are absorbed into counter <_zz_263>: 1 register on signal <_zz_263>.
	Found pipelined multiplier on signal <_zz_39>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_36>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_38>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_37>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <_zz_259> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_89<19:15>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_296>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_89<19:15>> |          |
    |     doB            | connected to signal <_zz_296>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <_zz_259> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_89<24:20>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_297>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_89<24:20>> |          |
    |     doB            | connected to signal <_zz_297>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_39 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_38 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_37 by adding 1 register level(s).
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <waittimer0_count>: 1 register on signal <waittimer0_count>.
The following registers are absorbed into counter <waittimer1_count>: 1 register on signal <waittimer1_count>.
The following registers are absorbed into counter <waittimer2_count>: 1 register on signal <waittimer2_count>.
The following registers are absorbed into counter <waittimer3_count>: 1 register on signal <waittimer3_count>.
The following registers are absorbed into counter <waittimer4_count>: 1 register on signal <waittimer4_count>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <sdram_count>: 1 register on signal <sdram_count>.
The following registers are absorbed into counter <basesoc_ctrl_bus_errors>: 1 register on signal <basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <basesoc_counter>: 1 register on signal <basesoc_counter>.
The following registers are absorbed into counter <basesoc_uart_phy_tx_bitcount>: 1 register on signal <basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_phy_rx_bitcount>: 1 register on signal <basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_produce>: 1 register on signal <basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_level0>: 1 register on signal <basesoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_consume>: 1 register on signal <basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_produce>: 1 register on signal <basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_consume>: 1 register on signal <basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_level0>: 1 register on signal <basesoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine0_twtpcon_count>: 1 register on signal <sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine1_twtpcon_count>: 1 register on signal <sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine2_twtpcon_count>: 1 register on signal <sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine3_twtpcon_count>: 1 register on signal <sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <sdram_bandwidth_nreads>: 1 register on signal <sdram_bandwidth_nreads>.
The following registers are absorbed into counter <sdram_bandwidth_nwrites>: 1 register on signal <sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_twtrcon_count>: 1 register on signal <sdram_twtrcon_count>.
The following registers are absorbed into counter <basesoc_count>: 1 register on signal <basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <dat_w>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"00",rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <_zz_257_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <_zz_29_0> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_1> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_2> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_3> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_4> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 1
 1024x64-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 4
 128x22-bit dual-port block RAM                        : 2
 16x10-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port block RAM                         : 2
 4096x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 4
 8x32-bit dual-port distributed RAM                    : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 4
 16x16-bit registered multiplier                       : 1
 17x17-bit registered multiplier                       : 3
# Adders/Subtractors                                   : 25
 25-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 5
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 48
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 17-bit down counter                                   : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 20-bit down counter                                   : 5
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 12
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 2787
 Flip-Flops                                            : 2787
# Comparators                                          : 41
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1343
 1-bit 2-to-1 multiplexer                              : 1086
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 88
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 2
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 20
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 42
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <_zz_210_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_211_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_miss> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stageA_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_mmuRsp_miss> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <_zz_214_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_228_1> 
INFO:Xst:2261 - The FF/Latch <_zz_204> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_218> 
INFO:Xst:2261 - The FF/Latch <basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <_zz_262_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_25> 
INFO:Xst:2261 - The FF/Latch <_zz_262_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_30> 
INFO:Xst:2261 - The FF/Latch <_zz_262_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_26> 
INFO:Xst:2261 - The FF/Latch <_zz_262_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_31> 
INFO:Xst:2261 - The FF/Latch <_zz_262_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_27> 
INFO:Xst:2261 - The FF/Latch <_zz_262_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_0> 
INFO:Xst:2261 - The FF/Latch <_zz_262_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_28> 
INFO:Xst:2261 - The FF/Latch <_zz_262_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_1> 
INFO:Xst:2261 - The FF/Latch <_zz_262_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_29> 
INFO:Xst:2261 - The FF/Latch <_zz_262_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_2> 
INFO:Xst:2261 - The FF/Latch <_zz_262_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_3> 
INFO:Xst:2261 - The FF/Latch <_zz_262_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_4> 
INFO:Xst:2261 - The FF/Latch <_zz_262_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_5> 
INFO:Xst:2261 - The FF/Latch <_zz_262_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_6> 
INFO:Xst:2261 - The FF/Latch <_zz_262_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_7> 
INFO:Xst:2261 - The FF/Latch <_zz_262_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_8> 
INFO:Xst:2261 - The FF/Latch <_zz_262_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_9> 
INFO:Xst:2261 - The FF/Latch <_zz_191_0> in Unit <VexRiscv> is equivalent to the following 29 FFs/Latches, which will be removed : <_zz_191_3> <_zz_191_4> <_zz_191_5> <_zz_191_6> <_zz_191_7> <_zz_191_8> <_zz_191_9> <_zz_191_10> <_zz_191_11> <_zz_191_12> <_zz_191_13> <_zz_191_14> <_zz_191_15> <_zz_191_16> <_zz_191_17> <_zz_191_18> <_zz_191_19> <_zz_191_20> <_zz_191_21> <_zz_191_22> <_zz_191_23> <_zz_191_24> <_zz_191_25> <_zz_191_26> <_zz_191_27> <_zz_191_28> <_zz_191_29> <_zz_191_30> <_zz_191_31> 
INFO:Xst:2261 - The FF/Latch <_zz_262_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_10> 
INFO:Xst:2261 - The FF/Latch <_zz_262_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_11> 
INFO:Xst:2261 - The FF/Latch <_zz_262_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_12> 
INFO:Xst:2261 - The FF/Latch <_zz_262_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_13> 
INFO:Xst:2261 - The FF/Latch <_zz_262_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_14> 
INFO:Xst:2261 - The FF/Latch <_zz_262_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_15> 
INFO:Xst:2261 - The FF/Latch <_zz_262_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_20> 
INFO:Xst:2261 - The FF/Latch <_zz_262_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_16> 
INFO:Xst:2261 - The FF/Latch <_zz_262_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_21> 
INFO:Xst:2261 - The FF/Latch <_zz_262_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_17> 
INFO:Xst:2261 - The FF/Latch <_zz_262_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_22> 
INFO:Xst:2261 - The FF/Latch <_zz_262_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_18> 
INFO:Xst:2261 - The FF/Latch <_zz_262_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_23> 
INFO:Xst:2261 - The FF/Latch <_zz_262_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_19> 
INFO:Xst:2261 - The FF/Latch <_zz_262_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_24> 
WARNING:Xst:1710 - FF/Latch <_zz_191_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 111   | 111
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memory_DivPlugin_rs1_32> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ddrphy_record2_wrdata_mask_1> <ddrphy_record3_wrdata_mask_0> <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 

Optimizing unit <top> ...

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...

Optimizing unit <DataCache> ...
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VexRiscv/instructionCache_1/lineLoader_flushFromInterface> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/dataCache_1/stageB_hadMemRspErrorReg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sdram_bandwidth_counter_0> <i_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_DivPlugin_rs2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_0> 
INFO:Xst:2261 - The FF/Latch <sdram_cmd_payload_a_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_194> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_195> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageB_request_address_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_226_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_226_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_1> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_227_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_227_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_1> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p0_rddata_en> 
INFO:Xst:3203 - The FF/Latch <VexRiscv/dataCache_1/_zz_28> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/_zz_27> 
INFO:Xst:3203 - The FF/Latch <new_master_wdata_ready> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <sdram_dfi_p1_cas_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 106.
Optimizing block <top> to meet ratio 100 (+ 0) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top>, final ratio is 102.
Forward register balancing over carry chain Msub_basesoc_timer0_value[31]_GND_1_o_sub_1098_OUT_cy<0>
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_13> in Unit <top> is equivalent to the following 24 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB0> <VexRiscv/dataCache_1/stageA_request_data_22_BRB0> <VexRiscv/dataCache_1/stageA_request_data_21_BRB0> <VexRiscv/dataCache_1/stageA_request_data_20_BRB0> <VexRiscv/dataCache_1/stageA_request_data_19_BRB0> <VexRiscv/dataCache_1/stageA_request_data_18_BRB0> <VexRiscv/dataCache_1/stageA_request_data_17_BRB0> <VexRiscv/dataCache_1/stageA_request_data_16_BRB0> <VexRiscv/dataCache_1/stageA_request_data_15_BRB2> <VexRiscv/dataCache_1/stageA_request_data_14_BRB2> <VexRiscv/dataCache_1/stageA_request_data_13_BRB2> <VexRiscv/dataCache_1/stageA_request_data_12_BRB2> <VexRiscv/dataCache_1/stageA_request_data_11_BRB2> <VexRiscv/dataCache_1/stageA_request_data_10_BRB2> <VexRiscv/dataCache_1/stageA_request_data_9_BRB2> <VexRiscv/dataCache_1/stageA_request_data_8_BRB2> <VexRiscv/dataCache_1/stageA_request_data_31_BRB0>
   <VexRiscv/dataCache_1/stageA_request_data_30_BRB0> <VexRiscv/dataCache_1/stageA_request_data_29_BRB0> <VexRiscv/dataCache_1/stageA_request_data_28_BRB0> <VexRiscv/dataCache_1/stageA_request_data_27_BRB0> <VexRiscv/dataCache_1/stageA_request_data_26_BRB0> <VexRiscv/dataCache_1/stageA_request_data_25_BRB0> <VexRiscv/dataCache_1/stageA_request_data_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_cmd_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p1_wrdata_en_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_17_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB3> <VexRiscv/dataCache_1/stageA_request_data_25_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_18_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB3> <VexRiscv/dataCache_1/stageA_request_data_26_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_19_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB3> <VexRiscv/dataCache_1/stageA_request_data_27_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_20_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB3> <VexRiscv/dataCache_1/stageA_request_data_28_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_21_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB3> <VexRiscv/dataCache_1/stageA_request_data_29_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_22_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB3> <VexRiscv/dataCache_1/stageA_request_data_30_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB1> <VexRiscv/dataCache_1/stageA_request_data_15_BRB3> <VexRiscv/dataCache_1/stageA_request_data_31_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_257_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_230_BRB0> <VexRiscv/_zz_210_1_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_257_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_210_1_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_257_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_252_BRB0> <VexRiscv/_zz_212_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_257_25> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_252_BRB2> <VexRiscv/_zz_212_BRB2> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_4_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_243> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_230_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_193> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_252_BRB5> <VexRiscv/_zz_212_BRB0> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_cmd_is_write> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sdram_twtrcon_count_0_BRB4> <sdram_twtrcon_count_1_BRB4> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageB_delayedIsStuck> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_victimNotSent_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_12> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_15_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB1> <VexRiscv/dataCache_1/stageA_request_data_8_BRB1> <VexRiscv/dataCache_1/stageA_request_data_31_BRB1> <VexRiscv/dataCache_1/stageA_request_data_30_BRB1> <VexRiscv/dataCache_1/stageA_request_data_29_BRB1> <VexRiscv/dataCache_1/stageA_request_data_28_BRB1> <VexRiscv/dataCache_1/stageA_request_data_27_BRB1> <VexRiscv/dataCache_1/stageA_request_data_26_BRB1> <VexRiscv/dataCache_1/stageA_request_data_25_BRB1> <VexRiscv/dataCache_1/stageA_request_data_24_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_253_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_194> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_253_BRB5> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_3_BRB0> 
INFO:Xst:2261 - The FF/Latch <memadr_1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_4_BRB5> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_2_BRB0> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_1_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) VexRiscv/_zz_256_14 VexRiscv/_zz_256_12 VexRiscv/_zz_256_13 has(ve) been forward balanced into : VexRiscv/decode_arbitration_isValid__zz_158_AND_737_o11_FRB.
	Register(s) VexRiscv/dataCache_1/_zz_28 has(ve) been forward balanced into : VexRiscv/dataCache_1/_zz_28_inv1_FRB.
	Register(s) VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_5 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_6 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_7 has(ve) been forward balanced into : VexRiscv/dataCache_1/_n0853<6>11_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_2 basesoc_interface_adr_5 basesoc_interface_adr_3 basesoc_interface_adr_4 has(ve) been forward balanced into : _n6866<5>1_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_3 basesoc_interface_adr_5 basesoc_interface_adr_4 basesoc_interface_adr_2 has(ve) been forward balanced into : _n6854<5>1_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_4 basesoc_interface_adr_5 basesoc_interface_adr_2 basesoc_interface_adr_3 has(ve) been forward balanced into : _n6857<5>1_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_9 basesoc_interface_adr_1 basesoc_interface_adr_13 basesoc_interface_adr_3 basesoc_interface_adr_2 has(ve) been forward balanced into : ddrphy_drive_dq_n011_SW1_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_5 has(ve) been forward balanced into : _n6869<5>1_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_4 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_5 has(ve) been forward balanced into : _n67821_FRB.
	Register(s) basesoc_interface_adr_2 basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_5 basesoc_interface_adr_3 has(ve) been forward balanced into : _n681211_FRB.
	Register(s) basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_0 basesoc_interface_adr_5 basesoc_interface_adr_1 has(ve) been forward balanced into : _n6863<5>1_FRB.
	Register(s) basesoc_interface_adr_3 basesoc_interface_adr_2 basesoc_interface_adr_13 basesoc_interface_adr_4 basesoc_interface_adr_9 basesoc_interface_adr_1 has(ve) been forward balanced into : ddrphy_drive_dq_n011_SW2_FRB.
	Register(s) basesoc_interface_adr_4 basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_5 basesoc_interface_adr_2 basesoc_interface_adr_3 has(ve) been forward balanced into : _n6860<5>1_FRB.
	Register(s) basesoc_interface_adr_4 basesoc_interface_adr_3 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_5 basesoc_interface_adr_1 has(ve) been forward balanced into : _n6800<5>1_FRB.
	Register(s) basesoc_interface_adr_4 basesoc_interface_adr_3 basesoc_interface_adr_2 basesoc_interface_adr_1 basesoc_interface_adr_9 basesoc_interface_adr_13 has(ve) been forward balanced into : ddrphy_drive_dq_n011_SW4_FRB.
	Register(s) refresher_state_FSM_FFd1 sdram_seq_done has(ve) been forward balanced into : Mmux_array_muxed8111_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4.
	Register(s) VexRiscv/_zz_199_0 has(ve) been backward balanced into : VexRiscv/_zz_199_0_BRB0 VexRiscv/_zz_199_0_BRB1 VexRiscv/_zz_199_0_BRB3 VexRiscv/_zz_199_0_BRB4 VexRiscv/_zz_199_0_BRB5.
	Register(s) VexRiscv/_zz_199_1 has(ve) been backward balanced into : VexRiscv/_zz_199_1_BRB2 VexRiscv/_zz_199_1_BRB3 VexRiscv/_zz_199_1_BRB4 VexRiscv/_zz_199_1_BRB5.
	Register(s) VexRiscv/_zz_199_12 has(ve) been backward balanced into : VexRiscv/_zz_199_12_BRB2 VexRiscv/_zz_199_12_BRB3 VexRiscv/_zz_199_12_BRB4 VexRiscv/_zz_199_12_BRB5.
	Register(s) VexRiscv/_zz_199_13 has(ve) been backward balanced into : VexRiscv/_zz_199_13_BRB2 VexRiscv/_zz_199_13_BRB3 VexRiscv/_zz_199_13_BRB4 VexRiscv/_zz_199_13_BRB5.
	Register(s) VexRiscv/_zz_199_14 has(ve) been backward balanced into : VexRiscv/_zz_199_14_BRB2 VexRiscv/_zz_199_14_BRB3 VexRiscv/_zz_199_14_BRB4 VexRiscv/_zz_199_14_BRB5.
	Register(s) VexRiscv/_zz_199_15 has(ve) been backward balanced into : VexRiscv/_zz_199_15_BRB2 VexRiscv/_zz_199_15_BRB3 VexRiscv/_zz_199_15_BRB4 VexRiscv/_zz_199_15_BRB5.
	Register(s) VexRiscv/_zz_199_16 has(ve) been backward balanced into : VexRiscv/_zz_199_16_BRB2 VexRiscv/_zz_199_16_BRB3 VexRiscv/_zz_199_16_BRB4 VexRiscv/_zz_199_16_BRB5.
	Register(s) VexRiscv/_zz_199_17 has(ve) been backward balanced into : VexRiscv/_zz_199_17_BRB2 VexRiscv/_zz_199_17_BRB3 VexRiscv/_zz_199_17_BRB4 VexRiscv/_zz_199_17_BRB5.
	Register(s) VexRiscv/_zz_199_18 has(ve) been backward balanced into : VexRiscv/_zz_199_18_BRB2 VexRiscv/_zz_199_18_BRB3 VexRiscv/_zz_199_18_BRB4 VexRiscv/_zz_199_18_BRB5.
	Register(s) VexRiscv/_zz_199_19 has(ve) been backward balanced into : VexRiscv/_zz_199_19_BRB2 VexRiscv/_zz_199_19_BRB3 VexRiscv/_zz_199_19_BRB4 VexRiscv/_zz_199_19_BRB5.
	Register(s) VexRiscv/_zz_199_20 has(ve) been backward balanced into : VexRiscv/_zz_199_20_BRB2 VexRiscv/_zz_199_20_BRB3 VexRiscv/_zz_199_20_BRB4 VexRiscv/_zz_199_20_BRB5.
	Register(s) VexRiscv/_zz_199_21 has(ve) been backward balanced into : VexRiscv/_zz_199_21_BRB2 VexRiscv/_zz_199_21_BRB3 VexRiscv/_zz_199_21_BRB4 VexRiscv/_zz_199_21_BRB5.
	Register(s) VexRiscv/_zz_199_22 has(ve) been backward balanced into : VexRiscv/_zz_199_22_BRB2 VexRiscv/_zz_199_22_BRB3 VexRiscv/_zz_199_22_BRB4 VexRiscv/_zz_199_22_BRB5.
	Register(s) VexRiscv/_zz_199_23 has(ve) been backward balanced into : VexRiscv/_zz_199_23_BRB2 VexRiscv/_zz_199_23_BRB3 VexRiscv/_zz_199_23_BRB4 VexRiscv/_zz_199_23_BRB5.
	Register(s) VexRiscv/_zz_199_24 has(ve) been backward balanced into : VexRiscv/_zz_199_24_BRB2 VexRiscv/_zz_199_24_BRB3 VexRiscv/_zz_199_24_BRB4 VexRiscv/_zz_199_24_BRB5.
	Register(s) VexRiscv/_zz_199_25 has(ve) been backward balanced into : VexRiscv/_zz_199_25_BRB2 VexRiscv/_zz_199_25_BRB3 VexRiscv/_zz_199_25_BRB4 VexRiscv/_zz_199_25_BRB5.
	Register(s) VexRiscv/_zz_199_26 has(ve) been backward balanced into : VexRiscv/_zz_199_26_BRB2 VexRiscv/_zz_199_26_BRB3 VexRiscv/_zz_199_26_BRB4 VexRiscv/_zz_199_26_BRB5.
	Register(s) VexRiscv/_zz_199_27 has(ve) been backward balanced into : VexRiscv/_zz_199_27_BRB2 VexRiscv/_zz_199_27_BRB3 VexRiscv/_zz_199_27_BRB4 VexRiscv/_zz_199_27_BRB5.
	Register(s) VexRiscv/_zz_199_28 has(ve) been backward balanced into : VexRiscv/_zz_199_28_BRB2 VexRiscv/_zz_199_28_BRB3 VexRiscv/_zz_199_28_BRB4 VexRiscv/_zz_199_28_BRB5.
	Register(s) VexRiscv/_zz_199_29 has(ve) been backward balanced into : VexRiscv/_zz_199_29_BRB2 VexRiscv/_zz_199_29_BRB3 VexRiscv/_zz_199_29_BRB4 VexRiscv/_zz_199_29_BRB5.
	Register(s) VexRiscv/_zz_199_30 has(ve) been backward balanced into : VexRiscv/_zz_199_30_BRB2 VexRiscv/_zz_199_30_BRB3 VexRiscv/_zz_199_30_BRB4 VexRiscv/_zz_199_30_BRB5.
	Register(s) VexRiscv/_zz_199_31 has(ve) been backward balanced into : VexRiscv/_zz_199_31_BRB0 VexRiscv/_zz_199_31_BRB1 VexRiscv/_zz_199_31_BRB2 VexRiscv/_zz_199_31_BRB3 VexRiscv/_zz_199_31_BRB4 VexRiscv/_zz_199_31_BRB5.
	Register(s) VexRiscv/_zz_210_1 has(ve) been backward balanced into : VexRiscv/_zz_210_1_BRB0 .
	Register(s) VexRiscv/_zz_230 has(ve) been backward balanced into : VexRiscv/_zz_230_BRB1 .
	Register(s) VexRiscv/_zz_252 has(ve) been backward balanced into : VexRiscv/_zz_252_BRB3 .
	Register(s) VexRiscv/_zz_253 has(ve) been backward balanced into : VexRiscv/_zz_253_BRB1 VexRiscv/_zz_253_BRB2 VexRiscv/_zz_253_BRB3 VexRiscv/_zz_253_BRB4 .
	Register(s) VexRiscv/dataCache_1/_zz_33 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_33_BRB0 VexRiscv/dataCache_1/_zz_33_BRB1 VexRiscv/dataCache_1/_zz_33_BRB2 VexRiscv/dataCache_1/_zz_33_BRB3 VexRiscv/dataCache_1/_zz_33_BRB4 VexRiscv/dataCache_1/_zz_33_BRB5.
	Register(s) VexRiscv/dataCache_1/_zz_34 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_34_BRB0 VexRiscv/dataCache_1/_zz_34_BRB1 VexRiscv/dataCache_1/_zz_34_BRB2 VexRiscv/dataCache_1/_zz_34_BRB3 VexRiscv/dataCache_1/_zz_34_BRB4.
	Register(s) VexRiscv/dataCache_1/_zz_35_0 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_0_BRB1 VexRiscv/dataCache_1/_zz_35_0_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_1 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_1_BRB1 VexRiscv/dataCache_1/_zz_35_1_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_10 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_10_BRB1 VexRiscv/dataCache_1/_zz_35_10_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_11 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_11_BRB1 VexRiscv/dataCache_1/_zz_35_11_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_12 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_12_BRB1 VexRiscv/dataCache_1/_zz_35_12_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_13 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_13_BRB1 VexRiscv/dataCache_1/_zz_35_13_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_14 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_14_BRB1 VexRiscv/dataCache_1/_zz_35_14_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_15 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_15_BRB1 VexRiscv/dataCache_1/_zz_35_15_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_16 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_16_BRB1 VexRiscv/dataCache_1/_zz_35_16_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_17 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_17_BRB1 VexRiscv/dataCache_1/_zz_35_17_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_18 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_18_BRB1 VexRiscv/dataCache_1/_zz_35_18_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_19 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_19_BRB1 VexRiscv/dataCache_1/_zz_35_19_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_2 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_2_BRB1 VexRiscv/dataCache_1/_zz_35_2_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_20 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_20_BRB1 VexRiscv/dataCache_1/_zz_35_20_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_21 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_21_BRB1 VexRiscv/dataCache_1/_zz_35_21_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_22 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_22_BRB1 VexRiscv/dataCache_1/_zz_35_22_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_23 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_23_BRB1 VexRiscv/dataCache_1/_zz_35_23_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_24 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_24_BRB1 VexRiscv/dataCache_1/_zz_35_24_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_25 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_25_BRB1 VexRiscv/dataCache_1/_zz_35_25_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_26 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_26_BRB1 VexRiscv/dataCache_1/_zz_35_26_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_27 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_27_BRB1 VexRiscv/dataCache_1/_zz_35_27_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_28 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_28_BRB1 VexRiscv/dataCache_1/_zz_35_28_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_29 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_29_BRB1 VexRiscv/dataCache_1/_zz_35_29_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_3_BRB1 VexRiscv/dataCache_1/_zz_35_3_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_30 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_30_BRB1 VexRiscv/dataCache_1/_zz_35_30_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_31 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_31_BRB0 VexRiscv/dataCache_1/_zz_35_31_BRB1 VexRiscv/dataCache_1/_zz_35_31_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_4 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_4_BRB1 VexRiscv/dataCache_1/_zz_35_4_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_5 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_5_BRB1 VexRiscv/dataCache_1/_zz_35_5_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_6 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_6_BRB1 VexRiscv/dataCache_1/_zz_35_6_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_7 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_7_BRB1 VexRiscv/dataCache_1/_zz_35_7_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_8 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_8_BRB1 VexRiscv/dataCache_1/_zz_35_8_BRB2.
	Register(s) VexRiscv/dataCache_1/_zz_35_9 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_35_9_BRB1 VexRiscv/dataCache_1/_zz_35_9_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_10 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_10_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_11 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_11_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_12 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_12_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_13 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_13_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_14 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_14_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_15 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_15_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_16 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_16_BRB1 VexRiscv/dataCache_1/stageA_request_data_16_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_17 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_17_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_18 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_18_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_19 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_19_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_20 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_20_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_21 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_21_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_22 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_22_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_23 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_23_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_24 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_24_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_25 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_25_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_26 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_26_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_27 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_27_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_28 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_28_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_29 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_29_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_30 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_30_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_31 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_31_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_8 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_8_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_9 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_9_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageB_victimNotSent has(ve) been backward balanced into : VexRiscv/dataCache_1/stageB_victimNotSent_BRB0 VexRiscv/dataCache_1/stageB_victimNotSent_BRB2 VexRiscv/dataCache_1/stageB_victimNotSent_BRB3.
	Register(s) VexRiscv/dataCache_1/victim_bufferReadCounter_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB0 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB1 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB2 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB3 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB4 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB5.
	Register(s) VexRiscv/dataCache_1/victim_bufferReadedCounter_0 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_bufferReadedCounter_0_BRB0 VexRiscv/dataCache_1/victim_bufferReadedCounter_0_BRB1 VexRiscv/dataCache_1/victim_bufferReadedCounter_0_BRB2 .
	Register(s) VexRiscv/dataCache_1/victim_bufferReadedCounter_1 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_bufferReadedCounter_1_BRB0 VexRiscv/dataCache_1/victim_bufferReadedCounter_1_BRB5.
	Register(s) VexRiscv/dataCache_1/victim_bufferReadedCounter_2 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_bufferReadedCounter_2_BRB5.
	Register(s) VexRiscv/dataCache_1/victim_readLineRspCounter_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB0 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB1 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB4 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB5.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_0 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_0_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_0_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_0_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_1 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_1_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_1_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_1_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_10 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_10_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_10_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_10_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_11 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_11_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_11_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_11_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_12 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_12_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_12_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_12_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_13 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_13_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_13_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_13_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_14 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_14_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_14_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_14_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_15 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_15_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_15_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_15_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_16 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_16_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_16_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_16_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_17 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_17_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_17_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_17_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_18 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_18_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_18_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_18_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_19 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_19_BRB0 VexRiscv/dataCache_1/way_tagReadRspTwo_address_19_BRB1 VexRiscv/dataCache_1/way_tagReadRspTwo_address_19_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_19_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_19_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_2 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_2_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_2_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_2_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_3_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_3_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_3_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_4 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_4_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_4_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_4_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_5 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_5_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_5_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_5_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_6 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_6_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_6_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_6_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_7 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_7_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_7_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_7_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_8 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_8_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_8_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_8_BRB4.
	Register(s) VexRiscv/dataCache_1/way_tagReadRspTwo_address_9 has(ve) been backward balanced into : VexRiscv/dataCache_1/way_tagReadRspTwo_address_9_BRB2 VexRiscv/dataCache_1/way_tagReadRspTwo_address_9_BRB3 VexRiscv/dataCache_1/way_tagReadRspTwo_address_9_BRB4.
	Register(s) VexRiscv/instructionCache_1/lineLoader_cmdSent has(ve) been backward balanced into : VexRiscv/instructionCache_1/lineLoader_cmdSent_BRB0 VexRiscv/instructionCache_1/lineLoader_cmdSent_BRB1 VexRiscv/instructionCache_1/lineLoader_cmdSent_BRB2.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_inc has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_inc_BRB0 VexRiscv/prefetch_PcManagerSimplePlugin_inc_BRB1 VexRiscv/prefetch_PcManagerSimplePlugin_inc_BRB2 VexRiscv/prefetch_PcManagerSimplePlugin_inc_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_inc_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_inc_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_0 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_0_BRB0 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_0_BRB1 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_0_BRB2 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_0_BRB4 .
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_1 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_1_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_1_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_1_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_10 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_10_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_10_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_10_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_11 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_11_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_11_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_11_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_12 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_12_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_12_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_12_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_13 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_13_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_13_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_13_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_14 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_14_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_14_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_14_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_15 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_15_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_15_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_15_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_16 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_16_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_16_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_16_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_17 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_17_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_17_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_17_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_18 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_18_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_18_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_18_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_19 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_19_BRB2 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_19_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_19_BRB4 .
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_2 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_2_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_2_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_2_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_20 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_20_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_20_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_20_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_21 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_21_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_21_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_21_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_22 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_22_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_22_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_22_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_23 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_23_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_23_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_23_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_24 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_24_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_24_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_24_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_25 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_25_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_25_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_25_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_26 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_26_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_26_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_26_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_27 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_27_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_27_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_27_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_28 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_28_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_28_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_28_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_29 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_29_BRB2 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_29_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_29_BRB4 .
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_3 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_3_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_3_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_3_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_30 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_30_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_30_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_30_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB0 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB1 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB2 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_4 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_4_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_4_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_4_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_5 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_5_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_5_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_5_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_6 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_6_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_6_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_6_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_7 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_7_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_7_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_7_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_8 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_8_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_8_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_8_BRB5.
	Register(s) VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_9 has(ve) been backward balanced into : VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_9_BRB3 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_9_BRB4 VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_9_BRB5.
	Register(s) basesoc_interface3_bank_bus_dat_r_4 has(ve) been backward balanced into : basesoc_interface3_bank_bus_dat_r_4_BRB0 basesoc_interface3_bank_bus_dat_r_4_BRB1 basesoc_interface3_bank_bus_dat_r_4_BRB2.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) multiplexer_state_FSM_FFd1 has(ve) been backward balanced into : multiplexer_state_FSM_FFd1_BRB0 multiplexer_state_FSM_FFd1_BRB1 multiplexer_state_FSM_FFd1_BRB2 multiplexer_state_FSM_FFd1_BRB3 .
	Register(s) multiplexer_state_FSM_FFd2 has(ve) been backward balanced into : multiplexer_state_FSM_FFd2_BRB0 multiplexer_state_FSM_FFd2_BRB1 multiplexer_state_FSM_FFd2_BRB2 multiplexer_state_FSM_FFd2_BRB3 multiplexer_state_FSM_FFd2_BRB4 multiplexer_state_FSM_FFd2_BRB5.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB23.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5.
	Register(s) sdram_bandwidth_cmd_is_read has(ve) been backward balanced into : sdram_bandwidth_cmd_is_read_BRB0 sdram_bandwidth_cmd_is_read_BRB1 sdram_bandwidth_cmd_is_read_BRB2 sdram_bandwidth_cmd_is_read_BRB3 sdram_bandwidth_cmd_is_read_BRB4 sdram_bandwidth_cmd_is_read_BRB5.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_0 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0 sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_1 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_2 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_3 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_4 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_5 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_6 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_addr_7 has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2.
	Register(s) sdram_bankmachine0_cmd_buffer_source_payload_we has(ve) been backward balanced into : sdram_bankmachine0_cmd_buffer_source_payload_we_BRB1 sdram_bankmachine0_cmd_buffer_source_payload_we_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_0 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0 sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_1 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_2 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_3 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_4 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_5 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_6 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2.
	Register(s) sdram_bankmachine1_cmd_buffer_source_payload_addr_7 has(ve) been backward balanced into : sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1 sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_0 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0 sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_1 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_2 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_3 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_4 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_5 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_6 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2.
	Register(s) sdram_bankmachine2_cmd_buffer_source_payload_addr_7 has(ve) been backward balanced into : sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1 sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_0 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0 sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_1 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_10 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_10_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_10_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_11 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_11_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_11_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_12 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_12_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_12_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_13 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_13_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_13_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_14 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_14_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_14_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_15 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_15_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_15_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_16 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_16_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_16_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_17 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_17_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_17_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_18 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_18_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_18_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_19 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_19_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_19_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_2 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_20 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_20_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_20_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_3 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_4 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_5 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_6 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_7 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_8 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_8_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_8_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_addr_9 has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_addr_9_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_addr_9_BRB2.
	Register(s) sdram_bankmachine3_cmd_buffer_source_payload_we has(ve) been backward balanced into : sdram_bankmachine3_cmd_buffer_source_payload_we_BRB1 sdram_bankmachine3_cmd_buffer_source_payload_we_BRB2.
	Register(s) sdram_choose_req_grant_FSM_FFd2 has(ve) been backward balanced into : sdram_choose_req_grant_FSM_FFd2_BRB1 sdram_choose_req_grant_FSM_FFd2_BRB2 sdram_choose_req_grant_FSM_FFd2_BRB3 sdram_choose_req_grant_FSM_FFd2_BRB4 sdram_choose_req_grant_FSM_FFd2_BRB5.
	Register(s) sdram_dfi_p1_wrdata_en has(ve) been backward balanced into : sdram_dfi_p1_wrdata_en_BRB1 sdram_dfi_p1_wrdata_en_BRB2 sdram_dfi_p1_wrdata_en_BRB3 sdram_dfi_p1_wrdata_en_BRB4 sdram_dfi_p1_wrdata_en_BRB5.
	Register(s) sdram_twtrcon_count_0 has(ve) been backward balanced into : sdram_twtrcon_count_0_BRB0 sdram_twtrcon_count_0_BRB1 sdram_twtrcon_count_0_BRB2 sdram_twtrcon_count_0_BRB3 sdram_twtrcon_count_0_BRB5.
	Register(s) sdram_twtrcon_count_1 has(ve) been backward balanced into : sdram_twtrcon_count_1_BRB0 sdram_twtrcon_count_1_BRB5.
Unit <top> processed.
FlipFlop VexRiscv/_zz_211_1 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_217 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_220 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_232 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_236 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_238 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_256_2 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_256_4 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_256_6 has been replicated 1 time(s)
FlipFlop VexRiscv/_zz_269 has been replicated 1 time(s)
FlipFlop VexRiscv/dataCache_1/_zz_28 has been replicated 1 time(s)
FlipFlop VexRiscv/dataCache_1/stageB_request_address_31 has been replicated 1 time(s)
FlipFlop VexRiscv/execute_arbitration_isValid has been replicated 1 time(s)
FlipFlop VexRiscv/memory_arbitration_isValid has been replicated 2 time(s)
FlipFlop VexRiscv/writeBack_arbitration_isValid has been replicated 2 time(s)
FlipFlop basesoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop sdram_storage_full_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_11>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_10>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_9>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_8>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_7>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_6>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_5>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_4>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_3>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB0>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB17>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB1>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB21>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB23>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3457
 Flip-Flops                                            : 3457
# Shift Registers                                      : 32
 2-bit shift register                                  : 17
 3-bit shift register                                  : 10
 4-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6316
#      GND                         : 1
#      INV                         : 51
#      LUT1                        : 103
#      LUT2                        : 592
#      LUT3                        : 659
#      LUT4                        : 659
#      LUT5                        : 601
#      LUT6                        : 2108
#      MUXCY                       : 751
#      MUXF7                       : 115
#      VCC                         : 1
#      XORCY                       : 675
# FlipFlops/Latches                : 3495
#      FD                          : 361
#      FDE                         : 1351
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 662
#      FDRE                        : 931
#      FDS                         : 77
#      FDSE                        : 101
#      ODDR2                       : 6
# RAMS                             : 160
#      RAM16X1D                    : 136
#      RAMB16BWER                  : 15
#      RAMB8BWER                   : 9
# Shift Registers                  : 32
#      SRLC16E                     : 32
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3495  out of  11440    30%  
 Number of Slice LUTs:                 5077  out of   5720    88%  
    Number used as Logic:              4773  out of   5720    83%  
    Number used as Memory:              304  out of   1440    21%  
       Number used as RAM:              272
       Number used as SRL:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6352
   Number with an unused Flip Flop:    2857  out of   6352    44%  
   Number with an unused LUT:          1275  out of   6352    20%  
   Number of fully used LUT-FF pairs:  2220  out of   6352    34%  
   Number of unique control sets:       128

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of     32    62%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3621  |
clk100                             | PLL_ADV:CLKOUT2        | 74    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 29.173ns (Maximum Frequency: 34.279MHz)
   Minimum input arrival time before clock: 4.503ns
   Maximum output required time after clock: 6.696ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 29.173ns (frequency: 34.279MHz)
  Total number of paths / destination ports: 690392 / 9863
-------------------------------------------------------------------------
Delay:               11.669ns (Levels of Logic = 7)
  Source:            VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 (FF)
  Destination:       VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB0 (FF)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 to VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.525   1.343  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 (VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1)
     LUT4:I2->O            1   0.250   0.682  VexRiscv/dataCache_1/_zz_391_1 (VexRiscv/dataCache_1/_zz_391)
     LUT5:I4->O            4   0.254   0.804  VexRiscv/dataCache_1/Mmux__zz_4522 (VexRiscv/dataCache_1/Mmux__zz_4521)
     LUT6:I5->O            1   0.254   0.682  VexRiscv/dataCache_1/Mmux__zz_4523_1 (VexRiscv/dataCache_1/Mmux__zz_4523)
     LUT6:I5->O           12   0.254   1.069  VexRiscv/execute_arbitration_isStuck1 (VexRiscv/execute_arbitration_isStuck)
     LUT6:I5->O           16   0.254   1.182  VexRiscv/fetch_arbitration_isStuck (VexRiscv/fetch_arbitration_isStuck)
     LUT6:I5->O           13   0.254   1.098  VexRiscv/_zz_1061 (VexRiscv/_zz_106)
     LUT6:I5->O          100   0.254   2.208  VexRiscv/_n5073_inv1 (VexRiscv/_n5073_inv)
     FDE:CE                    0.302          VexRiscv/prefetch_PcManagerSimplePlugin_pcReg_31_BRB0
    ----------------------------------------
    Total                     11.669ns (2.601ns logic, 9.068ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1456 / 406
-------------------------------------------------------------------------
Offset:              4.503ns (Levels of Logic = 2)
  Source:            user_btn1 (PAD)
  Destination:       waittimer1_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn1 to waittimer1_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.334  user_btn1_IBUF (user_btn1_IBUF)
     LUT6:I5->O           20   0.254   1.285  _n5850_inv1 (_n5850_inv)
     FDSE:CE                   0.302          waittimer1_count_0
    ----------------------------------------
    Total                      4.503ns (1.884ns logic, 2.619ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 650 / 203
-------------------------------------------------------------------------
Offset:              6.696ns (Levels of Logic = 2)
  Source:            sdram_storage_full_0 (FF)
  Destination:       OSERDES2:D4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: sdram_storage_full_0 to OSERDES2:D4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           174   0.525   2.616  sdram_storage_full_0 (sdram_storage_full_0)
     LUT3:I0->O           64   0.235   2.385  mux120111 (mux12011)
     LUT6:I0->O            1   0.254   0.681  mux12911 (sdram_master_p0_wrdata<18>)
    OSERDES2:D4                0.000          OSERDES2_2
    ----------------------------------------
    Total                      6.696ns (1.014ns logic, 5.682ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.705|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   11.669|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 62.96 secs
 
--> 


Total memory usage is 466596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  539 (   0 filtered)
Number of infos    :  142 (   0 filtered)

