<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>CCFG</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">CCFG</a>
</h2>
<P>Instance: CCFG<BR>
Component: CCFG<BR>
Base address: 0x50000000</P>
<BR>
<P>Customer configuration area (CCFG)</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="CCFG"></A><A href="CPU_MMAP.html"> TOP</A>:<B>CCFG</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SIZE_AND_DIS_FLAGS" title="CCFG Size and Disable Flags">SIZE_AND_DIS_FLAGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0000</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MODE_CONF" title="Mode Configuration 0">MODE_CONF</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MODE_CONF_1" title="Mode Configuration 1">MODE_CONF_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0008</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0008</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#VOLT_LOAD_0" title="Voltage Load 0">VOLT_LOAD_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 000C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 000C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#VOLT_LOAD_1" title="Voltage Load 1">VOLT_LOAD_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0010</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0010</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#EXT_LF_CLK" title="Extern LF clock configuration">EXT_LF_CLK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0014</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0014</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IEEE_MAC_0" title="IEEE MAC Address 0">IEEE_MAC_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0018</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0018</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IEEE_MAC_1" title="IEEE MAC Address 1">IEEE_MAC_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 001C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 001C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IEEE_BLE_0" title="IEEE BLE Address 0">IEEE_BLE_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0020</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0020</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IEEE_BLE_1" title="IEEE BLE Address 1">IEEE_BLE_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0024</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0024</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#BL_CONFIG" title="Bootloader Configuration">BL_CONFIG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xC5FF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0028</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0028</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ERASE_CONF" title="Erase Configuration">ERASE_CONF</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 002C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 002C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ERASE_CONF_1" title="Erase Configuration 1">ERASE_CONF_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0030</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCFG_TI_OPTIONS" title="TI Options">CCFG_TI_OPTIONS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFC5 C5C5</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0034</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0034</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCFG_TAP_DAP_0" title="Test Access Points Enable 0">CCFG_TAP_DAP_0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFC5 C5C5</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0038</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0038</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCFG_TAP_DAP_1" title="Test Access Points Enable 1">CCFG_TAP_DAP_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFC5 C5C5</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 003C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 003C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMAGE_VALID_CONF" title="Image Valid ">IMAGE_VALID_CONF</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0040</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0040</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCFG_WEPROT_31_0_BY2K" title="Protect Sectors 0-31">CCFG_WEPROT_31_0_BY2K</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0044</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0044</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCFG_WEPROT_SPARE_1" title="Spare register for WriteErase configuration">CCFG_WEPROT_SPARE_1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0048</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0048</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCFG_WEPROT_SPARE_2" title="Spare register for WriteErase configuration">CCFG_WEPROT_SPARE_2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 004C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 004C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CCFG_WEPROT_SPARE_3" title="Spare register for WriteErase configuration">CCFG_WEPROT_SPARE_3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0050</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0050</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TRUSTZONE_FLASH_CFG" title="Trustzone configuration register for flash">TRUSTZONE_FLASH_CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0054</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0054</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TRUSTZONE_SRAM_CFG" title="Trustzone configuration register for MCU SRAM">TRUSTZONE_SRAM_CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0058</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0058</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SRAM_CFG" title="Configuration register for MCU SRAM">SRAM_CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 005C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 005C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CPU_LOCK_CFG" title="Configuration register for MCU CPU lock options">CPU_LOCK_CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0064</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0064</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DEB_AUTH_CFG" title="Configuration register for debug authentication">DEB_AUTH_CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0068</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0068</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CKEY0" title="Customer key">CKEY0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0FFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 006C</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 006C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CKEY1" title="Customer key">CKEY1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0FFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0070</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0070</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CKEY2" title="Customer key">CKEY2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0FFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0074</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0074</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CKEY3" title="Customer key">CKEY3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0FFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0078</P>
</TD>
<TD class="cellCol5">
  <P>0x5000 0078</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:CCFG Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="SIZE_AND_DIS_FLAGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:SIZE_AND_DIS_FLAGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0000</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">CCFG Size and Disable Flags</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG">31:16</a>
</TD>
<TD class="cellBitfieldCol2">SIZE_OF_CCFG</TD>
<TD class="cellBitfieldCol3" colspan="3">Total size of CCFG in bytes.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SIZE_AND_DIS_FLAGS_DISABLE_FLAGS">15:4</a>
</TD>
<TD class="cellBitfieldCol2">DISABLE_FLAGS</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SIZE_AND_DIS_FLAGS_DIS_TCXO">3</a>
</TD>
<TD class="cellBitfieldCol2">DIS_TCXO</TD>
<TD class="cellBitfieldCol3" colspan="3">Deprecated. Must be set to 1.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SIZE_AND_DIS_FLAGS_DIS_GPRAM">2</a>
</TD>
<TD class="cellBitfieldCol2">DIS_GPRAM</TD>
<TD class="cellBitfieldCol3" colspan="3">Disable GPRAM (or use the 8K VIMS RAM as CACHE RAM).<BR>
0: GPRAM is enabled and hence CACHE disabled.<BR>
1: GPRAM is disabled and instead CACHE is enabled (default).<BR>
Notes:<BR>
- Disabling CACHE will reduce CPU execution speed (up to 60%).<BR>
- GPRAM is 8 K-bytes in size and located at 0x11000000-0x11001FFF if enabled.<BR>
See:<BR>
<A class="xref" href="VIMS.html#CTL_MODE">VIMS:CTL.MODE</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING">1</a>
</TD>
<TD class="cellBitfieldCol2">DIS_ALT_DCDC_SETTING</TD>
<TD class="cellBitfieldCol3" colspan="3">Disable alternate DC/DC settings. <BR>
0: Enable alternate DC/DC settings.<BR>
1: Disable alternate DC/DC settings.<BR>
See:<BR>
<A class="xref" href="#MODE_CONF_1_ALT_DCDC_VMIN">MODE_CONF_1.ALT_DCDC_VMIN</A><BR>
<A class="xref" href="#MODE_CONF_1_ALT_DCDC_DITHER_EN">MODE_CONF_1.ALT_DCDC_DITHER_EN</A><BR>
<A class="xref" href="#MODE_CONF_1_ALT_DCDC_IPEAK">MODE_CONF_1.ALT_DCDC_IPEAK</A><BR>
<BR>
NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR">0</a>
</TD>
<TD class="cellBitfieldCol2">DIS_XOSC_OVR</TD>
<TD class="cellBitfieldCol3" colspan="3">Disable <A class="mmap_legend_link" href="../legend.html#XOSC">XOSC</A> override functionality.<BR>
0: Enable XOSC override functionality.<BR>
1: Disable XOSC override functionality.<BR>
See:<BR>
<A class="xref" href="#MODE_CONF_1_DELTA_IBIAS_INIT">MODE_CONF_1.DELTA_IBIAS_INIT</A><BR>
<A class="xref" href="#MODE_CONF_1_DELTA_IBIAS_OFFSET">MODE_CONF_1.DELTA_IBIAS_OFFSET</A><BR>
<A class="xref" href="#MODE_CONF_1_XOSC_MAX_START">MODE_CONF_1.XOSC_MAX_START</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MODE_CONF"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:MODE_CONF</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Mode Configuration 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_VDDR_TRIM_SLEEP_DELTA">31:28</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_TRIM_SLEEP_DELTA</TD>
<TD class="cellBitfieldCol3" colspan="3">Signed delta value to apply to the<BR>
VDDR_TRIM_SLEEP target, minus one. See <A class="xref" href="FCFG1.html#VOLT_TRIM_VDDR_TRIM_SLEEP_H">FCFG1:VOLT_TRIM.VDDR_TRIM_SLEEP_H</A>.<BR>
0x8 (-8) : Delta = -7<BR>
...<BR>
0xF (-1) : Delta = 0<BR>
0x0 (0) : Delta = +1<BR>
...<BR>
0x7 (7) : Delta = +8</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_DCDC_RECHARGE">27</a>
</TD>
<TD class="cellBitfieldCol2">DCDC_RECHARGE</TD>
<TD class="cellBitfieldCol3" colspan="3">DC/DC during recharge in powerdown.<BR>
0: Use the DC/DC during recharge in powerdown.<BR>
1: Do not use the DC/DC during recharge in powerdown (default).<BR>
<BR>
NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_DCDC_ACTIVE">26</a>
</TD>
<TD class="cellBitfieldCol2">DCDC_ACTIVE</TD>
<TD class="cellBitfieldCol3" colspan="3">DC/DC in active mode.<BR>
0: Use the DC/DC during active mode.<BR>
1: Do not use the DC/DC during active mode (default).<BR>
<BR>
NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_VDDR_EXT_LOAD">25</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_LOAD</TD>
<TD class="cellBitfieldCol3" colspan="3">For TI internal use only.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_VDDS_BOD_LEVEL">24</a>
</TD>
<TD class="cellBitfieldCol2">VDDS_BOD_LEVEL</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> <A class="mmap_legend_link" href="../legend.html#BOD">BOD</A> level.<BR>
0: VDDS BOD level is 2.0V (necessary for external load mode, or for maximum PA output power on CC13x4x10).<BR>
1: VDDS BOD level is 1.8V (or 1.65V for external regulator mode) (default).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_SCLK_LF_OPTION">23:22</a>
</TD>
<TD class="cellBitfieldCol2">SCLK_LF_OPTION</TD>
<TD class="cellBitfieldCol3" colspan="3">Select source for <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">XOSC_HF_DLF</TD>
<TD class="cellEnumTableCol3">31.25 kHz clock derived from 48 MHz <A class="mmap_legend_link" href="../legend.html#XOSC">XOSC</A> or HPOSC. The RTC tick speed <A class="xref" href="AON_RTC.html#SUBSECINC">AON_RTC:SUBSECINC</A> is updated to 0x8637BD, corresponding to a 31.25 kHz clock (done in the SetupTrimDevice() driverlib boot function). The device must be blocked from entering Standby mode when using this clock source.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EXTERNAL_LF</TD>
<TD class="cellEnumTableCol3">External low frequency clock on DIO defined by <A class="xref" href="#EXT_LF_CLK_DIO">EXT_LF_CLK.DIO</A>. The RTC tick speed <A class="xref" href="AON_RTC.html#SUBSECINC">AON_RTC:SUBSECINC</A> is updated to <A class="xref" href="#EXT_LF_CLK_RTC_INCREMENT">EXT_LF_CLK.RTC_INCREMENT</A> (done in the SetupTrimDevice() driverlib boot function). External clock must always be running when the chip is in standby for VDDR recharge timing.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">XOSC_LF</TD>
<TD class="cellEnumTableCol3">32.768 kHz low frequency <A class="mmap_legend_link" href="../legend.html#XOSC">XOSC</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">RCOSC_LF</TD>
<TD class="cellEnumTableCol3">Low frequency RCOSC (default)</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b11</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_VDDR_TRIM_SLEEP_TC">21</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_TRIM_SLEEP_TC</TD>
<TD class="cellBitfieldCol3" colspan="3">0x1: VDDR_TRIM_SLEEP_DELTA is not temperature compensated<BR>
0x0: TI&#39;s Power Manager temperature compensates VDDR_TRIM_SLEEP_DELTA every time Standby mode is entered.<BR>
<BR>
When temperature compensation is performed, the delta is calculated this way:<BR>
Delta = max (delta, min(8, floor(62-temp)/8))<BR>
Here, delta is given by VDDR_TRIM_SLEEP_DELTA, and temp is the current temperature in degrees C.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_RTC_COMP">20</a>
</TD>
<TD class="cellBitfieldCol2">RTC_COMP</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_XOSC_FREQ">19:18</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_FREQ</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects which high frequency oscillator is used (required for radio usage).<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">TCXO</TD>
<TD class="cellEnumTableCol3">External 48 MHz TCXO.<BR>
Refer to <A class="xref" href="#MODE_CONF_1_TCXO_MAX_START">MODE_CONF_1.TCXO_MAX_START</A> and <A class="xref" href="#MODE_CONF_1_TCXO_TYPE">MODE_CONF_1.TCXO_TYPE</A> bit fields for additional configuration of TCXO.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">HPOSC</TD>
<TD class="cellEnumTableCol3">Internal high precision oscillator.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">48M</TD>
<TD class="cellEnumTableCol3">48 MHz XOSC_HF</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">24M</TD>
<TD class="cellEnumTableCol3">24 MHz XOSC_HF. Not supported.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b11</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_XOSC_CAP_MOD">17</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_CAP_MOD</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable modification (delta) to <A class="mmap_legend_link" href="../legend.html#XOSC">XOSC</A> cap-array. Value specified in <A class="xref" href="#MODE_CONF_XOSC_CAPARRAY_DELTA">XOSC_CAPARRAY_DELTA</A>.<BR>
0: Apply cap-array delta<BR>
1: Do not apply cap-array delta (default)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_HF_COMP">16</a>
</TD>
<TD class="cellBitfieldCol2">HF_COMP</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_XOSC_CAPARRAY_DELTA">15:8</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_CAPARRAY_DELTA</TD>
<TD class="cellBitfieldCol3" colspan="3">Signed 8-bit value, directly modifying trimmed <A class="mmap_legend_link" href="../legend.html#XOSC">XOSC</A> cap-array step value. Enabled by <A class="xref" href="#MODE_CONF_XOSC_CAP_MOD">XOSC_CAP_MOD</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_VDDR_CAP">7:0</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_CAP</TD>
<TD class="cellBitfieldCol3" colspan="3">Unsigned 8-bit integer, representing the minimum decoupling capacitance (worst case) on VDDR, in units of 100nF. This should take into account capacitor tolerance and voltage dependent capacitance variation. This bit affects the recharge period calculation when going into powerdown or standby.<BR>
 <BR>
NOTE! If using the following functions this field must be configured (used by TI RTOS):<BR>
SysCtrlSetRechargeBeforePowerDown() SysCtrlAdjustRechargeAfterPowerDown()</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MODE_CONF_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:MODE_CONF_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0008</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Mode Configuration 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_TCXO_TYPE">31</a>
</TD>
<TD class="cellBitfieldCol2">TCXO_TYPE</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the TCXO type.<BR>
<BR>
0: CMOS type. Internal common-mode bias will not be enabled.<BR>
1: Clipped-sine type. Internal common-mode bias will be enabled when TCXO is used.<BR>
<BR>
Bit field value is only valid if <A class="xref" href="#MODE_CONF_XOSC_FREQ">MODE_CONF.XOSC_FREQ</A>=0.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_TCXO_MAX_START">30:24</a>
</TD>
<TD class="cellBitfieldCol2">TCXO_MAX_START</TD>
<TD class="cellBitfieldCol3" colspan="3">Maximum TCXO startup time in units of 100us.<BR>
Bit field value is only valid if <A class="xref" href="#MODE_CONF_XOSC_FREQ">MODE_CONF.XOSC_FREQ</A>=0.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_ALT_DCDC_VMIN">23:20</a>
</TD>
<TD class="cellBitfieldCol2">ALT_DCDC_VMIN</TD>
<TD class="cellBitfieldCol3" colspan="3">Minimum voltage for when DC/DC should be used if alternate DC/DC setting is enabled (<A class="xref" href="#SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING">SIZE_AND_DIS_FLAGS.DIS_ALT_DCDC_SETTING</A>=0).<BR>
Voltage = (28 + ALT_DCDC_VMIN) / 16.<BR>
0: 1.75V<BR>
1: 1.8125V<BR>
...<BR>
14: 2.625V<BR>
15: 2.6875V<BR>
<BR>
NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field (handled automatically if using TI RTOS!).</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_ALT_DCDC_DITHER_EN">19</a>
</TD>
<TD class="cellBitfieldCol2">ALT_DCDC_DITHER_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable DC/DC dithering if alternate DC/DC setting is enabled (<A class="xref" href="#SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING">SIZE_AND_DIS_FLAGS.DIS_ALT_DCDC_SETTING</A>=0).<BR>
0: Dither disable<BR>
1: Dither enable</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_ALT_DCDC_IPEAK">18:16</a>
</TD>
<TD class="cellBitfieldCol2">ALT_DCDC_IPEAK</TD>
<TD class="cellBitfieldCol3" colspan="3">Inductor peak current if alternate DC/DC setting is enabled (<A class="xref" href="#SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING">SIZE_AND_DIS_FLAGS.DIS_ALT_DCDC_SETTING</A>=0). Assuming 10uH external inductor!<BR>
<BR>
0: Min 46mA<BR>
...<BR>
4: Typical 70mA<BR>
...<BR>
7: Max 87mA</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_DELTA_IBIAS_INIT">15:12</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_IBIAS_INIT</TD>
<TD class="cellBitfieldCol3" colspan="3">Signed delta value for IBIAS_INIT. Delta value only applies if <A class="xref" href="#SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR">SIZE_AND_DIS_FLAGS.DIS_XOSC_OVR</A>=0.<BR>
See <A class="xref" href="FCFG1.html#AMPCOMP_CTRL1_IBIAS_INIT">FCFG1:AMPCOMP_CTRL1.IBIAS_INIT</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_DELTA_IBIAS_OFFSET">11:8</a>
</TD>
<TD class="cellBitfieldCol2">DELTA_IBIAS_OFFSET</TD>
<TD class="cellBitfieldCol3" colspan="3">Signed delta value for IBIAS_OFFSET. Delta value only applies if <A class="xref" href="#SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR">SIZE_AND_DIS_FLAGS.DIS_XOSC_OVR</A>=0.<BR>
See <A class="xref" href="FCFG1.html#AMPCOMP_CTRL1_IBIAS_OFFSET">FCFG1:AMPCOMP_CTRL1.IBIAS_OFFSET</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MODE_CONF_1_XOSC_MAX_START">7:0</a>
</TD>
<TD class="cellBitfieldCol2">XOSC_MAX_START</TD>
<TD class="cellBitfieldCol3" colspan="3">Unsigned value of maximum <A class="mmap_legend_link" href="../legend.html#XOSC">XOSC</A> startup time (worst case) in units of 100us. Value only applies if <A class="xref" href="#SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR">SIZE_AND_DIS_FLAGS.DIS_XOSC_OVR</A>=0.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="VOLT_LOAD_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:VOLT_LOAD_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 000C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 000C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 000C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Voltage Load 0<BR>
Enabled by <A class="xref" href="#MODE_CONF_VDDR_EXT_LOAD">MODE_CONF.VDDR_EXT_LOAD</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_0_VDDR_EXT_TP45">31:24</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TP45</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_0_VDDR_EXT_TP25">23:16</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TP25</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_0_VDDR_EXT_TP5">15:8</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TP5</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_0_VDDR_EXT_TM15">7:0</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TM15</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="VOLT_LOAD_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:VOLT_LOAD_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0010</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Voltage Load 1<BR>
Enabled by <A class="xref" href="#MODE_CONF_VDDR_EXT_LOAD">MODE_CONF.VDDR_EXT_LOAD</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_1_VDDR_EXT_TP125">31:24</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TP125</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_1_VDDR_EXT_TP105">23:16</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TP105</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_1_VDDR_EXT_TP85">15:8</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TP85</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VOLT_LOAD_1_VDDR_EXT_TP65">7:0</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_EXT_TP65</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="EXT_LF_CLK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:EXT_LF_CLK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0014</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Extern LF clock configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EXT_LF_CLK_DIO">31:24</a>
</TD>
<TD class="cellBitfieldCol2">DIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Unsigned integer, selecting the DIO to supply external 32 kHz clock as SCLK_LF when MODE_CONF.SCLK_LF_OPTION is set to EXTERNAL.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EXT_LF_CLK_RTC_INCREMENT">23:0</a>
</TD>
<TD class="cellBitfieldCol2">RTC_INCREMENT</TD>
<TD class="cellBitfieldCol3" colspan="3">Unsigned integer, defining the input frequency of the external clock and is written to <A class="xref" href="AON_RTC.html#SUBSECINC_VALUEINC">AON_RTC:SUBSECINC.VALUEINC</A>. Defined as follows: <A class="xref" href="#EXT_LF_CLK_RTC_INCREMENT">EXT_LF_CLK.RTC_INCREMENT</A> = 2^38/InputClockFrequency in Hertz (e.g.: RTC_INCREMENT=0x800000 for InputClockFrequency=32768 Hz)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IEEE_MAC_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:IEEE_MAC_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0018</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IEEE MAC Address 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IEEE_MAC_0_ADDR">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Bits[31:0] of the 64-bits custom IEEE MAC address.<BR>
If different from 0xFFFFFFFF then the value of this field is applied otherwise use value from FCFG:MAC_15_4_0.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IEEE_MAC_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:IEEE_MAC_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 001C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IEEE MAC Address 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IEEE_MAC_1_ADDR">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Bits[63:32] of the 64-bits custom IEEE MAC address.<BR>
If different from 0xFFFFFFFF then the value of this field is applied, otherwise use value from FCFG:MAC_15_4_1.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IEEE_BLE_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:IEEE_BLE_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0020</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IEEE BLE Address 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IEEE_BLE_0_ADDR">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Bits[31:0] of the 64-bits custom IEEE BLE address.<BR>
If different from 0xFFFFFFFF then the value of this field is applied otherwise use value from FCFG:MAC_BLE_0.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IEEE_BLE_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:IEEE_BLE_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0024</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0024</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0024</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IEEE BLE Address 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IEEE_BLE_1_ADDR">31:0</a>
</TD>
<TD class="cellBitfieldCol2">ADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Bits[63:32] of the 64-bits custom IEEE BLE address.<BR>
If different from 0xFFFFFFFF then the value of this field is applied, otherwise use value from FCFG:MAC_BLE_1.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="BL_CONFIG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:BL_CONFIG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0028</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Bootloader Configuration<BR>
Configures the functionality of the ROM boot loader.<BR>
If both the boot loader is enabled by the <A class="xref" href="#BL_CONFIG_BOOTLOADER_ENABLE">BOOTLOADER_ENABLE</A> field and the boot loader backdoor is enabled by the <A class="xref" href="#BL_CONFIG_BL_ENABLE">BL_ENABLE</A> field it is possible to force entry of the ROM boot loader even if a valid image is present in flash.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BL_CONFIG_BOOTLOADER_ENABLE">31:24</a>
</TD>
<TD class="cellBitfieldCol2">BOOTLOADER_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Bootloader enable. Boot loader can be accessed if <A class="xref" href="#IMAGE_VALID_CONF_IMAGE_VALID">IMAGE_VALID_CONF.IMAGE_VALID</A> is an invalid vector table address or <A class="xref" href="#BL_CONFIG_BL_ENABLE">BL_ENABLE</A> is enabled (and conditions for boot loader backdoor are met).<BR>
0xC5: Boot loader is enabled.<BR>
Any other value: Boot loader is disabled.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BL_CONFIG_RESERVED">23:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BL_CONFIG_BL_LEVEL">16</a>
</TD>
<TD class="cellBitfieldCol2">BL_LEVEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets the active level of the selected DIO number <A class="xref" href="#BL_CONFIG_BL_PIN_NUMBER">BL_PIN_NUMBER</A> if boot loader backdoor is enabled by the <A class="xref" href="#BL_CONFIG_BL_ENABLE">BL_ENABLE</A> field.<BR>
0: Active low.<BR>
1: Active high.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BL_CONFIG_BL_PIN_NUMBER">15:8</a>
</TD>
<TD class="cellBitfieldCol2">BL_PIN_NUMBER</TD>
<TD class="cellBitfieldCol3" colspan="3">DIO number that is level checked if the boot loader backdoor is enabled by the <A class="xref" href="#BL_CONFIG_BL_ENABLE">BL_ENABLE</A> field.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BL_CONFIG_BL_ENABLE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">BL_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enables the boot loader backdoor.<BR>
0xC5: Boot loader backdoor is enabled.<BR>
Any other value: Boot loader backdoor is disabled.<BR>
<BR>
NOTE! Boot loader must be enabled (see <A class="xref" href="#BL_CONFIG_BOOTLOADER_ENABLE">BOOTLOADER_ENABLE</A>) if boot loader backdoor is enabled.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ERASE_CONF"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:ERASE_CONF</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 002C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 002C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 002C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Erase Configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ERASE_CONF_RESERVED2">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111 1111 1111 1111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ERASE_CONF_CHIP_ERASE_DIS_N">8</a>
</TD>
<TD class="cellBitfieldCol2">CHIP_ERASE_DIS_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Chip erase.<BR>
This bit controls if a chip erase requested through the JTAG WUC TAP will be ignored in a following boot caused by a reset of the MCU VD.<BR>
A successful chip erase operation will force the content of the flash main bank back to the state as it was when delivered by TI. <BR>
0: Disable. Any chip erase request detected during boot will be ignored.<BR>
1: Enable. Any chip erase request detected during boot will be performed by the boot FW.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ERASE_CONF_RESERVED1">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ERASE_CONF_BANK_ERASE_DIS_N">0</a>
</TD>
<TD class="cellBitfieldCol2">BANK_ERASE_DIS_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Bank erase.<BR>
This bit controls if the ROM serial boot loader will accept a received Bank Erase command (COMMAND_BANK_ERASE).<BR>
A successful Bank Erase operation will erase all main bank sectors not protected by write protect configuration bits in CCFG.<BR>
0: Disable the boot loader bank erase function.<BR>
1: Enable the boot loader bank erase function.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ERASE_CONF_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:ERASE_CONF_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0030</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Erase Configuration 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ERASE_CONF_1_RESERVED">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111 1111 1111 1111 1111 1111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ERASE_CONF_1_WEPROT_CCFG_N">0</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_CCFG_N</TD>
<TD class="cellBitfieldCol3" colspan="3">WriteErase protect the CCFG sector<BR>
Setting this bit = 0 will set <A class="xref" href="FLASH.html#WEPROT_AUX_BY1_WEPROT_B0_CCFG_BY1">FLASH:WEPROT_AUX_BY1.WEPROT_B0_CCFG_BY1</A> = 1 during boot and hence WriteErase protect the CCFG</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCFG_TI_OPTIONS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CCFG_TI_OPTIONS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0034</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">TI Options</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TI_OPTIONS_RESERVED">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TI_OPTIONS_C_FA_DIS">23:16</a>
</TD>
<TD class="cellBitfieldCol2">C_FA_DIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Option to disable failure analysis without customer password. If C_FA_DIS != 0xC5, CKEY (<A class="xref" href="#CKEY0_KEY">CKEY0.KEY</A>, <A class="xref" href="#CKEY1_KEY">CKEY1.KEY</A>, <A class="xref" href="#CKEY2_KEY">CKEY2.KEY</A>, <A class="xref" href="#CKEY2_KEY">CKEY2.KEY</A>) must be provided to TI for failure analysis to be possible.<BR>
<BR>
0xC5: Failure analysis without customer password is enabled<BR>
All other values: Failure analysis without customer password is disabled</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TI_OPTIONS_IDAU_CFG_ENABLE">15:8</a>
</TD>
<TD class="cellBitfieldCol2">IDAU_CFG_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">IDAU configuration.<BR>
0xC5: Disable IDAU configuration controlled by <A class="xref" href="#TRUSTZONE_FLASH_CFG">TRUSTZONE_FLASH_CFG</A> and <A class="xref" href="#TRUSTZONE_SRAM_CFG">TRUSTZONE_SRAM_CFG</A>.<BR>
All other values: Enable IDAU configuration controlled by <A class="xref" href="#TRUSTZONE_FLASH_CFG">TRUSTZONE_FLASH_CFG</A> and <A class="xref" href="#TRUSTZONE_SRAM_CFG">TRUSTZONE_SRAM_CFG</A>.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TI_OPTIONS_TI_FA_ENABLE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">TI_FA_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">TI Failure Analysis.<BR>
0xC5: Enable the functionality of unlocking the TI FA (TI Failure Analysis) option with the unlock code.<BR>
All other values: Disable the functionality of unlocking the TI FA option with the unlock code.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCFG_TAP_DAP_0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CCFG_TAP_DAP_0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0038</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Test Access Points Enable 0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_0_RESERVED">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_0_CPU_DAP_ENABLE">23:16</a>
</TD>
<TD class="cellBitfieldCol2">CPU_DAP_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable CPU <A class="mmap_legend_link" href="../legend.html#DAP">DAP</A>.<BR>
0xC5: Main CPU DAP access is enabled during power-up/system-reset by ROM boot FW.<BR>
Any other value: Main CPU DAP access will remain disabled out of power-up/system-reset.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PWRPROF_TAP_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="mmap_legend_link" href="../legend.html#PWRPROF">PWRPROF</A> <A class="mmap_legend_link" href="../legend.html#TAP">TAP</A>.<BR>
0xC5: PWRPROF TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.<BR>
Any other value: PWRPROF TAP access will remain disabled out of power-up/system-reset.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_0_TEST_TAP_ENABLE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">TEST_TAP_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable Test <A class="mmap_legend_link" href="../legend.html#TAP">TAP</A>.<BR>
0xC5: TEST TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.<BR>
Any other value: TEST TAP access will remain disabled out of power-up/system-reset.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCFG_TAP_DAP_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CCFG_TAP_DAP_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 003C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 003C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 003C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Test Access Points Enable 1</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_1_RESERVED">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE">23:16</a>
</TD>
<TD class="cellBitfieldCol2">PBIST2_TAP_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable PBIST2 <A class="mmap_legend_link" href="../legend.html#TAP">TAP</A>.<BR>
0xC5: PBIST2 TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.<BR>
Any other value: PBIST2 TAP access will remain disabled out of power-up/system-reset.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE">15:8</a>
</TD>
<TD class="cellBitfieldCol2">PBIST1_TAP_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable PBIST1 <A class="mmap_legend_link" href="../legend.html#TAP">TAP</A>.<BR>
0xC5: PBIST1 TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.<BR>
Any other value: PBIST1 TAP access will remain disabled out of power-up/system-reset.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_TAP_DAP_1_AON_TAP_ENABLE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">AON_TAP_ENABLE</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="mmap_legend_link" href="../legend.html#AON">AON</A> <A class="mmap_legend_link" href="../legend.html#TAP">TAP</A><BR>
0xC5: AON TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.<BR>
Any other value: AON TAP access will remain disabled out of power-up/system-reset.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xC5</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMAGE_VALID_CONF"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:IMAGE_VALID_CONF</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0040</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Image Valid</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMAGE_VALID_CONF_IMAGE_VALID">31:0</a>
</TD>
<TD class="cellBitfieldCol2">IMAGE_VALID</TD>
<TD class="cellBitfieldCol3" colspan="3">This field must have the address value of the start of the flash vector table in order to enable the boot FW in ROM to transfer control to a flash image.<BR>
Any illegal vector table start address value will force the boot FW in ROM to transfer control to the serial boot loader in ROM.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCFG_WEPROT_31_0_BY2K"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CCFG_WEPROT_31_0_BY2K</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0044</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Protect Sectors 0-31<BR>
Each bit write protects one 2KB flash sector from being both programmed and erased. Bit must be set to 0 in order to enable sector WriteErase protect.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_31_N">31</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_31_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_30_N">30</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_30_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_29_N">29</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_29_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_28_N">28</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_28_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_27_N">27</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_27_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_26_N">26</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_26_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_25_N">25</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_25_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_24_N">24</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_24_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_23_N">23</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_23_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_22_N">22</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_22_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_21_N">21</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_21_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_20_N">20</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_20_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_19_N">19</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_19_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_18_N">18</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_18_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_17_N">17</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_17_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_16_N">16</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_16_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_15_N">15</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_15_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_14_N">14</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_14_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_13_N">13</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_13_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_12_N">12</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_12_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_11_N">11</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_11_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_10_N">10</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_10_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_9_N">9</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_9_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_8_N">8</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_8_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_7_N">7</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_7_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_6_N">6</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_6_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_5_N">5</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_5_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_4_N">4</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_4_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_3_N">3</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_3_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_2_N">2</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_2_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_1_N">1</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_1_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_31_0_BY2K_WEPROT_SEC_0_N">0</a>
</TD>
<TD class="cellBitfieldCol2">WEPROT_SEC_0_N</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Sector protected</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCFG_WEPROT_SPARE_1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CCFG_WEPROT_SPARE_1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0048</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Spare register for WriteErase configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_SPARE_1_RESERVED">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCFG_WEPROT_SPARE_2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CCFG_WEPROT_SPARE_2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 004C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 004C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 004C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Spare register for WriteErase configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_SPARE_2_RESERVED">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CCFG_WEPROT_SPARE_3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CCFG_WEPROT_SPARE_3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0050</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0050</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0050</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Spare register for WriteErase configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CCFG_WEPROT_SPARE_3_RESERVED">31:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TRUSTZONE_FLASH_CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:TRUSTZONE_FLASH_CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0054</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Trustzone configuration register for flash</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRUSTZONE_FLASH_CFG_RESERVED">31:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111 1111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRUSTZONE_FLASH_CFG_NSADDR_BOUNDARY">16:10</a>
</TD>
<TD class="cellBitfieldCol2">NSADDR_BOUNDARY</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="PRCM.html#NVMNSADDR_BOUNDARY">PRCM:NVMNSADDR.BOUNDARY</A> by ROM boot FW only if <A class="xref" href="#CCFG_TI_OPTIONS_IDAU_CFG_ENABLE">CCFG_TI_OPTIONS.IDAU_CFG_ENABLE</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRUSTZONE_FLASH_CFG_NSCADDR_BOUNDARY">9:0</a>
</TD>
<TD class="cellBitfieldCol2">NSCADDR_BOUNDARY</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="PRCM.html#NVMNSCADDR_BOUNDARY">PRCM:NVMNSCADDR.BOUNDARY</A> by ROM boot FW only if <A class="xref" href="#CCFG_TI_OPTIONS_IDAU_CFG_ENABLE">CCFG_TI_OPTIONS.IDAU_CFG_ENABLE</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b11 1111 1111</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TRUSTZONE_SRAM_CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:TRUSTZONE_SRAM_CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0058</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Trustzone configuration register for MCU SRAM</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRUSTZONE_SRAM_CFG_RESERVED">31:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b11 1111 1111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRUSTZONE_SRAM_CFG_NSADDR_BOUNDARY">17:9</a>
</TD>
<TD class="cellBitfieldCol2">NSADDR_BOUNDARY</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="PRCM.html#SRAMNSADDR_BOUNDARY">PRCM:SRAMNSADDR.BOUNDARY</A> by ROM boot FW only if <A class="xref" href="#CCFG_TI_OPTIONS_IDAU_CFG_ENABLE">CCFG_TI_OPTIONS.IDAU_CFG_ENABLE</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b1 1111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TRUSTZONE_SRAM_CFG_NSCADDR_BOUNDARY">8:0</a>
</TD>
<TD class="cellBitfieldCol2">NSCADDR_BOUNDARY</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="PRCM.html#SRAMNSCADDR_BOUNDARY">PRCM:SRAMNSCADDR.BOUNDARY</A> by ROM boot FW only if <A class="xref" href="#CCFG_TI_OPTIONS_IDAU_CFG_ENABLE">CCFG_TI_OPTIONS.IDAU_CFG_ENABLE</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b1 1111 1111</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SRAM_CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:SRAM_CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 005C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 005C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 005C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration register for MCU SRAM</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SRAM_CFG_MEM_SEL">31:8</a>
</TD>
<TD class="cellBitfieldCol2">MEM_SEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="SRAM_MMR.html#MEM_CTL_MEM_SEL">SRAM_MMR:MEM_CTL.MEM_SEL</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFF FFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SRAM_CFG_RESERVED">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SRAM_CFG_PARITY_DIS">0</a>
</TD>
<TD class="cellBitfieldCol2">PARITY_DIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be inverted and then written to <A class="xref" href="PRCM.html#MCUSRAMCFG_PARITY_EN">PRCM:MCUSRAMCFG.PARITY_EN</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CPU_LOCK_CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CPU_LOCK_CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0064</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0064</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0064</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration register for MCU CPU lock options</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPU_LOCK_CFG_RESERVED">31:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b111 1111 1111 1111 1111 1111 1111</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPU_LOCK_CFG_LOCKNSVTOR_N">4</a>
</TD>
<TD class="cellBitfieldCol2">LOCKNSVTOR_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be inverted and written to <A class="xref" href="PRCM.html#CPULOCK_LOCKNSVTOR">PRCM:CPULOCK.LOCKNSVTOR</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPU_LOCK_CFG_LOCKSVTAIRCR_N">3</a>
</TD>
<TD class="cellBitfieldCol2">LOCKSVTAIRCR_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be inverted and written to <A class="xref" href="PRCM.html#CPULOCK_LOCKSVTAIRCR">PRCM:CPULOCK.LOCKSVTAIRCR</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPU_LOCK_CFG_LOCKSAU_N">2</a>
</TD>
<TD class="cellBitfieldCol2">LOCKSAU_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be inverted and written to <A class="xref" href="PRCM.html#CPULOCK_LOCKSAU">PRCM:CPULOCK.LOCKSAU</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPU_LOCK_CFG_LOCKNSMPU_N">1</a>
</TD>
<TD class="cellBitfieldCol2">LOCKNSMPU_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be inverted and written to <A class="xref" href="PRCM.html#CPULOCK_LOCKNSMPU">PRCM:CPULOCK.LOCKNSMPU</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPU_LOCK_CFG_LOCKSMPU_N">0</a>
</TD>
<TD class="cellBitfieldCol2">LOCKSMPU_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be inverted and written to <A class="xref" href="PRCM.html#CPULOCK_LOCKSMPU">PRCM:CPULOCK.LOCKSMPU</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DEB_AUTH_CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:DEB_AUTH_CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0068</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Configuration register for debug authentication</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEB_AUTH_CFG_RESERVED">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xFFF FFFF</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEB_AUTH_CFG_INTSPNIDEN">3</a>
</TD>
<TD class="cellBitfieldCol2">INTSPNIDEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="CPU_DCB.html#DAUTHCTRL_INTSPNIDEN">CPU_DCB:DAUTHCTRL.INTSPNIDEN</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEB_AUTH_CFG_SPNIDENSEL">2</a>
</TD>
<TD class="cellBitfieldCol2">SPNIDENSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="CPU_DCB.html#DAUTHCTRL_SPNIDENSEL">CPU_DCB:DAUTHCTRL.SPNIDENSEL</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEB_AUTH_CFG_INTSPIDEN">1</a>
</TD>
<TD class="cellBitfieldCol2">INTSPIDEN</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="CPU_DCB.html#DAUTHCTRL_INTSPIDEN">CPU_DCB:DAUTHCTRL.INTSPIDEN</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DEB_AUTH_CFG_SPIDENSEL">0</a>
</TD>
<TD class="cellBitfieldCol2">SPIDENSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Value will be written to <A class="xref" href="CPU_DCB.html#DAUTHCTRL_SPIDENSEL">CPU_DCB:DAUTHCTRL.SPIDENSEL</A> by ROM boot FW</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CKEY0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CKEY0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 006C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 006C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 006C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Customer key</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CKEY0_KEY">31:0</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">Bit[31:0] of customer key used for XOR of TI unlock code when <A class="xref" href="#CCFG_TI_OPTIONS_C_FA_DIS">CCFG_TI_OPTIONS.C_FA_DIS</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0FFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CKEY1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CKEY1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0070</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Customer key</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CKEY1_KEY">31:0</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">Bit[63:32] of customer key used for XOR of TI unlock code when <A class="xref" href="#CCFG_TI_OPTIONS_C_FA_DIS">CCFG_TI_OPTIONS.C_FA_DIS</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0FFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CKEY2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CKEY2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0074</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Customer key</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CKEY2_KEY">31:0</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">Bit[95:64] of customer key used for XOR of TI unlock code when <A class="xref" href="#CCFG_TI_OPTIONS_C_FA_DIS">CCFG_TI_OPTIONS.C_FA_DIS</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0FFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CKEY3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">CCFG</A>:CKEY3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x5000 0078</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x5000 0078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Customer key</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CKEY3_KEY">31:0</a>
</TD>
<TD class="cellBitfieldCol2">KEY</TD>
<TD class="cellBitfieldCol3" colspan="3">Bit[127:96] of customer key used for XOR of TI unlock code when <A class="xref" href="#CCFG_TI_OPTIONS_C_FA_DIS">CCFG_TI_OPTIONS.C_FA_DIS</A> != 0xC5.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0FFF FFFF</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
