

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Thu Feb 20 18:35:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        axi_array
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.438|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   74|   74|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- axi_interfaces_label0  |    8|    8|         1|          -|          -|     8|    no    |
        |- For_Loop               |   64|   64|         2|          -|          -|    32|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     49|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      64|      4|    0|
|Multiplexer      |        -|      -|       -|     16|    -|
|Register         |        -|      -|      29|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      93|     69|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U  |axi_interfaces_acc  |        0|  64|   4|    0|     8|   32|     1|          256|
    +-------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                    |        0|  64|   4|    0|     8|   32|     1|          256|
    +-------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_153_p2   |     +    |      0|  0|  32|          32|          32|
    |i_2_fu_137_p2        |     +    |      0|  0|   6|           1|           6|
    |i_fu_116_p2          |     +    |      0|  0|   6|           4|           1|
    |icmp_ln19_fu_110_p2  |   icmp   |      0|  0|   2|           4|           5|
    |icmp_ln24_fu_131_p2  |   icmp   |      0|  0|   3|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  49|          47|          51|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |acc_address0  |   3|          4|    3|         12|
    |acc_d0        |   3|          3|   32|         96|
    |ap_NS_fsm     |   4|          5|    1|          5|
    |i_0_reg_88    |   3|          2|    4|          8|
    |i_1_reg_99    |   3|          2|    6|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  16|         16|   46|        133|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |acc_addr_1_reg_177   |  3|   0|    3|          0|
    |ap_CS_fsm            |  4|   0|    4|          0|
    |i_0_reg_88           |  4|   0|    4|          0|
    |i_1_reg_99           |  6|   0|    6|          0|
    |i_2_reg_172          |  6|   0|    6|          0|
    |zext_ln26_1_reg_182  |  6|   0|   64|         58|
    +---------------------+---+----+-----+-----------+
    |Total                | 29|   0|   87|         58|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_start      |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_done       | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_idle       | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_ready      | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|d_o_address0  | out |    5|  ap_memory |       d_o      |     array    |
|d_o_ce0       | out |    1|  ap_memory |       d_o      |     array    |
|d_o_we0       | out |    1|  ap_memory |       d_o      |     array    |
|d_o_d0        | out |   32|  ap_memory |       d_o      |     array    |
|d_i_address0  | out |    5|  ap_memory |       d_i      |     array    |
|d_i_ce0       | out |    1|  ap_memory |       d_i      |     array    |
|d_i_q0        |  in |   32|  ap_memory |       d_i      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

