
F303_ADMIT14_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a85c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  0800a9f0  0800a9f0  0000b9f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab18  0800ab18  0000c078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800ab18  0800ab18  0000c078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800ab18  0800ab18  0000c078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab18  0800ab18  0000bb18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab1c  0800ab1c  0000bb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800ab20  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c078  2**0
                  CONTENTS
 10 .bss          000013b8  20000078  20000078  0000c078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001430  20001430  0000c078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019e43  00000000  00000000  0000c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042e2  00000000  00000000  00025eeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001858  00000000  00000000  0002a1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012bc  00000000  00000000  0002ba28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f12d  00000000  00000000  0002cce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000203df  00000000  00000000  0004be11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b4da5  00000000  00000000  0006c1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00120f95  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b00  00000000  00000000  00120fd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00127ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a9d4 	.word	0x0800a9d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800a9d4 	.word	0x0800a9d4

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08a      	sub	sp, #40	@ 0x28
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000aee:	f107 031c 	add.w	r3, r7, #28
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
 8000b08:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b0a:	4b43      	ldr	r3, [pc, #268]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b0c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b10:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b12:	4b41      	ldr	r3, [pc, #260]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b18:	4b3f      	ldr	r3, [pc, #252]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b24:	4b3c      	ldr	r3, [pc, #240]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b2a:	4b3b      	ldr	r3, [pc, #236]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b32:	4b39      	ldr	r3, [pc, #228]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b38:	4b37      	ldr	r3, [pc, #220]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b3e:	4b36      	ldr	r3, [pc, #216]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000b44:	4b34      	ldr	r3, [pc, #208]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b46:	2204      	movs	r2, #4
 8000b48:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b4a:	4b33      	ldr	r3, [pc, #204]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b52:	4b31      	ldr	r3, [pc, #196]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b54:	2208      	movs	r2, #8
 8000b56:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b58:	4b2f      	ldr	r3, [pc, #188]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000b5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b64:	482c      	ldr	r0, [pc, #176]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b66:	f002 f8bf 	bl	8002ce8 <HAL_ADC_Init>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000b70:	f001 fe35 	bl	80027de <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b74:	2300      	movs	r3, #0
 8000b76:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b78:	f107 031c 	add.w	r3, r7, #28
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4826      	ldr	r0, [pc, #152]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000b80:	f002 fddc 	bl	800373c <HAL_ADCEx_MultiModeConfigChannel>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000b8a:	f001 fe28 	bl	80027de <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b92:	2301      	movs	r3, #1
 8000b94:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000b9a:	2306      	movs	r3, #6
 8000b9c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba6:	1d3b      	adds	r3, r7, #4
 8000ba8:	4619      	mov	r1, r3
 8000baa:	481b      	ldr	r0, [pc, #108]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000bac:	f002 fb08 	bl	80031c0 <HAL_ADC_ConfigChannel>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000bb6:	f001 fe12 	bl	80027de <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4814      	ldr	r0, [pc, #80]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000bc8:	f002 fafa 	bl	80031c0 <HAL_ADC_ConfigChannel>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000bd2:	f001 fe04 	bl	80027de <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	4619      	mov	r1, r3
 8000be2:	480d      	ldr	r0, [pc, #52]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000be4:	f002 faec 	bl	80031c0 <HAL_ADC_ConfigChannel>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 8000bee:	f001 fdf6 	bl	80027de <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000bf6:	2304      	movs	r3, #4
 8000bf8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4806      	ldr	r0, [pc, #24]	@ (8000c18 <MX_ADC1_Init+0x130>)
 8000c00:	f002 fade 	bl	80031c0 <HAL_ADC_ConfigChannel>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000c0a:	f001 fde8 	bl	80027de <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	3728      	adds	r7, #40	@ 0x28
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000094 	.word	0x20000094

08000c1c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
 8000c30:	60da      	str	r2, [r3, #12]
 8000c32:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c3c:	d14c      	bne.n	8000cd8 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000c3e:	4b28      	ldr	r3, [pc, #160]	@ (8000ce0 <HAL_ADC_MspInit+0xc4>)
 8000c40:	695b      	ldr	r3, [r3, #20]
 8000c42:	4a27      	ldr	r2, [pc, #156]	@ (8000ce0 <HAL_ADC_MspInit+0xc4>)
 8000c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c48:	6153      	str	r3, [r2, #20]
 8000c4a:	4b25      	ldr	r3, [pc, #148]	@ (8000ce0 <HAL_ADC_MspInit+0xc4>)
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	613b      	str	r3, [r7, #16]
 8000c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c56:	4b22      	ldr	r3, [pc, #136]	@ (8000ce0 <HAL_ADC_MspInit+0xc4>)
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	4a21      	ldr	r2, [pc, #132]	@ (8000ce0 <HAL_ADC_MspInit+0xc4>)
 8000c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c60:	6153      	str	r3, [r2, #20]
 8000c62:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce0 <HAL_ADC_MspInit+0xc4>)
 8000c64:	695b      	ldr	r3, [r3, #20]
 8000c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c6e:	230f      	movs	r3, #15
 8000c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c72:	2303      	movs	r3, #3
 8000c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7a:	f107 0314 	add.w	r3, r7, #20
 8000c7e:	4619      	mov	r1, r3
 8000c80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c84:	f004 f81a 	bl	8004cbc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c88:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000c8a:	4a17      	ldr	r2, [pc, #92]	@ (8000ce8 <HAL_ADC_MspInit+0xcc>)
 8000c8c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c94:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000c9c:	2280      	movs	r2, #128	@ 0x80
 8000c9e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ca0:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000ca2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ca6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000caa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cae:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000cb2:	2220      	movs	r2, #32
 8000cb4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cbc:	4809      	ldr	r0, [pc, #36]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000cbe:	f003 fe65 	bl	800498c <HAL_DMA_Init>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000cc8:	f001 fd89 	bl	80027de <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a05      	ldr	r2, [pc, #20]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000cd0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cd2:	4a04      	ldr	r2, [pc, #16]	@ (8000ce4 <HAL_ADC_MspInit+0xc8>)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cd8:	bf00      	nop
 8000cda:	3728      	adds	r7, #40	@ 0x28
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	200000e4 	.word	0x200000e4
 8000ce8:	40020008 	.word	0x40020008

08000cec <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	@ 0x28
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000cf2:	4b25      	ldr	r3, [pc, #148]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000cf4:	4a25      	ldr	r2, [pc, #148]	@ (8000d8c <MX_CAN_Init+0xa0>)
 8000cf6:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000cf8:	4b23      	ldr	r3, [pc, #140]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000cfa:	2204      	movs	r2, #4
 8000cfc:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000cfe:	4b22      	ldr	r3, [pc, #136]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d04:	4b20      	ldr	r3, [pc, #128]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000d0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d0c:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8000d10:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000d12:	4b1d      	ldr	r3, [pc, #116]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d14:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000d18:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d20:	4b19      	ldr	r3, [pc, #100]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d26:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d32:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d38:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d3e:	4812      	ldr	r0, [pc, #72]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d40:	f002 fef2 	bl	8003b28 <HAL_CAN_Init>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000d4a:	f001 fd48 	bl	80027de <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation= CAN_FILTER_ENABLE;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank=0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment=CAN_RX_FIFO0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh=0x65<<5;
 8000d5a:	f44f 634a 	mov.w	r3, #3232	@ 0xca0
 8000d5e:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow=0x65<<5;
 8000d60:	f44f 634a 	mov.w	r3, #3232	@ 0xca0
 8000d64:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh=0x00;
 8000d66:	2300      	movs	r3, #0
 8000d68:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow=0x00;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode= CAN_FILTERMODE_IDLIST;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale=CAN_FILTERSCALE_32BIT;
 8000d72:	2301      	movs	r3, #1
 8000d74:	61fb      	str	r3, [r7, #28]

  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000d76:	463b      	mov	r3, r7
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <MX_CAN_Init+0x9c>)
 8000d7c:	f002 ffcf 	bl	8003d1e <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	3728      	adds	r7, #40	@ 0x28
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000128 	.word	0x20000128
 8000d8c:	40006400 	.word	0x40006400

08000d90 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	@ 0x28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a25      	ldr	r2, [pc, #148]	@ (8000e44 <HAL_CAN_MspInit+0xb4>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d143      	bne.n	8000e3a <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000db2:	4b25      	ldr	r3, [pc, #148]	@ (8000e48 <HAL_CAN_MspInit+0xb8>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a24      	ldr	r2, [pc, #144]	@ (8000e48 <HAL_CAN_MspInit+0xb8>)
 8000db8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dbc:	61d3      	str	r3, [r2, #28]
 8000dbe:	4b22      	ldr	r3, [pc, #136]	@ (8000e48 <HAL_CAN_MspInit+0xb8>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dca:	4b1f      	ldr	r3, [pc, #124]	@ (8000e48 <HAL_CAN_MspInit+0xb8>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	4a1e      	ldr	r2, [pc, #120]	@ (8000e48 <HAL_CAN_MspInit+0xb8>)
 8000dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dd4:	6153      	str	r3, [r2, #20]
 8000dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e48 <HAL_CAN_MspInit+0xb8>)
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000de2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de8:	2302      	movs	r3, #2
 8000dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dec:	2301      	movs	r3, #1
 8000dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000df0:	2303      	movs	r3, #3
 8000df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000df4:	2309      	movs	r3, #9
 8000df6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e02:	f003 ff5b 	bl	8004cbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e14:	2303      	movs	r3, #3
 8000e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000e18:	2309      	movs	r3, #9
 8000e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e26:	f003 ff49 	bl	8004cbc <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 5, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2105      	movs	r1, #5
 8000e2e:	2014      	movs	r0, #20
 8000e30:	f003 fd82 	bl	8004938 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8000e34:	2014      	movs	r0, #20
 8000e36:	f003 fd9b 	bl	8004970 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	3728      	adds	r7, #40	@ 0x28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40006400 	.word	0x40006400
 8000e48:	40021000 	.word	0x40021000

08000e4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e52:	4b0c      	ldr	r3, [pc, #48]	@ (8000e84 <MX_DMA_Init+0x38>)
 8000e54:	695b      	ldr	r3, [r3, #20]
 8000e56:	4a0b      	ldr	r2, [pc, #44]	@ (8000e84 <MX_DMA_Init+0x38>)
 8000e58:	f043 0301 	orr.w	r3, r3, #1
 8000e5c:	6153      	str	r3, [r2, #20]
 8000e5e:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <MX_DMA_Init+0x38>)
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2105      	movs	r1, #5
 8000e6e:	200b      	movs	r0, #11
 8000e70:	f003 fd62 	bl	8004938 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e74:	200b      	movs	r0, #11
 8000e76:	f003 fd7b 	bl	8004970 <HAL_NVIC_EnableIRQ>

}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40021000 	.word	0x40021000

08000e88 <HAL_CAN_RxFifo0MsgPendingCallback>:
//
//volatile uint8_t receiveFlag=0, prev_var=0; //Checking CAN Msg receive
//uint32_t last_check_time = 0;
////uint8_t changed_or_not;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){					//Get CAN Msg
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8000e90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000e92:	4a0d      	ldr	r2, [pc, #52]	@ (8000ec8 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000e94:	2100      	movs	r1, #0
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f003 f91f 	bl	80040da <HAL_CAN_GetRxMessage>
	receiveFlag++; if(receiveFlag==254) receiveFlag=0;
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	4b09      	ldr	r3, [pc, #36]	@ (8000ecc <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000ea8:	701a      	strb	r2, [r3, #0]
 8000eaa:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000eb2:	d102      	bne.n	8000eba <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
 8000eb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ecc <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	200004fc 	.word	0x200004fc
 8000ec8:	20000480 	.word	0x20000480
 8000ecc:	20000509 	.word	0x20000509

08000ed0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4a07      	ldr	r2, [pc, #28]	@ (8000efc <vApplicationGetIdleTaskMemory+0x2c>)
 8000ee0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	4a06      	ldr	r2, [pc, #24]	@ (8000f00 <vApplicationGetIdleTaskMemory+0x30>)
 8000ee6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2280      	movs	r2, #128	@ 0x80
 8000eec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eee:	bf00      	nop
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	20000160 	.word	0x20000160
 8000f00:	200001b4 	.word	0x200001b4

08000f04 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f04:	b5b0      	push	{r4, r5, r7, lr}
 8000f06:	b09c      	sub	sp, #112	@ 0x70
 8000f08:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f0a:	4b27      	ldr	r3, [pc, #156]	@ (8000fa8 <MX_FREERTOS_Init+0xa4>)
 8000f0c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000f10:	461d      	mov	r5, r3
 8000f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f1e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f22:	2100      	movs	r1, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f007 fb8e 	bl	8008646 <osThreadCreate>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8000fac <MX_FREERTOS_Init+0xa8>)
 8000f2e:	6013      	str	r3, [r2, #0]

  /* definition and creation of PWMControl */
  osThreadDef(PWMControl, StartPWMTask, osPriorityNormal, 0, 128);
 8000f30:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb0 <MX_FREERTOS_Init+0xac>)
 8000f32:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000f36:	461d      	mov	r5, r3
 8000f38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PWMControlHandle = osThreadCreate(osThread(PWMControl), NULL);
 8000f44:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f007 fb7b 	bl	8008646 <osThreadCreate>
 8000f50:	4603      	mov	r3, r0
 8000f52:	4a18      	ldr	r2, [pc, #96]	@ (8000fb4 <MX_FREERTOS_Init+0xb0>)
 8000f54:	6013      	str	r3, [r2, #0]

  /* definition and creation of DistSensProcess */
  osThreadDef(DistSensProcess, StartDistSensTask, osPriorityIdle, 0, 128);
 8000f56:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <MX_FREERTOS_Init+0xb4>)
 8000f58:	f107 041c 	add.w	r4, r7, #28
 8000f5c:	461d      	mov	r5, r3
 8000f5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f62:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DistSensProcessHandle = osThreadCreate(osThread(DistSensProcess), NULL);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	2100      	movs	r1, #0
 8000f70:	4618      	mov	r0, r3
 8000f72:	f007 fb68 	bl	8008646 <osThreadCreate>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4a10      	ldr	r2, [pc, #64]	@ (8000fbc <MX_FREERTOS_Init+0xb8>)
 8000f7a:	6013      	str	r3, [r2, #0]

  /* definition and creation of IMUProcess */
  osThreadDef(IMUProcess, StartIMUTask, osPriorityIdle, 0, 128);
 8000f7c:	4b10      	ldr	r3, [pc, #64]	@ (8000fc0 <MX_FREERTOS_Init+0xbc>)
 8000f7e:	463c      	mov	r4, r7
 8000f80:	461d      	mov	r5, r3
 8000f82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f86:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  IMUProcessHandle = osThreadCreate(osThread(IMUProcess), NULL);
 8000f8e:	463b      	mov	r3, r7
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f007 fb57 	bl	8008646 <osThreadCreate>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <MX_FREERTOS_Init+0xc0>)
 8000f9c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000f9e:	bf00      	nop
 8000fa0:	3770      	adds	r7, #112	@ 0x70
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	0800a9fc 	.word	0x0800a9fc
 8000fac:	20000150 	.word	0x20000150
 8000fb0:	0800aa24 	.word	0x0800aa24
 8000fb4:	20000154 	.word	0x20000154
 8000fb8:	0800aa50 	.word	0x0800aa50
 8000fbc:	20000158 	.word	0x20000158
 8000fc0:	0800aa78 	.word	0x0800aa78
 8000fc4:	2000015c 	.word	0x2000015c

08000fc8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {

	  if (HAL_GetTick() - last_check_time >= 700) {  //check after how many ms
 8000fd0:	f001 fe60 	bl	8002c94 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	4b11      	ldr	r3, [pc, #68]	@ (800101c <StartDefaultTask+0x54>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000fe0:	d318      	bcc.n	8001014 <StartDefaultTask+0x4c>
		        if (prev_var == receiveFlag) {
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8001020 <StartDefaultTask+0x58>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <StartDefaultTask+0x5c>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d106      	bne.n	8001000 <StartDefaultTask+0x38>
		            // Variable has not changed for 700ms
		            // Take desired action here
		        	//Reset RxData buffer
		        	RxData[0]=100;				//Set to Neutral value for Throttle
 8000ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8001028 <StartDefaultTask+0x60>)
 8000ff4:	2264      	movs	r2, #100	@ 0x64
 8000ff6:	701a      	strb	r2, [r3, #0]
		        	RxData[1]=100;				//Set to Neutral value for Steering Servo
 8000ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <StartDefaultTask+0x60>)
 8000ffa:	2264      	movs	r2, #100	@ 0x64
 8000ffc:	705a      	strb	r2, [r3, #1]
 8000ffe:	e004      	b.n	800100a <StartDefaultTask+0x42>

		        } else {
		            // Variable changed, reset check
		        	//Do nothing, passed check
		            prev_var = receiveFlag;
 8001000:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <StartDefaultTask+0x5c>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <StartDefaultTask+0x58>)
 8001008:	701a      	strb	r2, [r3, #0]
		        }
		        last_check_time = HAL_GetTick();  // Reset timer
 800100a:	f001 fe43 	bl	8002c94 <HAL_GetTick>
 800100e:	4603      	mov	r3, r0
 8001010:	4a02      	ldr	r2, [pc, #8]	@ (800101c <StartDefaultTask+0x54>)
 8001012:	6013      	str	r3, [r2, #0]
		    }

    osDelay(1);
 8001014:	2001      	movs	r0, #1
 8001016:	f007 fb62 	bl	80086de <osDelay>
	  if (HAL_GetTick() - last_check_time >= 700) {  //check after how many ms
 800101a:	e7d9      	b.n	8000fd0 <StartDefaultTask+0x8>
 800101c:	2000050c 	.word	0x2000050c
 8001020:	20000508 	.word	0x20000508
 8001024:	20000509 	.word	0x20000509
 8001028:	200004fc 	.word	0x200004fc

0800102c <StartPWMTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPWMTask */
void StartPWMTask(void const * argument)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af02      	add	r7, sp, #8
 8001032:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPWMTask */
  /* Infinite loop */
  for(;;)
  {
	  TIM1->CCR1=ConvertToPWM_Signal(RxData[0], 0, 200, 103, 204);		//Assign 1st PWM signal, for Throttle
 8001034:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <StartPWMTask+0x48>)
 8001036:	7818      	ldrb	r0, [r3, #0]
 8001038:	23cc      	movs	r3, #204	@ 0xcc
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	2367      	movs	r3, #103	@ 0x67
 800103e:	22c8      	movs	r2, #200	@ 0xc8
 8001040:	2100      	movs	r1, #0
 8001042:	f001 fb27 	bl	8002694 <ConvertToPWM_Signal>
 8001046:	4603      	mov	r3, r0
 8001048:	461a      	mov	r2, r3
 800104a:	4b0b      	ldr	r3, [pc, #44]	@ (8001078 <StartPWMTask+0x4c>)
 800104c:	635a      	str	r2, [r3, #52]	@ 0x34
	  TIM1->CCR2=ConvertToPWM_Signal(RxData[1], 0, 200, 103, 223);		//Assign 2nd PWM signal, for Steering
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <StartPWMTask+0x48>)
 8001050:	7858      	ldrb	r0, [r3, #1]
 8001052:	23df      	movs	r3, #223	@ 0xdf
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2367      	movs	r3, #103	@ 0x67
 8001058:	22c8      	movs	r2, #200	@ 0xc8
 800105a:	2100      	movs	r1, #0
 800105c:	f001 fb1a 	bl	8002694 <ConvertToPWM_Signal>
 8001060:	4603      	mov	r3, r0
 8001062:	461a      	mov	r2, r3
 8001064:	4b04      	ldr	r3, [pc, #16]	@ (8001078 <StartPWMTask+0x4c>)
 8001066:	639a      	str	r2, [r3, #56]	@ 0x38
    osDelay(1);
 8001068:	2001      	movs	r0, #1
 800106a:	f007 fb38 	bl	80086de <osDelay>
	  TIM1->CCR1=ConvertToPWM_Signal(RxData[0], 0, 200, 103, 204);		//Assign 1st PWM signal, for Throttle
 800106e:	bf00      	nop
 8001070:	e7e0      	b.n	8001034 <StartPWMTask+0x8>
 8001072:	bf00      	nop
 8001074:	200004fc 	.word	0x200004fc
 8001078:	40012c00 	.word	0x40012c00

0800107c <StartDistSensTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDistSensTask */
void StartDistSensTask(void const * argument)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDistSensTask */
  /* Infinite loop */
  for(;;)
  {		//Calc Dist, send to CAN MSG 102
	for(int i=0;i<4;i++){
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	e010      	b.n	80010ac <StartDistSensTask+0x30>
	Dist[i]=CalcDist(ADC_input[i]);
 800108a:	4a11      	ldr	r2, [pc, #68]	@ (80010d0 <StartDistSensTask+0x54>)
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001092:	4618      	mov	r0, r3
 8001094:	f001 fa1c 	bl	80024d0 <CalcDist>
 8001098:	4603      	mov	r3, r0
 800109a:	b2d9      	uxtb	r1, r3
 800109c:	4a0d      	ldr	r2, [pc, #52]	@ (80010d4 <StartDistSensTask+0x58>)
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4413      	add	r3, r2
 80010a2:	460a      	mov	r2, r1
 80010a4:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++){
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	3301      	adds	r3, #1
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	ddeb      	ble.n	800108a <StartDistSensTask+0xe>
	}

	  if(HAL_CAN_AddTxMessage(&hcan, &TxHeader_Sensor, Dist, &TxMailbox)!= HAL_OK){
 80010b2:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <StartDistSensTask+0x5c>)
 80010b4:	4a07      	ldr	r2, [pc, #28]	@ (80010d4 <StartDistSensTask+0x58>)
 80010b6:	4909      	ldr	r1, [pc, #36]	@ (80010dc <StartDistSensTask+0x60>)
 80010b8:	4809      	ldr	r0, [pc, #36]	@ (80010e0 <StartDistSensTask+0x64>)
 80010ba:	f002 ff3e 	bl	8003f3a <HAL_CAN_AddTxMessage>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <StartDistSensTask+0x4c>
		  Error_Handler();																//Transmit CAN Message, if not succeed then error handle
 80010c4:	f001 fb8b 	bl	80027de <Error_Handler>
	  }				//Transmit CAN Message, if not succeed, the nerror handle
    osDelay(1);
 80010c8:	2001      	movs	r0, #1
 80010ca:	f007 fb08 	bl	80086de <osDelay>
	for(int i=0;i<4;i++){
 80010ce:	e7d9      	b.n	8001084 <StartDistSensTask+0x8>
 80010d0:	20000444 	.word	0x20000444
 80010d4:	2000044c 	.word	0x2000044c
 80010d8:	20000504 	.word	0x20000504
 80010dc:	2000049c 	.word	0x2000049c
 80010e0:	20000128 	.word	0x20000128

080010e4 <StartIMUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMUTask */
void StartIMUTask(void const * argument)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMUTask */
  /* Infinite loop */
  for(;;)
  {
	readAccel(&ax, &ay, &az);
 80010ec:	4a7c      	ldr	r2, [pc, #496]	@ (80012e0 <StartIMUTask+0x1fc>)
 80010ee:	497d      	ldr	r1, [pc, #500]	@ (80012e4 <StartIMUTask+0x200>)
 80010f0:	487d      	ldr	r0, [pc, #500]	@ (80012e8 <StartIMUTask+0x204>)
 80010f2:	f000 fc8b 	bl	8001a0c <readAccel>
	Accel[0]=(ax+4)*30;	Accel[1]=(ay+4)*30;	Accel[2]=(az+4)*30;
 80010f6:	4b7c      	ldr	r3, [pc, #496]	@ (80012e8 <StartIMUTask+0x204>)
 80010f8:	edd3 7a00 	vldr	s15, [r3]
 80010fc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001100:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001104:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800110c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001110:	edc7 7a00 	vstr	s15, [r7]
 8001114:	783b      	ldrb	r3, [r7, #0]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b74      	ldr	r3, [pc, #464]	@ (80012ec <StartIMUTask+0x208>)
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	4b71      	ldr	r3, [pc, #452]	@ (80012e4 <StartIMUTask+0x200>)
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001126:	ee77 7a87 	vadd.f32	s15, s15, s14
 800112a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800112e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001136:	edc7 7a00 	vstr	s15, [r7]
 800113a:	783b      	ldrb	r3, [r7, #0]
 800113c:	b2da      	uxtb	r2, r3
 800113e:	4b6b      	ldr	r3, [pc, #428]	@ (80012ec <StartIMUTask+0x208>)
 8001140:	705a      	strb	r2, [r3, #1]
 8001142:	4b67      	ldr	r3, [pc, #412]	@ (80012e0 <StartIMUTask+0x1fc>)
 8001144:	edd3 7a00 	vldr	s15, [r3]
 8001148:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800114c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001150:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001154:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001158:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800115c:	edc7 7a00 	vstr	s15, [r7]
 8001160:	783b      	ldrb	r3, [r7, #0]
 8001162:	b2da      	uxtb	r2, r3
 8001164:	4b61      	ldr	r3, [pc, #388]	@ (80012ec <StartIMUTask+0x208>)
 8001166:	709a      	strb	r2, [r3, #2]

	if(HAL_CAN_AddTxMessage(&hcan, &TxHeader_IMU_Accel, Accel, &TxMailbox)!= HAL_OK){
 8001168:	4b61      	ldr	r3, [pc, #388]	@ (80012f0 <StartIMUTask+0x20c>)
 800116a:	4a60      	ldr	r2, [pc, #384]	@ (80012ec <StartIMUTask+0x208>)
 800116c:	4961      	ldr	r1, [pc, #388]	@ (80012f4 <StartIMUTask+0x210>)
 800116e:	4862      	ldr	r0, [pc, #392]	@ (80012f8 <StartIMUTask+0x214>)
 8001170:	f002 fee3 	bl	8003f3a <HAL_CAN_AddTxMessage>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <StartIMUTask+0x9a>
			  Error_Handler();																//Transmit CAN Message, if not succeed then error handle
 800117a:	f001 fb30 	bl	80027de <Error_Handler>
	}

    osDelay(1);
 800117e:	2001      	movs	r0, #1
 8001180:	f007 faad 	bl	80086de <osDelay>

	readGyro(&gx, &gy, &gz);
 8001184:	4a5d      	ldr	r2, [pc, #372]	@ (80012fc <StartIMUTask+0x218>)
 8001186:	495e      	ldr	r1, [pc, #376]	@ (8001300 <StartIMUTask+0x21c>)
 8001188:	485e      	ldr	r0, [pc, #376]	@ (8001304 <StartIMUTask+0x220>)
 800118a:	f000 fcf1 	bl	8001b70 <readGyro>
	Gyro[0]=(gx+245)*0.5 ;	Gyro[1]=(gy+245)*0.5 ;		Gyro[2]=(gz+245)*0.5 ;
 800118e:	4b5d      	ldr	r3, [pc, #372]	@ (8001304 <StartIMUTask+0x220>)
 8001190:	edd3 7a00 	vldr	s15, [r3]
 8001194:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8001308 <StartIMUTask+0x224>
 8001198:	ee77 7a87 	vadd.f32	s15, s15, s14
 800119c:	ee17 0a90 	vmov	r0, s15
 80011a0:	f7ff f97a 	bl	8000498 <__aeabi_f2d>
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	4b58      	ldr	r3, [pc, #352]	@ (800130c <StartIMUTask+0x228>)
 80011aa:	f7ff f9cd 	bl	8000548 <__aeabi_dmul>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4610      	mov	r0, r2
 80011b4:	4619      	mov	r1, r3
 80011b6:	f7ff fc77 	bl	8000aa8 <__aeabi_d2uiz>
 80011ba:	4603      	mov	r3, r0
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b54      	ldr	r3, [pc, #336]	@ (8001310 <StartIMUTask+0x22c>)
 80011c0:	701a      	strb	r2, [r3, #0]
 80011c2:	4b4f      	ldr	r3, [pc, #316]	@ (8001300 <StartIMUTask+0x21c>)
 80011c4:	edd3 7a00 	vldr	s15, [r3]
 80011c8:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001308 <StartIMUTask+0x224>
 80011cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011d0:	ee17 0a90 	vmov	r0, s15
 80011d4:	f7ff f960 	bl	8000498 <__aeabi_f2d>
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	4b4b      	ldr	r3, [pc, #300]	@ (800130c <StartIMUTask+0x228>)
 80011de:	f7ff f9b3 	bl	8000548 <__aeabi_dmul>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4610      	mov	r0, r2
 80011e8:	4619      	mov	r1, r3
 80011ea:	f7ff fc5d 	bl	8000aa8 <__aeabi_d2uiz>
 80011ee:	4603      	mov	r3, r0
 80011f0:	b2da      	uxtb	r2, r3
 80011f2:	4b47      	ldr	r3, [pc, #284]	@ (8001310 <StartIMUTask+0x22c>)
 80011f4:	705a      	strb	r2, [r3, #1]
 80011f6:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <StartIMUTask+0x218>)
 80011f8:	edd3 7a00 	vldr	s15, [r3]
 80011fc:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001308 <StartIMUTask+0x224>
 8001200:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001204:	ee17 0a90 	vmov	r0, s15
 8001208:	f7ff f946 	bl	8000498 <__aeabi_f2d>
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	4b3e      	ldr	r3, [pc, #248]	@ (800130c <StartIMUTask+0x228>)
 8001212:	f7ff f999 	bl	8000548 <__aeabi_dmul>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fc43 	bl	8000aa8 <__aeabi_d2uiz>
 8001222:	4603      	mov	r3, r0
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b3a      	ldr	r3, [pc, #232]	@ (8001310 <StartIMUTask+0x22c>)
 8001228:	709a      	strb	r2, [r3, #2]

	if(HAL_CAN_AddTxMessage(&hcan, &TxHeader_IMU_Gyro, Gyro, &TxMailbox)!= HAL_OK){
 800122a:	4b31      	ldr	r3, [pc, #196]	@ (80012f0 <StartIMUTask+0x20c>)
 800122c:	4a38      	ldr	r2, [pc, #224]	@ (8001310 <StartIMUTask+0x22c>)
 800122e:	4939      	ldr	r1, [pc, #228]	@ (8001314 <StartIMUTask+0x230>)
 8001230:	4831      	ldr	r0, [pc, #196]	@ (80012f8 <StartIMUTask+0x214>)
 8001232:	f002 fe82 	bl	8003f3a <HAL_CAN_AddTxMessage>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <StartIMUTask+0x15c>
		  Error_Handler();																//Transmit CAN Message, if not succeed then error handle
 800123c:	f001 facf 	bl	80027de <Error_Handler>
	}
	osDelay(1);
 8001240:	2001      	movs	r0, #1
 8001242:	f007 fa4c 	bl	80086de <osDelay>

////// REMOVE THIS PART IF BUG HAPPEN
	readMag(&mx, &my, &mz);
 8001246:	4a34      	ldr	r2, [pc, #208]	@ (8001318 <StartIMUTask+0x234>)
 8001248:	4934      	ldr	r1, [pc, #208]	@ (800131c <StartIMUTask+0x238>)
 800124a:	4835      	ldr	r0, [pc, #212]	@ (8001320 <StartIMUTask+0x23c>)
 800124c:	f000 fc37 	bl	8001abe <readMag>
	Magne[0]=(mx+128)*100; Magne[1]=(my+128)*100; Magne[2]=(mz+128)*100;
 8001250:	4b33      	ldr	r3, [pc, #204]	@ (8001320 <StartIMUTask+0x23c>)
 8001252:	edd3 7a00 	vldr	s15, [r3]
 8001256:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001324 <StartIMUTask+0x240>
 800125a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800125e:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001328 <StartIMUTask+0x244>
 8001262:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001266:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800126a:	edc7 7a00 	vstr	s15, [r7]
 800126e:	783b      	ldrb	r3, [r7, #0]
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4b2e      	ldr	r3, [pc, #184]	@ (800132c <StartIMUTask+0x248>)
 8001274:	701a      	strb	r2, [r3, #0]
 8001276:	4b29      	ldr	r3, [pc, #164]	@ (800131c <StartIMUTask+0x238>)
 8001278:	edd3 7a00 	vldr	s15, [r3]
 800127c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001324 <StartIMUTask+0x240>
 8001280:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001284:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001328 <StartIMUTask+0x244>
 8001288:	ee67 7a87 	vmul.f32	s15, s15, s14
 800128c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001290:	edc7 7a00 	vstr	s15, [r7]
 8001294:	783b      	ldrb	r3, [r7, #0]
 8001296:	b2da      	uxtb	r2, r3
 8001298:	4b24      	ldr	r3, [pc, #144]	@ (800132c <StartIMUTask+0x248>)
 800129a:	705a      	strb	r2, [r3, #1]
 800129c:	4b1e      	ldr	r3, [pc, #120]	@ (8001318 <StartIMUTask+0x234>)
 800129e:	edd3 7a00 	vldr	s15, [r3]
 80012a2:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001324 <StartIMUTask+0x240>
 80012a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012aa:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001328 <StartIMUTask+0x244>
 80012ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b6:	edc7 7a00 	vstr	s15, [r7]
 80012ba:	783b      	ldrb	r3, [r7, #0]
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4b1b      	ldr	r3, [pc, #108]	@ (800132c <StartIMUTask+0x248>)
 80012c0:	709a      	strb	r2, [r3, #2]

	if(HAL_CAN_AddTxMessage(&hcan, &TxHeader_IMU_Mag, Magne, &TxMailbox)!= HAL_OK){
 80012c2:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <StartIMUTask+0x20c>)
 80012c4:	4a19      	ldr	r2, [pc, #100]	@ (800132c <StartIMUTask+0x248>)
 80012c6:	491a      	ldr	r1, [pc, #104]	@ (8001330 <StartIMUTask+0x24c>)
 80012c8:	480b      	ldr	r0, [pc, #44]	@ (80012f8 <StartIMUTask+0x214>)
 80012ca:	f002 fe36 	bl	8003f3a <HAL_CAN_AddTxMessage>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <StartIMUTask+0x1f4>
			  Error_Handler();																//Transmit CAN Message, if not succeed then error handle
 80012d4:	f001 fa83 	bl	80027de <Error_Handler>
		}

	osDelay(1);
 80012d8:	2001      	movs	r0, #1
 80012da:	f007 fa00 	bl	80086de <osDelay>
	readAccel(&ax, &ay, &az);
 80012de:	e705      	b.n	80010ec <StartIMUTask+0x8>
 80012e0:	20000458 	.word	0x20000458
 80012e4:	20000454 	.word	0x20000454
 80012e8:	20000450 	.word	0x20000450
 80012ec:	20000474 	.word	0x20000474
 80012f0:	20000504 	.word	0x20000504
 80012f4:	200004b4 	.word	0x200004b4
 80012f8:	20000128 	.word	0x20000128
 80012fc:	20000464 	.word	0x20000464
 8001300:	20000460 	.word	0x20000460
 8001304:	2000045c 	.word	0x2000045c
 8001308:	43750000 	.word	0x43750000
 800130c:	3fe00000 	.word	0x3fe00000
 8001310:	20000478 	.word	0x20000478
 8001314:	200004cc 	.word	0x200004cc
 8001318:	20000470 	.word	0x20000470
 800131c:	2000046c 	.word	0x2000046c
 8001320:	20000468 	.word	0x20000468
 8001324:	43000000 	.word	0x43000000
 8001328:	42c80000 	.word	0x42c80000
 800132c:	2000047c 	.word	0x2000047c
 8001330:	200004e4 	.word	0x200004e4

08001334 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800133a:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <MX_GPIO_Init+0x5c>)
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	4a14      	ldr	r2, [pc, #80]	@ (8001390 <MX_GPIO_Init+0x5c>)
 8001340:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001344:	6153      	str	r3, [r2, #20]
 8001346:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <MX_GPIO_Init+0x5c>)
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <MX_GPIO_Init+0x5c>)
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	4a0e      	ldr	r2, [pc, #56]	@ (8001390 <MX_GPIO_Init+0x5c>)
 8001358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800135c:	6153      	str	r3, [r2, #20]
 800135e:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <MX_GPIO_Init+0x5c>)
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <MX_GPIO_Init+0x5c>)
 800136c:	695b      	ldr	r3, [r3, #20]
 800136e:	4a08      	ldr	r2, [pc, #32]	@ (8001390 <MX_GPIO_Init+0x5c>)
 8001370:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001374:	6153      	str	r3, [r2, #20]
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <MX_GPIO_Init+0x5c>)
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

}
 8001382:	bf00      	nop
 8001384:	3714      	adds	r7, #20
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	40021000 	.word	0x40021000

08001394 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001398:	4b1b      	ldr	r3, [pc, #108]	@ (8001408 <MX_I2C1_Init+0x74>)
 800139a:	4a1c      	ldr	r2, [pc, #112]	@ (800140c <MX_I2C1_Init+0x78>)
 800139c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001410 <MX_I2C1_Init+0x7c>)
 80013a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013a4:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013aa:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b0:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013b6:	4b14      	ldr	r3, [pc, #80]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013bc:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013be:	2200      	movs	r2, #0
 80013c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c2:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013ce:	480e      	ldr	r0, [pc, #56]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013d0:	f003 fde6 	bl	8004fa0 <HAL_I2C_Init>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013da:	f001 fa00 	bl	80027de <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013de:	2100      	movs	r1, #0
 80013e0:	4809      	ldr	r0, [pc, #36]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013e2:	f004 fb2d 	bl	8005a40 <HAL_I2CEx_ConfigAnalogFilter>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013ec:	f001 f9f7 	bl	80027de <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013f0:	2100      	movs	r1, #0
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013f4:	f004 fb6f 	bl	8005ad6 <HAL_I2CEx_ConfigDigitalFilter>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013fe:	f001 f9ee 	bl	80027de <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200003b4 	.word	0x200003b4
 800140c:	40005400 	.word	0x40005400
 8001410:	00201d2b 	.word	0x00201d2b

08001414 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08a      	sub	sp, #40	@ 0x28
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a17      	ldr	r2, [pc, #92]	@ (8001490 <HAL_I2C_MspInit+0x7c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d127      	bne.n	8001486 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001436:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <HAL_I2C_MspInit+0x80>)
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	4a16      	ldr	r2, [pc, #88]	@ (8001494 <HAL_I2C_MspInit+0x80>)
 800143c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001440:	6153      	str	r3, [r2, #20]
 8001442:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <HAL_I2C_MspInit+0x80>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800144e:	23c0      	movs	r3, #192	@ 0xc0
 8001450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001452:	2312      	movs	r3, #18
 8001454:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800145e:	2304      	movs	r3, #4
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	480b      	ldr	r0, [pc, #44]	@ (8001498 <HAL_I2C_MspInit+0x84>)
 800146a:	f003 fc27 	bl	8004cbc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800146e:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <HAL_I2C_MspInit+0x80>)
 8001470:	69db      	ldr	r3, [r3, #28]
 8001472:	4a08      	ldr	r2, [pc, #32]	@ (8001494 <HAL_I2C_MspInit+0x80>)
 8001474:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001478:	61d3      	str	r3, [r2, #28]
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_I2C_MspInit+0x80>)
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001486:	bf00      	nop
 8001488:	3728      	adds	r7, #40	@ 0x28
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40005400 	.word	0x40005400
 8001494:	40021000 	.word	0x40021000
 8001498:	48000400 	.word	0x48000400

0800149c <init>:
float gRes, aRes, mRes;

struct IMUSettings settings;

void init()
{
 800149c:	b480      	push	{r7}
 800149e:	b091      	sub	sp, #68	@ 0x44
 80014a0:	af00      	add	r7, sp, #0
	int16_t gBiasRaw[3], aBiasRaw[3], mBiasRaw[3];
	float gBias[3], aBias[3], mBias[3];
	settings.gyro.enabled = 1;
 80014a2:	4b57      	ldr	r3, [pc, #348]	@ (8001600 <init+0x164>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	721a      	strb	r2, [r3, #8]
	settings.gyro.enableX = 1;
 80014a8:	4b55      	ldr	r3, [pc, #340]	@ (8001600 <init+0x164>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	755a      	strb	r2, [r3, #21]
	settings.gyro.enableY = 1;
 80014ae:	4b54      	ldr	r3, [pc, #336]	@ (8001600 <init+0x164>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	759a      	strb	r2, [r3, #22]
	settings.gyro.enableZ = 1;
 80014b4:	4b52      	ldr	r3, [pc, #328]	@ (8001600 <init+0x164>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	75da      	strb	r2, [r3, #23]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 80014ba:	4b51      	ldr	r3, [pc, #324]	@ (8001600 <init+0x164>)
 80014bc:	22f5      	movs	r2, #245	@ 0xf5
 80014be:	815a      	strh	r2, [r3, #10]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 6;
 80014c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001600 <init+0x164>)
 80014c2:	2206      	movs	r2, #6
 80014c4:	731a      	strb	r2, [r3, #12]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 80014c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001600 <init+0x164>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	735a      	strb	r2, [r3, #13]
	settings.gyro.lowPowerEnable = 0;
 80014cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001600 <init+0x164>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	739a      	strb	r2, [r3, #14]
	settings.gyro.HPFEnable = 0;
 80014d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001600 <init+0x164>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	73da      	strb	r2, [r3, #15]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is true.
	settings.gyro.HPFCutoff = 0;
 80014d8:	4b49      	ldr	r3, [pc, #292]	@ (8001600 <init+0x164>)
 80014da:	2200      	movs	r2, #0
 80014dc:	741a      	strb	r2, [r3, #16]
	settings.gyro.flipX = 0;
 80014de:	4b48      	ldr	r3, [pc, #288]	@ (8001600 <init+0x164>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	745a      	strb	r2, [r3, #17]
	settings.gyro.flipY = 0;
 80014e4:	4b46      	ldr	r3, [pc, #280]	@ (8001600 <init+0x164>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	749a      	strb	r2, [r3, #18]
	settings.gyro.flipZ = 0;
 80014ea:	4b45      	ldr	r3, [pc, #276]	@ (8001600 <init+0x164>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	74da      	strb	r2, [r3, #19]
	settings.gyro.orientation = 0;
 80014f0:	4b43      	ldr	r3, [pc, #268]	@ (8001600 <init+0x164>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	751a      	strb	r2, [r3, #20]
	settings.gyro.latchInterrupt = 1;
 80014f6:	4b42      	ldr	r3, [pc, #264]	@ (8001600 <init+0x164>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	761a      	strb	r2, [r3, #24]
	

	settings.accel.enabled = 1;
 80014fc:	4b40      	ldr	r3, [pc, #256]	@ (8001600 <init+0x164>)
 80014fe:	2201      	movs	r2, #1
 8001500:	769a      	strb	r2, [r3, #26]
	settings.accel.enableX = 1;
 8001502:	4b3f      	ldr	r3, [pc, #252]	@ (8001600 <init+0x164>)
 8001504:	2201      	movs	r2, #1
 8001506:	775a      	strb	r2, [r3, #29]
	settings.accel.enableY = 1;
 8001508:	4b3d      	ldr	r3, [pc, #244]	@ (8001600 <init+0x164>)
 800150a:	2201      	movs	r2, #1
 800150c:	779a      	strb	r2, [r3, #30]
	settings.accel.enableZ = 1;
 800150e:	4b3c      	ldr	r3, [pc, #240]	@ (8001600 <init+0x164>)
 8001510:	2201      	movs	r2, #1
 8001512:	77da      	strb	r2, [r3, #31]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 8001514:	4b3a      	ldr	r3, [pc, #232]	@ (8001600 <init+0x164>)
 8001516:	2202      	movs	r2, #2
 8001518:	76da      	strb	r2, [r3, #27]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 800151a:	4b39      	ldr	r3, [pc, #228]	@ (8001600 <init+0x164>)
 800151c:	2206      	movs	r2, #6
 800151e:	771a      	strb	r2, [r3, #28]
	// Accel cutoff freqeuncy can be any value between -1 - 3. 
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 8001520:	4b37      	ldr	r3, [pc, #220]	@ (8001600 <init+0x164>)
 8001522:	22ff      	movs	r2, #255	@ 0xff
 8001524:	f883 2020 	strb.w	r2, [r3, #32]
	settings.accel.highResEnable = 0;
 8001528:	4b35      	ldr	r3, [pc, #212]	@ (8001600 <init+0x164>)
 800152a:	2200      	movs	r2, #0
 800152c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 8001530:	4b33      	ldr	r3, [pc, #204]	@ (8001600 <init+0x164>)
 8001532:	2200      	movs	r2, #0
 8001534:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	
	settings.mag.enabled = 1;
 8001538:	4b31      	ldr	r3, [pc, #196]	@ (8001600 <init+0x164>)
 800153a:	2201      	movs	r2, #1
 800153c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 8001540:	4b2f      	ldr	r3, [pc, #188]	@ (8001600 <init+0x164>)
 8001542:	2204      	movs	r2, #4
 8001544:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 8001548:	4b2d      	ldr	r3, [pc, #180]	@ (8001600 <init+0x164>)
 800154a:	2207      	movs	r2, #7
 800154c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	settings.mag.tempCompensationEnable = 0;
 8001550:	4b2b      	ldr	r3, [pc, #172]	@ (8001600 <init+0x164>)
 8001552:	2200      	movs	r2, #0
 8001554:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 8001558:	4b29      	ldr	r3, [pc, #164]	@ (8001600 <init+0x164>)
 800155a:	2203      	movs	r2, #3
 800155c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	settings.mag.ZPerformance = 3;
 8001560:	4b27      	ldr	r3, [pc, #156]	@ (8001600 <init+0x164>)
 8001562:	2203      	movs	r2, #3
 8001564:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	settings.mag.lowPowerEnable = 0;
 8001568:	4b25      	ldr	r3, [pc, #148]	@ (8001600 <init+0x164>)
 800156a:	2200      	movs	r2, #0
 800156c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 8001570:	4b23      	ldr	r3, [pc, #140]	@ (8001600 <init+0x164>)
 8001572:	2200      	movs	r2, #0
 8001574:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

	settings.temp.enabled = 1;
 8001578:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <init+0x164>)
 800157a:	2201      	movs	r2, #1
 800157c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	
	for (int i=0; i<3; i++)
 8001580:	2300      	movs	r3, #0
 8001582:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001584:	e02f      	b.n	80015e6 <init+0x14a>
	{
		gBias[i] = 0;
 8001586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	3340      	adds	r3, #64	@ 0x40
 800158c:	443b      	add	r3, r7
 800158e:	3b28      	subs	r3, #40	@ 0x28
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 8001596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	3340      	adds	r3, #64	@ 0x40
 800159c:	443b      	add	r3, r7
 800159e:	3b34      	subs	r3, #52	@ 0x34
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 80015a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	3340      	adds	r3, #64	@ 0x40
 80015ac:	443b      	add	r3, r7
 80015ae:	3b40      	subs	r3, #64	@ 0x40
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 80015b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	3340      	adds	r3, #64	@ 0x40
 80015bc:	443b      	add	r3, r7
 80015be:	2200      	movs	r2, #0
 80015c0:	f823 2c0c 	strh.w	r2, [r3, #-12]
		aBiasRaw[i] = 0;
 80015c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	3340      	adds	r3, #64	@ 0x40
 80015ca:	443b      	add	r3, r7
 80015cc:	2200      	movs	r2, #0
 80015ce:	f823 2c14 	strh.w	r2, [r3, #-20]
		mBiasRaw[i] = 0;
 80015d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	3340      	adds	r3, #64	@ 0x40
 80015d8:	443b      	add	r3, r7
 80015da:	2200      	movs	r2, #0
 80015dc:	f823 2c1c 	strh.w	r2, [r3, #-28]
	for (int i=0; i<3; i++)
 80015e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015e2:	3301      	adds	r3, #1
 80015e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	ddcc      	ble.n	8001586 <init+0xea>
	}
	_autoCalc = 0;
 80015ec:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <init+0x168>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
}
 80015f2:	bf00      	nop
 80015f4:	3744      	adds	r7, #68	@ 0x44
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20000418 	.word	0x20000418
 8001604:	2000040a 	.word	0x2000040a

08001608 <begin>:


uint16_t begin(uint8_t agAddress, uint8_t mAddress, I2C_HandleTypeDef *hi2c1)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	603a      	str	r2, [r7, #0]
 8001612:	71fb      	strb	r3, [r7, #7]
 8001614:	460b      	mov	r3, r1
 8001616:	71bb      	strb	r3, [r7, #6]
	// Set device settings, they are used in many other places
	settings.device.commInterface = IMU_MODE_I2C;
 8001618:	4b21      	ldr	r3, [pc, #132]	@ (80016a0 <begin+0x98>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = agAddress;
 800161e:	4a20      	ldr	r2, [pc, #128]	@ (80016a0 <begin+0x98>)
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	7053      	strb	r3, [r2, #1]
	settings.device.mAddress = mAddress;
 8001624:	4a1e      	ldr	r2, [pc, #120]	@ (80016a0 <begin+0x98>)
 8001626:	79bb      	ldrb	r3, [r7, #6]
 8001628:	7093      	strb	r3, [r2, #2]
	settings.device.hi2c1 = hi2c1;
 800162a:	4a1d      	ldr	r2, [pc, #116]	@ (80016a0 <begin+0x98>)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	6053      	str	r3, [r2, #4]
	
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 8001630:	4b1b      	ldr	r3, [pc, #108]	@ (80016a0 <begin+0x98>)
 8001632:	785a      	ldrb	r2, [r3, #1]
 8001634:	4b1b      	ldr	r3, [pc, #108]	@ (80016a4 <begin+0x9c>)
 8001636:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 8001638:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <begin+0x98>)
 800163a:	789a      	ldrb	r2, [r3, #2]
 800163c:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <begin+0xa0>)
 800163e:	701a      	strb	r2, [r3, #0]
	
	init();
 8001640:	f7ff ff2c 	bl	800149c <init>
	
	constrainScales();
 8001644:	f000 fcb0 	bl	8001fa8 <constrainScales>
	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 8001648:	f000 fbf0 	bl	8001e2c <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 800164c:	f000 fc64 	bl	8001f18 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 8001650:	f000 fc18 	bl	8001e84 <calcaRes>
	// But if they forget, we could start the hardware here.
	// settings.device.i2c->begin();	// Initialize I2C library
		
	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 8001654:	200f      	movs	r0, #15
 8001656:	f000 fd91 	bl	800217c <mReadByte>
 800165a:	4603      	mov	r3, r0
 800165c:	73fb      	strb	r3, [r7, #15]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 800165e:	200f      	movs	r0, #15
 8001660:	f000 fd38 	bl	80020d4 <xgReadByte>
 8001664:	4603      	mov	r3, r0
 8001666:	73bb      	strb	r3, [r7, #14]
	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 8001668:	7bbb      	ldrb	r3, [r7, #14]
 800166a:	b21b      	sxth	r3, r3
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	b21a      	sxth	r2, r3
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	b21b      	sxth	r3, r3
 8001674:	4313      	orrs	r3, r2
 8001676:	b21b      	sxth	r3, r3
 8001678:	81bb      	strh	r3, [r7, #12]
	
	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 800167a:	89bb      	ldrh	r3, [r7, #12]
 800167c:	f646 023d 	movw	r2, #26685	@ 0x683d
 8001680:	4293      	cmp	r3, r2
 8001682:	d001      	beq.n	8001688 <begin+0x80>
		return 0;
 8001684:	2300      	movs	r3, #0
 8001686:	e006      	b.n	8001696 <begin+0x8e>
	
	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 8001688:	f000 f810 	bl	80016ac <initGyro>
	
	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 800168c:	f000 f8aa 	bl	80017e4 <initAccel>
	
	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 8001690:	f000 f932 	bl	80018f8 <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 8001694:	89bb      	ldrh	r3, [r7, #12]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000418 	.word	0x20000418
 80016a4:	20000409 	.word	0x20000409
 80016a8:	20000408 	.word	0x20000408

080016ac <initGyro>:

void initGyro()
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection
	
	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 80016b6:	4b4a      	ldr	r3, [pc, #296]	@ (80017e0 <initGyro+0x134>)
 80016b8:	7a1b      	ldrb	r3, [r3, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d003      	beq.n	80016c6 <initGyro+0x1a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 80016be:	4b48      	ldr	r3, [pc, #288]	@ (80017e0 <initGyro+0x134>)
 80016c0:	7b1b      	ldrb	r3, [r3, #12]
 80016c2:	015b      	lsls	r3, r3, #5
 80016c4:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.gyro.scale)
 80016c6:	4b46      	ldr	r3, [pc, #280]	@ (80017e0 <initGyro+0x134>)
 80016c8:	895b      	ldrh	r3, [r3, #10]
 80016ca:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016ce:	d003      	beq.n	80016d8 <initGyro+0x2c>
 80016d0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80016d4:	d005      	beq.n	80016e2 <initGyro+0x36>
 80016d6:	e009      	b.n	80016ec <initGyro+0x40>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	f043 0308 	orr.w	r3, r3, #8
 80016de:	71fb      	strb	r3, [r7, #7]
			break;
 80016e0:	e004      	b.n	80016ec <initGyro+0x40>
		case 2000:
			tempRegValue |= (0x3 << 3);
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	f043 0318 	orr.w	r3, r3, #24
 80016e8:	71fb      	strb	r3, [r7, #7]
			break;
 80016ea:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 80016ec:	4b3c      	ldr	r3, [pc, #240]	@ (80017e0 <initGyro+0x134>)
 80016ee:	7b5b      	ldrb	r3, [r3, #13]
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	f003 0303 	and.w	r3, r3, #3
 80016f6:	b25a      	sxtb	r2, r3
 80016f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	4619      	mov	r1, r3
 8001706:	2010      	movs	r0, #16
 8001708:	f000 fc94 	bl	8002034 <xgWriteByte>
	
	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);	
 800170c:	2100      	movs	r1, #0
 800170e:	2011      	movs	r0, #17
 8001710:	f000 fc90 	bl	8002034 <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8001714:	4b32      	ldr	r3, [pc, #200]	@ (80017e0 <initGyro+0x134>)
 8001716:	7b9b      	ldrb	r3, [r3, #14]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <initGyro+0x74>
 800171c:	2380      	movs	r3, #128	@ 0x80
 800171e:	e000      	b.n	8001722 <initGyro+0x76>
 8001720:	2300      	movs	r3, #0
 8001722:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8001724:	4b2e      	ldr	r3, [pc, #184]	@ (80017e0 <initGyro+0x134>)
 8001726:	7bdb      	ldrb	r3, [r3, #15]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d00a      	beq.n	8001742 <initGyro+0x96>
	{
		tempRegValue |= (1<<6) | (settings.gyro.HPFCutoff & 0x0F);
 800172c:	4b2c      	ldr	r3, [pc, #176]	@ (80017e0 <initGyro+0x134>)
 800172e:	7c1b      	ldrb	r3, [r3, #16]
 8001730:	f003 030f 	and.w	r3, r3, #15
 8001734:	b2da      	uxtb	r2, r3
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	4313      	orrs	r3, r2
 800173a:	b2db      	uxtb	r3, r3
 800173c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001740:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	4619      	mov	r1, r3
 8001746:	2012      	movs	r0, #18
 8001748:	f000 fc74 	bl	8002034 <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8001750:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <initGyro+0x134>)
 8001752:	7ddb      	ldrb	r3, [r3, #23]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d003      	beq.n	8001760 <initGyro+0xb4>
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	f043 0320 	orr.w	r3, r3, #32
 800175e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8001760:	4b1f      	ldr	r3, [pc, #124]	@ (80017e0 <initGyro+0x134>)
 8001762:	7d9b      	ldrb	r3, [r3, #22]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d003      	beq.n	8001770 <initGyro+0xc4>
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	f043 0310 	orr.w	r3, r3, #16
 800176e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8001770:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <initGyro+0x134>)
 8001772:	7d5b      	ldrb	r3, [r3, #21]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <initGyro+0xd4>
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	f043 0308 	orr.w	r3, r3, #8
 800177e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8001780:	4b17      	ldr	r3, [pc, #92]	@ (80017e0 <initGyro+0x134>)
 8001782:	7e1b      	ldrb	r3, [r3, #24]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <initGyro+0xe4>
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	f043 0302 	orr.w	r3, r3, #2
 800178e:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	4619      	mov	r1, r3
 8001794:	201e      	movs	r0, #30
 8001796:	f000 fc4d 	bl	8002034 <xgWriteByte>
	
	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 800179e:	4b10      	ldr	r3, [pc, #64]	@ (80017e0 <initGyro+0x134>)
 80017a0:	7c5b      	ldrb	r3, [r3, #17]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <initGyro+0x102>
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	f043 0320 	orr.w	r3, r3, #32
 80017ac:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <initGyro+0x134>)
 80017b0:	7c9b      	ldrb	r3, [r3, #18]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d003      	beq.n	80017be <initGyro+0x112>
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	f043 0310 	orr.w	r3, r3, #16
 80017bc:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 80017be:	4b08      	ldr	r3, [pc, #32]	@ (80017e0 <initGyro+0x134>)
 80017c0:	7cdb      	ldrb	r3, [r3, #19]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d003      	beq.n	80017ce <initGyro+0x122>
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	f043 0308 	orr.w	r3, r3, #8
 80017cc:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	4619      	mov	r1, r3
 80017d2:	2013      	movs	r0, #19
 80017d4:	f000 fc2e 	bl	8002034 <xgWriteByte>
}
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000418 	.word	0x20000418

080017e4 <initAccel>:

void initAccel()
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 80017ee:	4b41      	ldr	r3, [pc, #260]	@ (80018f4 <initAccel+0x110>)
 80017f0:	7fdb      	ldrb	r3, [r3, #31]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <initAccel+0x1a>
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 80017fe:	4b3d      	ldr	r3, [pc, #244]	@ (80018f4 <initAccel+0x110>)
 8001800:	7f9b      	ldrb	r3, [r3, #30]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d003      	beq.n	800180e <initAccel+0x2a>
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	f043 0310 	orr.w	r3, r3, #16
 800180c:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 800180e:	4b39      	ldr	r3, [pc, #228]	@ (80018f4 <initAccel+0x110>)
 8001810:	7f5b      	ldrb	r3, [r3, #29]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <initAccel+0x3a>
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	f043 0308 	orr.w	r3, r3, #8
 800181c:	71fb      	strb	r3, [r7, #7]
	
	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	4619      	mov	r1, r3
 8001822:	201f      	movs	r0, #31
 8001824:	f000 fc06 	bl	8002034 <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 800182c:	4b31      	ldr	r3, [pc, #196]	@ (80018f4 <initAccel+0x110>)
 800182e:	7e9b      	ldrb	r3, [r3, #26]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d009      	beq.n	8001848 <initAccel+0x64>
	{
		tempRegValue |= (settings.accel.sampleRate & 0x07) << 5;
 8001834:	4b2f      	ldr	r3, [pc, #188]	@ (80018f4 <initAccel+0x110>)
 8001836:	7f1b      	ldrb	r3, [r3, #28]
 8001838:	b25b      	sxtb	r3, r3
 800183a:	015b      	lsls	r3, r3, #5
 800183c:	b25a      	sxtb	r2, r3
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	4313      	orrs	r3, r2
 8001844:	b25b      	sxtb	r3, r3
 8001846:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 8001848:	4b2a      	ldr	r3, [pc, #168]	@ (80018f4 <initAccel+0x110>)
 800184a:	7edb      	ldrb	r3, [r3, #27]
 800184c:	2b10      	cmp	r3, #16
 800184e:	d010      	beq.n	8001872 <initAccel+0x8e>
 8001850:	2b10      	cmp	r3, #16
 8001852:	dc13      	bgt.n	800187c <initAccel+0x98>
 8001854:	2b04      	cmp	r3, #4
 8001856:	d002      	beq.n	800185e <initAccel+0x7a>
 8001858:	2b08      	cmp	r3, #8
 800185a:	d005      	beq.n	8001868 <initAccel+0x84>
 800185c:	e00e      	b.n	800187c <initAccel+0x98>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	f043 0310 	orr.w	r3, r3, #16
 8001864:	71fb      	strb	r3, [r7, #7]
			break;
 8001866:	e009      	b.n	800187c <initAccel+0x98>
		case 8:
			tempRegValue |= (0x3 << 3);
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	f043 0318 	orr.w	r3, r3, #24
 800186e:	71fb      	strb	r3, [r7, #7]
			break;
 8001870:	e004      	b.n	800187c <initAccel+0x98>
		case 16:
			tempRegValue |= (0x1 << 3);
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	f043 0308 	orr.w	r3, r3, #8
 8001878:	71fb      	strb	r3, [r7, #7]
			break;
 800187a:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 800187c:	4b1d      	ldr	r3, [pc, #116]	@ (80018f4 <initAccel+0x110>)
 800187e:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8001882:	2b00      	cmp	r3, #0
 8001884:	db0e      	blt.n	80018a4 <initAccel+0xc0>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 800188e:	4b19      	ldr	r3, [pc, #100]	@ (80018f4 <initAccel+0x110>)
 8001890:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8001894:	f003 0303 	and.w	r3, r3, #3
 8001898:	b25a      	sxtb	r2, r3
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	4313      	orrs	r3, r2
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	4619      	mov	r1, r3
 80018a8:	2020      	movs	r0, #32
 80018aa:	f000 fbc3 	bl	8002034 <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 80018b2:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <initAccel+0x110>)
 80018b4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d011      	beq.n	80018e0 <initAccel+0xfc>
	{
		tempRegValue |= (1<<7); // Set HR bit
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018c2:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 80018c4:	4b0b      	ldr	r3, [pc, #44]	@ (80018f4 <initAccel+0x110>)
 80018c6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80018ca:	b25b      	sxtb	r3, r3
 80018cc:	015b      	lsls	r3, r3, #5
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80018d4:	b25a      	sxtb	r2, r3
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	4313      	orrs	r3, r2
 80018dc:	b25b      	sxtb	r3, r3
 80018de:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	4619      	mov	r1, r3
 80018e4:	2021      	movs	r0, #33	@ 0x21
 80018e6:	f000 fba5 	bl	8002034 <xgWriteByte>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000418 	.word	0x20000418

080018f8 <initMag>:
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}

void initMag()
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 8001902:	4b41      	ldr	r3, [pc, #260]	@ (8001a08 <initMag+0x110>)
 8001904:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001908:	2b00      	cmp	r3, #0
 800190a:	d003      	beq.n	8001914 <initMag+0x1c>
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001912:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8001914:	4b3c      	ldr	r3, [pc, #240]	@ (8001a08 <initMag+0x110>)
 8001916:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800191a:	b25b      	sxtb	r3, r3
 800191c:	015b      	lsls	r3, r3, #5
 800191e:	b25b      	sxtb	r3, r3
 8001920:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001924:	b25a      	sxtb	r2, r3
 8001926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192a:	4313      	orrs	r3, r2
 800192c:	b25b      	sxtb	r3, r3
 800192e:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 8001930:	4b35      	ldr	r3, [pc, #212]	@ (8001a08 <initMag+0x110>)
 8001932:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001936:	b25b      	sxtb	r3, r3
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	b25b      	sxtb	r3, r3
 800193c:	f003 031c 	and.w	r3, r3, #28
 8001940:	b25a      	sxtb	r2, r3
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	4313      	orrs	r3, r2
 8001948:	b25b      	sxtb	r3, r3
 800194a:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	4619      	mov	r1, r3
 8001950:	2020      	movs	r0, #32
 8001952:	f000 fb97 	bl	8002084 <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 800195a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a08 <initMag+0x110>)
 800195c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001960:	2b10      	cmp	r3, #16
 8001962:	d010      	beq.n	8001986 <initMag+0x8e>
 8001964:	2b10      	cmp	r3, #16
 8001966:	dc13      	bgt.n	8001990 <initMag+0x98>
 8001968:	2b08      	cmp	r3, #8
 800196a:	d002      	beq.n	8001972 <initMag+0x7a>
 800196c:	2b0c      	cmp	r3, #12
 800196e:	d005      	beq.n	800197c <initMag+0x84>
 8001970:	e00e      	b.n	8001990 <initMag+0x98>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	f043 0320 	orr.w	r3, r3, #32
 8001978:	71fb      	strb	r3, [r7, #7]
		break;
 800197a:	e009      	b.n	8001990 <initMag+0x98>
	case 12:
		tempRegValue |= (0x2 << 5);
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001982:	71fb      	strb	r3, [r7, #7]
		break;
 8001984:	e004      	b.n	8001990 <initMag+0x98>
	case 16:
		tempRegValue |= (0x3 << 5);
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800198c:	71fb      	strb	r3, [r7, #7]
		break;
 800198e:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	4619      	mov	r1, r3
 8001994:	2021      	movs	r0, #33	@ 0x21
 8001996:	f000 fb75 	bl	8002084 <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 800199e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a08 <initMag+0x110>)
 80019a0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <initMag+0xb8>
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f043 0320 	orr.w	r3, r3, #32
 80019ae:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 80019b0:	4b15      	ldr	r3, [pc, #84]	@ (8001a08 <initMag+0x110>)
 80019b2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80019b6:	b25b      	sxtb	r3, r3
 80019b8:	f003 0303 	and.w	r3, r3, #3
 80019bc:	b25a      	sxtb	r2, r3
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	b25b      	sxtb	r3, r3
 80019c6:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	4619      	mov	r1, r3
 80019cc:	2022      	movs	r0, #34	@ 0x22
 80019ce:	f000 fb59 	bl	8002084 <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 80019d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <initMag+0x110>)
 80019d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	f003 030c 	and.w	r3, r3, #12
 80019e4:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	4619      	mov	r1, r3
 80019ea:	2023      	movs	r0, #35	@ 0x23
 80019ec:	f000 fb4a 	bl	8002084 <mWriteByte>
	
	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	4619      	mov	r1, r3
 80019f8:	2024      	movs	r0, #36	@ 0x24
 80019fa:	f000 fb43 	bl	8002084 <mWriteByte>
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000418 	.word	0x20000418

08001a0c <readAccel>:
	
	return ((status & (1<<axis)) >> axis);
}

void readAccel(float *x, float *y, float *z)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]

	int16_t ax, ay, az;
	uint8_t temp[6]; // We'll read six bytes from the accelerometer into temp	
	if ( xgReadBytes(OUT_X_L_XL, temp, 6) == 6 ) // Read 6 bytes, beginning at OUT_X_L_XL
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	2206      	movs	r2, #6
 8001a1e:	4619      	mov	r1, r3
 8001a20:	2028      	movs	r0, #40	@ 0x28
 8001a22:	f000 fb7f 	bl	8002124 <xgReadBytes>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b06      	cmp	r3, #6
 8001a2a:	d117      	bne.n	8001a5c <readAccel+0x50>
	{
		ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8001a2c:	7d7b      	ldrb	r3, [r7, #21]
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	021b      	lsls	r3, r3, #8
 8001a32:	b21a      	sxth	r2, r3
 8001a34:	7d3b      	ldrb	r3, [r7, #20]
 8001a36:	b21b      	sxth	r3, r3
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	83fb      	strh	r3, [r7, #30]
		ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8001a3c:	7dfb      	ldrb	r3, [r7, #23]
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	021b      	lsls	r3, r3, #8
 8001a42:	b21a      	sxth	r2, r3
 8001a44:	7dbb      	ldrb	r3, [r7, #22]
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	83bb      	strh	r3, [r7, #28]
		az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 8001a4c:	7e7b      	ldrb	r3, [r7, #25]
 8001a4e:	b21b      	sxth	r3, r3
 8001a50:	021b      	lsls	r3, r3, #8
 8001a52:	b21a      	sxth	r2, r3
 8001a54:	7e3b      	ldrb	r3, [r7, #24]
 8001a56:	b21b      	sxth	r3, r3
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	837b      	strh	r3, [r7, #26]
	}
	*x = calcAccel(ax);
 8001a5c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001a60:	ee07 3a90 	vmov	s15, r3
 8001a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a68:	eeb0 0a67 	vmov.f32	s0, s15
 8001a6c:	f000 f8f0 	bl	8001c50 <calcAccel>
 8001a70:	eef0 7a40 	vmov.f32	s15, s0
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	edc3 7a00 	vstr	s15, [r3]
	*y = calcAccel(ay);
 8001a7a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001a7e:	ee07 3a90 	vmov	s15, r3
 8001a82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a86:	eeb0 0a67 	vmov.f32	s0, s15
 8001a8a:	f000 f8e1 	bl	8001c50 <calcAccel>
 8001a8e:	eef0 7a40 	vmov.f32	s15, s0
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	edc3 7a00 	vstr	s15, [r3]
	*z = calcAccel(az);
 8001a98:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa8:	f000 f8d2 	bl	8001c50 <calcAccel>
 8001aac:	eef0 7a40 	vmov.f32	s15, s0
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	edc3 7a00 	vstr	s15, [r3]

}
 8001ab6:	bf00      	nop
 8001ab8:	3720      	adds	r7, #32
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <readMag>:



void readMag(float *x, float *y, float *z)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b088      	sub	sp, #32
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	60f8      	str	r0, [r7, #12]
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]
	int16_t mx, my, mz;
	uint8_t temp[6]; // We'll read six bytes from the mag into temp	
	if ( mReadBytes(OUT_X_L_M, temp, 6) == 6) // Read 6 bytes, beginning at OUT_X_L_M
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	2206      	movs	r2, #6
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	2028      	movs	r0, #40	@ 0x28
 8001ad4:	f000 fb7a 	bl	80021cc <mReadBytes>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b06      	cmp	r3, #6
 8001adc:	d117      	bne.n	8001b0e <readMag+0x50>
	{
		mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 8001ade:	7d7b      	ldrb	r3, [r7, #21]
 8001ae0:	b21b      	sxth	r3, r3
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	b21a      	sxth	r2, r3
 8001ae6:	7d3b      	ldrb	r3, [r7, #20]
 8001ae8:	b21b      	sxth	r3, r3
 8001aea:	4313      	orrs	r3, r2
 8001aec:	83fb      	strh	r3, [r7, #30]
		my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 8001aee:	7dfb      	ldrb	r3, [r7, #23]
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	b21a      	sxth	r2, r3
 8001af6:	7dbb      	ldrb	r3, [r7, #22]
 8001af8:	b21b      	sxth	r3, r3
 8001afa:	4313      	orrs	r3, r2
 8001afc:	83bb      	strh	r3, [r7, #28]
		mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 8001afe:	7e7b      	ldrb	r3, [r7, #25]
 8001b00:	b21b      	sxth	r3, r3
 8001b02:	021b      	lsls	r3, r3, #8
 8001b04:	b21a      	sxth	r2, r3
 8001b06:	7e3b      	ldrb	r3, [r7, #24]
 8001b08:	b21b      	sxth	r3, r3
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	837b      	strh	r3, [r7, #26]
	}
	*x = calcMag(mx);
 8001b0e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001b12:	ee07 3a90 	vmov	s15, r3
 8001b16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b1e:	f000 f8ad 	bl	8001c7c <calcMag>
 8001b22:	eef0 7a40 	vmov.f32	s15, s0
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	edc3 7a00 	vstr	s15, [r3]
	*y = calcMag(my);
 8001b2c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001b30:	ee07 3a90 	vmov	s15, r3
 8001b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b38:	eeb0 0a67 	vmov.f32	s0, s15
 8001b3c:	f000 f89e 	bl	8001c7c <calcMag>
 8001b40:	eef0 7a40 	vmov.f32	s15, s0
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	edc3 7a00 	vstr	s15, [r3]
	*z = calcMag(mz);
 8001b4a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b56:	eeb0 0a67 	vmov.f32	s0, s15
 8001b5a:	f000 f88f 	bl	8001c7c <calcMag>
 8001b5e:	eef0 7a40 	vmov.f32	s15, s0
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	edc3 7a00 	vstr	s15, [r3]
}
 8001b68:	bf00      	nop
 8001b6a:	3720      	adds	r7, #32
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <readGyro>:
	}
	return temperature;
}

void readGyro(float *x, float *y, float *z)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
	int16_t gx, gy, gz;
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	if ( xgReadBytes(OUT_X_L_G, temp, 6) == 6) // Read 6 bytes, beginning at OUT_X_L_G
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	2206      	movs	r2, #6
 8001b82:	4619      	mov	r1, r3
 8001b84:	2018      	movs	r0, #24
 8001b86:	f000 facd 	bl	8002124 <xgReadBytes>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b06      	cmp	r3, #6
 8001b8e:	d117      	bne.n	8001bc0 <readGyro+0x50>
	{
		gx = (temp[1] << 8) | temp[0]; // Store x-axis values into gx
 8001b90:	7d7b      	ldrb	r3, [r7, #21]
 8001b92:	b21b      	sxth	r3, r3
 8001b94:	021b      	lsls	r3, r3, #8
 8001b96:	b21a      	sxth	r2, r3
 8001b98:	7d3b      	ldrb	r3, [r7, #20]
 8001b9a:	b21b      	sxth	r3, r3
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	83fb      	strh	r3, [r7, #30]
		gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 8001ba0:	7dfb      	ldrb	r3, [r7, #23]
 8001ba2:	b21b      	sxth	r3, r3
 8001ba4:	021b      	lsls	r3, r3, #8
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	7dbb      	ldrb	r3, [r7, #22]
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	4313      	orrs	r3, r2
 8001bae:	83bb      	strh	r3, [r7, #28]
		gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 8001bb0:	7e7b      	ldrb	r3, [r7, #25]
 8001bb2:	b21b      	sxth	r3, r3
 8001bb4:	021b      	lsls	r3, r3, #8
 8001bb6:	b21a      	sxth	r2, r3
 8001bb8:	7e3b      	ldrb	r3, [r7, #24]
 8001bba:	b21b      	sxth	r3, r3
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	837b      	strh	r3, [r7, #26]
	}
	*x = calcGyro(gx);
 8001bc0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001bc4:	ee07 3a90 	vmov	s15, r3
 8001bc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bcc:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd0:	f000 f828 	bl	8001c24 <calcGyro>
 8001bd4:	eef0 7a40 	vmov.f32	s15, s0
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	edc3 7a00 	vstr	s15, [r3]
	*y = calcGyro(gy);
 8001bde:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001be2:	ee07 3a90 	vmov	s15, r3
 8001be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bea:	eeb0 0a67 	vmov.f32	s0, s15
 8001bee:	f000 f819 	bl	8001c24 <calcGyro>
 8001bf2:	eef0 7a40 	vmov.f32	s15, s0
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	edc3 7a00 	vstr	s15, [r3]
	*z = calcGyro(gz);
 8001bfc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001c00:	ee07 3a90 	vmov	s15, r3
 8001c04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c08:	eeb0 0a67 	vmov.f32	s0, s15
 8001c0c:	f000 f80a 	bl	8001c24 <calcGyro>
 8001c10:	eef0 7a40 	vmov.f32	s15, s0
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	edc3 7a00 	vstr	s15, [r3]
}
 8001c1a:	bf00      	nop
 8001c1c:	3720      	adds	r7, #32
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <calcGyro>:



float calcGyro(float gyro)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	ed87 0a01 	vstr	s0, [r7, #4]
	return gyro*gRes;
 8001c2e:	4b07      	ldr	r3, [pc, #28]	@ (8001c4c <calcGyro+0x28>)
 8001c30:	ed93 7a00 	vldr	s14, [r3]
 8001c34:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c38:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	2000040c 	.word	0x2000040c

08001c50 <calcAccel>:

float calcAccel(float accel)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	ed87 0a01 	vstr	s0, [r7, #4]
	return accel*aRes;
 8001c5a:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <calcAccel+0x28>)
 8001c5c:	ed93 7a00 	vldr	s14, [r3]
 8001c60:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c64:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001c68:	eeb0 0a67 	vmov.f32	s0, s15
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	20000410 	.word	0x20000410

08001c7c <calcMag>:

float calcMag(float mag)
{	
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	ed87 0a01 	vstr	s0, [r7, #4]
	return mag * mRes;
 8001c86:	4b07      	ldr	r3, [pc, #28]	@ (8001ca4 <calcMag+0x28>)
 8001c88:	ed93 7a00 	vldr	s14, [r3]
 8001c8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c90:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001c94:	eeb0 0a67 	vmov.f32	s0, s15
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	20000414 	.word	0x20000414

08001ca8 <setGyroScale>:

void setGyroScale(uint16_t gScl)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 8001cb2:	2010      	movs	r0, #16
 8001cb4:	f000 fa0e 	bl	80020d4 <xgReadByte>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	f023 0318 	bic.w	r3, r3, #24
 8001cc2:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 8001cc4:	88fb      	ldrh	r3, [r7, #6]
 8001cc6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001cca:	d003      	beq.n	8001cd4 <setGyroScale+0x2c>
 8001ccc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001cd0:	d009      	beq.n	8001ce6 <setGyroScale+0x3e>
 8001cd2:	e011      	b.n	8001cf8 <setGyroScale+0x50>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	f043 0308 	orr.w	r3, r3, #8
 8001cda:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d18 <setGyroScale+0x70>)
 8001cde:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001ce2:	815a      	strh	r2, [r3, #10]
			break;
 8001ce4:	e00c      	b.n	8001d00 <setGyroScale+0x58>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	f043 0318 	orr.w	r3, r3, #24
 8001cec:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 8001cee:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <setGyroScale+0x70>)
 8001cf0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001cf4:	815a      	strh	r2, [r3, #10]
			break;
 8001cf6:	e003      	b.n	8001d00 <setGyroScale+0x58>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 8001cf8:	4b07      	ldr	r3, [pc, #28]	@ (8001d18 <setGyroScale+0x70>)
 8001cfa:	22f5      	movs	r2, #245	@ 0xf5
 8001cfc:	815a      	strh	r2, [r3, #10]
			break;
 8001cfe:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	4619      	mov	r1, r3
 8001d04:	2010      	movs	r0, #16
 8001d06:	f000 f995 	bl	8002034 <xgWriteByte>
	
	calcgRes();	
 8001d0a:	f000 f88f 	bl	8001e2c <calcgRes>
}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000418 	.word	0x20000418

08001d1c <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 8001d26:	2020      	movs	r0, #32
 8001d28:	f000 f9d4 	bl	80020d4 <xgReadByte>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	f023 0318 	bic.w	r3, r3, #24
 8001d36:	73fb      	strb	r3, [r7, #15]
	
	switch (aScl)
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	2b10      	cmp	r3, #16
 8001d3c:	d016      	beq.n	8001d6c <setAccelScale+0x50>
 8001d3e:	2b10      	cmp	r3, #16
 8001d40:	dc1c      	bgt.n	8001d7c <setAccelScale+0x60>
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d002      	beq.n	8001d4c <setAccelScale+0x30>
 8001d46:	2b08      	cmp	r3, #8
 8001d48:	d008      	beq.n	8001d5c <setAccelScale+0x40>
 8001d4a:	e017      	b.n	8001d7c <setAccelScale+0x60>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	f043 0310 	orr.w	r3, r3, #16
 8001d52:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 8001d54:	4b11      	ldr	r3, [pc, #68]	@ (8001d9c <setAccelScale+0x80>)
 8001d56:	2204      	movs	r2, #4
 8001d58:	76da      	strb	r2, [r3, #27]
			break;
 8001d5a:	e013      	b.n	8001d84 <setAccelScale+0x68>
		case 8:
			tempRegValue |= (0x3 << 3);
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	f043 0318 	orr.w	r3, r3, #24
 8001d62:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 8001d64:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <setAccelScale+0x80>)
 8001d66:	2208      	movs	r2, #8
 8001d68:	76da      	strb	r2, [r3, #27]
			break;
 8001d6a:	e00b      	b.n	8001d84 <setAccelScale+0x68>
		case 16:
			tempRegValue |= (0x1 << 3);
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	f043 0308 	orr.w	r3, r3, #8
 8001d72:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 8001d74:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <setAccelScale+0x80>)
 8001d76:	2210      	movs	r2, #16
 8001d78:	76da      	strb	r2, [r3, #27]
			break;
 8001d7a:	e003      	b.n	8001d84 <setAccelScale+0x68>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 8001d7c:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <setAccelScale+0x80>)
 8001d7e:	2202      	movs	r2, #2
 8001d80:	76da      	strb	r2, [r3, #27]
			break;
 8001d82:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
 8001d86:	4619      	mov	r1, r3
 8001d88:	2020      	movs	r0, #32
 8001d8a:	f000 f953 	bl	8002034 <xgWriteByte>
	
	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 8001d8e:	f000 f879 	bl	8001e84 <calcaRes>
}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000418 	.word	0x20000418

08001da0 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 8001daa:	2021      	movs	r0, #33	@ 0x21
 8001dac:	f000 f9e6 	bl	800217c <mReadByte>
 8001db0:	4603      	mov	r3, r0
 8001db2:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001dba:	73fb      	strb	r3, [r7, #15]
	
	switch (mScl)
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	2b10      	cmp	r3, #16
 8001dc0:	d018      	beq.n	8001df4 <setMagScale+0x54>
 8001dc2:	2b10      	cmp	r3, #16
 8001dc4:	dc1f      	bgt.n	8001e06 <setMagScale+0x66>
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d002      	beq.n	8001dd0 <setMagScale+0x30>
 8001dca:	2b0c      	cmp	r3, #12
 8001dcc:	d009      	beq.n	8001de2 <setMagScale+0x42>
 8001dce:	e01a      	b.n	8001e06 <setMagScale+0x66>
	{
	case 8:
		temp |= (0x1 << 5);
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	f043 0320 	orr.w	r3, r3, #32
 8001dd6:	73fb      	strb	r3, [r7, #15]
		settings.mag.scale = 8;
 8001dd8:	4b13      	ldr	r3, [pc, #76]	@ (8001e28 <setMagScale+0x88>)
 8001dda:	2208      	movs	r2, #8
 8001ddc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		break;
 8001de0:	e016      	b.n	8001e10 <setMagScale+0x70>
	case 12:
		temp |= (0x2 << 5);
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
 8001de4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001de8:	73fb      	strb	r3, [r7, #15]
		settings.mag.scale = 12;
 8001dea:	4b0f      	ldr	r3, [pc, #60]	@ (8001e28 <setMagScale+0x88>)
 8001dec:	220c      	movs	r2, #12
 8001dee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		break;
 8001df2:	e00d      	b.n	8001e10 <setMagScale+0x70>
	case 16:
		temp |= (0x3 << 5);
 8001df4:	7bfb      	ldrb	r3, [r7, #15]
 8001df6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001dfa:	73fb      	strb	r3, [r7, #15]
		settings.mag.scale = 16;
 8001dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <setMagScale+0x88>)
 8001dfe:	2210      	movs	r2, #16
 8001e00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		break;
 8001e04:	e004      	b.n	8001e10 <setMagScale+0x70>
	default: // Otherwise we'll default to 4 gauss (00)
		settings.mag.scale = 4;
 8001e06:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <setMagScale+0x88>)
 8001e08:	2204      	movs	r2, #4
 8001e0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		break;
 8001e0e:	bf00      	nop
	}	
	
	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	4619      	mov	r1, r3
 8001e14:	2021      	movs	r0, #33	@ 0x21
 8001e16:	f000 f935 	bl	8002084 <mWriteByte>
	
	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 8001e1a:	f000 f87d 	bl	8001f18 <calcmRes>
}
 8001e1e:	bf00      	nop
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000418 	.word	0x20000418

08001e2c <calcgRes>:
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
}

void calcgRes()
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
	switch (settings.gyro.scale)
 8001e30:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <calcgRes+0x44>)
 8001e32:	895b      	ldrh	r3, [r3, #10]
 8001e34:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e38:	d010      	beq.n	8001e5c <calcgRes+0x30>
 8001e3a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e3e:	dc11      	bgt.n	8001e64 <calcgRes+0x38>
 8001e40:	2bf5      	cmp	r3, #245	@ 0xf5
 8001e42:	d003      	beq.n	8001e4c <calcgRes+0x20>
 8001e44:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001e48:	d004      	beq.n	8001e54 <calcgRes+0x28>
		break;
	case 2000:
		gRes = SENSITIVITY_GYROSCOPE_2000;
		break;
	default:
		break;
 8001e4a:	e00b      	b.n	8001e64 <calcgRes+0x38>
		gRes = SENSITIVITY_GYROSCOPE_245;
 8001e4c:	4b09      	ldr	r3, [pc, #36]	@ (8001e74 <calcgRes+0x48>)
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e78 <calcgRes+0x4c>)
 8001e50:	601a      	str	r2, [r3, #0]
		break;
 8001e52:	e008      	b.n	8001e66 <calcgRes+0x3a>
		gRes = SENSITIVITY_GYROSCOPE_500;
 8001e54:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <calcgRes+0x48>)
 8001e56:	4a09      	ldr	r2, [pc, #36]	@ (8001e7c <calcgRes+0x50>)
 8001e58:	601a      	str	r2, [r3, #0]
		break;
 8001e5a:	e004      	b.n	8001e66 <calcgRes+0x3a>
		gRes = SENSITIVITY_GYROSCOPE_2000;
 8001e5c:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <calcgRes+0x48>)
 8001e5e:	4a08      	ldr	r2, [pc, #32]	@ (8001e80 <calcgRes+0x54>)
 8001e60:	601a      	str	r2, [r3, #0]
		break;
 8001e62:	e000      	b.n	8001e66 <calcgRes+0x3a>
		break;
 8001e64:	bf00      	nop
	}
}
 8001e66:	bf00      	nop
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	20000418 	.word	0x20000418
 8001e74:	2000040c 	.word	0x2000040c
 8001e78:	3c0f5c29 	.word	0x3c0f5c29
 8001e7c:	3c8f5c29 	.word	0x3c8f5c29
 8001e80:	3d8f5c29 	.word	0x3d8f5c29

08001e84 <calcaRes>:

void calcaRes()
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
	switch (settings.accel.scale)
 8001e88:	4b1d      	ldr	r3, [pc, #116]	@ (8001f00 <calcaRes+0x7c>)
 8001e8a:	7edb      	ldrb	r3, [r3, #27]
 8001e8c:	3b02      	subs	r3, #2
 8001e8e:	2b0e      	cmp	r3, #14
 8001e90:	d830      	bhi.n	8001ef4 <calcaRes+0x70>
 8001e92:	a201      	add	r2, pc, #4	@ (adr r2, 8001e98 <calcaRes+0x14>)
 8001e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e98:	08001ed5 	.word	0x08001ed5
 8001e9c:	08001ef5 	.word	0x08001ef5
 8001ea0:	08001edd 	.word	0x08001edd
 8001ea4:	08001ef5 	.word	0x08001ef5
 8001ea8:	08001ef5 	.word	0x08001ef5
 8001eac:	08001ef5 	.word	0x08001ef5
 8001eb0:	08001ee5 	.word	0x08001ee5
 8001eb4:	08001ef5 	.word	0x08001ef5
 8001eb8:	08001ef5 	.word	0x08001ef5
 8001ebc:	08001ef5 	.word	0x08001ef5
 8001ec0:	08001ef5 	.word	0x08001ef5
 8001ec4:	08001ef5 	.word	0x08001ef5
 8001ec8:	08001ef5 	.word	0x08001ef5
 8001ecc:	08001ef5 	.word	0x08001ef5
 8001ed0:	08001eed 	.word	0x08001eed
	{
	case 2:
		aRes = SENSITIVITY_ACCELEROMETER_2;
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <calcaRes+0x80>)
 8001ed6:	4a0c      	ldr	r2, [pc, #48]	@ (8001f08 <calcaRes+0x84>)
 8001ed8:	601a      	str	r2, [r3, #0]
		break;
 8001eda:	e00c      	b.n	8001ef6 <calcaRes+0x72>
	case 4:
		aRes = SENSITIVITY_ACCELEROMETER_4;
 8001edc:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <calcaRes+0x80>)
 8001ede:	4a0b      	ldr	r2, [pc, #44]	@ (8001f0c <calcaRes+0x88>)
 8001ee0:	601a      	str	r2, [r3, #0]
		break;
 8001ee2:	e008      	b.n	8001ef6 <calcaRes+0x72>
	case 8:
		aRes = SENSITIVITY_ACCELEROMETER_8;
 8001ee4:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <calcaRes+0x80>)
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <calcaRes+0x8c>)
 8001ee8:	601a      	str	r2, [r3, #0]
		break;
 8001eea:	e004      	b.n	8001ef6 <calcaRes+0x72>
	case 16:
		aRes = SENSITIVITY_ACCELEROMETER_16;
 8001eec:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <calcaRes+0x80>)
 8001eee:	4a09      	ldr	r2, [pc, #36]	@ (8001f14 <calcaRes+0x90>)
 8001ef0:	601a      	str	r2, [r3, #0]
		break;
 8001ef2:	e000      	b.n	8001ef6 <calcaRes+0x72>
	default:
		break;
 8001ef4:	bf00      	nop
	}
}
 8001ef6:	bf00      	nop
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	20000418 	.word	0x20000418
 8001f04:	20000410 	.word	0x20000410
 8001f08:	387fda40 	.word	0x387fda40
 8001f0c:	38ffda40 	.word	0x38ffda40
 8001f10:	397fda40 	.word	0x397fda40
 8001f14:	3a3fe3b0 	.word	0x3a3fe3b0

08001f18 <calcmRes>:

void calcmRes()
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
	switch (settings.mag.scale)
 8001f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f90 <calcmRes+0x78>)
 8001f1e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f22:	3b04      	subs	r3, #4
 8001f24:	2b0c      	cmp	r3, #12
 8001f26:	d82d      	bhi.n	8001f84 <calcmRes+0x6c>
 8001f28:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <calcmRes+0x18>)
 8001f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f2e:	bf00      	nop
 8001f30:	08001f65 	.word	0x08001f65
 8001f34:	08001f85 	.word	0x08001f85
 8001f38:	08001f85 	.word	0x08001f85
 8001f3c:	08001f85 	.word	0x08001f85
 8001f40:	08001f6d 	.word	0x08001f6d
 8001f44:	08001f85 	.word	0x08001f85
 8001f48:	08001f85 	.word	0x08001f85
 8001f4c:	08001f85 	.word	0x08001f85
 8001f50:	08001f75 	.word	0x08001f75
 8001f54:	08001f85 	.word	0x08001f85
 8001f58:	08001f85 	.word	0x08001f85
 8001f5c:	08001f85 	.word	0x08001f85
 8001f60:	08001f7d 	.word	0x08001f7d
	{
	case 4:
		mRes = SENSITIVITY_MAGNETOMETER_4;
 8001f64:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <calcmRes+0x7c>)
 8001f66:	4a0c      	ldr	r2, [pc, #48]	@ (8001f98 <calcmRes+0x80>)
 8001f68:	601a      	str	r2, [r3, #0]
		break;
 8001f6a:	e00b      	b.n	8001f84 <calcmRes+0x6c>
	case 8:
		mRes = SENSITIVITY_MAGNETOMETER_8;
 8001f6c:	4b09      	ldr	r3, [pc, #36]	@ (8001f94 <calcmRes+0x7c>)
 8001f6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001f9c <calcmRes+0x84>)
 8001f70:	601a      	str	r2, [r3, #0]
		break;
 8001f72:	e007      	b.n	8001f84 <calcmRes+0x6c>
	case 12:
		mRes = SENSITIVITY_MAGNETOMETER_12;
 8001f74:	4b07      	ldr	r3, [pc, #28]	@ (8001f94 <calcmRes+0x7c>)
 8001f76:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa0 <calcmRes+0x88>)
 8001f78:	601a      	str	r2, [r3, #0]
		break;
 8001f7a:	e003      	b.n	8001f84 <calcmRes+0x6c>
	case 16:
		mRes = SENSITIVITY_MAGNETOMETER_16;
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <calcmRes+0x7c>)
 8001f7e:	4a09      	ldr	r2, [pc, #36]	@ (8001fa4 <calcmRes+0x8c>)
 8001f80:	601a      	str	r2, [r3, #0]
		break;
 8001f82:	bf00      	nop
	}	
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	20000418 	.word	0x20000418
 8001f94:	20000414 	.word	0x20000414
 8001f98:	3912ccf7 	.word	0x3912ccf7
 8001f9c:	39980b24 	.word	0x39980b24
 8001fa0:	39e1719f 	.word	0x39e1719f
 8001fa4:	3a180b24 	.word	0x3a180b24

08001fa8 <constrainScales>:
{
	return (xgReadByte(FIFO_SRC) & 0x3F);
}

void constrainScales()
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
 8001fac:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <constrainScales+0x88>)
 8001fae:	895b      	ldrh	r3, [r3, #10]
 8001fb0:	2bf5      	cmp	r3, #245	@ 0xf5
 8001fb2:	d00c      	beq.n	8001fce <constrainScales+0x26>
 8001fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8002030 <constrainScales+0x88>)
 8001fb6:	895b      	ldrh	r3, [r3, #10]
 8001fb8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001fbc:	d007      	beq.n	8001fce <constrainScales+0x26>
		(settings.gyro.scale != 2000))
 8001fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002030 <constrainScales+0x88>)
 8001fc0:	895b      	ldrh	r3, [r3, #10]
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
 8001fc2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001fc6:	d002      	beq.n	8001fce <constrainScales+0x26>
	{
		settings.gyro.scale = 245;
 8001fc8:	4b19      	ldr	r3, [pc, #100]	@ (8002030 <constrainScales+0x88>)
 8001fca:	22f5      	movs	r2, #245	@ 0xf5
 8001fcc:	815a      	strh	r2, [r3, #10]
	}
		
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
 8001fce:	4b18      	ldr	r3, [pc, #96]	@ (8002030 <constrainScales+0x88>)
 8001fd0:	7edb      	ldrb	r3, [r3, #27]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d00e      	beq.n	8001ff4 <constrainScales+0x4c>
 8001fd6:	4b16      	ldr	r3, [pc, #88]	@ (8002030 <constrainScales+0x88>)
 8001fd8:	7edb      	ldrb	r3, [r3, #27]
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d00a      	beq.n	8001ff4 <constrainScales+0x4c>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
 8001fde:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <constrainScales+0x88>)
 8001fe0:	7edb      	ldrb	r3, [r3, #27]
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d006      	beq.n	8001ff4 <constrainScales+0x4c>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
 8001fe6:	4b12      	ldr	r3, [pc, #72]	@ (8002030 <constrainScales+0x88>)
 8001fe8:	7edb      	ldrb	r3, [r3, #27]
 8001fea:	2b10      	cmp	r3, #16
 8001fec:	d002      	beq.n	8001ff4 <constrainScales+0x4c>
	{
		settings.accel.scale = 2;
 8001fee:	4b10      	ldr	r3, [pc, #64]	@ (8002030 <constrainScales+0x88>)
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	76da      	strb	r2, [r3, #27]
	}
		
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
 8001ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <constrainScales+0x88>)
 8001ff6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d012      	beq.n	8002024 <constrainScales+0x7c>
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <constrainScales+0x88>)
 8002000:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002004:	2b08      	cmp	r3, #8
 8002006:	d00d      	beq.n	8002024 <constrainScales+0x7c>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <constrainScales+0x88>)
 800200a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
 800200e:	2b0c      	cmp	r3, #12
 8002010:	d008      	beq.n	8002024 <constrainScales+0x7c>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
 8002012:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <constrainScales+0x88>)
 8002014:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002018:	2b10      	cmp	r3, #16
 800201a:	d003      	beq.n	8002024 <constrainScales+0x7c>
	{
		settings.mag.scale = 4;
 800201c:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <constrainScales+0x88>)
 800201e:	2204      	movs	r2, #4
 8002020:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	}
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	20000418 	.word	0x20000418

08002034 <xgWriteByte>:

void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	460a      	mov	r2, r1
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	4613      	mov	r3, r2
 8002042:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002044:	4b0d      	ldr	r3, [pc, #52]	@ (800207c <xgWriteByte+0x48>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d107      	bne.n	800205c <xgWriteByte+0x28>
		I2CwriteByte(_xgAddress, subAddress, data);
 800204c:	4b0c      	ldr	r3, [pc, #48]	@ (8002080 <xgWriteByte+0x4c>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	79ba      	ldrb	r2, [r7, #6]
 8002052:	79f9      	ldrb	r1, [r7, #7]
 8002054:	4618      	mov	r0, r3
 8002056:	f000 f915 	bl	8002284 <I2CwriteByte>
	else if (settings.device.commInterface == IMU_MODE_SPI)
		SPIwriteByte(_xgAddress, subAddress, data);
}
 800205a:	e00a      	b.n	8002072 <xgWriteByte+0x3e>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 800205c:	4b07      	ldr	r3, [pc, #28]	@ (800207c <xgWriteByte+0x48>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d106      	bne.n	8002072 <xgWriteByte+0x3e>
		SPIwriteByte(_xgAddress, subAddress, data);
 8002064:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <xgWriteByte+0x4c>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	79ba      	ldrb	r2, [r7, #6]
 800206a:	79f9      	ldrb	r1, [r7, #7]
 800206c:	4618      	mov	r0, r3
 800206e:	f000 f8d9 	bl	8002224 <SPIwriteByte>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000418 	.word	0x20000418
 8002080:	20000409 	.word	0x20000409

08002084 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	460a      	mov	r2, r1
 800208e:	71fb      	strb	r3, [r7, #7]
 8002090:	4613      	mov	r3, r2
 8002092:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002094:	4b0d      	ldr	r3, [pc, #52]	@ (80020cc <mWriteByte+0x48>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d107      	bne.n	80020ac <mWriteByte+0x28>
		I2CwriteByte(_mAddress, subAddress, data);
 800209c:	4b0c      	ldr	r3, [pc, #48]	@ (80020d0 <mWriteByte+0x4c>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	79ba      	ldrb	r2, [r7, #6]
 80020a2:	79f9      	ldrb	r1, [r7, #7]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 f8ed 	bl	8002284 <I2CwriteByte>
	else if (settings.device.commInterface == IMU_MODE_SPI)
		SPIwriteByte(_mAddress, subAddress, data);
}
 80020aa:	e00a      	b.n	80020c2 <mWriteByte+0x3e>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 80020ac:	4b07      	ldr	r3, [pc, #28]	@ (80020cc <mWriteByte+0x48>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d106      	bne.n	80020c2 <mWriteByte+0x3e>
		SPIwriteByte(_mAddress, subAddress, data);
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <mWriteByte+0x4c>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	79ba      	ldrb	r2, [r7, #6]
 80020ba:	79f9      	ldrb	r1, [r7, #7]
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 f8b1 	bl	8002224 <SPIwriteByte>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000418 	.word	0x20000418
 80020d0:	20000408 	.word	0x20000408

080020d4 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4603      	mov	r3, r0
 80020dc:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 80020de:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <xgReadByte+0x48>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d108      	bne.n	80020f8 <xgReadByte+0x24>
		return I2CreadByte(_xgAddress, subAddress);
 80020e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002120 <xgReadByte+0x4c>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	79fa      	ldrb	r2, [r7, #7]
 80020ec:	4611      	mov	r1, r2
 80020ee:	4618      	mov	r0, r3
 80020f0:	f000 f8e8 	bl	80022c4 <I2CreadByte>
 80020f4:	4603      	mov	r3, r0
 80020f6:	e00d      	b.n	8002114 <xgReadByte+0x40>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 80020f8:	4b08      	ldr	r3, [pc, #32]	@ (800211c <xgReadByte+0x48>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d108      	bne.n	8002112 <xgReadByte+0x3e>
		return SPIreadByte(_xgAddress, subAddress);
 8002100:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <xgReadByte+0x4c>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	79fa      	ldrb	r2, [r7, #7]
 8002106:	4611      	mov	r1, r2
 8002108:	4618      	mov	r0, r3
 800210a:	f000 f89a 	bl	8002242 <SPIreadByte>
 800210e:	4603      	mov	r3, r0
 8002110:	e000      	b.n	8002114 <xgReadByte+0x40>
	return -1;
 8002112:	23ff      	movs	r3, #255	@ 0xff
}
 8002114:	4618      	mov	r0, r3
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000418 	.word	0x20000418
 8002120:	20000409 	.word	0x20000409

08002124 <xgReadBytes>:

uint8_t xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	6039      	str	r1, [r7, #0]
 800212e:	71fb      	strb	r3, [r7, #7]
 8002130:	4613      	mov	r3, r2
 8002132:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002134:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <xgReadBytes+0x50>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d108      	bne.n	800214e <xgReadBytes+0x2a>
		return I2CreadBytes(_xgAddress, subAddress, dest, count);
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <xgReadBytes+0x54>)
 800213e:	7818      	ldrb	r0, [r3, #0]
 8002140:	79bb      	ldrb	r3, [r7, #6]
 8002142:	79f9      	ldrb	r1, [r7, #7]
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	f000 f8e9 	bl	800231c <I2CreadBytes>
 800214a:	4603      	mov	r3, r0
 800214c:	e00d      	b.n	800216a <xgReadBytes+0x46>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <xgReadBytes+0x50>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d108      	bne.n	8002168 <xgReadBytes+0x44>
		return SPIreadBytes(_xgAddress, subAddress, dest, count);
 8002156:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <xgReadBytes+0x54>)
 8002158:	7818      	ldrb	r0, [r3, #0]
 800215a:	79bb      	ldrb	r3, [r7, #6]
 800215c:	79f9      	ldrb	r1, [r7, #7]
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	f000 f87e 	bl	8002260 <SPIreadBytes>
 8002164:	4603      	mov	r3, r0
 8002166:	e000      	b.n	800216a <xgReadBytes+0x46>
	return -1;
 8002168:	23ff      	movs	r3, #255	@ 0xff
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000418 	.word	0x20000418
 8002178:	20000409 	.word	0x20000409

0800217c <mReadByte>:

uint8_t mReadByte(uint8_t subAddress)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002186:	4b0f      	ldr	r3, [pc, #60]	@ (80021c4 <mReadByte+0x48>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d108      	bne.n	80021a0 <mReadByte+0x24>
		return I2CreadByte(_mAddress, subAddress);
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <mReadByte+0x4c>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	79fa      	ldrb	r2, [r7, #7]
 8002194:	4611      	mov	r1, r2
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f894 	bl	80022c4 <I2CreadByte>
 800219c:	4603      	mov	r3, r0
 800219e:	e00d      	b.n	80021bc <mReadByte+0x40>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 80021a0:	4b08      	ldr	r3, [pc, #32]	@ (80021c4 <mReadByte+0x48>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d108      	bne.n	80021ba <mReadByte+0x3e>
		return SPIreadByte(_mAddress, subAddress);
 80021a8:	4b07      	ldr	r3, [pc, #28]	@ (80021c8 <mReadByte+0x4c>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	79fa      	ldrb	r2, [r7, #7]
 80021ae:	4611      	mov	r1, r2
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 f846 	bl	8002242 <SPIreadByte>
 80021b6:	4603      	mov	r3, r0
 80021b8:	e000      	b.n	80021bc <mReadByte+0x40>
	return -1;
 80021ba:	23ff      	movs	r3, #255	@ 0xff
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000418 	.word	0x20000418
 80021c8:	20000408 	.word	0x20000408

080021cc <mReadBytes>:

uint8_t mReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	71fb      	strb	r3, [r7, #7]
 80021d8:	4613      	mov	r3, r2
 80021da:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 80021dc:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <mReadBytes+0x50>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d108      	bne.n	80021f6 <mReadBytes+0x2a>
		return I2CreadBytes(_mAddress, subAddress, dest, count);
 80021e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <mReadBytes+0x54>)
 80021e6:	7818      	ldrb	r0, [r3, #0]
 80021e8:	79bb      	ldrb	r3, [r7, #6]
 80021ea:	79f9      	ldrb	r1, [r7, #7]
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	f000 f895 	bl	800231c <I2CreadBytes>
 80021f2:	4603      	mov	r3, r0
 80021f4:	e00d      	b.n	8002212 <mReadBytes+0x46>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <mReadBytes+0x50>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d108      	bne.n	8002210 <mReadBytes+0x44>
		return SPIreadBytes(_mAddress, subAddress, dest, count);
 80021fe:	4b08      	ldr	r3, [pc, #32]	@ (8002220 <mReadBytes+0x54>)
 8002200:	7818      	ldrb	r0, [r3, #0]
 8002202:	79bb      	ldrb	r3, [r7, #6]
 8002204:	79f9      	ldrb	r1, [r7, #7]
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	f000 f82a 	bl	8002260 <SPIreadBytes>
 800220c:	4603      	mov	r3, r0
 800220e:	e000      	b.n	8002212 <mReadBytes+0x46>
	return -1;
 8002210:	23ff      	movs	r3, #255	@ 0xff
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000418 	.word	0x20000418
 8002220:	20000408 	.word	0x20000408

08002224 <SPIwriteByte>:
{
	return;
}

void SPIwriteByte(uint8_t csPin, uint8_t subAddress, uint8_t data)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	71fb      	strb	r3, [r7, #7]
 800222e:	460b      	mov	r3, r1
 8002230:	71bb      	strb	r3, [r7, #6]
 8002232:	4613      	mov	r3, r2
 8002234:	717b      	strb	r3, [r7, #5]
	return;
 8002236:	bf00      	nop
}
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <SPIreadByte>:

uint8_t SPIreadByte(uint8_t csPin, uint8_t subAddress)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	4603      	mov	r3, r0
 800224a:	460a      	mov	r2, r1
 800224c:	71fb      	strb	r3, [r7, #7]
 800224e:	4613      	mov	r3, r2
 8002250:	71bb      	strb	r3, [r7, #6]
return 0;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <SPIreadBytes>:

uint8_t SPIreadBytes(uint8_t csPin, uint8_t subAddress,
							uint8_t * dest, uint8_t count)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	603a      	str	r2, [r7, #0]
 8002268:	461a      	mov	r2, r3
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
 800226e:	460b      	mov	r3, r1
 8002270:	71bb      	strb	r3, [r7, #6]
 8002272:	4613      	mov	r3, r2
 8002274:	717b      	strb	r3, [r7, #5]
return 0;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af02      	add	r7, sp, #8
 800228a:	4603      	mov	r3, r0
 800228c:	71fb      	strb	r3, [r7, #7]
 800228e:	460b      	mov	r3, r1
 8002290:	71bb      	strb	r3, [r7, #6]
 8002292:	4613      	mov	r3, r2
 8002294:	717b      	strb	r3, [r7, #5]
	uint8_t buffer[2] = {subAddress, data};
 8002296:	79bb      	ldrb	r3, [r7, #6]
 8002298:	733b      	strb	r3, [r7, #12]
 800229a:	797b      	ldrb	r3, [r7, #5]
 800229c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(settings.device.hi2c1, address<<1, buffer, 2, 100);
 800229e:	4b08      	ldr	r3, [pc, #32]	@ (80022c0 <I2CwriteByte+0x3c>)
 80022a0:	6858      	ldr	r0, [r3, #4]
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	b299      	uxth	r1, r3
 80022aa:	f107 020c 	add.w	r2, r7, #12
 80022ae:	2364      	movs	r3, #100	@ 0x64
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	2302      	movs	r3, #2
 80022b4:	f002 ff10 	bl	80050d8 <HAL_I2C_Master_Transmit>
}
 80022b8:	bf00      	nop
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000418 	.word	0x20000418

080022c4 <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af02      	add	r7, sp, #8
 80022ca:	4603      	mov	r3, r0
 80022cc:	460a      	mov	r2, r1
 80022ce:	71fb      	strb	r3, [r7, #7]
 80022d0:	4613      	mov	r3, r2
 80022d2:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer = subAddress;
 80022d4:	79bb      	ldrb	r3, [r7, #6]
 80022d6:	73fb      	strb	r3, [r7, #15]
	uint8_t readBuffer; // `data` will store the register data
	HAL_I2C_Master_Transmit(settings.device.hi2c1, address<<1, &buffer, 1, 100);
 80022d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002318 <I2CreadByte+0x54>)
 80022da:	6858      	ldr	r0, [r3, #4]
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	b29b      	uxth	r3, r3
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	b299      	uxth	r1, r3
 80022e4:	f107 020f 	add.w	r2, r7, #15
 80022e8:	2364      	movs	r3, #100	@ 0x64
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	2301      	movs	r3, #1
 80022ee:	f002 fef3 	bl	80050d8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(settings.device.hi2c1, address<<1, &readBuffer, 1,100);
 80022f2:	4b09      	ldr	r3, [pc, #36]	@ (8002318 <I2CreadByte+0x54>)
 80022f4:	6858      	ldr	r0, [r3, #4]
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	b299      	uxth	r1, r3
 80022fe:	f107 020e 	add.w	r2, r7, #14
 8002302:	2364      	movs	r3, #100	@ 0x64
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2301      	movs	r3, #1
 8002308:	f002 fffe 	bl	8005308 <HAL_I2C_Master_Receive>
	return readBuffer; 
 800230c:	7bbb      	ldrb	r3, [r7, #14]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000418 	.word	0x20000418

0800231c <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af02      	add	r7, sp, #8
 8002322:	603a      	str	r2, [r7, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	4603      	mov	r3, r0
 8002328:	71fb      	strb	r3, [r7, #7]
 800232a:	460b      	mov	r3, r1
 800232c:	71bb      	strb	r3, [r7, #6]
 800232e:	4613      	mov	r3, r2
 8002330:	717b      	strb	r3, [r7, #5]

	uint8_t buffer = subAddress; //subAddress | 0x80
 8002332:	79bb      	ldrb	r3, [r7, #6]
 8002334:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(settings.device.hi2c1, address<<1, &buffer, 1, 100);
 8002336:	4b0f      	ldr	r3, [pc, #60]	@ (8002374 <I2CreadBytes+0x58>)
 8002338:	6858      	ldr	r0, [r3, #4]
 800233a:	79fb      	ldrb	r3, [r7, #7]
 800233c:	b29b      	uxth	r3, r3
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	b299      	uxth	r1, r3
 8002342:	f107 020f 	add.w	r2, r7, #15
 8002346:	2364      	movs	r3, #100	@ 0x64
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	2301      	movs	r3, #1
 800234c:	f002 fec4 	bl	80050d8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(settings.device.hi2c1, address<<1, dest, count,100);
 8002350:	4b08      	ldr	r3, [pc, #32]	@ (8002374 <I2CreadBytes+0x58>)
 8002352:	6858      	ldr	r0, [r3, #4]
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	b29b      	uxth	r3, r3
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	b299      	uxth	r1, r3
 800235c:	797b      	ldrb	r3, [r7, #5]
 800235e:	b29b      	uxth	r3, r3
 8002360:	2264      	movs	r2, #100	@ 0x64
 8002362:	9200      	str	r2, [sp, #0]
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	f002 ffcf 	bl	8005308 <HAL_I2C_Master_Receive>
	return count;
 800236a:	797b      	ldrb	r3, [r7, #5]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20000418 	.word	0x20000418

08002378 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800237c:	f000 fc60 	bl	8002c40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002380:	f000 f846 	bl	8002410 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002384:	f7fe ffd6 	bl	8001334 <MX_GPIO_Init>
  MX_DMA_Init();
 8002388:	f7fe fd60 	bl	8000e4c <MX_DMA_Init>
  MX_ADC1_Init();
 800238c:	f7fe fbac 	bl	8000ae8 <MX_ADC1_Init>
  MX_CAN_Init();
 8002390:	f7fe fcac 	bl	8000cec <MX_CAN_Init>
  MX_TIM1_Init();
 8002394:	f000 fb18 	bl	80029c8 <MX_TIM1_Init>
  MX_I2C1_Init();
 8002398:	f7fe fffc 	bl	8001394 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);			//Start PWM generation for 1st channel
 800239c:	2100      	movs	r1, #0
 800239e:	4817      	ldr	r0, [pc, #92]	@ (80023fc <main+0x84>)
 80023a0:	f005 f850 	bl	8007444 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);			//Start PWM generation for 2nd channel
 80023a4:	2104      	movs	r1, #4
 80023a6:	4815      	ldr	r0, [pc, #84]	@ (80023fc <main+0x84>)
 80023a8:	f005 f84c 	bl	8007444 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1, ADC_input, 4); 			//Init ADC sampling continuous mode, DMA
 80023ac:	2204      	movs	r2, #4
 80023ae:	4914      	ldr	r1, [pc, #80]	@ (8002400 <main+0x88>)
 80023b0:	4814      	ldr	r0, [pc, #80]	@ (8002404 <main+0x8c>)
 80023b2:	f000 fe2b 	bl	800300c <HAL_ADC_Start_DMA>


  //I2C LSM9DS1 code init
  begin(0x6B, 0x1E, &hi2c1);	//Init I2C connection to IMU, 0x6B for Accel, Gyro; 0x1E for Magnetometer
 80023b6:	4a14      	ldr	r2, [pc, #80]	@ (8002408 <main+0x90>)
 80023b8:	211e      	movs	r1, #30
 80023ba:	206b      	movs	r0, #107	@ 0x6b
 80023bc:	f7ff f924 	bl	8001608 <begin>
  setMagScale(4);					//	4 8 12 16 gauss
 80023c0:	2004      	movs	r0, #4
 80023c2:	f7ff fced 	bl	8001da0 <setMagScale>
  setAccelScale(4);					//	2 4 8 16 g
 80023c6:	2004      	movs	r0, #4
 80023c8:	f7ff fca8 	bl	8001d1c <setAccelScale>
  setGyroScale(245);				//  245 500 2000 deg/sec
 80023cc:	20f5      	movs	r0, #245	@ 0xf5
 80023ce:	f7ff fc6b 	bl	8001ca8 <setGyroScale>

  //Init CAN Headers

  HAL_CAN_Start(&hcan);
 80023d2:	480e      	ldr	r0, [pc, #56]	@ (800240c <main+0x94>)
 80023d4:	f001 fd6d 	bl	8003eb2 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80023d8:	2102      	movs	r1, #2
 80023da:	480c      	ldr	r0, [pc, #48]	@ (800240c <main+0x94>)
 80023dc:	f001 ff9f 	bl	800431e <HAL_CAN_ActivateNotification>

  TxHeaderInit_Sensor();
 80023e0:	f000 f97e 	bl	80026e0 <TxHeaderInit_Sensor>
  TxHeaderInit_IMU_Accel();
 80023e4:	f000 f998 	bl	8002718 <TxHeaderInit_IMU_Accel>
  TxHeaderInit_IMU_Gyro();
 80023e8:	f000 f9b2 	bl	8002750 <TxHeaderInit_IMU_Gyro>
  TxHeaderInit_IMU_Mag();
 80023ec:	f000 f9cc 	bl	8002788 <TxHeaderInit_IMU_Mag>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80023f0:	f7fe fd88 	bl	8000f04 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80023f4:	f006 f920 	bl	8008638 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <main+0x80>
 80023fc:	2000055c 	.word	0x2000055c
 8002400:	20000444 	.word	0x20000444
 8002404:	20000094 	.word	0x20000094
 8002408:	200003b4 	.word	0x200003b4
 800240c:	20000128 	.word	0x20000128

08002410 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b096      	sub	sp, #88	@ 0x58
 8002414:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002416:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800241a:	2228      	movs	r2, #40	@ 0x28
 800241c:	2100      	movs	r1, #0
 800241e:	4618      	mov	r0, r3
 8002420:	f007 fb48 	bl	8009ab4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002424:	f107 031c 	add.w	r3, r7, #28
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002434:	1d3b      	adds	r3, r7, #4
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	60da      	str	r2, [r3, #12]
 8002440:	611a      	str	r2, [r3, #16]
 8002442:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002444:	2302      	movs	r3, #2
 8002446:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002448:	2301      	movs	r3, #1
 800244a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800244c:	2310      	movs	r3, #16
 800244e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002450:	2302      	movs	r3, #2
 8002452:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002454:	2300      	movs	r3, #0
 8002456:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002458:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800245c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800245e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002462:	4618      	mov	r0, r3
 8002464:	f003 fb84 	bl	8005b70 <HAL_RCC_OscConfig>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800246e:	f000 f9b6 	bl	80027de <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002472:	230f      	movs	r3, #15
 8002474:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002476:	2302      	movs	r3, #2
 8002478:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800247a:	2300      	movs	r3, #0
 800247c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800247e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002482:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002484:	2300      	movs	r3, #0
 8002486:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002488:	f107 031c 	add.w	r3, r7, #28
 800248c:	2102      	movs	r1, #2
 800248e:	4618      	mov	r0, r3
 8002490:	f004 fb7c 	bl	8006b8c <HAL_RCC_ClockConfig>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800249a:	f000 f9a0 	bl	80027de <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
 800249e:	f44f 5385 	mov.w	r3, #4256	@ 0x10a0
 80024a2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80024a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024a8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80024aa:	2300      	movs	r3, #0
 80024ac:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024b2:	1d3b      	adds	r3, r7, #4
 80024b4:	4618      	mov	r0, r3
 80024b6:	f004 fd8b 	bl	8006fd0 <HAL_RCCEx_PeriphCLKConfig>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80024c0:	f000 f98d 	bl	80027de <Error_Handler>
  }
}
 80024c4:	bf00      	nop
 80024c6:	3758      	adds	r7, #88	@ 0x58
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	0000      	movs	r0, r0
	...

080024d0 <CalcDist>:

/* USER CODE BEGIN 4 */
uint16_t CalcDist(uint16_t ADC12In){
 80024d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80024d4:	b084      	sub	sp, #16
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4603      	mov	r3, r0
 80024da:	80fb      	strh	r3, [r7, #6]
	uint16_t TempResult;
	TempResult=Coeff[0]*pow(ADC12In,5)+Coeff[1]*pow(ADC12In,4)+Coeff[2]*pow(ADC12In,3)+Coeff[3]*pow(ADC12In,2)+Coeff[4]*pow(ADC12In,1)+Coeff[5];
 80024dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002690 <CalcDist+0x1c0>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fd ffd9 	bl	8000498 <__aeabi_f2d>
 80024e6:	4604      	mov	r4, r0
 80024e8:	460d      	mov	r5, r1
 80024ea:	88fb      	ldrh	r3, [r7, #6]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fd ffb1 	bl	8000454 <__aeabi_ui2d>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	ed9f 1b5e 	vldr	d1, [pc, #376]	@ 8002670 <CalcDist+0x1a0>
 80024fa:	ec43 2b10 	vmov	d0, r2, r3
 80024fe:	f007 fb0b 	bl	8009b18 <pow>
 8002502:	ec53 2b10 	vmov	r2, r3, d0
 8002506:	4620      	mov	r0, r4
 8002508:	4629      	mov	r1, r5
 800250a:	f7fe f81d 	bl	8000548 <__aeabi_dmul>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	4690      	mov	r8, r2
 8002514:	4699      	mov	r9, r3
 8002516:	4b5e      	ldr	r3, [pc, #376]	@ (8002690 <CalcDist+0x1c0>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fd ffbc 	bl	8000498 <__aeabi_f2d>
 8002520:	4604      	mov	r4, r0
 8002522:	460d      	mov	r5, r1
 8002524:	88fb      	ldrh	r3, [r7, #6]
 8002526:	4618      	mov	r0, r3
 8002528:	f7fd ff94 	bl	8000454 <__aeabi_ui2d>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	ed9f 1b51 	vldr	d1, [pc, #324]	@ 8002678 <CalcDist+0x1a8>
 8002534:	ec43 2b10 	vmov	d0, r2, r3
 8002538:	f007 faee 	bl	8009b18 <pow>
 800253c:	ec53 2b10 	vmov	r2, r3, d0
 8002540:	4620      	mov	r0, r4
 8002542:	4629      	mov	r1, r5
 8002544:	f7fe f800 	bl	8000548 <__aeabi_dmul>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4640      	mov	r0, r8
 800254e:	4649      	mov	r1, r9
 8002550:	f7fd fe44 	bl	80001dc <__adddf3>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	4690      	mov	r8, r2
 800255a:	4699      	mov	r9, r3
 800255c:	4b4c      	ldr	r3, [pc, #304]	@ (8002690 <CalcDist+0x1c0>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	4618      	mov	r0, r3
 8002562:	f7fd ff99 	bl	8000498 <__aeabi_f2d>
 8002566:	4604      	mov	r4, r0
 8002568:	460d      	mov	r5, r1
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd ff71 	bl	8000454 <__aeabi_ui2d>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	ed9f 1b42 	vldr	d1, [pc, #264]	@ 8002680 <CalcDist+0x1b0>
 800257a:	ec43 2b10 	vmov	d0, r2, r3
 800257e:	f007 facb 	bl	8009b18 <pow>
 8002582:	ec53 2b10 	vmov	r2, r3, d0
 8002586:	4620      	mov	r0, r4
 8002588:	4629      	mov	r1, r5
 800258a:	f7fd ffdd 	bl	8000548 <__aeabi_dmul>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4640      	mov	r0, r8
 8002594:	4649      	mov	r1, r9
 8002596:	f7fd fe21 	bl	80001dc <__adddf3>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4690      	mov	r8, r2
 80025a0:	4699      	mov	r9, r3
 80025a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002690 <CalcDist+0x1c0>)
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fd ff76 	bl	8000498 <__aeabi_f2d>
 80025ac:	4604      	mov	r4, r0
 80025ae:	460d      	mov	r5, r1
 80025b0:	88fb      	ldrh	r3, [r7, #6]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fd ff4e 	bl	8000454 <__aeabi_ui2d>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	ed9f 1b32 	vldr	d1, [pc, #200]	@ 8002688 <CalcDist+0x1b8>
 80025c0:	ec43 2b10 	vmov	d0, r2, r3
 80025c4:	f007 faa8 	bl	8009b18 <pow>
 80025c8:	ec53 2b10 	vmov	r2, r3, d0
 80025cc:	4620      	mov	r0, r4
 80025ce:	4629      	mov	r1, r5
 80025d0:	f7fd ffba 	bl	8000548 <__aeabi_dmul>
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	4640      	mov	r0, r8
 80025da:	4649      	mov	r1, r9
 80025dc:	f7fd fdfe 	bl	80001dc <__adddf3>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4690      	mov	r8, r2
 80025e6:	4699      	mov	r9, r3
 80025e8:	4b29      	ldr	r3, [pc, #164]	@ (8002690 <CalcDist+0x1c0>)
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fd ff53 	bl	8000498 <__aeabi_f2d>
 80025f2:	4604      	mov	r4, r0
 80025f4:	460d      	mov	r5, r1
 80025f6:	88fb      	ldrh	r3, [r7, #6]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fd ff2b 	bl	8000454 <__aeabi_ui2d>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4620      	mov	r0, r4
 8002604:	4629      	mov	r1, r5
 8002606:	f7fd ff9f 	bl	8000548 <__aeabi_dmul>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	4640      	mov	r0, r8
 8002610:	4649      	mov	r1, r9
 8002612:	f7fd fde3 	bl	80001dc <__adddf3>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4614      	mov	r4, r2
 800261c:	461d      	mov	r5, r3
 800261e:	4b1c      	ldr	r3, [pc, #112]	@ (8002690 <CalcDist+0x1c0>)
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	4618      	mov	r0, r3
 8002624:	f7fd ff38 	bl	8000498 <__aeabi_f2d>
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	4620      	mov	r0, r4
 800262e:	4629      	mov	r1, r5
 8002630:	f7fd fdd4 	bl	80001dc <__adddf3>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4610      	mov	r0, r2
 800263a:	4619      	mov	r1, r3
 800263c:	f7fe fa34 	bl	8000aa8 <__aeabi_d2uiz>
 8002640:	4603      	mov	r3, r0
 8002642:	81fb      	strh	r3, [r7, #14]

	if(TempResult>=40&&TempResult<=290){
 8002644:	89fb      	ldrh	r3, [r7, #14]
 8002646:	2b27      	cmp	r3, #39	@ 0x27
 8002648:	d907      	bls.n	800265a <CalcDist+0x18a>
 800264a:	89fb      	ldrh	r3, [r7, #14]
 800264c:	f5b3 7f91 	cmp.w	r3, #290	@ 0x122
 8002650:	d803      	bhi.n	800265a <CalcDist+0x18a>
		return TempResult-35;			//to fit into uint8 range
 8002652:	89fb      	ldrh	r3, [r7, #14]
 8002654:	3b23      	subs	r3, #35	@ 0x23
 8002656:	b29b      	uxth	r3, r3
 8002658:	e005      	b.n	8002666 <CalcDist+0x196>
	}
	else {
		if(TempResult<40) return TempResult;   //0 àter debug
 800265a:	89fb      	ldrh	r3, [r7, #14]
 800265c:	2b27      	cmp	r3, #39	@ 0x27
 800265e:	d801      	bhi.n	8002664 <CalcDist+0x194>
 8002660:	89fb      	ldrh	r3, [r7, #14]
 8002662:	e000      	b.n	8002666 <CalcDist+0x196>
			else return TempResult;				//1
 8002664:	89fb      	ldrh	r3, [r7, #14]
		}
}
 8002666:	4618      	mov	r0, r3
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002670:	00000000 	.word	0x00000000
 8002674:	40140000 	.word	0x40140000
 8002678:	00000000 	.word	0x00000000
 800267c:	40100000 	.word	0x40100000
 8002680:	00000000 	.word	0x00000000
 8002684:	40080000 	.word	0x40080000
 8002688:	00000000 	.word	0x00000000
 800268c:	40000000 	.word	0x40000000
 8002690:	20000000 	.word	0x20000000

08002694 <ConvertToPWM_Signal>:

uint8_t ConvertToPWM_Signal(uint8_t OutVal, uint8_t in_min, uint8_t in_max, uint8_t out_min, uint8_t out_max){
 8002694:	b490      	push	{r4, r7}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	4604      	mov	r4, r0
 800269c:	4608      	mov	r0, r1
 800269e:	4611      	mov	r1, r2
 80026a0:	461a      	mov	r2, r3
 80026a2:	4623      	mov	r3, r4
 80026a4:	71fb      	strb	r3, [r7, #7]
 80026a6:	4603      	mov	r3, r0
 80026a8:	71bb      	strb	r3, [r7, #6]
 80026aa:	460b      	mov	r3, r1
 80026ac:	717b      	strb	r3, [r7, #5]
 80026ae:	4613      	mov	r3, r2
 80026b0:	713b      	strb	r3, [r7, #4]
	return (OutVal - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80026b2:	79fa      	ldrb	r2, [r7, #7]
 80026b4:	79bb      	ldrb	r3, [r7, #6]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	7c39      	ldrb	r1, [r7, #16]
 80026ba:	793a      	ldrb	r2, [r7, #4]
 80026bc:	1a8a      	subs	r2, r1, r2
 80026be:	fb03 f202 	mul.w	r2, r3, r2
 80026c2:	7979      	ldrb	r1, [r7, #5]
 80026c4:	79bb      	ldrb	r3, [r7, #6]
 80026c6:	1acb      	subs	r3, r1, r3
 80026c8:	fb92 f3f3 	sdiv	r3, r2, r3
 80026cc:	b2da      	uxtb	r2, r3
 80026ce:	793b      	ldrb	r3, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	b2db      	uxtb	r3, r3
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc90      	pop	{r4, r7}
 80026dc:	4770      	bx	lr
	...

080026e0 <TxHeaderInit_Sensor>:


void TxHeaderInit_Sensor(){
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
	TxHeader_Sensor.StdId=102;
 80026e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <TxHeaderInit_Sensor+0x34>)
 80026e6:	2266      	movs	r2, #102	@ 0x66
 80026e8:	601a      	str	r2, [r3, #0]
	TxHeader_Sensor.ExtId=0;
 80026ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002714 <TxHeaderInit_Sensor+0x34>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	605a      	str	r2, [r3, #4]
	TxHeader_Sensor.IDE=CAN_ID_STD;
 80026f0:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <TxHeaderInit_Sensor+0x34>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	609a      	str	r2, [r3, #8]
	TxHeader_Sensor.RTR=CAN_RTR_DATA;
 80026f6:	4b07      	ldr	r3, [pc, #28]	@ (8002714 <TxHeaderInit_Sensor+0x34>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	60da      	str	r2, [r3, #12]
	TxHeader_Sensor.DLC=4;
 80026fc:	4b05      	ldr	r3, [pc, #20]	@ (8002714 <TxHeaderInit_Sensor+0x34>)
 80026fe:	2204      	movs	r2, #4
 8002700:	611a      	str	r2, [r3, #16]
	TxHeader_Sensor.TransmitGlobalTime=DISABLE;
 8002702:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <TxHeaderInit_Sensor+0x34>)
 8002704:	2200      	movs	r2, #0
 8002706:	751a      	strb	r2, [r3, #20]
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	2000049c 	.word	0x2000049c

08002718 <TxHeaderInit_IMU_Accel>:

void TxHeaderInit_IMU_Accel(){
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
	TxHeader_IMU_Accel.StdId=103;
 800271c:	4b0b      	ldr	r3, [pc, #44]	@ (800274c <TxHeaderInit_IMU_Accel+0x34>)
 800271e:	2267      	movs	r2, #103	@ 0x67
 8002720:	601a      	str	r2, [r3, #0]
	TxHeader_IMU_Accel.ExtId=0;
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <TxHeaderInit_IMU_Accel+0x34>)
 8002724:	2200      	movs	r2, #0
 8002726:	605a      	str	r2, [r3, #4]
	TxHeader_IMU_Accel.IDE=CAN_ID_STD;
 8002728:	4b08      	ldr	r3, [pc, #32]	@ (800274c <TxHeaderInit_IMU_Accel+0x34>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
	TxHeader_IMU_Accel.RTR=CAN_RTR_DATA;
 800272e:	4b07      	ldr	r3, [pc, #28]	@ (800274c <TxHeaderInit_IMU_Accel+0x34>)
 8002730:	2200      	movs	r2, #0
 8002732:	60da      	str	r2, [r3, #12]
	TxHeader_IMU_Accel.DLC=3;
 8002734:	4b05      	ldr	r3, [pc, #20]	@ (800274c <TxHeaderInit_IMU_Accel+0x34>)
 8002736:	2203      	movs	r2, #3
 8002738:	611a      	str	r2, [r3, #16]
	TxHeader_IMU_Accel.TransmitGlobalTime=DISABLE;
 800273a:	4b04      	ldr	r3, [pc, #16]	@ (800274c <TxHeaderInit_IMU_Accel+0x34>)
 800273c:	2200      	movs	r2, #0
 800273e:	751a      	strb	r2, [r3, #20]
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	200004b4 	.word	0x200004b4

08002750 <TxHeaderInit_IMU_Gyro>:

void TxHeaderInit_IMU_Gyro(){
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
	TxHeader_IMU_Gyro.StdId=104;
 8002754:	4b0b      	ldr	r3, [pc, #44]	@ (8002784 <TxHeaderInit_IMU_Gyro+0x34>)
 8002756:	2268      	movs	r2, #104	@ 0x68
 8002758:	601a      	str	r2, [r3, #0]
	TxHeader_IMU_Gyro.ExtId=0;
 800275a:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <TxHeaderInit_IMU_Gyro+0x34>)
 800275c:	2200      	movs	r2, #0
 800275e:	605a      	str	r2, [r3, #4]
	TxHeader_IMU_Gyro.IDE=CAN_ID_STD;
 8002760:	4b08      	ldr	r3, [pc, #32]	@ (8002784 <TxHeaderInit_IMU_Gyro+0x34>)
 8002762:	2200      	movs	r2, #0
 8002764:	609a      	str	r2, [r3, #8]
	TxHeader_IMU_Gyro.RTR=CAN_RTR_DATA;
 8002766:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <TxHeaderInit_IMU_Gyro+0x34>)
 8002768:	2200      	movs	r2, #0
 800276a:	60da      	str	r2, [r3, #12]
	TxHeader_IMU_Gyro.DLC=3;
 800276c:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <TxHeaderInit_IMU_Gyro+0x34>)
 800276e:	2203      	movs	r2, #3
 8002770:	611a      	str	r2, [r3, #16]
	TxHeader_IMU_Gyro.TransmitGlobalTime=DISABLE;
 8002772:	4b04      	ldr	r3, [pc, #16]	@ (8002784 <TxHeaderInit_IMU_Gyro+0x34>)
 8002774:	2200      	movs	r2, #0
 8002776:	751a      	strb	r2, [r3, #20]
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	200004cc 	.word	0x200004cc

08002788 <TxHeaderInit_IMU_Mag>:

void TxHeaderInit_IMU_Mag(){
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
	TxHeader_IMU_Mag.StdId=105;
 800278c:	4b0b      	ldr	r3, [pc, #44]	@ (80027bc <TxHeaderInit_IMU_Mag+0x34>)
 800278e:	2269      	movs	r2, #105	@ 0x69
 8002790:	601a      	str	r2, [r3, #0]
	TxHeader_IMU_Mag.ExtId=0;
 8002792:	4b0a      	ldr	r3, [pc, #40]	@ (80027bc <TxHeaderInit_IMU_Mag+0x34>)
 8002794:	2200      	movs	r2, #0
 8002796:	605a      	str	r2, [r3, #4]
	TxHeader_IMU_Mag.IDE=CAN_ID_STD;
 8002798:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <TxHeaderInit_IMU_Mag+0x34>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
	TxHeader_IMU_Mag.RTR=CAN_RTR_DATA;
 800279e:	4b07      	ldr	r3, [pc, #28]	@ (80027bc <TxHeaderInit_IMU_Mag+0x34>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	60da      	str	r2, [r3, #12]
	TxHeader_IMU_Mag.DLC=3;
 80027a4:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <TxHeaderInit_IMU_Mag+0x34>)
 80027a6:	2203      	movs	r2, #3
 80027a8:	611a      	str	r2, [r3, #16]
	TxHeader_IMU_Mag.TransmitGlobalTime=DISABLE;
 80027aa:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <TxHeaderInit_IMU_Mag+0x34>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	751a      	strb	r2, [r3, #20]
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	200004e4 	.word	0x200004e4

080027c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d0:	d101      	bne.n	80027d6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80027d2:	f000 fa4b 	bl	8002c6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027de:	b480      	push	{r7}
 80027e0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027e2:	b672      	cpsid	i
}
 80027e4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027e6:	bf00      	nop
 80027e8:	e7fd      	b.n	80027e6 <Error_Handler+0x8>
	...

080027ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f2:	4b11      	ldr	r3, [pc, #68]	@ (8002838 <HAL_MspInit+0x4c>)
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	4a10      	ldr	r2, [pc, #64]	@ (8002838 <HAL_MspInit+0x4c>)
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	6193      	str	r3, [r2, #24]
 80027fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002838 <HAL_MspInit+0x4c>)
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	607b      	str	r3, [r7, #4]
 8002808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800280a:	4b0b      	ldr	r3, [pc, #44]	@ (8002838 <HAL_MspInit+0x4c>)
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	4a0a      	ldr	r2, [pc, #40]	@ (8002838 <HAL_MspInit+0x4c>)
 8002810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002814:	61d3      	str	r3, [r2, #28]
 8002816:	4b08      	ldr	r3, [pc, #32]	@ (8002838 <HAL_MspInit+0x4c>)
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800281e:	603b      	str	r3, [r7, #0]
 8002820:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002822:	2200      	movs	r2, #0
 8002824:	210f      	movs	r1, #15
 8002826:	f06f 0001 	mvn.w	r0, #1
 800282a:	f002 f885 	bl	8004938 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40021000 	.word	0x40021000

0800283c <HAL_InitTick>:
 800283c:	b580      	push	{r7, lr}
 800283e:	b08e      	sub	sp, #56	@ 0x38
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	2300      	movs	r3, #0
 8002846:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002848:	2300      	movs	r3, #0
 800284a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800284c:	4b34      	ldr	r3, [pc, #208]	@ (8002920 <HAL_InitTick+0xe4>)
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	4a33      	ldr	r2, [pc, #204]	@ (8002920 <HAL_InitTick+0xe4>)
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	61d3      	str	r3, [r2, #28]
 8002858:	4b31      	ldr	r3, [pc, #196]	@ (8002920 <HAL_InitTick+0xe4>)
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	60fb      	str	r3, [r7, #12]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f107 0210 	add.w	r2, r7, #16
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	4611      	mov	r1, r2
 800286e:	4618      	mov	r0, r3
 8002870:	f004 fb7c 	bl	8006f6c <HAL_RCC_GetClockConfig>
 8002874:	6a3b      	ldr	r3, [r7, #32]
 8002876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800287a:	2b00      	cmp	r3, #0
 800287c:	d103      	bne.n	8002886 <HAL_InitTick+0x4a>
 800287e:	f004 fb53 	bl	8006f28 <HAL_RCC_GetPCLK1Freq>
 8002882:	6378      	str	r0, [r7, #52]	@ 0x34
 8002884:	e004      	b.n	8002890 <HAL_InitTick+0x54>
 8002886:	f004 fb4f 	bl	8006f28 <HAL_RCC_GetPCLK1Freq>
 800288a:	4603      	mov	r3, r0
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002892:	4a24      	ldr	r2, [pc, #144]	@ (8002924 <HAL_InitTick+0xe8>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	0c9b      	lsrs	r3, r3, #18
 800289a:	3b01      	subs	r3, #1
 800289c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800289e:	4b22      	ldr	r3, [pc, #136]	@ (8002928 <HAL_InitTick+0xec>)
 80028a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	4b20      	ldr	r3, [pc, #128]	@ (8002928 <HAL_InitTick+0xec>)
 80028a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80028ac:	60da      	str	r2, [r3, #12]
 80028ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002928 <HAL_InitTick+0xec>)
 80028b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b2:	6053      	str	r3, [r2, #4]
 80028b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002928 <HAL_InitTick+0xec>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]
 80028ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <HAL_InitTick+0xec>)
 80028bc:	2200      	movs	r2, #0
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	4b19      	ldr	r3, [pc, #100]	@ (8002928 <HAL_InitTick+0xec>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	619a      	str	r2, [r3, #24]
 80028c6:	4818      	ldr	r0, [pc, #96]	@ (8002928 <HAL_InitTick+0xec>)
 80028c8:	f004 fca6 	bl	8007218 <HAL_TIM_Base_Init>
 80028cc:	4603      	mov	r3, r0
 80028ce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80028d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d11b      	bne.n	8002912 <HAL_InitTick+0xd6>
 80028da:	4813      	ldr	r0, [pc, #76]	@ (8002928 <HAL_InitTick+0xec>)
 80028dc:	f004 fcf4 	bl	80072c8 <HAL_TIM_Base_Start_IT>
 80028e0:	4603      	mov	r3, r0
 80028e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80028e6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d111      	bne.n	8002912 <HAL_InitTick+0xd6>
 80028ee:	201c      	movs	r0, #28
 80028f0:	f002 f83e 	bl	8004970 <HAL_NVIC_EnableIRQ>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b0f      	cmp	r3, #15
 80028f8:	d808      	bhi.n	800290c <HAL_InitTick+0xd0>
 80028fa:	2200      	movs	r2, #0
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	201c      	movs	r0, #28
 8002900:	f002 f81a 	bl	8004938 <HAL_NVIC_SetPriority>
 8002904:	4a09      	ldr	r2, [pc, #36]	@ (800292c <HAL_InitTick+0xf0>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6013      	str	r3, [r2, #0]
 800290a:	e002      	b.n	8002912 <HAL_InitTick+0xd6>
 800290c:	2301      	movs	r3, #1
 800290e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002912:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002916:	4618      	mov	r0, r3
 8002918:	3738      	adds	r7, #56	@ 0x38
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	40021000 	.word	0x40021000
 8002924:	431bde83 	.word	0x431bde83
 8002928:	20000510 	.word	0x20000510
 800292c:	2000001c 	.word	0x2000001c

08002930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002934:	bf00      	nop
 8002936:	e7fd      	b.n	8002934 <NMI_Handler+0x4>

08002938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800293c:	bf00      	nop
 800293e:	e7fd      	b.n	800293c <HardFault_Handler+0x4>

08002940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <MemManage_Handler+0x4>

08002948 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <BusFault_Handler+0x4>

08002950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <UsageFault_Handler+0x4>

08002958 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800296c:	4802      	ldr	r0, [pc, #8]	@ (8002978 <DMA1_Channel1_IRQHandler+0x10>)
 800296e:	f002 f8b3 	bl	8004ad8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	200000e4 	.word	0x200000e4

0800297c <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002980:	4802      	ldr	r0, [pc, #8]	@ (800298c <CAN_RX0_IRQHandler+0x10>)
 8002982:	f001 fcf2 	bl	800436a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000128 	.word	0x20000128

08002990 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002994:	4802      	ldr	r0, [pc, #8]	@ (80029a0 <TIM2_IRQHandler+0x10>)
 8002996:	f004 fe41 	bl	800761c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000510 	.word	0x20000510

080029a4 <SystemInit>:
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <SystemInit+0x20>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ae:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <SystemInit+0x20>)
 80029b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	e000ed00 	.word	0xe000ed00

080029c8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b09a      	sub	sp, #104	@ 0x68
 80029cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	605a      	str	r2, [r3, #4]
 80029d8:	609a      	str	r2, [r3, #8]
 80029da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029dc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
 80029f8:	615a      	str	r2, [r3, #20]
 80029fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80029fc:	1d3b      	adds	r3, r7, #4
 80029fe:	222c      	movs	r2, #44	@ 0x2c
 8002a00:	2100      	movs	r1, #0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f007 f856 	bl	8009ab4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a08:	4b4a      	ldr	r3, [pc, #296]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a0a:	4a4b      	ldr	r2, [pc, #300]	@ (8002b38 <MX_TIM1_Init+0x170>)
 8002a0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 625-1;
 8002a0e:	4b49      	ldr	r3, [pc, #292]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a10:	f44f 721c 	mov.w	r2, #624	@ 0x270
 8002a14:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a16:	4b47      	ldr	r3, [pc, #284]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2048-1;
 8002a1c:	4b45      	ldr	r3, [pc, #276]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a1e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002a22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a24:	4b43      	ldr	r3, [pc, #268]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002a2a:	4b42      	ldr	r3, [pc, #264]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a30:	4b40      	ldr	r3, [pc, #256]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002a36:	483f      	ldr	r0, [pc, #252]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a38:	f004 fbee 	bl	8007218 <HAL_TIM_Base_Init>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8002a42:	f7ff fecc 	bl	80027de <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a4a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002a4c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002a50:	4619      	mov	r1, r3
 8002a52:	4838      	ldr	r0, [pc, #224]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a54:	f004 fff8 	bl	8007a48 <HAL_TIM_ConfigClockSource>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8002a5e:	f7ff febe 	bl	80027de <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002a62:	4834      	ldr	r0, [pc, #208]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a64:	f004 fc8c 	bl	8007380 <HAL_TIM_PWM_Init>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8002a6e:	f7ff feb6 	bl	80027de <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a72:	2300      	movs	r3, #0
 8002a74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a76:	2300      	movs	r3, #0
 8002a78:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a7e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002a82:	4619      	mov	r1, r3
 8002a84:	482b      	ldr	r0, [pc, #172]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002a86:	f005 fcbb 	bl	8008400 <HAL_TIMEx_MasterConfigSynchronization>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8002a90:	f7ff fea5 	bl	80027de <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a94:	2360      	movs	r3, #96	@ 0x60
 8002a96:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002aac:	2300      	movs	r3, #0
 8002aae:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ab0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	481e      	ldr	r0, [pc, #120]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002aba:	f004 feb1 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002ac4:	f7ff fe8b 	bl	80027de <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ac8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002acc:	2204      	movs	r2, #4
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4818      	ldr	r0, [pc, #96]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002ad2:	f004 fea5 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002adc:	f7ff fe7f 	bl	80027de <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002af4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002af8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002afa:	2300      	movs	r3, #0
 8002afc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002afe:	2300      	movs	r3, #0
 8002b00:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002b02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b06:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002b10:	1d3b      	adds	r3, r7, #4
 8002b12:	4619      	mov	r1, r3
 8002b14:	4807      	ldr	r0, [pc, #28]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002b16:	f005 fce1 	bl	80084dc <HAL_TIMEx_ConfigBreakDeadTime>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8002b20:	f7ff fe5d 	bl	80027de <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002b24:	4803      	ldr	r0, [pc, #12]	@ (8002b34 <MX_TIM1_Init+0x16c>)
 8002b26:	f000 f829 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 8002b2a:	bf00      	nop
 8002b2c:	3768      	adds	r7, #104	@ 0x68
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	2000055c 	.word	0x2000055c
 8002b38:	40012c00 	.word	0x40012c00

08002b3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <HAL_TIM_Base_MspInit+0x38>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d10b      	bne.n	8002b66 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b78 <HAL_TIM_Base_MspInit+0x3c>)
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	4a09      	ldr	r2, [pc, #36]	@ (8002b78 <HAL_TIM_Base_MspInit+0x3c>)
 8002b54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b58:	6193      	str	r3, [r2, #24]
 8002b5a:	4b07      	ldr	r3, [pc, #28]	@ (8002b78 <HAL_TIM_Base_MspInit+0x3c>)
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002b66:	bf00      	nop
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40012c00 	.word	0x40012c00
 8002b78:	40021000 	.word	0x40021000

08002b7c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b088      	sub	sp, #32
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b84:	f107 030c 	add.w	r3, r7, #12
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a12      	ldr	r2, [pc, #72]	@ (8002be4 <HAL_TIM_MspPostInit+0x68>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d11d      	bne.n	8002bda <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	4b12      	ldr	r3, [pc, #72]	@ (8002be8 <HAL_TIM_MspPostInit+0x6c>)
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	4a11      	ldr	r2, [pc, #68]	@ (8002be8 <HAL_TIM_MspPostInit+0x6c>)
 8002ba4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba8:	6153      	str	r3, [r2, #20]
 8002baa:	4b0f      	ldr	r3, [pc, #60]	@ (8002be8 <HAL_TIM_MspPostInit+0x6c>)
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002bb6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002bba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002bc8:	2306      	movs	r3, #6
 8002bca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bcc:	f107 030c 	add.w	r3, r7, #12
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bd6:	f002 f871 	bl	8004cbc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002bda:	bf00      	nop
 8002bdc:	3720      	adds	r7, #32
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40012c00 	.word	0x40012c00
 8002be8:	40021000 	.word	0x40021000

08002bec <Reset_Handler>:
 8002bec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c24 <LoopForever+0x2>
 8002bf0:	f7ff fed8 	bl	80029a4 <SystemInit>
 8002bf4:	480c      	ldr	r0, [pc, #48]	@ (8002c28 <LoopForever+0x6>)
 8002bf6:	490d      	ldr	r1, [pc, #52]	@ (8002c2c <LoopForever+0xa>)
 8002bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c30 <LoopForever+0xe>)
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	e002      	b.n	8002c04 <LoopCopyDataInit>

08002bfe <CopyDataInit>:
 8002bfe:	58d4      	ldr	r4, [r2, r3]
 8002c00:	50c4      	str	r4, [r0, r3]
 8002c02:	3304      	adds	r3, #4

08002c04 <LoopCopyDataInit>:
 8002c04:	18c4      	adds	r4, r0, r3
 8002c06:	428c      	cmp	r4, r1
 8002c08:	d3f9      	bcc.n	8002bfe <CopyDataInit>
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <LoopForever+0x12>)
 8002c0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002c38 <LoopForever+0x16>)
 8002c0e:	2300      	movs	r3, #0
 8002c10:	e001      	b.n	8002c16 <LoopFillZerobss>

08002c12 <FillZerobss>:
 8002c12:	6013      	str	r3, [r2, #0]
 8002c14:	3204      	adds	r2, #4

08002c16 <LoopFillZerobss>:
 8002c16:	42a2      	cmp	r2, r4
 8002c18:	d3fb      	bcc.n	8002c12 <FillZerobss>
 8002c1a:	f006 ff59 	bl	8009ad0 <__libc_init_array>
 8002c1e:	f7ff fbab 	bl	8002378 <main>

08002c22 <LoopForever>:
 8002c22:	e7fe      	b.n	8002c22 <LoopForever>
 8002c24:	20003000 	.word	0x20003000
 8002c28:	20000000 	.word	0x20000000
 8002c2c:	20000078 	.word	0x20000078
 8002c30:	0800ab20 	.word	0x0800ab20
 8002c34:	20000078 	.word	0x20000078
 8002c38:	20001430 	.word	0x20001430

08002c3c <ADC1_2_IRQHandler>:
 8002c3c:	e7fe      	b.n	8002c3c <ADC1_2_IRQHandler>
	...

08002c40 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c44:	4b08      	ldr	r3, [pc, #32]	@ (8002c68 <HAL_Init+0x28>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a07      	ldr	r2, [pc, #28]	@ (8002c68 <HAL_Init+0x28>)
 8002c4a:	f043 0310 	orr.w	r3, r3, #16
 8002c4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c50:	2003      	movs	r0, #3
 8002c52:	f001 fe66 	bl	8004922 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c56:	200f      	movs	r0, #15
 8002c58:	f7ff fdf0 	bl	800283c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c5c:	f7ff fdc6 	bl	80027ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40022000 	.word	0x40022000

08002c6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c70:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <HAL_IncTick+0x20>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	4b06      	ldr	r3, [pc, #24]	@ (8002c90 <HAL_IncTick+0x24>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	4a04      	ldr	r2, [pc, #16]	@ (8002c90 <HAL_IncTick+0x24>)
 8002c7e:	6013      	str	r3, [r2, #0]
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000020 	.word	0x20000020
 8002c90:	200005a8 	.word	0x200005a8

08002c94 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  return uwTick;  
 8002c98:	4b03      	ldr	r3, [pc, #12]	@ (8002ca8 <HAL_GetTick+0x14>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	200005a8 	.word	0x200005a8

08002cac <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b09a      	sub	sp, #104	@ 0x68
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e172      	b.n	8002fee <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d12:	f003 0310 	and.w	r3, r3, #16
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d176      	bne.n	8002e08 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d152      	bne.n	8002dc8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7fd ff6d 	bl	8000c1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d13b      	bne.n	8002dc8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 fe83 	bl	8003a5c <ADC_Disable>
 8002d56:	4603      	mov	r3, r0
 8002d58:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	f003 0310 	and.w	r3, r3, #16
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d12f      	bne.n	8002dc8 <HAL_ADC_Init+0xe0>
 8002d68:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d12b      	bne.n	8002dc8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d74:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d78:	f023 0302 	bic.w	r3, r3, #2
 8002d7c:	f043 0202 	orr.w	r2, r3, #2
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d92:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002da2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002da4:	4b94      	ldr	r3, [pc, #592]	@ (8002ff8 <HAL_ADC_Init+0x310>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a94      	ldr	r2, [pc, #592]	@ (8002ffc <HAL_ADC_Init+0x314>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	0c9a      	lsrs	r2, r3, #18
 8002db0:	4613      	mov	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	4413      	add	r3, r2
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dba:	e002      	b.n	8002dc2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1f9      	bne.n	8002dbc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d007      	beq.n	8002de6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002de0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002de4:	d110      	bne.n	8002e08 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dea:	f023 0312 	bic.w	r3, r3, #18
 8002dee:	f043 0210 	orr.w	r2, r3, #16
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfa:	f043 0201 	orr.w	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	f003 0310 	and.w	r3, r3, #16
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f040 80df 	bne.w	8002fd4 <HAL_ADC_Init+0x2ec>
 8002e16:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f040 80da 	bne.w	8002fd4 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f040 80d2 	bne.w	8002fd4 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e34:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e38:	f043 0202 	orr.w	r2, r3, #2
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e40:	4b6f      	ldr	r3, [pc, #444]	@ (8003000 <HAL_ADC_Init+0x318>)
 8002e42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e4c:	d102      	bne.n	8002e54 <HAL_ADC_Init+0x16c>
 8002e4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003004 <HAL_ADC_Init+0x31c>)
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	e002      	b.n	8002e5a <HAL_ADC_Init+0x172>
 8002e54:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e58:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0303 	and.w	r3, r3, #3
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d108      	bne.n	8002e7a <HAL_ADC_Init+0x192>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_ADC_Init+0x192>
 8002e76:	2301      	movs	r3, #1
 8002e78:	e000      	b.n	8002e7c <HAL_ADC_Init+0x194>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d11c      	bne.n	8002eba <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e80:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d010      	beq.n	8002ea8 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d107      	bne.n	8002ea2 <HAL_ADC_Init+0x1ba>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_ADC_Init+0x1ba>
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e000      	b.n	8002ea4 <HAL_ADC_Init+0x1bc>
 8002ea2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d108      	bne.n	8002eba <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002ea8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eb8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	7e5b      	ldrb	r3, [r3, #25]
 8002ebe:	035b      	lsls	r3, r3, #13
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002ec4:	2a01      	cmp	r2, #1
 8002ec6:	d002      	beq.n	8002ece <HAL_ADC_Init+0x1e6>
 8002ec8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ecc:	e000      	b.n	8002ed0 <HAL_ADC_Init+0x1e8>
 8002ece:	2200      	movs	r2, #0
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d11b      	bne.n	8002f26 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	7e5b      	ldrb	r3, [r3, #25]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d109      	bne.n	8002f0a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	3b01      	subs	r3, #1
 8002efc:	045a      	lsls	r2, r3, #17
 8002efe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f00:	4313      	orrs	r3, r2
 8002f02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f06:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f08:	e00d      	b.n	8002f26 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002f12:	f043 0220 	orr.w	r2, r3, #32
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	f043 0201 	orr.w	r2, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d007      	beq.n	8002f3e <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f36:	4313      	orrs	r3, r2
 8002f38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 030c 	and.w	r3, r3, #12
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d114      	bne.n	8002f76 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f5a:	f023 0302 	bic.w	r3, r3, #2
 8002f5e:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	7e1b      	ldrb	r3, [r3, #24]
 8002f64:	039a      	lsls	r2, r3, #14
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002f72:	4313      	orrs	r3, r2
 8002f74:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	4b22      	ldr	r3, [pc, #136]	@ (8003008 <HAL_ADC_Init+0x320>)
 8002f7e:	4013      	ands	r3, r2
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002f86:	430b      	orrs	r3, r1
 8002f88:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d10c      	bne.n	8002fac <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	f023 010f 	bic.w	r1, r3, #15
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	69db      	ldr	r3, [r3, #28]
 8002fa0:	1e5a      	subs	r2, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002faa:	e007      	b.n	8002fbc <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 020f 	bic.w	r2, r2, #15
 8002fba:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	f023 0303 	bic.w	r3, r3, #3
 8002fca:	f043 0201 	orr.w	r2, r3, #1
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002fd2:	e00a      	b.n	8002fea <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd8:	f023 0312 	bic.w	r3, r3, #18
 8002fdc:	f043 0210 	orr.w	r2, r3, #16
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002fea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3768      	adds	r7, #104	@ 0x68
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000018 	.word	0x20000018
 8002ffc:	431bde83 	.word	0x431bde83
 8003000:	50000300 	.word	0x50000300
 8003004:	50000100 	.word	0x50000100
 8003008:	fff0c007 	.word	0xfff0c007

0800300c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003018:	2300      	movs	r3, #0
 800301a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 0304 	and.w	r3, r3, #4
 8003026:	2b00      	cmp	r3, #0
 8003028:	f040 80b9 	bne.w	800319e <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003032:	2b01      	cmp	r3, #1
 8003034:	d101      	bne.n	800303a <HAL_ADC_Start_DMA+0x2e>
 8003036:	2302      	movs	r3, #2
 8003038:	e0b4      	b.n	80031a4 <HAL_ADC_Start_DMA+0x198>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8003042:	4b5a      	ldr	r3, [pc, #360]	@ (80031ac <HAL_ADC_Start_DMA+0x1a0>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f003 031f 	and.w	r3, r3, #31
 800304a:	2b00      	cmp	r3, #0
 800304c:	f040 80a0 	bne.w	8003190 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f000 fc9f 	bl	8003994 <ADC_Enable>
 8003056:	4603      	mov	r3, r0
 8003058:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800305a:	7dfb      	ldrb	r3, [r7, #23]
 800305c:	2b00      	cmp	r3, #0
 800305e:	f040 8092 	bne.w	8003186 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003066:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800306a:	f023 0301 	bic.w	r3, r3, #1
 800306e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003076:	4b4d      	ldr	r3, [pc, #308]	@ (80031ac <HAL_ADC_Start_DMA+0x1a0>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 031f 	and.w	r3, r3, #31
 800307e:	2b00      	cmp	r3, #0
 8003080:	d004      	beq.n	800308c <HAL_ADC_Start_DMA+0x80>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800308a:	d115      	bne.n	80030b8 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003090:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d027      	beq.n	80030f6 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030ae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80030b6:	e01e      	b.n	80030f6 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030cc:	d004      	beq.n	80030d8 <HAL_ADC_Start_DMA+0xcc>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a37      	ldr	r2, [pc, #220]	@ (80031b0 <HAL_ADC_Start_DMA+0x1a4>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d10e      	bne.n	80030f6 <HAL_ADC_Start_DMA+0xea>
 80030d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d007      	beq.n	80030f6 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030ee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003102:	d106      	bne.n	8003112 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003108:	f023 0206 	bic.w	r2, r3, #6
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	645a      	str	r2, [r3, #68]	@ 0x44
 8003110:	e002      	b.n	8003118 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003124:	4a23      	ldr	r2, [pc, #140]	@ (80031b4 <HAL_ADC_Start_DMA+0x1a8>)
 8003126:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800312c:	4a22      	ldr	r2, [pc, #136]	@ (80031b8 <HAL_ADC_Start_DMA+0x1ac>)
 800312e:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003134:	4a21      	ldr	r2, [pc, #132]	@ (80031bc <HAL_ADC_Start_DMA+0x1b0>)
 8003136:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	221c      	movs	r2, #28
 800313e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	685a      	ldr	r2, [r3, #4]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0210 	orr.w	r2, r2, #16
 800314e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 0201 	orr.w	r2, r2, #1
 800315e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	3340      	adds	r3, #64	@ 0x40
 800316a:	4619      	mov	r1, r3
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f001 fc53 	bl	8004a1a <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	689a      	ldr	r2, [r3, #8]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0204 	orr.w	r2, r2, #4
 8003182:	609a      	str	r2, [r3, #8]
 8003184:	e00d      	b.n	80031a2 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800318e:	e008      	b.n	80031a2 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800319c:	e001      	b.n	80031a2 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800319e:	2302      	movs	r3, #2
 80031a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3718      	adds	r7, #24
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	50000300 	.word	0x50000300
 80031b0:	50000100 	.word	0x50000100
 80031b4:	080038c9 	.word	0x080038c9
 80031b8:	08003943 	.word	0x08003943
 80031bc:	0800395f 	.word	0x0800395f

080031c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b09b      	sub	sp, #108	@ 0x6c
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_ADC_ConfigChannel+0x22>
 80031de:	2302      	movs	r3, #2
 80031e0:	e2a1      	b.n	8003726 <HAL_ADC_ConfigChannel+0x566>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f040 8285 	bne.w	8003704 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d81c      	bhi.n	800323c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	4413      	add	r3, r2
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	461a      	mov	r2, r3
 8003216:	231f      	movs	r3, #31
 8003218:	4093      	lsls	r3, r2
 800321a:	43db      	mvns	r3, r3
 800321c:	4019      	ands	r1, r3
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	6818      	ldr	r0, [r3, #0]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	4413      	add	r3, r2
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	fa00 f203 	lsl.w	r2, r0, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	631a      	str	r2, [r3, #48]	@ 0x30
 800323a:	e063      	b.n	8003304 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	2b09      	cmp	r3, #9
 8003242:	d81e      	bhi.n	8003282 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	4413      	add	r3, r2
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	3b1e      	subs	r3, #30
 8003258:	221f      	movs	r2, #31
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	4019      	ands	r1, r3
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	6818      	ldr	r0, [r3, #0]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	4413      	add	r3, r2
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	3b1e      	subs	r3, #30
 8003274:	fa00 f203 	lsl.w	r2, r0, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	430a      	orrs	r2, r1
 800327e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003280:	e040      	b.n	8003304 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b0e      	cmp	r3, #14
 8003288:	d81e      	bhi.n	80032c8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4413      	add	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	3b3c      	subs	r3, #60	@ 0x3c
 800329e:	221f      	movs	r2, #31
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	4019      	ands	r1, r3
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	4413      	add	r3, r2
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	3b3c      	subs	r3, #60	@ 0x3c
 80032ba:	fa00 f203 	lsl.w	r2, r0, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80032c6:	e01d      	b.n	8003304 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	4413      	add	r3, r2
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	3b5a      	subs	r3, #90	@ 0x5a
 80032dc:	221f      	movs	r2, #31
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43db      	mvns	r3, r3
 80032e4:	4019      	ands	r1, r3
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	6818      	ldr	r0, [r3, #0]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4413      	add	r3, r2
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	3b5a      	subs	r3, #90	@ 0x5a
 80032f8:	fa00 f203 	lsl.w	r2, r0, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	430a      	orrs	r2, r1
 8003302:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f003 030c 	and.w	r3, r3, #12
 800330e:	2b00      	cmp	r3, #0
 8003310:	f040 80e5 	bne.w	80034de <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2b09      	cmp	r3, #9
 800331a:	d91c      	bls.n	8003356 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6999      	ldr	r1, [r3, #24]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	3b1e      	subs	r3, #30
 800332e:	2207      	movs	r2, #7
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	4019      	ands	r1, r3
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	6898      	ldr	r0, [r3, #8]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4413      	add	r3, r2
 8003346:	3b1e      	subs	r3, #30
 8003348:	fa00 f203 	lsl.w	r2, r0, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	430a      	orrs	r2, r1
 8003352:	619a      	str	r2, [r3, #24]
 8003354:	e019      	b.n	800338a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6959      	ldr	r1, [r3, #20]
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	4613      	mov	r3, r2
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	4413      	add	r3, r2
 8003366:	2207      	movs	r2, #7
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	4019      	ands	r1, r3
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	6898      	ldr	r0, [r3, #8]
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4613      	mov	r3, r2
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	4413      	add	r3, r2
 800337e:	fa00 f203 	lsl.w	r2, r0, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	08db      	lsrs	r3, r3, #3
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	d84f      	bhi.n	800344c <HAL_ADC_ConfigChannel+0x28c>
 80033ac:	a201      	add	r2, pc, #4	@ (adr r2, 80033b4 <HAL_ADC_ConfigChannel+0x1f4>)
 80033ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b2:	bf00      	nop
 80033b4:	080033c5 	.word	0x080033c5
 80033b8:	080033e7 	.word	0x080033e7
 80033bc:	08003409 	.word	0x08003409
 80033c0:	0800342b 	.word	0x0800342b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033ca:	4b9c      	ldr	r3, [pc, #624]	@ (800363c <HAL_ADC_ConfigChannel+0x47c>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	0691      	lsls	r1, r2, #26
 80033d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80033d6:	430a      	orrs	r2, r1
 80033d8:	431a      	orrs	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80033e2:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80033e4:	e07b      	b.n	80034de <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80033ec:	4b93      	ldr	r3, [pc, #588]	@ (800363c <HAL_ADC_ConfigChannel+0x47c>)
 80033ee:	4013      	ands	r3, r2
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	6812      	ldr	r2, [r2, #0]
 80033f4:	0691      	lsls	r1, r2, #26
 80033f6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80033f8:	430a      	orrs	r2, r1
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003404:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003406:	e06a      	b.n	80034de <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800340e:	4b8b      	ldr	r3, [pc, #556]	@ (800363c <HAL_ADC_ConfigChannel+0x47c>)
 8003410:	4013      	ands	r3, r2
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	0691      	lsls	r1, r2, #26
 8003418:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800341a:	430a      	orrs	r2, r1
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003426:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003428:	e059      	b.n	80034de <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003430:	4b82      	ldr	r3, [pc, #520]	@ (800363c <HAL_ADC_ConfigChannel+0x47c>)
 8003432:	4013      	ands	r3, r2
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	6812      	ldr	r2, [r2, #0]
 8003438:	0691      	lsls	r1, r2, #26
 800343a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800343c:	430a      	orrs	r2, r1
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003448:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800344a:	e048      	b.n	80034de <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003452:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	069b      	lsls	r3, r3, #26
 800345c:	429a      	cmp	r2, r3
 800345e:	d107      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800346e:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003476:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	069b      	lsls	r3, r3, #26
 8003480:	429a      	cmp	r2, r3
 8003482:	d107      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003492:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800349a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	069b      	lsls	r3, r3, #26
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d107      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034b6:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	069b      	lsls	r3, r3, #26
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d107      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034da:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80034dc:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d108      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x33e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x33e>
 80034fa:	2301      	movs	r3, #1
 80034fc:	e000      	b.n	8003500 <HAL_ADC_ConfigChannel+0x340>
 80034fe:	2300      	movs	r3, #0
 8003500:	2b00      	cmp	r3, #0
 8003502:	f040 810a 	bne.w	800371a <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d00f      	beq.n	800352e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2201      	movs	r2, #1
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	43da      	mvns	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	400a      	ands	r2, r1
 8003528:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800352c:	e049      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2201      	movs	r2, #1
 800353c:	409a      	lsls	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b09      	cmp	r3, #9
 800354e:	d91c      	bls.n	800358a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6999      	ldr	r1, [r3, #24]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	4613      	mov	r3, r2
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	4413      	add	r3, r2
 8003560:	3b1b      	subs	r3, #27
 8003562:	2207      	movs	r2, #7
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	4019      	ands	r1, r3
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	6898      	ldr	r0, [r3, #8]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	4613      	mov	r3, r2
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4413      	add	r3, r2
 800357a:	3b1b      	subs	r3, #27
 800357c:	fa00 f203 	lsl.w	r2, r0, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	619a      	str	r2, [r3, #24]
 8003588:	e01b      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6959      	ldr	r1, [r3, #20]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	4613      	mov	r3, r2
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	4413      	add	r3, r2
 800359c:	2207      	movs	r2, #7
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	4019      	ands	r1, r3
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	6898      	ldr	r0, [r3, #8]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	4613      	mov	r3, r2
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	4413      	add	r3, r2
 80035b6:	fa00 f203 	lsl.w	r2, r0, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	430a      	orrs	r2, r1
 80035c0:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003640 <HAL_ADC_ConfigChannel+0x480>)
 80035c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b10      	cmp	r3, #16
 80035cc:	d105      	bne.n	80035da <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80035ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d015      	beq.n	8003606 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80035de:	2b11      	cmp	r3, #17
 80035e0:	d105      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80035e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00b      	beq.n	8003606 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80035f2:	2b12      	cmp	r3, #18
 80035f4:	f040 8091 	bne.w	800371a <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80035f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003600:	2b00      	cmp	r3, #0
 8003602:	f040 808a 	bne.w	800371a <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800360e:	d102      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x456>
 8003610:	4b0c      	ldr	r3, [pc, #48]	@ (8003644 <HAL_ADC_ConfigChannel+0x484>)
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	e002      	b.n	800361c <HAL_ADC_ConfigChannel+0x45c>
 8003616:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800361a:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	2b01      	cmp	r3, #1
 8003628:	d10e      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x488>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b01      	cmp	r3, #1
 8003636:	d107      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x488>
 8003638:	2301      	movs	r3, #1
 800363a:	e006      	b.n	800364a <HAL_ADC_ConfigChannel+0x48a>
 800363c:	83fff000 	.word	0x83fff000
 8003640:	50000300 	.word	0x50000300
 8003644:	50000100 	.word	0x50000100
 8003648:	2300      	movs	r3, #0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d150      	bne.n	80036f0 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800364e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003650:	2b00      	cmp	r3, #0
 8003652:	d010      	beq.n	8003676 <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b01      	cmp	r3, #1
 800365e:	d107      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x4b0>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x4b0>
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <HAL_ADC_ConfigChannel+0x4b2>
 8003670:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003672:	2b00      	cmp	r3, #0
 8003674:	d13c      	bne.n	80036f0 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2b10      	cmp	r3, #16
 800367c:	d11d      	bne.n	80036ba <HAL_ADC_ConfigChannel+0x4fa>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003686:	d118      	bne.n	80036ba <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003688:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003690:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003692:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003694:	4b27      	ldr	r3, [pc, #156]	@ (8003734 <HAL_ADC_ConfigChannel+0x574>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a27      	ldr	r2, [pc, #156]	@ (8003738 <HAL_ADC_ConfigChannel+0x578>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	0c9a      	lsrs	r2, r3, #18
 80036a0:	4613      	mov	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	4413      	add	r3, r2
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036aa:	e002      	b.n	80036b2 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1f9      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80036b8:	e02e      	b.n	8003718 <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2b11      	cmp	r3, #17
 80036c0:	d10b      	bne.n	80036da <HAL_ADC_ConfigChannel+0x51a>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036ca:	d106      	bne.n	80036da <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80036cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80036d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036d6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80036d8:	e01e      	b.n	8003718 <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2b12      	cmp	r3, #18
 80036e0:	d11a      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80036e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80036ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036ec:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80036ee:	e013      	b.n	8003718 <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f4:	f043 0220 	orr.w	r2, r3, #32
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003702:	e00a      	b.n	800371a <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	f043 0220 	orr.w	r2, r3, #32
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003716:	e000      	b.n	800371a <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003718:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003722:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003726:	4618      	mov	r0, r3
 8003728:	376c      	adds	r7, #108	@ 0x6c
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	20000018 	.word	0x20000018
 8003738:	431bde83 	.word	0x431bde83

0800373c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800373c:	b480      	push	{r7}
 800373e:	b099      	sub	sp, #100	@ 0x64
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003746:	2300      	movs	r3, #0
 8003748:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003754:	d102      	bne.n	800375c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003756:	4b5a      	ldr	r3, [pc, #360]	@ (80038c0 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8003758:	60bb      	str	r3, [r7, #8]
 800375a:	e002      	b.n	8003762 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 800375c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003760:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e0a2      	b.n	80038b2 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003776:	2302      	movs	r3, #2
 8003778:	e09b      	b.n	80038b2 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	2b00      	cmp	r3, #0
 800378e:	d17f      	bne.n	8003890 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b00      	cmp	r3, #0
 800379a:	d179      	bne.n	8003890 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800379c:	4b49      	ldr	r3, [pc, #292]	@ (80038c4 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 800379e:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d040      	beq.n	800382a <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80037a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	6859      	ldr	r1, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037ba:	035b      	lsls	r3, r3, #13
 80037bc:	430b      	orrs	r3, r1
 80037be:	431a      	orrs	r2, r3
 80037c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037c2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d108      	bne.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d101      	bne.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80037e0:	2301      	movs	r3, #1
 80037e2:	e000      	b.n	80037e6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80037e4:	2300      	movs	r3, #0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d15c      	bne.n	80038a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d107      	bne.n	8003806 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d101      	bne.n	8003806 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8003806:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003808:	2b00      	cmp	r3, #0
 800380a:	d14b      	bne.n	80038a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800380c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003814:	f023 030f 	bic.w	r3, r3, #15
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	6811      	ldr	r1, [r2, #0]
 800381c:	683a      	ldr	r2, [r7, #0]
 800381e:	6892      	ldr	r2, [r2, #8]
 8003820:	430a      	orrs	r2, r1
 8003822:	431a      	orrs	r2, r3
 8003824:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003826:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003828:	e03c      	b.n	80038a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800382a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003832:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003834:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f003 0303 	and.w	r3, r3, #3
 8003840:	2b01      	cmp	r3, #1
 8003842:	d108      	bne.n	8003856 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b01      	cmp	r3, #1
 8003850:	d101      	bne.n	8003856 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003852:	2301      	movs	r3, #1
 8003854:	e000      	b.n	8003858 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8003856:	2300      	movs	r3, #0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d123      	bne.n	80038a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	2b01      	cmp	r3, #1
 8003866:	d107      	bne.n	8003878 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003874:	2301      	movs	r3, #1
 8003876:	e000      	b.n	800387a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003878:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800387a:	2b00      	cmp	r3, #0
 800387c:	d112      	bne.n	80038a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800387e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003886:	f023 030f 	bic.w	r3, r3, #15
 800388a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800388c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800388e:	e009      	b.n	80038a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003894:	f043 0220 	orr.w	r2, r3, #32
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80038a2:	e000      	b.n	80038a6 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80038a4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80038ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 80038b2:	4618      	mov	r0, r3
 80038b4:	3764      	adds	r7, #100	@ 0x64
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	50000100 	.word	0x50000100
 80038c4:	50000300 	.word	0x50000300

080038c8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d126      	bne.n	8003930 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d115      	bne.n	8003928 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003900:	2b00      	cmp	r3, #0
 8003902:	d111      	bne.n	8003928 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003908:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003914:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d105      	bne.n	8003928 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	f043 0201 	orr.w	r2, r3, #1
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f7ff f9bf 	bl	8002cac <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800392e:	e004      	b.n	800393a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	4798      	blx	r3
}
 800393a:	bf00      	nop
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f7ff f9b5 	bl	8002cc0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8003956:	bf00      	nop
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b084      	sub	sp, #16
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003970:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397c:	f043 0204 	orr.w	r2, r3, #4
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f7ff f9a5 	bl	8002cd4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800398a:	bf00      	nop
 800398c:	3710      	adds	r7, #16
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800399c:	2300      	movs	r3, #0
 800399e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d108      	bne.n	80039c0 <ADC_Enable+0x2c>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <ADC_Enable+0x2c>
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <ADC_Enable+0x2e>
 80039c0:	2300      	movs	r3, #0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d143      	bne.n	8003a4e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	4b22      	ldr	r3, [pc, #136]	@ (8003a58 <ADC_Enable+0xc4>)
 80039ce:	4013      	ands	r3, r2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00d      	beq.n	80039f0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d8:	f043 0210 	orr.w	r2, r3, #16
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e4:	f043 0201 	orr.w	r2, r3, #1
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e02f      	b.n	8003a50 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f042 0201 	orr.w	r2, r2, #1
 80039fe:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003a00:	f7ff f948 	bl	8002c94 <HAL_GetTick>
 8003a04:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a06:	e01b      	b.n	8003a40 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a08:	f7ff f944 	bl	8002c94 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d914      	bls.n	8003a40 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d00d      	beq.n	8003a40 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a28:	f043 0210 	orr.w	r2, r3, #16
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a34:	f043 0201 	orr.w	r2, r3, #1
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e007      	b.n	8003a50 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d1dc      	bne.n	8003a08 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	8000003f 	.word	0x8000003f

08003a5c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d108      	bne.n	8003a88 <ADC_Disable+0x2c>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <ADC_Disable+0x2c>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <ADC_Disable+0x2e>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d047      	beq.n	8003b1e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f003 030d 	and.w	r3, r3, #13
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d10f      	bne.n	8003abc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 0202 	orr.w	r2, r2, #2
 8003aaa:	609a      	str	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003ab4:	f7ff f8ee 	bl	8002c94 <HAL_GetTick>
 8003ab8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003aba:	e029      	b.n	8003b10 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac0:	f043 0210 	orr.w	r2, r3, #16
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003acc:	f043 0201 	orr.w	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e023      	b.n	8003b20 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ad8:	f7ff f8dc 	bl	8002c94 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d914      	bls.n	8003b10 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d10d      	bne.n	8003b10 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af8:	f043 0210 	orr.w	r2, r3, #16
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b04:	f043 0201 	orr.w	r2, r3, #1
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e007      	b.n	8003b20 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d0dc      	beq.n	8003ad8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0ed      	b.n	8003d16 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d102      	bne.n	8003b4c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7fd f922 	bl	8000d90 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0201 	orr.w	r2, r2, #1
 8003b5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b5c:	f7ff f89a 	bl	8002c94 <HAL_GetTick>
 8003b60:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003b62:	e012      	b.n	8003b8a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003b64:	f7ff f896 	bl	8002c94 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b0a      	cmp	r3, #10
 8003b70:	d90b      	bls.n	8003b8a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b76:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2205      	movs	r2, #5
 8003b82:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e0c5      	b.n	8003d16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 0301 	and.w	r3, r3, #1
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0e5      	beq.n	8003b64 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0202 	bic.w	r2, r2, #2
 8003ba6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ba8:	f7ff f874 	bl	8002c94 <HAL_GetTick>
 8003bac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003bae:	e012      	b.n	8003bd6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003bb0:	f7ff f870 	bl	8002c94 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b0a      	cmp	r3, #10
 8003bbc:	d90b      	bls.n	8003bd6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2205      	movs	r2, #5
 8003bce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e09f      	b.n	8003d16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1e5      	bne.n	8003bb0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	7e1b      	ldrb	r3, [r3, #24]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d108      	bne.n	8003bfe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e007      	b.n	8003c0e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	7e5b      	ldrb	r3, [r3, #25]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d108      	bne.n	8003c28 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c24:	601a      	str	r2, [r3, #0]
 8003c26:	e007      	b.n	8003c38 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c36:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	7e9b      	ldrb	r3, [r3, #26]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d108      	bne.n	8003c52 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0220 	orr.w	r2, r2, #32
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	e007      	b.n	8003c62 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0220 	bic.w	r2, r2, #32
 8003c60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	7edb      	ldrb	r3, [r3, #27]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d108      	bne.n	8003c7c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0210 	bic.w	r2, r2, #16
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	e007      	b.n	8003c8c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0210 	orr.w	r2, r2, #16
 8003c8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	7f1b      	ldrb	r3, [r3, #28]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d108      	bne.n	8003ca6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0208 	orr.w	r2, r2, #8
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	e007      	b.n	8003cb6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0208 	bic.w	r2, r2, #8
 8003cb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	7f5b      	ldrb	r3, [r3, #29]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d108      	bne.n	8003cd0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0204 	orr.w	r2, r2, #4
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e007      	b.n	8003ce0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0204 	bic.w	r2, r2, #4
 8003cde:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	431a      	orrs	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	ea42 0103 	orr.w	r1, r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	1e5a      	subs	r2, r3, #1
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	430a      	orrs	r2, r1
 8003d04:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b087      	sub	sp, #28
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d34:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003d36:	7cfb      	ldrb	r3, [r7, #19]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d003      	beq.n	8003d44 <HAL_CAN_ConfigFilter+0x26>
 8003d3c:	7cfb      	ldrb	r3, [r7, #19]
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	f040 80aa 	bne.w	8003e98 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003d4a:	f043 0201 	orr.w	r2, r3, #1
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	f003 031f 	and.w	r3, r3, #31
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	401a      	ands	r2, r3
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	69db      	ldr	r3, [r3, #28]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d123      	bne.n	8003dc6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	43db      	mvns	r3, r3
 8003d88:	401a      	ands	r2, r3
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003da0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	3248      	adds	r2, #72	@ 0x48
 8003da6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003dba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003dbc:	6979      	ldr	r1, [r7, #20]
 8003dbe:	3348      	adds	r3, #72	@ 0x48
 8003dc0:	00db      	lsls	r3, r3, #3
 8003dc2:	440b      	add	r3, r1
 8003dc4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d122      	bne.n	8003e14 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	431a      	orrs	r2, r3
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003dee:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	3248      	adds	r2, #72	@ 0x48
 8003df4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e08:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e0a:	6979      	ldr	r1, [r7, #20]
 8003e0c:	3348      	adds	r3, #72	@ 0x48
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	440b      	add	r3, r1
 8003e12:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d109      	bne.n	8003e30 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	43db      	mvns	r3, r3
 8003e26:	401a      	ands	r2, r3
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003e2e:	e007      	b.n	8003e40 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d109      	bne.n	8003e5c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	43db      	mvns	r3, r3
 8003e52:	401a      	ands	r2, r3
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003e5a:	e007      	b.n	8003e6c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	431a      	orrs	r2, r3
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	431a      	orrs	r2, r3
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003e8a:	f023 0201 	bic.w	r2, r3, #1
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003e94:	2300      	movs	r3, #0
 8003e96:	e006      	b.n	8003ea6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
  }
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	371c      	adds	r7, #28
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b084      	sub	sp, #16
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d12e      	bne.n	8003f24 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2202      	movs	r2, #2
 8003eca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 0201 	bic.w	r2, r2, #1
 8003edc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ede:	f7fe fed9 	bl	8002c94 <HAL_GetTick>
 8003ee2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ee4:	e012      	b.n	8003f0c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ee6:	f7fe fed5 	bl	8002c94 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b0a      	cmp	r3, #10
 8003ef2:	d90b      	bls.n	8003f0c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2205      	movs	r2, #5
 8003f04:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e012      	b.n	8003f32 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1e5      	bne.n	8003ee6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	e006      	b.n	8003f32 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f28:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
  }
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b089      	sub	sp, #36	@ 0x24
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	60f8      	str	r0, [r7, #12]
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f58:	7ffb      	ldrb	r3, [r7, #31]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d003      	beq.n	8003f66 <HAL_CAN_AddTxMessage+0x2c>
 8003f5e:	7ffb      	ldrb	r3, [r7, #31]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	f040 80ad 	bne.w	80040c0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10a      	bne.n	8003f86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d105      	bne.n	8003f86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 8095 	beq.w	80040b0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	0e1b      	lsrs	r3, r3, #24
 8003f8a:	f003 0303 	and.w	r3, r3, #3
 8003f8e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003f90:	2201      	movs	r2, #1
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	409a      	lsls	r2, r3
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10d      	bne.n	8003fbe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003fac:	68f9      	ldr	r1, [r7, #12]
 8003fae:	6809      	ldr	r1, [r1, #0]
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	3318      	adds	r3, #24
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	440b      	add	r3, r1
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	e00f      	b.n	8003fde <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003fc8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003fce:	68f9      	ldr	r1, [r7, #12]
 8003fd0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003fd2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	3318      	adds	r3, #24
 8003fd8:	011b      	lsls	r3, r3, #4
 8003fda:	440b      	add	r3, r1
 8003fdc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6819      	ldr	r1, [r3, #0]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	691a      	ldr	r2, [r3, #16]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	3318      	adds	r3, #24
 8003fea:	011b      	lsls	r3, r3, #4
 8003fec:	440b      	add	r3, r1
 8003fee:	3304      	adds	r3, #4
 8003ff0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	7d1b      	ldrb	r3, [r3, #20]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d111      	bne.n	800401e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	3318      	adds	r3, #24
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	4413      	add	r3, r2
 8004006:	3304      	adds	r3, #4
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	6811      	ldr	r1, [r2, #0]
 800400e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	3318      	adds	r3, #24
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	440b      	add	r3, r1
 800401a:	3304      	adds	r3, #4
 800401c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	3307      	adds	r3, #7
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	061a      	lsls	r2, r3, #24
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	3306      	adds	r3, #6
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	041b      	lsls	r3, r3, #16
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3305      	adds	r3, #5
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	021b      	lsls	r3, r3, #8
 8004038:	4313      	orrs	r3, r2
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	3204      	adds	r2, #4
 800403e:	7812      	ldrb	r2, [r2, #0]
 8004040:	4610      	mov	r0, r2
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	6811      	ldr	r1, [r2, #0]
 8004046:	ea43 0200 	orr.w	r2, r3, r0
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	011b      	lsls	r3, r3, #4
 800404e:	440b      	add	r3, r1
 8004050:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004054:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	3303      	adds	r3, #3
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	061a      	lsls	r2, r3, #24
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	3302      	adds	r3, #2
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	041b      	lsls	r3, r3, #16
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3301      	adds	r3, #1
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	021b      	lsls	r3, r3, #8
 8004070:	4313      	orrs	r3, r2
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	7812      	ldrb	r2, [r2, #0]
 8004076:	4610      	mov	r0, r2
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	6811      	ldr	r1, [r2, #0]
 800407c:	ea43 0200 	orr.w	r2, r3, r0
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	440b      	add	r3, r1
 8004086:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800408a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	3318      	adds	r3, #24
 8004094:	011b      	lsls	r3, r3, #4
 8004096:	4413      	add	r3, r2
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	6811      	ldr	r1, [r2, #0]
 800409e:	f043 0201 	orr.w	r2, r3, #1
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	3318      	adds	r3, #24
 80040a6:	011b      	lsls	r3, r3, #4
 80040a8:	440b      	add	r3, r1
 80040aa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	e00e      	b.n	80040ce <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e006      	b.n	80040ce <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
  }
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3724      	adds	r7, #36	@ 0x24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr

080040da <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80040da:	b480      	push	{r7}
 80040dc:	b087      	sub	sp, #28
 80040de:	af00      	add	r7, sp, #0
 80040e0:	60f8      	str	r0, [r7, #12]
 80040e2:	60b9      	str	r1, [r7, #8]
 80040e4:	607a      	str	r2, [r7, #4]
 80040e6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040ee:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80040f0:	7dfb      	ldrb	r3, [r7, #23]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d003      	beq.n	80040fe <HAL_CAN_GetRxMessage+0x24>
 80040f6:	7dfb      	ldrb	r3, [r7, #23]
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	f040 8103 	bne.w	8004304 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10e      	bne.n	8004122 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d116      	bne.n	8004140 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004116:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e0f7      	b.n	8004312 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	2b00      	cmp	r3, #0
 800412e:	d107      	bne.n	8004140 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004134:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e0e8      	b.n	8004312 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	331b      	adds	r3, #27
 8004148:	011b      	lsls	r3, r3, #4
 800414a:	4413      	add	r3, r2
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0204 	and.w	r2, r3, #4
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10c      	bne.n	8004178 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	331b      	adds	r3, #27
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	4413      	add	r3, r2
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	0d5b      	lsrs	r3, r3, #21
 800416e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	e00b      	b.n	8004190 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	331b      	adds	r3, #27
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	4413      	add	r3, r2
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	08db      	lsrs	r3, r3, #3
 8004188:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	331b      	adds	r3, #27
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	4413      	add	r3, r2
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0202 	and.w	r2, r3, #2
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	331b      	adds	r3, #27
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	4413      	add	r3, r2
 80041b2:	3304      	adds	r3, #4
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0308 	and.w	r3, r3, #8
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d003      	beq.n	80041c6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2208      	movs	r2, #8
 80041c2:	611a      	str	r2, [r3, #16]
 80041c4:	e00b      	b.n	80041de <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	331b      	adds	r3, #27
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	4413      	add	r3, r2
 80041d2:	3304      	adds	r3, #4
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 020f 	and.w	r2, r3, #15
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	331b      	adds	r3, #27
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	4413      	add	r3, r2
 80041ea:	3304      	adds	r3, #4
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	0a1b      	lsrs	r3, r3, #8
 80041f0:	b2da      	uxtb	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	331b      	adds	r3, #27
 80041fe:	011b      	lsls	r3, r3, #4
 8004200:	4413      	add	r3, r2
 8004202:	3304      	adds	r3, #4
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	0c1b      	lsrs	r3, r3, #16
 8004208:	b29a      	uxth	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	011b      	lsls	r3, r3, #4
 8004216:	4413      	add	r3, r2
 8004218:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	b2da      	uxtb	r2, r3
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	4413      	add	r3, r2
 800422e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	0a1a      	lsrs	r2, r3, #8
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	3301      	adds	r3, #1
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	4413      	add	r3, r2
 8004248:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	0c1a      	lsrs	r2, r3, #16
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	3302      	adds	r3, #2
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	011b      	lsls	r3, r3, #4
 8004260:	4413      	add	r3, r2
 8004262:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	0e1a      	lsrs	r2, r3, #24
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	3303      	adds	r3, #3
 800426e:	b2d2      	uxtb	r2, r2
 8004270:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	4413      	add	r3, r2
 800427c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	3304      	adds	r3, #4
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	4413      	add	r3, r2
 8004294:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	0a1a      	lsrs	r2, r3, #8
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	3305      	adds	r3, #5
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	4413      	add	r3, r2
 80042ae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	0c1a      	lsrs	r2, r3, #16
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	3306      	adds	r3, #6
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	0e1a      	lsrs	r2, r3, #24
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	3307      	adds	r3, #7
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d108      	bne.n	80042f0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68da      	ldr	r2, [r3, #12]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f042 0220 	orr.w	r2, r2, #32
 80042ec:	60da      	str	r2, [r3, #12]
 80042ee:	e007      	b.n	8004300 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	691a      	ldr	r2, [r3, #16]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 0220 	orr.w	r2, r2, #32
 80042fe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004300:	2300      	movs	r3, #0
 8004302:	e006      	b.n	8004312 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004308:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
  }
}
 8004312:	4618      	mov	r0, r3
 8004314:	371c      	adds	r7, #28
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800431e:	b480      	push	{r7}
 8004320:	b085      	sub	sp, #20
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800432e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004330:	7bfb      	ldrb	r3, [r7, #15]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d002      	beq.n	800433c <HAL_CAN_ActivateNotification+0x1e>
 8004336:	7bfb      	ldrb	r3, [r7, #15]
 8004338:	2b02      	cmp	r3, #2
 800433a:	d109      	bne.n	8004350 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	6959      	ldr	r1, [r3, #20]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	e006      	b.n	800435e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004354:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
  }
}
 800435e:	4618      	mov	r0, r3
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b08a      	sub	sp, #40	@ 0x28
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004372:	2300      	movs	r3, #0
 8004374:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80043a6:	6a3b      	ldr	r3, [r7, #32]
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d07c      	beq.n	80044aa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d023      	beq.n	8004402 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2201      	movs	r2, #1
 80043c0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f983 	bl	80046d8 <HAL_CAN_TxMailbox0CompleteCallback>
 80043d2:	e016      	b.n	8004402 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d004      	beq.n	80043e8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80043e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80043e6:	e00c      	b.n	8004402 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	f003 0308 	and.w	r3, r3, #8
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d004      	beq.n	80043fc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80043f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80043fa:	e002      	b.n	8004402 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 f989 	bl	8004714 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004408:	2b00      	cmp	r3, #0
 800440a:	d024      	beq.n	8004456 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004414:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f963 	bl	80046ec <HAL_CAN_TxMailbox1CompleteCallback>
 8004426:	e016      	b.n	8004456 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800442e:	2b00      	cmp	r3, #0
 8004430:	d004      	beq.n	800443c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
 800443a:	e00c      	b.n	8004456 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004442:	2b00      	cmp	r3, #0
 8004444:	d004      	beq.n	8004450 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004448:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800444c:	627b      	str	r3, [r7, #36]	@ 0x24
 800444e:	e002      	b.n	8004456 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f969 	bl	8004728 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d024      	beq.n	80044aa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004468:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f943 	bl	8004700 <HAL_CAN_TxMailbox2CompleteCallback>
 800447a:	e016      	b.n	80044aa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d004      	beq.n	8004490 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004488:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800448c:	627b      	str	r3, [r7, #36]	@ 0x24
 800448e:	e00c      	b.n	80044aa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d004      	beq.n	80044a4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044a2:	e002      	b.n	80044aa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f000 f949 	bl	800473c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80044aa:	6a3b      	ldr	r3, [r7, #32]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00c      	beq.n	80044ce <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f003 0310 	and.w	r3, r3, #16
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d007      	beq.n	80044ce <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044c4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2210      	movs	r2, #16
 80044cc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00b      	beq.n	80044f0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d006      	beq.n	80044f0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2208      	movs	r2, #8
 80044e8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f930 	bl	8004750 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d009      	beq.n	800450e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f7fc fcbd 	bl	8000e88 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800450e:	6a3b      	ldr	r3, [r7, #32]
 8004510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00c      	beq.n	8004532 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	f003 0310 	and.w	r3, r3, #16
 800451e:	2b00      	cmp	r3, #0
 8004520:	d007      	beq.n	8004532 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004528:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2210      	movs	r2, #16
 8004530:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004532:	6a3b      	ldr	r3, [r7, #32]
 8004534:	f003 0320 	and.w	r3, r3, #32
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00b      	beq.n	8004554 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	f003 0308 	and.w	r3, r3, #8
 8004542:	2b00      	cmp	r3, #0
 8004544:	d006      	beq.n	8004554 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2208      	movs	r2, #8
 800454c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f912 	bl	8004778 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004554:	6a3b      	ldr	r3, [r7, #32]
 8004556:	f003 0310 	and.w	r3, r3, #16
 800455a:	2b00      	cmp	r3, #0
 800455c:	d009      	beq.n	8004572 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	f003 0303 	and.w	r3, r3, #3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d002      	beq.n	8004572 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f8f9 	bl	8004764 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004572:	6a3b      	ldr	r3, [r7, #32]
 8004574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00b      	beq.n	8004594 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	f003 0310 	and.w	r3, r3, #16
 8004582:	2b00      	cmp	r3, #0
 8004584:	d006      	beq.n	8004594 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2210      	movs	r2, #16
 800458c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f8fc 	bl	800478c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004594:	6a3b      	ldr	r3, [r7, #32]
 8004596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00b      	beq.n	80045b6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	f003 0308 	and.w	r3, r3, #8
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d006      	beq.n	80045b6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2208      	movs	r2, #8
 80045ae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 f8f5 	bl	80047a0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80045b6:	6a3b      	ldr	r3, [r7, #32]
 80045b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d07b      	beq.n	80046b8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d072      	beq.n	80046b0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045ca:	6a3b      	ldr	r3, [r7, #32]
 80045cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d008      	beq.n	80045e6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	f043 0301 	orr.w	r3, r3, #1
 80045e4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d008      	beq.n	8004602 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80045fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fc:	f043 0302 	orr.w	r3, r3, #2
 8004600:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004602:	6a3b      	ldr	r3, [r7, #32]
 8004604:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004608:	2b00      	cmp	r3, #0
 800460a:	d008      	beq.n	800461e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004618:	f043 0304 	orr.w	r3, r3, #4
 800461c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004624:	2b00      	cmp	r3, #0
 8004626:	d043      	beq.n	80046b0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800462e:	2b00      	cmp	r3, #0
 8004630:	d03e      	beq.n	80046b0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004638:	2b60      	cmp	r3, #96	@ 0x60
 800463a:	d02b      	beq.n	8004694 <HAL_CAN_IRQHandler+0x32a>
 800463c:	2b60      	cmp	r3, #96	@ 0x60
 800463e:	d82e      	bhi.n	800469e <HAL_CAN_IRQHandler+0x334>
 8004640:	2b50      	cmp	r3, #80	@ 0x50
 8004642:	d022      	beq.n	800468a <HAL_CAN_IRQHandler+0x320>
 8004644:	2b50      	cmp	r3, #80	@ 0x50
 8004646:	d82a      	bhi.n	800469e <HAL_CAN_IRQHandler+0x334>
 8004648:	2b40      	cmp	r3, #64	@ 0x40
 800464a:	d019      	beq.n	8004680 <HAL_CAN_IRQHandler+0x316>
 800464c:	2b40      	cmp	r3, #64	@ 0x40
 800464e:	d826      	bhi.n	800469e <HAL_CAN_IRQHandler+0x334>
 8004650:	2b30      	cmp	r3, #48	@ 0x30
 8004652:	d010      	beq.n	8004676 <HAL_CAN_IRQHandler+0x30c>
 8004654:	2b30      	cmp	r3, #48	@ 0x30
 8004656:	d822      	bhi.n	800469e <HAL_CAN_IRQHandler+0x334>
 8004658:	2b10      	cmp	r3, #16
 800465a:	d002      	beq.n	8004662 <HAL_CAN_IRQHandler+0x2f8>
 800465c:	2b20      	cmp	r3, #32
 800465e:	d005      	beq.n	800466c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004660:	e01d      	b.n	800469e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	f043 0308 	orr.w	r3, r3, #8
 8004668:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800466a:	e019      	b.n	80046a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800466c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466e:	f043 0310 	orr.w	r3, r3, #16
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004674:	e014      	b.n	80046a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	f043 0320 	orr.w	r3, r3, #32
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800467e:	e00f      	b.n	80046a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004686:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004688:	e00a      	b.n	80046a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800468a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004690:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004692:	e005      	b.n	80046a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004696:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800469a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800469c:	e000      	b.n	80046a0 <HAL_CAN_IRQHandler+0x336>
            break;
 800469e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80046ae:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2204      	movs	r2, #4
 80046b6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80046b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d008      	beq.n	80046d0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c4:	431a      	orrs	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f872 	bl	80047b4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80046d0:	bf00      	nop
 80046d2:	3728      	adds	r7, #40	@ 0x28
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f003 0307 	and.w	r3, r3, #7
 80047d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047d8:	4b0c      	ldr	r3, [pc, #48]	@ (800480c <__NVIC_SetPriorityGrouping+0x44>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80047e4:	4013      	ands	r3, r2
 80047e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80047f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047fa:	4a04      	ldr	r2, [pc, #16]	@ (800480c <__NVIC_SetPriorityGrouping+0x44>)
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	60d3      	str	r3, [r2, #12]
}
 8004800:	bf00      	nop
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	e000ed00 	.word	0xe000ed00

08004810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004814:	4b04      	ldr	r3, [pc, #16]	@ (8004828 <__NVIC_GetPriorityGrouping+0x18>)
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	0a1b      	lsrs	r3, r3, #8
 800481a:	f003 0307 	and.w	r3, r3, #7
}
 800481e:	4618      	mov	r0, r3
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr
 8004828:	e000ed00 	.word	0xe000ed00

0800482c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	4603      	mov	r3, r0
 8004834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800483a:	2b00      	cmp	r3, #0
 800483c:	db0b      	blt.n	8004856 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800483e:	79fb      	ldrb	r3, [r7, #7]
 8004840:	f003 021f 	and.w	r2, r3, #31
 8004844:	4907      	ldr	r1, [pc, #28]	@ (8004864 <__NVIC_EnableIRQ+0x38>)
 8004846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	2001      	movs	r0, #1
 800484e:	fa00 f202 	lsl.w	r2, r0, r2
 8004852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	e000e100 	.word	0xe000e100

08004868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	4603      	mov	r3, r0
 8004870:	6039      	str	r1, [r7, #0]
 8004872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004878:	2b00      	cmp	r3, #0
 800487a:	db0a      	blt.n	8004892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	b2da      	uxtb	r2, r3
 8004880:	490c      	ldr	r1, [pc, #48]	@ (80048b4 <__NVIC_SetPriority+0x4c>)
 8004882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004886:	0112      	lsls	r2, r2, #4
 8004888:	b2d2      	uxtb	r2, r2
 800488a:	440b      	add	r3, r1
 800488c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004890:	e00a      	b.n	80048a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	b2da      	uxtb	r2, r3
 8004896:	4908      	ldr	r1, [pc, #32]	@ (80048b8 <__NVIC_SetPriority+0x50>)
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	f003 030f 	and.w	r3, r3, #15
 800489e:	3b04      	subs	r3, #4
 80048a0:	0112      	lsls	r2, r2, #4
 80048a2:	b2d2      	uxtb	r2, r2
 80048a4:	440b      	add	r3, r1
 80048a6:	761a      	strb	r2, [r3, #24]
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	e000e100 	.word	0xe000e100
 80048b8:	e000ed00 	.word	0xe000ed00

080048bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048bc:	b480      	push	{r7}
 80048be:	b089      	sub	sp, #36	@ 0x24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f003 0307 	and.w	r3, r3, #7
 80048ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	f1c3 0307 	rsb	r3, r3, #7
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	bf28      	it	cs
 80048da:	2304      	movcs	r3, #4
 80048dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	3304      	adds	r3, #4
 80048e2:	2b06      	cmp	r3, #6
 80048e4:	d902      	bls.n	80048ec <NVIC_EncodePriority+0x30>
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	3b03      	subs	r3, #3
 80048ea:	e000      	b.n	80048ee <NVIC_EncodePriority+0x32>
 80048ec:	2300      	movs	r3, #0
 80048ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048f0:	f04f 32ff 	mov.w	r2, #4294967295
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	fa02 f303 	lsl.w	r3, r2, r3
 80048fa:	43da      	mvns	r2, r3
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	401a      	ands	r2, r3
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004904:	f04f 31ff 	mov.w	r1, #4294967295
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	fa01 f303 	lsl.w	r3, r1, r3
 800490e:	43d9      	mvns	r1, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004914:	4313      	orrs	r3, r2
         );
}
 8004916:	4618      	mov	r0, r3
 8004918:	3724      	adds	r7, #36	@ 0x24
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b082      	sub	sp, #8
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7ff ff4c 	bl	80047c8 <__NVIC_SetPriorityGrouping>
}
 8004930:	bf00      	nop
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	4603      	mov	r3, r0
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
 8004944:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004946:	2300      	movs	r3, #0
 8004948:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800494a:	f7ff ff61 	bl	8004810 <__NVIC_GetPriorityGrouping>
 800494e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	68b9      	ldr	r1, [r7, #8]
 8004954:	6978      	ldr	r0, [r7, #20]
 8004956:	f7ff ffb1 	bl	80048bc <NVIC_EncodePriority>
 800495a:	4602      	mov	r2, r0
 800495c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004960:	4611      	mov	r1, r2
 8004962:	4618      	mov	r0, r3
 8004964:	f7ff ff80 	bl	8004868 <__NVIC_SetPriority>
}
 8004968:	bf00      	nop
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	4603      	mov	r3, r0
 8004978:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800497a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff ff54 	bl	800482c <__NVIC_EnableIRQ>
}
 8004984:	bf00      	nop
 8004986:	3708      	adds	r7, #8
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004994:	2300      	movs	r3, #0
 8004996:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e037      	b.n	8004a12 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80049b8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80049bc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80049c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f941 	bl	8004c7c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3710      	adds	r7, #16
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b086      	sub	sp, #24
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	60f8      	str	r0, [r7, #12]
 8004a22:	60b9      	str	r1, [r7, #8]
 8004a24:	607a      	str	r2, [r7, #4]
 8004a26:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_DMA_Start_IT+0x20>
 8004a36:	2302      	movs	r3, #2
 8004a38:	e04a      	b.n	8004ad0 <HAL_DMA_Start_IT+0xb6>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d13a      	bne.n	8004ac2 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2202      	movs	r2, #2
 8004a50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 0201 	bic.w	r2, r2, #1
 8004a68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	68b9      	ldr	r1, [r7, #8]
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 f8d4 	bl	8004c1e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d008      	beq.n	8004a90 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f042 020e 	orr.w	r2, r2, #14
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	e00f      	b.n	8004ab0 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 020a 	orr.w	r2, r2, #10
 8004a9e:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0204 	bic.w	r2, r2, #4
 8004aae:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f042 0201 	orr.w	r2, r2, #1
 8004abe:	601a      	str	r2, [r3, #0]
 8004ac0:	e005      	b.n	8004ace <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004aca:	2302      	movs	r3, #2
 8004acc:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3718      	adds	r7, #24
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af4:	2204      	movs	r2, #4
 8004af6:	409a      	lsls	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4013      	ands	r3, r2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d024      	beq.n	8004b4a <HAL_DMA_IRQHandler+0x72>
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f003 0304 	and.w	r3, r3, #4
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d01f      	beq.n	8004b4a <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0320 	and.w	r3, r3, #32
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d107      	bne.n	8004b28 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0204 	bic.w	r2, r2, #4
 8004b26:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b30:	2104      	movs	r1, #4
 8004b32:	fa01 f202 	lsl.w	r2, r1, r2
 8004b36:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d06a      	beq.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004b48:	e065      	b.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	2202      	movs	r2, #2
 8004b50:	409a      	lsls	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d02c      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0xdc>
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	f003 0302 	and.w	r3, r3, #2
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d027      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0320 	and.w	r3, r3, #32
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10b      	bne.n	8004b8a <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f022 020a 	bic.w	r2, r2, #10
 8004b80:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b92:	2102      	movs	r1, #2
 8004b94:	fa01 f202 	lsl.w	r2, r1, r2
 8004b98:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d035      	beq.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004bb2:	e030      	b.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	2208      	movs	r2, #8
 8004bba:	409a      	lsls	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d028      	beq.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	f003 0308 	and.w	r3, r3, #8
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d023      	beq.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 020e 	bic.w	r2, r2, #14
 8004bdc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be6:	2101      	movs	r1, #1
 8004be8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bec:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d004      	beq.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	4798      	blx	r3
    }
  }
}
 8004c14:	e7ff      	b.n	8004c16 <HAL_DMA_IRQHandler+0x13e>
 8004c16:	bf00      	nop
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c1e:	b480      	push	{r7}
 8004c20:	b085      	sub	sp, #20
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	60f8      	str	r0, [r7, #12]
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	607a      	str	r2, [r7, #4]
 8004c2a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c34:	2101      	movs	r1, #1
 8004c36:	fa01 f202 	lsl.w	r2, r1, r2
 8004c3a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b10      	cmp	r3, #16
 8004c4a:	d108      	bne.n	8004c5e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004c5c:	e007      	b.n	8004c6e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	60da      	str	r2, [r3, #12]
}
 8004c6e:	bf00      	nop
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
	...

08004c7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <DMA_CalcBaseAndBitshift+0x34>)
 8004c8c:	4413      	add	r3, r2
 8004c8e:	4a09      	ldr	r2, [pc, #36]	@ (8004cb4 <DMA_CalcBaseAndBitshift+0x38>)
 8004c90:	fba2 2303 	umull	r2, r3, r2, r3
 8004c94:	091b      	lsrs	r3, r3, #4
 8004c96:	009a      	lsls	r2, r3, #2
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a06      	ldr	r2, [pc, #24]	@ (8004cb8 <DMA_CalcBaseAndBitshift+0x3c>)
 8004ca0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8004ca2:	bf00      	nop
 8004ca4:	370c      	adds	r7, #12
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	bffdfff8 	.word	0xbffdfff8
 8004cb4:	cccccccd 	.word	0xcccccccd
 8004cb8:	40020000 	.word	0x40020000

08004cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cca:	e14e      	b.n	8004f6a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd8:	4013      	ands	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f000 8140 	beq.w	8004f64 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f003 0303 	and.w	r3, r3, #3
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d005      	beq.n	8004cfc <HAL_GPIO_Init+0x40>
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f003 0303 	and.w	r3, r3, #3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d130      	bne.n	8004d5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	005b      	lsls	r3, r3, #1
 8004d06:	2203      	movs	r2, #3
 8004d08:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0c:	43db      	mvns	r3, r3
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	4013      	ands	r3, r2
 8004d12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	68da      	ldr	r2, [r3, #12]
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d32:	2201      	movs	r2, #1
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	091b      	lsrs	r3, r3, #4
 8004d48:	f003 0201 	and.w	r2, r3, #1
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f003 0303 	and.w	r3, r3, #3
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	d017      	beq.n	8004d9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	2203      	movs	r2, #3
 8004d76:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7a:	43db      	mvns	r3, r3
 8004d7c:	693a      	ldr	r2, [r7, #16]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	689a      	ldr	r2, [r3, #8]
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f003 0303 	and.w	r3, r3, #3
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d123      	bne.n	8004dee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	08da      	lsrs	r2, r3, #3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	3208      	adds	r2, #8
 8004dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004db2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	220f      	movs	r2, #15
 8004dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	691a      	ldr	r2, [r3, #16]
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f003 0307 	and.w	r3, r3, #7
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	08da      	lsrs	r2, r3, #3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3208      	adds	r2, #8
 8004de8:	6939      	ldr	r1, [r7, #16]
 8004dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	2203      	movs	r2, #3
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	43db      	mvns	r3, r3
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4013      	ands	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f003 0203 	and.w	r2, r3, #3
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	fa02 f303 	lsl.w	r3, r2, r3
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 809a 	beq.w	8004f64 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e30:	4b55      	ldr	r3, [pc, #340]	@ (8004f88 <HAL_GPIO_Init+0x2cc>)
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	4a54      	ldr	r2, [pc, #336]	@ (8004f88 <HAL_GPIO_Init+0x2cc>)
 8004e36:	f043 0301 	orr.w	r3, r3, #1
 8004e3a:	6193      	str	r3, [r2, #24]
 8004e3c:	4b52      	ldr	r3, [pc, #328]	@ (8004f88 <HAL_GPIO_Init+0x2cc>)
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	60bb      	str	r3, [r7, #8]
 8004e46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004e48:	4a50      	ldr	r2, [pc, #320]	@ (8004f8c <HAL_GPIO_Init+0x2d0>)
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	089b      	lsrs	r3, r3, #2
 8004e4e:	3302      	adds	r3, #2
 8004e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f003 0303 	and.w	r3, r3, #3
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	220f      	movs	r2, #15
 8004e60:	fa02 f303 	lsl.w	r3, r2, r3
 8004e64:	43db      	mvns	r3, r3
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004e72:	d013      	beq.n	8004e9c <HAL_GPIO_Init+0x1e0>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a46      	ldr	r2, [pc, #280]	@ (8004f90 <HAL_GPIO_Init+0x2d4>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00d      	beq.n	8004e98 <HAL_GPIO_Init+0x1dc>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a45      	ldr	r2, [pc, #276]	@ (8004f94 <HAL_GPIO_Init+0x2d8>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d007      	beq.n	8004e94 <HAL_GPIO_Init+0x1d8>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a44      	ldr	r2, [pc, #272]	@ (8004f98 <HAL_GPIO_Init+0x2dc>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d101      	bne.n	8004e90 <HAL_GPIO_Init+0x1d4>
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e006      	b.n	8004e9e <HAL_GPIO_Init+0x1e2>
 8004e90:	2305      	movs	r3, #5
 8004e92:	e004      	b.n	8004e9e <HAL_GPIO_Init+0x1e2>
 8004e94:	2302      	movs	r3, #2
 8004e96:	e002      	b.n	8004e9e <HAL_GPIO_Init+0x1e2>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <HAL_GPIO_Init+0x1e2>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	697a      	ldr	r2, [r7, #20]
 8004ea0:	f002 0203 	and.w	r2, r2, #3
 8004ea4:	0092      	lsls	r2, r2, #2
 8004ea6:	4093      	lsls	r3, r2
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004eae:	4937      	ldr	r1, [pc, #220]	@ (8004f8c <HAL_GPIO_Init+0x2d0>)
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	089b      	lsrs	r3, r3, #2
 8004eb4:	3302      	adds	r3, #2
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ebc:	4b37      	ldr	r3, [pc, #220]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	43db      	mvns	r3, r3
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d003      	beq.n	8004ee0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004ee0:	4a2e      	ldr	r2, [pc, #184]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ee6:	4b2d      	ldr	r3, [pc, #180]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004f0a:	4a24      	ldr	r2, [pc, #144]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f10:	4b22      	ldr	r3, [pc, #136]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	693a      	ldr	r2, [r7, #16]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d003      	beq.n	8004f34 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004f34:	4a19      	ldr	r2, [pc, #100]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f3a:	4b18      	ldr	r3, [pc, #96]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	43db      	mvns	r3, r3
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4013      	ands	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8004f9c <HAL_GPIO_Init+0x2e0>)
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	3301      	adds	r3, #1
 8004f68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	fa22 f303 	lsr.w	r3, r2, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	f47f aea9 	bne.w	8004ccc <HAL_GPIO_Init+0x10>
  }
}
 8004f7a:	bf00      	nop
 8004f7c:	bf00      	nop
 8004f7e:	371c      	adds	r7, #28
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	40021000 	.word	0x40021000
 8004f8c:	40010000 	.word	0x40010000
 8004f90:	48000400 	.word	0x48000400
 8004f94:	48000800 	.word	0x48000800
 8004f98:	48000c00 	.word	0x48000c00
 8004f9c:	40010400 	.word	0x40010400

08004fa0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e08d      	b.n	80050ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fc fa24 	bl	8001414 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2224      	movs	r2, #36	@ 0x24
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 0201 	bic.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685a      	ldr	r2, [r3, #4]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ff0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005000:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d107      	bne.n	800501a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005016:	609a      	str	r2, [r3, #8]
 8005018:	e006      	b.n	8005028 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689a      	ldr	r2, [r3, #8]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005026:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	2b02      	cmp	r3, #2
 800502e:	d108      	bne.n	8005042 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	685a      	ldr	r2, [r3, #4]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800503e:	605a      	str	r2, [r3, #4]
 8005040:	e007      	b.n	8005052 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005050:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6812      	ldr	r2, [r2, #0]
 800505c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005060:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005064:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68da      	ldr	r2, [r3, #12]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005074:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	69d9      	ldr	r1, [r3, #28]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a1a      	ldr	r2, [r3, #32]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f042 0201 	orr.w	r2, r2, #1
 80050ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3708      	adds	r7, #8
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
	...

080050d8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b088      	sub	sp, #32
 80050dc:	af02      	add	r7, sp, #8
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	607a      	str	r2, [r7, #4]
 80050e2:	461a      	mov	r2, r3
 80050e4:	460b      	mov	r3, r1
 80050e6:	817b      	strh	r3, [r7, #10]
 80050e8:	4613      	mov	r3, r2
 80050ea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	f040 80fd 	bne.w	80052f4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005100:	2b01      	cmp	r3, #1
 8005102:	d101      	bne.n	8005108 <HAL_I2C_Master_Transmit+0x30>
 8005104:	2302      	movs	r3, #2
 8005106:	e0f6      	b.n	80052f6 <HAL_I2C_Master_Transmit+0x21e>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005110:	f7fd fdc0 	bl	8002c94 <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	2319      	movs	r3, #25
 800511c:	2201      	movs	r2, #1
 800511e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 fa0a 	bl	800553c <I2C_WaitOnFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e0e1      	b.n	80052f6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2221      	movs	r2, #33	@ 0x21
 8005136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2210      	movs	r2, #16
 800513e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	893a      	ldrh	r2, [r7, #8]
 8005152:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515e:	b29b      	uxth	r3, r3
 8005160:	2bff      	cmp	r3, #255	@ 0xff
 8005162:	d906      	bls.n	8005172 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	22ff      	movs	r2, #255	@ 0xff
 8005168:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800516a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800516e:	617b      	str	r3, [r7, #20]
 8005170:	e007      	b.n	8005182 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005176:	b29a      	uxth	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800517c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005180:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005186:	2b00      	cmp	r3, #0
 8005188:	d024      	beq.n	80051d4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	781a      	ldrb	r2, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519a:	1c5a      	adds	r2, r3, #1
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051b2:	3b01      	subs	r3, #1
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	3301      	adds	r3, #1
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	8979      	ldrh	r1, [r7, #10]
 80051c6:	4b4e      	ldr	r3, [pc, #312]	@ (8005300 <HAL_I2C_Master_Transmit+0x228>)
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 fc05 	bl	80059dc <I2C_TransferConfig>
 80051d2:	e066      	b.n	80052a2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d8:	b2da      	uxtb	r2, r3
 80051da:	8979      	ldrh	r1, [r7, #10]
 80051dc:	4b48      	ldr	r3, [pc, #288]	@ (8005300 <HAL_I2C_Master_Transmit+0x228>)
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 fbfa 	bl	80059dc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80051e8:	e05b      	b.n	80052a2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	6a39      	ldr	r1, [r7, #32]
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	f000 f9fd 	bl	80055ee <I2C_WaitOnTXISFlagUntilTimeout>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d001      	beq.n	80051fe <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e07b      	b.n	80052f6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	781a      	ldrb	r2, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520e:	1c5a      	adds	r2, r3, #1
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005218:	b29b      	uxth	r3, r3
 800521a:	3b01      	subs	r3, #1
 800521c:	b29a      	uxth	r2, r3
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005226:	3b01      	subs	r3, #1
 8005228:	b29a      	uxth	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005232:	b29b      	uxth	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d034      	beq.n	80052a2 <HAL_I2C_Master_Transmit+0x1ca>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523c:	2b00      	cmp	r3, #0
 800523e:	d130      	bne.n	80052a2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	2200      	movs	r2, #0
 8005248:	2180      	movs	r1, #128	@ 0x80
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 f976 	bl	800553c <I2C_WaitOnFlagUntilTimeout>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d001      	beq.n	800525a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e04d      	b.n	80052f6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525e:	b29b      	uxth	r3, r3
 8005260:	2bff      	cmp	r3, #255	@ 0xff
 8005262:	d90e      	bls.n	8005282 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	22ff      	movs	r2, #255	@ 0xff
 8005268:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526e:	b2da      	uxtb	r2, r3
 8005270:	8979      	ldrh	r1, [r7, #10]
 8005272:	2300      	movs	r3, #0
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f000 fbae 	bl	80059dc <I2C_TransferConfig>
 8005280:	e00f      	b.n	80052a2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005286:	b29a      	uxth	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005290:	b2da      	uxtb	r2, r3
 8005292:	8979      	ldrh	r1, [r7, #10]
 8005294:	2300      	movs	r3, #0
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f000 fb9d 	bl	80059dc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d19e      	bne.n	80051ea <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	6a39      	ldr	r1, [r7, #32]
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 f9e3 	bl	800567c <I2C_WaitOnSTOPFlagUntilTimeout>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d001      	beq.n	80052c0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e01a      	b.n	80052f6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2220      	movs	r2, #32
 80052c6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6859      	ldr	r1, [r3, #4]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005304 <HAL_I2C_Master_Transmit+0x22c>)
 80052d4:	400b      	ands	r3, r1
 80052d6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2220      	movs	r2, #32
 80052dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80052f0:	2300      	movs	r3, #0
 80052f2:	e000      	b.n	80052f6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80052f4:	2302      	movs	r3, #2
  }
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3718      	adds	r7, #24
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	80002000 	.word	0x80002000
 8005304:	fe00e800 	.word	0xfe00e800

08005308 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b088      	sub	sp, #32
 800530c:	af02      	add	r7, sp, #8
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	607a      	str	r2, [r7, #4]
 8005312:	461a      	mov	r2, r3
 8005314:	460b      	mov	r3, r1
 8005316:	817b      	strh	r3, [r7, #10]
 8005318:	4613      	mov	r3, r2
 800531a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b20      	cmp	r3, #32
 8005326:	f040 80db 	bne.w	80054e0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005330:	2b01      	cmp	r3, #1
 8005332:	d101      	bne.n	8005338 <HAL_I2C_Master_Receive+0x30>
 8005334:	2302      	movs	r3, #2
 8005336:	e0d4      	b.n	80054e2 <HAL_I2C_Master_Receive+0x1da>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005340:	f7fd fca8 	bl	8002c94 <HAL_GetTick>
 8005344:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	2319      	movs	r3, #25
 800534c:	2201      	movs	r2, #1
 800534e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 f8f2 	bl	800553c <I2C_WaitOnFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e0bf      	b.n	80054e2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2222      	movs	r2, #34	@ 0x22
 8005366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2210      	movs	r2, #16
 800536e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	893a      	ldrh	r2, [r7, #8]
 8005382:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538e:	b29b      	uxth	r3, r3
 8005390:	2bff      	cmp	r3, #255	@ 0xff
 8005392:	d90e      	bls.n	80053b2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2201      	movs	r2, #1
 8005398:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	8979      	ldrh	r1, [r7, #10]
 80053a2:	4b52      	ldr	r3, [pc, #328]	@ (80054ec <HAL_I2C_Master_Receive+0x1e4>)
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 fb16 	bl	80059dc <I2C_TransferConfig>
 80053b0:	e06d      	b.n	800548e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053c0:	b2da      	uxtb	r2, r3
 80053c2:	8979      	ldrh	r1, [r7, #10]
 80053c4:	4b49      	ldr	r3, [pc, #292]	@ (80054ec <HAL_I2C_Master_Receive+0x1e4>)
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 fb05 	bl	80059dc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80053d2:	e05c      	b.n	800548e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	6a39      	ldr	r1, [r7, #32]
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 f993 	bl	8005704 <I2C_WaitOnRXNEFlagUntilTimeout>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e07c      	b.n	80054e2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f2:	b2d2      	uxtb	r2, r2
 80053f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fa:	1c5a      	adds	r2, r3, #1
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005410:	b29b      	uxth	r3, r3
 8005412:	3b01      	subs	r3, #1
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800541e:	b29b      	uxth	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d034      	beq.n	800548e <HAL_I2C_Master_Receive+0x186>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005428:	2b00      	cmp	r3, #0
 800542a:	d130      	bne.n	800548e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	6a3b      	ldr	r3, [r7, #32]
 8005432:	2200      	movs	r2, #0
 8005434:	2180      	movs	r1, #128	@ 0x80
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 f880 	bl	800553c <I2C_WaitOnFlagUntilTimeout>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e04d      	b.n	80054e2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800544a:	b29b      	uxth	r3, r3
 800544c:	2bff      	cmp	r3, #255	@ 0xff
 800544e:	d90e      	bls.n	800546e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	22ff      	movs	r2, #255	@ 0xff
 8005454:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800545a:	b2da      	uxtb	r2, r3
 800545c:	8979      	ldrh	r1, [r7, #10]
 800545e:	2300      	movs	r3, #0
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 fab8 	bl	80059dc <I2C_TransferConfig>
 800546c:	e00f      	b.n	800548e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800547c:	b2da      	uxtb	r2, r3
 800547e:	8979      	ldrh	r1, [r7, #10]
 8005480:	2300      	movs	r3, #0
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f000 faa7 	bl	80059dc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d19d      	bne.n	80053d4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	6a39      	ldr	r1, [r7, #32]
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f000 f8ed 	bl	800567c <I2C_WaitOnSTOPFlagUntilTimeout>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e01a      	b.n	80054e2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2220      	movs	r2, #32
 80054b2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	6859      	ldr	r1, [r3, #4]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	4b0c      	ldr	r3, [pc, #48]	@ (80054f0 <HAL_I2C_Master_Receive+0x1e8>)
 80054c0:	400b      	ands	r3, r1
 80054c2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054dc:	2300      	movs	r3, #0
 80054de:	e000      	b.n	80054e2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80054e0:	2302      	movs	r3, #2
  }
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3718      	adds	r7, #24
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	80002400 	.word	0x80002400
 80054f0:	fe00e800 	.word	0xfe00e800

080054f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b02      	cmp	r3, #2
 8005508:	d103      	bne.n	8005512 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2200      	movs	r2, #0
 8005510:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b01      	cmp	r3, #1
 800551e:	d007      	beq.n	8005530 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	699a      	ldr	r2, [r3, #24]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0201 	orr.w	r2, r2, #1
 800552e:	619a      	str	r2, [r3, #24]
  }
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	603b      	str	r3, [r7, #0]
 8005548:	4613      	mov	r3, r2
 800554a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800554c:	e03b      	b.n	80055c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	6839      	ldr	r1, [r7, #0]
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 f962 	bl	800581c <I2C_IsErrorOccurred>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e041      	b.n	80055e6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005568:	d02d      	beq.n	80055c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800556a:	f7fd fb93 	bl	8002c94 <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	683a      	ldr	r2, [r7, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d302      	bcc.n	8005580 <I2C_WaitOnFlagUntilTimeout+0x44>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d122      	bne.n	80055c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	699a      	ldr	r2, [r3, #24]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	4013      	ands	r3, r2
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	429a      	cmp	r2, r3
 800558e:	bf0c      	ite	eq
 8005590:	2301      	moveq	r3, #1
 8005592:	2300      	movne	r3, #0
 8005594:	b2db      	uxtb	r3, r3
 8005596:	461a      	mov	r2, r3
 8005598:	79fb      	ldrb	r3, [r7, #7]
 800559a:	429a      	cmp	r2, r3
 800559c:	d113      	bne.n	80055c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a2:	f043 0220 	orr.w	r2, r3, #32
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2220      	movs	r2, #32
 80055ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e00f      	b.n	80055e6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	699a      	ldr	r2, [r3, #24]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	4013      	ands	r3, r2
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	bf0c      	ite	eq
 80055d6:	2301      	moveq	r3, #1
 80055d8:	2300      	movne	r3, #0
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	461a      	mov	r2, r3
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d0b4      	beq.n	800554e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b084      	sub	sp, #16
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	60f8      	str	r0, [r7, #12]
 80055f6:	60b9      	str	r1, [r7, #8]
 80055f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055fa:	e033      	b.n	8005664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	68b9      	ldr	r1, [r7, #8]
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 f90b 	bl	800581c <I2C_IsErrorOccurred>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d001      	beq.n	8005610 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e031      	b.n	8005674 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005616:	d025      	beq.n	8005664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005618:	f7fd fb3c 	bl	8002c94 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	429a      	cmp	r2, r3
 8005626:	d302      	bcc.n	800562e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d11a      	bne.n	8005664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	f003 0302 	and.w	r3, r3, #2
 8005638:	2b02      	cmp	r3, #2
 800563a:	d013      	beq.n	8005664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005640:	f043 0220 	orr.w	r2, r3, #32
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2220      	movs	r2, #32
 800564c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e007      	b.n	8005674 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	f003 0302 	and.w	r3, r3, #2
 800566e:	2b02      	cmp	r3, #2
 8005670:	d1c4      	bne.n	80055fc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3710      	adds	r7, #16
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005688:	e02f      	b.n	80056ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	68b9      	ldr	r1, [r7, #8]
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 f8c4 	bl	800581c <I2C_IsErrorOccurred>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e02d      	b.n	80056fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569e:	f7fd faf9 	bl	8002c94 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d302      	bcc.n	80056b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d11a      	bne.n	80056ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	f003 0320 	and.w	r3, r3, #32
 80056be:	2b20      	cmp	r3, #32
 80056c0:	d013      	beq.n	80056ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c6:	f043 0220 	orr.w	r2, r3, #32
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e007      	b.n	80056fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	f003 0320 	and.w	r3, r3, #32
 80056f4:	2b20      	cmp	r3, #32
 80056f6:	d1c8      	bne.n	800568a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
	...

08005704 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005710:	2300      	movs	r3, #0
 8005712:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005714:	e071      	b.n	80057fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	68b9      	ldr	r1, [r7, #8]
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 f87e 	bl	800581c <I2C_IsErrorOccurred>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	f003 0320 	and.w	r3, r3, #32
 8005734:	2b20      	cmp	r3, #32
 8005736:	d13b      	bne.n	80057b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005738:	7dfb      	ldrb	r3, [r7, #23]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d138      	bne.n	80057b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	f003 0304 	and.w	r3, r3, #4
 8005748:	2b04      	cmp	r3, #4
 800574a:	d105      	bne.n	8005758 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005754:	2300      	movs	r3, #0
 8005756:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	f003 0310 	and.w	r3, r3, #16
 8005762:	2b10      	cmp	r3, #16
 8005764:	d121      	bne.n	80057aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2210      	movs	r2, #16
 800576c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2204      	movs	r2, #4
 8005772:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2220      	movs	r2, #32
 800577a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6859      	ldr	r1, [r3, #4]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	4b24      	ldr	r3, [pc, #144]	@ (8005818 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005788:	400b      	ands	r3, r1
 800578a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2220      	movs	r2, #32
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	75fb      	strb	r3, [r7, #23]
 80057a8:	e002      	b.n	80057b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80057b0:	f7fd fa70 	bl	8002c94 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	68ba      	ldr	r2, [r7, #8]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d302      	bcc.n	80057c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d119      	bne.n	80057fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80057c6:	7dfb      	ldrb	r3, [r7, #23]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d116      	bne.n	80057fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	f003 0304 	and.w	r3, r3, #4
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d00f      	beq.n	80057fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057de:	f043 0220 	orr.w	r2, r3, #32
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	f003 0304 	and.w	r3, r3, #4
 8005804:	2b04      	cmp	r3, #4
 8005806:	d002      	beq.n	800580e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005808:	7dfb      	ldrb	r3, [r7, #23]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d083      	beq.n	8005716 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800580e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	fe00e800 	.word	0xfe00e800

0800581c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b08a      	sub	sp, #40	@ 0x28
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005828:	2300      	movs	r3, #0
 800582a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005836:	2300      	movs	r3, #0
 8005838:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	f003 0310 	and.w	r3, r3, #16
 8005844:	2b00      	cmp	r3, #0
 8005846:	d068      	beq.n	800591a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2210      	movs	r2, #16
 800584e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005850:	e049      	b.n	80058e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005858:	d045      	beq.n	80058e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800585a:	f7fd fa1b 	bl	8002c94 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	429a      	cmp	r2, r3
 8005868:	d302      	bcc.n	8005870 <I2C_IsErrorOccurred+0x54>
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d13a      	bne.n	80058e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800587a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005882:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800588e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005892:	d121      	bne.n	80058d8 <I2C_IsErrorOccurred+0xbc>
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800589a:	d01d      	beq.n	80058d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800589c:	7cfb      	ldrb	r3, [r7, #19]
 800589e:	2b20      	cmp	r3, #32
 80058a0:	d01a      	beq.n	80058d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80058b2:	f7fd f9ef 	bl	8002c94 <HAL_GetTick>
 80058b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80058b8:	e00e      	b.n	80058d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80058ba:	f7fd f9eb 	bl	8002c94 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	2b19      	cmp	r3, #25
 80058c6:	d907      	bls.n	80058d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	f043 0320 	orr.w	r3, r3, #32
 80058ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80058d6:	e006      	b.n	80058e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	f003 0320 	and.w	r3, r3, #32
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	d1e9      	bne.n	80058ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	f003 0320 	and.w	r3, r3, #32
 80058f0:	2b20      	cmp	r3, #32
 80058f2:	d003      	beq.n	80058fc <I2C_IsErrorOccurred+0xe0>
 80058f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0aa      	beq.n	8005852 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80058fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005900:	2b00      	cmp	r3, #0
 8005902:	d103      	bne.n	800590c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2220      	movs	r2, #32
 800590a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800590c:	6a3b      	ldr	r3, [r7, #32]
 800590e:	f043 0304 	orr.w	r3, r3, #4
 8005912:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	699b      	ldr	r3, [r3, #24]
 8005920:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005928:	2b00      	cmp	r3, #0
 800592a:	d00b      	beq.n	8005944 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	f043 0301 	orr.w	r3, r3, #1
 8005932:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800593c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00b      	beq.n	8005966 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800594e:	6a3b      	ldr	r3, [r7, #32]
 8005950:	f043 0308 	orr.w	r3, r3, #8
 8005954:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800595e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00b      	beq.n	8005988 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005970:	6a3b      	ldr	r3, [r7, #32]
 8005972:	f043 0302 	orr.w	r3, r3, #2
 8005976:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005980:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005988:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800598c:	2b00      	cmp	r3, #0
 800598e:	d01c      	beq.n	80059ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f7ff fdaf 	bl	80054f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6859      	ldr	r1, [r3, #4]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	4b0d      	ldr	r3, [pc, #52]	@ (80059d8 <I2C_IsErrorOccurred+0x1bc>)
 80059a2:	400b      	ands	r3, r1
 80059a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059aa:	6a3b      	ldr	r3, [r7, #32]
 80059ac:	431a      	orrs	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80059ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3728      	adds	r7, #40	@ 0x28
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	fe00e800 	.word	0xfe00e800

080059dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80059dc:	b480      	push	{r7}
 80059de:	b087      	sub	sp, #28
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	607b      	str	r3, [r7, #4]
 80059e6:	460b      	mov	r3, r1
 80059e8:	817b      	strh	r3, [r7, #10]
 80059ea:	4613      	mov	r3, r2
 80059ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059ee:	897b      	ldrh	r3, [r7, #10]
 80059f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059f4:	7a7b      	ldrb	r3, [r7, #9]
 80059f6:	041b      	lsls	r3, r3, #16
 80059f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a0a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685a      	ldr	r2, [r3, #4]
 8005a12:	6a3b      	ldr	r3, [r7, #32]
 8005a14:	0d5b      	lsrs	r3, r3, #21
 8005a16:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005a1a:	4b08      	ldr	r3, [pc, #32]	@ (8005a3c <I2C_TransferConfig+0x60>)
 8005a1c:	430b      	orrs	r3, r1
 8005a1e:	43db      	mvns	r3, r3
 8005a20:	ea02 0103 	and.w	r1, r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005a2e:	bf00      	nop
 8005a30:	371c      	adds	r7, #28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	03ff63ff 	.word	0x03ff63ff

08005a40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b20      	cmp	r3, #32
 8005a54:	d138      	bne.n	8005ac8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d101      	bne.n	8005a64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005a60:	2302      	movs	r3, #2
 8005a62:	e032      	b.n	8005aca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2224      	movs	r2, #36	@ 0x24
 8005a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0201 	bic.w	r2, r2, #1
 8005a82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005a92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6819      	ldr	r1, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	e000      	b.n	8005aca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005ac8:	2302      	movs	r3, #2
  }
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b085      	sub	sp, #20
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b20      	cmp	r3, #32
 8005aea:	d139      	bne.n	8005b60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d101      	bne.n	8005afa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005af6:	2302      	movs	r3, #2
 8005af8:	e033      	b.n	8005b62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2224      	movs	r2, #36	@ 0x24
 8005b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0201 	bic.w	r2, r2, #1
 8005b18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005b28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	021b      	lsls	r3, r3, #8
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f042 0201 	orr.w	r2, r2, #1
 8005b4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	e000      	b.n	8005b62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005b60:	2302      	movs	r3, #2
  }
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
	...

08005b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b80:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d102      	bne.n	8005b96 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	f000 bff4 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0301 	and.w	r3, r3, #1
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 816d 	beq.w	8005e86 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005bac:	4bb4      	ldr	r3, [pc, #720]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f003 030c 	and.w	r3, r3, #12
 8005bb4:	2b04      	cmp	r3, #4
 8005bb6:	d00c      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005bb8:	4bb1      	ldr	r3, [pc, #708]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f003 030c 	and.w	r3, r3, #12
 8005bc0:	2b08      	cmp	r3, #8
 8005bc2:	d157      	bne.n	8005c74 <HAL_RCC_OscConfig+0x104>
 8005bc4:	4bae      	ldr	r3, [pc, #696]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bd0:	d150      	bne.n	8005c74 <HAL_RCC_OscConfig+0x104>
 8005bd2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005bd6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bda:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8005bde:	fa93 f3a3 	rbit	r3, r3
 8005be2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005be6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bea:	fab3 f383 	clz	r3, r3
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b3f      	cmp	r3, #63	@ 0x3f
 8005bf2:	d802      	bhi.n	8005bfa <HAL_RCC_OscConfig+0x8a>
 8005bf4:	4ba2      	ldr	r3, [pc, #648]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	e015      	b.n	8005c26 <HAL_RCC_OscConfig+0xb6>
 8005bfa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005bfe:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c02:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8005c06:	fa93 f3a3 	rbit	r3, r3
 8005c0a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8005c0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005c12:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8005c16:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8005c1a:	fa93 f3a3 	rbit	r3, r3
 8005c1e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8005c22:	4b97      	ldr	r3, [pc, #604]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005c2a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8005c2e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8005c32:	fa92 f2a2 	rbit	r2, r2
 8005c36:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8005c3a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8005c3e:	fab2 f282 	clz	r2, r2
 8005c42:	b2d2      	uxtb	r2, r2
 8005c44:	f042 0220 	orr.w	r2, r2, #32
 8005c48:	b2d2      	uxtb	r2, r2
 8005c4a:	f002 021f 	and.w	r2, r2, #31
 8005c4e:	2101      	movs	r1, #1
 8005c50:	fa01 f202 	lsl.w	r2, r1, r2
 8005c54:	4013      	ands	r3, r2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f000 8114 	beq.w	8005e84 <HAL_RCC_OscConfig+0x314>
 8005c5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f040 810b 	bne.w	8005e84 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	f000 bf85 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c84:	d106      	bne.n	8005c94 <HAL_RCC_OscConfig+0x124>
 8005c86:	4b7e      	ldr	r3, [pc, #504]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a7d      	ldr	r2, [pc, #500]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c90:	6013      	str	r3, [r2, #0]
 8005c92:	e036      	b.n	8005d02 <HAL_RCC_OscConfig+0x192>
 8005c94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10c      	bne.n	8005cbe <HAL_RCC_OscConfig+0x14e>
 8005ca4:	4b76      	ldr	r3, [pc, #472]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a75      	ldr	r2, [pc, #468]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005caa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	4b73      	ldr	r3, [pc, #460]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a72      	ldr	r2, [pc, #456]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cba:	6013      	str	r3, [r2, #0]
 8005cbc:	e021      	b.n	8005d02 <HAL_RCC_OscConfig+0x192>
 8005cbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005cc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cce:	d10c      	bne.n	8005cea <HAL_RCC_OscConfig+0x17a>
 8005cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a6a      	ldr	r2, [pc, #424]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cda:	6013      	str	r3, [r2, #0]
 8005cdc:	4b68      	ldr	r3, [pc, #416]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a67      	ldr	r2, [pc, #412]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005ce2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce6:	6013      	str	r3, [r2, #0]
 8005ce8:	e00b      	b.n	8005d02 <HAL_RCC_OscConfig+0x192>
 8005cea:	4b65      	ldr	r3, [pc, #404]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a64      	ldr	r2, [pc, #400]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cf4:	6013      	str	r3, [r2, #0]
 8005cf6:	4b62      	ldr	r3, [pc, #392]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a61      	ldr	r2, [pc, #388]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005cfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d00:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005d02:	4b5f      	ldr	r3, [pc, #380]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d06:	f023 020f 	bic.w	r2, r3, #15
 8005d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	495a      	ldr	r1, [pc, #360]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d054      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d2c:	f7fc ffb2 	bl	8002c94 <HAL_GetTick>
 8005d30:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d34:	e00a      	b.n	8005d4c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d36:	f7fc ffad 	bl	8002c94 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	2b64      	cmp	r3, #100	@ 0x64
 8005d44:	d902      	bls.n	8005d4c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	f000 bf19 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
 8005d4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005d50:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d54:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8005d58:	fa93 f3a3 	rbit	r3, r3
 8005d5c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8005d60:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d64:	fab3 f383 	clz	r3, r3
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8005d6c:	d802      	bhi.n	8005d74 <HAL_RCC_OscConfig+0x204>
 8005d6e:	4b44      	ldr	r3, [pc, #272]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	e015      	b.n	8005da0 <HAL_RCC_OscConfig+0x230>
 8005d74:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005d78:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d7c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8005d80:	fa93 f3a3 	rbit	r3, r3
 8005d84:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8005d88:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005d8c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8005d90:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8005d94:	fa93 f3a3 	rbit	r3, r3
 8005d98:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8005d9c:	4b38      	ldr	r3, [pc, #224]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005da4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8005da8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8005dac:	fa92 f2a2 	rbit	r2, r2
 8005db0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8005db4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8005db8:	fab2 f282 	clz	r2, r2
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	f042 0220 	orr.w	r2, r2, #32
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	f002 021f 	and.w	r2, r2, #31
 8005dc8:	2101      	movs	r1, #1
 8005dca:	fa01 f202 	lsl.w	r2, r1, r2
 8005dce:	4013      	ands	r3, r2
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d0b0      	beq.n	8005d36 <HAL_RCC_OscConfig+0x1c6>
 8005dd4:	e057      	b.n	8005e86 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd6:	f7fc ff5d 	bl	8002c94 <HAL_GetTick>
 8005dda:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005dde:	e00a      	b.n	8005df6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005de0:	f7fc ff58 	bl	8002c94 <HAL_GetTick>
 8005de4:	4602      	mov	r2, r0
 8005de6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	2b64      	cmp	r3, #100	@ 0x64
 8005dee:	d902      	bls.n	8005df6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	f000 bec4 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
 8005df6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005dfa:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dfe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8005e02:	fa93 f3a3 	rbit	r3, r3
 8005e06:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8005e0a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e0e:	fab3 f383 	clz	r3, r3
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b3f      	cmp	r3, #63	@ 0x3f
 8005e16:	d802      	bhi.n	8005e1e <HAL_RCC_OscConfig+0x2ae>
 8005e18:	4b19      	ldr	r3, [pc, #100]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	e015      	b.n	8005e4a <HAL_RCC_OscConfig+0x2da>
 8005e1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005e22:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e26:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8005e2a:	fa93 f3a3 	rbit	r3, r3
 8005e2e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8005e32:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005e36:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8005e3a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8005e3e:	fa93 f3a3 	rbit	r3, r3
 8005e42:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8005e46:	4b0e      	ldr	r3, [pc, #56]	@ (8005e80 <HAL_RCC_OscConfig+0x310>)
 8005e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005e4e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8005e52:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8005e56:	fa92 f2a2 	rbit	r2, r2
 8005e5a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8005e5e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8005e62:	fab2 f282 	clz	r2, r2
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	f042 0220 	orr.w	r2, r2, #32
 8005e6c:	b2d2      	uxtb	r2, r2
 8005e6e:	f002 021f 	and.w	r2, r2, #31
 8005e72:	2101      	movs	r1, #1
 8005e74:	fa01 f202 	lsl.w	r2, r1, r2
 8005e78:	4013      	ands	r3, r2
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1b0      	bne.n	8005de0 <HAL_RCC_OscConfig+0x270>
 8005e7e:	e002      	b.n	8005e86 <HAL_RCC_OscConfig+0x316>
 8005e80:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 0302 	and.w	r3, r3, #2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f000 816c 	beq.w	8006174 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005e9c:	4bcc      	ldr	r3, [pc, #816]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f003 030c 	and.w	r3, r3, #12
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00b      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005ea8:	4bc9      	ldr	r3, [pc, #804]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f003 030c 	and.w	r3, r3, #12
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d16d      	bne.n	8005f90 <HAL_RCC_OscConfig+0x420>
 8005eb4:	4bc6      	ldr	r3, [pc, #792]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d167      	bne.n	8005f90 <HAL_RCC_OscConfig+0x420>
 8005ec0:	2302      	movs	r3, #2
 8005ec2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8005eca:	fa93 f3a3 	rbit	r3, r3
 8005ece:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8005ed2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ed6:	fab3 f383 	clz	r3, r3
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b3f      	cmp	r3, #63	@ 0x3f
 8005ede:	d802      	bhi.n	8005ee6 <HAL_RCC_OscConfig+0x376>
 8005ee0:	4bbb      	ldr	r3, [pc, #748]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	e013      	b.n	8005f0e <HAL_RCC_OscConfig+0x39e>
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eec:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8005ef0:	fa93 f3a3 	rbit	r3, r3
 8005ef4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8005ef8:	2302      	movs	r3, #2
 8005efa:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8005efe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8005f02:	fa93 f3a3 	rbit	r3, r3
 8005f06:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8005f0a:	4bb1      	ldr	r3, [pc, #708]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0e:	2202      	movs	r2, #2
 8005f10:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8005f14:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8005f18:	fa92 f2a2 	rbit	r2, r2
 8005f1c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8005f20:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005f24:	fab2 f282 	clz	r2, r2
 8005f28:	b2d2      	uxtb	r2, r2
 8005f2a:	f042 0220 	orr.w	r2, r2, #32
 8005f2e:	b2d2      	uxtb	r2, r2
 8005f30:	f002 021f 	and.w	r2, r2, #31
 8005f34:	2101      	movs	r1, #1
 8005f36:	fa01 f202 	lsl.w	r2, r1, r2
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00a      	beq.n	8005f56 <HAL_RCC_OscConfig+0x3e6>
 8005f40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d002      	beq.n	8005f56 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	f000 be14 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f56:	4b9e      	ldr	r3, [pc, #632]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	21f8      	movs	r1, #248	@ 0xf8
 8005f6c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f70:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8005f74:	fa91 f1a1 	rbit	r1, r1
 8005f78:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8005f7c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8005f80:	fab1 f181 	clz	r1, r1
 8005f84:	b2c9      	uxtb	r1, r1
 8005f86:	408b      	lsls	r3, r1
 8005f88:	4991      	ldr	r1, [pc, #580]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f8e:	e0f1      	b.n	8006174 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 8083 	beq.w	80060a8 <HAL_RCC_OscConfig+0x538>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005fac:	fa93 f3a3 	rbit	r3, r3
 8005fb0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8005fb4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fb8:	fab3 f383 	clz	r3, r3
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005fc2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	461a      	mov	r2, r3
 8005fca:	2301      	movs	r3, #1
 8005fcc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fce:	f7fc fe61 	bl	8002c94 <HAL_GetTick>
 8005fd2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fd6:	e00a      	b.n	8005fee <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fd8:	f7fc fe5c 	bl	8002c94 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d902      	bls.n	8005fee <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8005fe8:	2303      	movs	r3, #3
 8005fea:	f000 bdc8 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
 8005fee:	2302      	movs	r3, #2
 8005ff0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005ff8:	fa93 f3a3 	rbit	r3, r3
 8005ffc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8006000:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006004:	fab3 f383 	clz	r3, r3
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b3f      	cmp	r3, #63	@ 0x3f
 800600c:	d802      	bhi.n	8006014 <HAL_RCC_OscConfig+0x4a4>
 800600e:	4b70      	ldr	r3, [pc, #448]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	e013      	b.n	800603c <HAL_RCC_OscConfig+0x4cc>
 8006014:	2302      	movs	r3, #2
 8006016:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800601a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800601e:	fa93 f3a3 	rbit	r3, r3
 8006022:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8006026:	2302      	movs	r3, #2
 8006028:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800602c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006030:	fa93 f3a3 	rbit	r3, r3
 8006034:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8006038:	4b65      	ldr	r3, [pc, #404]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 800603a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603c:	2202      	movs	r2, #2
 800603e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8006042:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8006046:	fa92 f2a2 	rbit	r2, r2
 800604a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800604e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8006052:	fab2 f282 	clz	r2, r2
 8006056:	b2d2      	uxtb	r2, r2
 8006058:	f042 0220 	orr.w	r2, r2, #32
 800605c:	b2d2      	uxtb	r2, r2
 800605e:	f002 021f 	and.w	r2, r2, #31
 8006062:	2101      	movs	r1, #1
 8006064:	fa01 f202 	lsl.w	r2, r1, r2
 8006068:	4013      	ands	r3, r2
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0b4      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800606e:	4b58      	ldr	r3, [pc, #352]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800607a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	21f8      	movs	r1, #248	@ 0xf8
 8006084:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006088:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800608c:	fa91 f1a1 	rbit	r1, r1
 8006090:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8006094:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8006098:	fab1 f181 	clz	r1, r1
 800609c:	b2c9      	uxtb	r1, r1
 800609e:	408b      	lsls	r3, r1
 80060a0:	494b      	ldr	r1, [pc, #300]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 80060a2:	4313      	orrs	r3, r2
 80060a4:	600b      	str	r3, [r1, #0]
 80060a6:	e065      	b.n	8006174 <HAL_RCC_OscConfig+0x604>
 80060a8:	2301      	movs	r3, #1
 80060aa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ae:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80060b2:	fa93 f3a3 	rbit	r3, r3
 80060b6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80060ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060be:	fab3 f383 	clz	r3, r3
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80060c8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	461a      	mov	r2, r3
 80060d0:	2300      	movs	r3, #0
 80060d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060d4:	f7fc fdde 	bl	8002c94 <HAL_GetTick>
 80060d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060dc:	e00a      	b.n	80060f4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060de:	f7fc fdd9 	bl	8002c94 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d902      	bls.n	80060f4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	f000 bd45 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
 80060f4:	2302      	movs	r3, #2
 80060f6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80060fe:	fa93 f3a3 	rbit	r3, r3
 8006102:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8006106:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800610a:	fab3 f383 	clz	r3, r3
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b3f      	cmp	r3, #63	@ 0x3f
 8006112:	d802      	bhi.n	800611a <HAL_RCC_OscConfig+0x5aa>
 8006114:	4b2e      	ldr	r3, [pc, #184]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	e013      	b.n	8006142 <HAL_RCC_OscConfig+0x5d2>
 800611a:	2302      	movs	r3, #2
 800611c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006120:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006124:	fa93 f3a3 	rbit	r3, r3
 8006128:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800612c:	2302      	movs	r3, #2
 800612e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006132:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006136:	fa93 f3a3 	rbit	r3, r3
 800613a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800613e:	4b24      	ldr	r3, [pc, #144]	@ (80061d0 <HAL_RCC_OscConfig+0x660>)
 8006140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006142:	2202      	movs	r2, #2
 8006144:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8006148:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800614c:	fa92 f2a2 	rbit	r2, r2
 8006150:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8006154:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8006158:	fab2 f282 	clz	r2, r2
 800615c:	b2d2      	uxtb	r2, r2
 800615e:	f042 0220 	orr.w	r2, r2, #32
 8006162:	b2d2      	uxtb	r2, r2
 8006164:	f002 021f 	and.w	r2, r2, #31
 8006168:	2101      	movs	r1, #1
 800616a:	fa01 f202 	lsl.w	r2, r1, r2
 800616e:	4013      	ands	r3, r2
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1b4      	bne.n	80060de <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006178:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0308 	and.w	r3, r3, #8
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 8115 	beq.w	80063b4 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800618a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800618e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d07e      	beq.n	8006298 <HAL_RCC_OscConfig+0x728>
 800619a:	2301      	movs	r3, #1
 800619c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80061a4:	fa93 f3a3 	rbit	r3, r3
 80061a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80061ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80061b0:	fab3 f383 	clz	r3, r3
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	461a      	mov	r2, r3
 80061b8:	4b06      	ldr	r3, [pc, #24]	@ (80061d4 <HAL_RCC_OscConfig+0x664>)
 80061ba:	4413      	add	r3, r2
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	461a      	mov	r2, r3
 80061c0:	2301      	movs	r3, #1
 80061c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061c4:	f7fc fd66 	bl	8002c94 <HAL_GetTick>
 80061c8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061cc:	e00f      	b.n	80061ee <HAL_RCC_OscConfig+0x67e>
 80061ce:	bf00      	nop
 80061d0:	40021000 	.word	0x40021000
 80061d4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061d8:	f7fc fd5c 	bl	8002c94 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d902      	bls.n	80061ee <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	f000 bcc8 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
 80061ee:	2302      	movs	r3, #2
 80061f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80061f8:	fa93 f3a3 	rbit	r3, r3
 80061fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006204:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006208:	2202      	movs	r2, #2
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006210:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	fa93 f2a3 	rbit	r2, r3
 800621a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800621e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006228:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800622c:	2202      	movs	r2, #2
 800622e:	601a      	str	r2, [r3, #0]
 8006230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006234:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	fa93 f2a3 	rbit	r2, r3
 800623e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006242:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006246:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006248:	4bb0      	ldr	r3, [pc, #704]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 800624a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800624c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006250:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8006254:	2102      	movs	r1, #2
 8006256:	6019      	str	r1, [r3, #0]
 8006258:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800625c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	fa93 f1a3 	rbit	r1, r3
 8006266:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800626a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800626e:	6019      	str	r1, [r3, #0]
  return result;
 8006270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006274:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	fab3 f383 	clz	r3, r3
 800627e:	b2db      	uxtb	r3, r3
 8006280:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006284:	b2db      	uxtb	r3, r3
 8006286:	f003 031f 	and.w	r3, r3, #31
 800628a:	2101      	movs	r1, #1
 800628c:	fa01 f303 	lsl.w	r3, r1, r3
 8006290:	4013      	ands	r3, r2
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0a0      	beq.n	80061d8 <HAL_RCC_OscConfig+0x668>
 8006296:	e08d      	b.n	80063b4 <HAL_RCC_OscConfig+0x844>
 8006298:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800629c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80062a0:	2201      	movs	r2, #1
 80062a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	fa93 f2a3 	rbit	r2, r3
 80062b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80062ba:	601a      	str	r2, [r3, #0]
  return result;
 80062bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80062c4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062c6:	fab3 f383 	clz	r3, r3
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	461a      	mov	r2, r3
 80062ce:	4b90      	ldr	r3, [pc, #576]	@ (8006510 <HAL_RCC_OscConfig+0x9a0>)
 80062d0:	4413      	add	r3, r2
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	461a      	mov	r2, r3
 80062d6:	2300      	movs	r3, #0
 80062d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062da:	f7fc fcdb 	bl	8002c94 <HAL_GetTick>
 80062de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062e2:	e00a      	b.n	80062fa <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062e4:	f7fc fcd6 	bl	8002c94 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d902      	bls.n	80062fa <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80062f4:	2303      	movs	r3, #3
 80062f6:	f000 bc42 	b.w	8006b7e <HAL_RCC_OscConfig+0x100e>
 80062fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006302:	2202      	movs	r2, #2
 8006304:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006306:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800630a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	fa93 f2a3 	rbit	r2, r3
 8006314:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006318:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006322:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006326:	2202      	movs	r2, #2
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800632e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	fa93 f2a3 	rbit	r2, r3
 8006338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800633c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006340:	601a      	str	r2, [r3, #0]
 8006342:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006346:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800634a:	2202      	movs	r2, #2
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006352:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	fa93 f2a3 	rbit	r2, r3
 800635c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006360:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006364:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006366:	4b69      	ldr	r3, [pc, #420]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 8006368:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800636a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800636e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006372:	2102      	movs	r1, #2
 8006374:	6019      	str	r1, [r3, #0]
 8006376:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800637a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	fa93 f1a3 	rbit	r1, r3
 8006384:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006388:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800638c:	6019      	str	r1, [r3, #0]
  return result;
 800638e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006392:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	fab3 f383 	clz	r3, r3
 800639c:	b2db      	uxtb	r3, r3
 800639e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	f003 031f 	and.w	r3, r3, #31
 80063a8:	2101      	movs	r1, #1
 80063aa:	fa01 f303 	lsl.w	r3, r1, r3
 80063ae:	4013      	ands	r3, r2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d197      	bne.n	80062e4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 819e 	beq.w	8006706 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063ca:	2300      	movs	r3, #0
 80063cc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063d0:	4b4e      	ldr	r3, [pc, #312]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d116      	bne.n	800640a <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063dc:	4b4b      	ldr	r3, [pc, #300]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	4a4a      	ldr	r2, [pc, #296]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80063e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063e6:	61d3      	str	r3, [r2, #28]
 80063e8:	4b48      	ldr	r3, [pc, #288]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80063f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063f4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063fe:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8006402:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8006404:	2301      	movs	r3, #1
 8006406:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800640a:	4b42      	ldr	r3, [pc, #264]	@ (8006514 <HAL_RCC_OscConfig+0x9a4>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006412:	2b00      	cmp	r3, #0
 8006414:	d11a      	bne.n	800644c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006416:	4b3f      	ldr	r3, [pc, #252]	@ (8006514 <HAL_RCC_OscConfig+0x9a4>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a3e      	ldr	r2, [pc, #248]	@ (8006514 <HAL_RCC_OscConfig+0x9a4>)
 800641c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006420:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006422:	f7fc fc37 	bl	8002c94 <HAL_GetTick>
 8006426:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800642a:	e009      	b.n	8006440 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800642c:	f7fc fc32 	bl	8002c94 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	2b64      	cmp	r3, #100	@ 0x64
 800643a:	d901      	bls.n	8006440 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800643c:	2303      	movs	r3, #3
 800643e:	e39e      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006440:	4b34      	ldr	r3, [pc, #208]	@ (8006514 <HAL_RCC_OscConfig+0x9a4>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006448:	2b00      	cmp	r3, #0
 800644a:	d0ef      	beq.n	800642c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800644c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006450:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d106      	bne.n	800646a <HAL_RCC_OscConfig+0x8fa>
 800645c:	4b2b      	ldr	r3, [pc, #172]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 800645e:	6a1b      	ldr	r3, [r3, #32]
 8006460:	4a2a      	ldr	r2, [pc, #168]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 8006462:	f043 0301 	orr.w	r3, r3, #1
 8006466:	6213      	str	r3, [r2, #32]
 8006468:	e035      	b.n	80064d6 <HAL_RCC_OscConfig+0x966>
 800646a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800646e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10c      	bne.n	8006494 <HAL_RCC_OscConfig+0x924>
 800647a:	4b24      	ldr	r3, [pc, #144]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	4a23      	ldr	r2, [pc, #140]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 8006480:	f023 0301 	bic.w	r3, r3, #1
 8006484:	6213      	str	r3, [r2, #32]
 8006486:	4b21      	ldr	r3, [pc, #132]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	4a20      	ldr	r2, [pc, #128]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 800648c:	f023 0304 	bic.w	r3, r3, #4
 8006490:	6213      	str	r3, [r2, #32]
 8006492:	e020      	b.n	80064d6 <HAL_RCC_OscConfig+0x966>
 8006494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006498:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	2b05      	cmp	r3, #5
 80064a2:	d10c      	bne.n	80064be <HAL_RCC_OscConfig+0x94e>
 80064a4:	4b19      	ldr	r3, [pc, #100]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	4a18      	ldr	r2, [pc, #96]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064aa:	f043 0304 	orr.w	r3, r3, #4
 80064ae:	6213      	str	r3, [r2, #32]
 80064b0:	4b16      	ldr	r3, [pc, #88]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	4a15      	ldr	r2, [pc, #84]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064b6:	f043 0301 	orr.w	r3, r3, #1
 80064ba:	6213      	str	r3, [r2, #32]
 80064bc:	e00b      	b.n	80064d6 <HAL_RCC_OscConfig+0x966>
 80064be:	4b13      	ldr	r3, [pc, #76]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	4a12      	ldr	r2, [pc, #72]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064c4:	f023 0301 	bic.w	r3, r3, #1
 80064c8:	6213      	str	r3, [r2, #32]
 80064ca:	4b10      	ldr	r3, [pc, #64]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064cc:	6a1b      	ldr	r3, [r3, #32]
 80064ce:	4a0f      	ldr	r2, [pc, #60]	@ (800650c <HAL_RCC_OscConfig+0x99c>)
 80064d0:	f023 0304 	bic.w	r3, r3, #4
 80064d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 8087 	beq.w	80065f6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064e8:	f7fc fbd4 	bl	8002c94 <HAL_GetTick>
 80064ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064f0:	e012      	b.n	8006518 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064f2:	f7fc fbcf 	bl	8002c94 <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006502:	4293      	cmp	r3, r2
 8006504:	d908      	bls.n	8006518 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e339      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
 800650a:	bf00      	nop
 800650c:	40021000 	.word	0x40021000
 8006510:	10908120 	.word	0x10908120
 8006514:	40007000 	.word	0x40007000
 8006518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800651c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006520:	2202      	movs	r2, #2
 8006522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006528:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	fa93 f2a3 	rbit	r2, r3
 8006532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006536:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800653a:	601a      	str	r2, [r3, #0]
 800653c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006540:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006544:	2202      	movs	r2, #2
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800654c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	fa93 f2a3 	rbit	r2, r3
 8006556:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800655a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800655e:	601a      	str	r2, [r3, #0]
  return result;
 8006560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006564:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006568:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800656a:	fab3 f383 	clz	r3, r3
 800656e:	b2db      	uxtb	r3, r3
 8006570:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d102      	bne.n	8006580 <HAL_RCC_OscConfig+0xa10>
 800657a:	4b98      	ldr	r3, [pc, #608]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	e013      	b.n	80065a8 <HAL_RCC_OscConfig+0xa38>
 8006580:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006584:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006588:	2202      	movs	r2, #2
 800658a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800658c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006590:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	fa93 f2a3 	rbit	r2, r3
 800659a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800659e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80065a2:	601a      	str	r2, [r3, #0]
 80065a4:	4b8d      	ldr	r3, [pc, #564]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065ac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80065b0:	2102      	movs	r1, #2
 80065b2:	6011      	str	r1, [r2, #0]
 80065b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065b8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80065bc:	6812      	ldr	r2, [r2, #0]
 80065be:	fa92 f1a2 	rbit	r1, r2
 80065c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065c6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80065ca:	6011      	str	r1, [r2, #0]
  return result;
 80065cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80065d0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80065d4:	6812      	ldr	r2, [r2, #0]
 80065d6:	fab2 f282 	clz	r2, r2
 80065da:	b2d2      	uxtb	r2, r2
 80065dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065e0:	b2d2      	uxtb	r2, r2
 80065e2:	f002 021f 	and.w	r2, r2, #31
 80065e6:	2101      	movs	r1, #1
 80065e8:	fa01 f202 	lsl.w	r2, r1, r2
 80065ec:	4013      	ands	r3, r2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f43f af7f 	beq.w	80064f2 <HAL_RCC_OscConfig+0x982>
 80065f4:	e07d      	b.n	80066f2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065f6:	f7fc fb4d 	bl	8002c94 <HAL_GetTick>
 80065fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065fe:	e00b      	b.n	8006618 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006600:	f7fc fb48 	bl	8002c94 <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006610:	4293      	cmp	r3, r2
 8006612:	d901      	bls.n	8006618 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e2b2      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
 8006618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800661c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006620:	2202      	movs	r2, #2
 8006622:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006628:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	fa93 f2a3 	rbit	r2, r3
 8006632:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006636:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800663a:	601a      	str	r2, [r3, #0]
 800663c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006640:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006644:	2202      	movs	r2, #2
 8006646:	601a      	str	r2, [r3, #0]
 8006648:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800664c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	fa93 f2a3 	rbit	r2, r3
 8006656:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800665a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800665e:	601a      	str	r2, [r3, #0]
  return result;
 8006660:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006664:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006668:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800666a:	fab3 f383 	clz	r3, r3
 800666e:	b2db      	uxtb	r3, r3
 8006670:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8006674:	b2db      	uxtb	r3, r3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d102      	bne.n	8006680 <HAL_RCC_OscConfig+0xb10>
 800667a:	4b58      	ldr	r3, [pc, #352]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	e013      	b.n	80066a8 <HAL_RCC_OscConfig+0xb38>
 8006680:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006684:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006688:	2202      	movs	r2, #2
 800668a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800668c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006690:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	fa93 f2a3 	rbit	r2, r3
 800669a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800669e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	4b4d      	ldr	r3, [pc, #308]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 80066a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066ac:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80066b0:	2102      	movs	r1, #2
 80066b2:	6011      	str	r1, [r2, #0]
 80066b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066b8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80066bc:	6812      	ldr	r2, [r2, #0]
 80066be:	fa92 f1a2 	rbit	r1, r2
 80066c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066c6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80066ca:	6011      	str	r1, [r2, #0]
  return result;
 80066cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066d0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80066d4:	6812      	ldr	r2, [r2, #0]
 80066d6:	fab2 f282 	clz	r2, r2
 80066da:	b2d2      	uxtb	r2, r2
 80066dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066e0:	b2d2      	uxtb	r2, r2
 80066e2:	f002 021f 	and.w	r2, r2, #31
 80066e6:	2101      	movs	r1, #1
 80066e8:	fa01 f202 	lsl.w	r2, r1, r2
 80066ec:	4013      	ands	r3, r2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d186      	bne.n	8006600 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80066f2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d105      	bne.n	8006706 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066fa:	4b38      	ldr	r3, [pc, #224]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	4a37      	ldr	r2, [pc, #220]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 8006700:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006704:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800670a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	69db      	ldr	r3, [r3, #28]
 8006712:	2b00      	cmp	r3, #0
 8006714:	f000 8232 	beq.w	8006b7c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006718:	4b30      	ldr	r3, [pc, #192]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f003 030c 	and.w	r3, r3, #12
 8006720:	2b08      	cmp	r3, #8
 8006722:	f000 8201 	beq.w	8006b28 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006726:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800672a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	69db      	ldr	r3, [r3, #28]
 8006732:	2b02      	cmp	r3, #2
 8006734:	f040 8157 	bne.w	80069e6 <HAL_RCC_OscConfig+0xe76>
 8006738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800673c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8006740:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006744:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800674a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	fa93 f2a3 	rbit	r2, r3
 8006754:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006758:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800675c:	601a      	str	r2, [r3, #0]
  return result;
 800675e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006762:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8006766:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006768:	fab3 f383 	clz	r3, r3
 800676c:	b2db      	uxtb	r3, r3
 800676e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006772:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	461a      	mov	r2, r3
 800677a:	2300      	movs	r3, #0
 800677c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800677e:	f7fc fa89 	bl	8002c94 <HAL_GetTick>
 8006782:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006786:	e009      	b.n	800679c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006788:	f7fc fa84 	bl	8002c94 <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	2b02      	cmp	r3, #2
 8006796:	d901      	bls.n	800679c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e1f0      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
 800679c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067a0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80067a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80067a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067ae:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	fa93 f2a3 	rbit	r2, r3
 80067b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067bc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80067c0:	601a      	str	r2, [r3, #0]
  return result;
 80067c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067c6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80067ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067cc:	fab3 f383 	clz	r3, r3
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80067d4:	d804      	bhi.n	80067e0 <HAL_RCC_OscConfig+0xc70>
 80067d6:	4b01      	ldr	r3, [pc, #4]	@ (80067dc <HAL_RCC_OscConfig+0xc6c>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	e029      	b.n	8006830 <HAL_RCC_OscConfig+0xcc0>
 80067dc:	40021000 	.word	0x40021000
 80067e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067e4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80067e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80067ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	fa93 f2a3 	rbit	r2, r3
 80067fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006800:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800680a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800680e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006812:	601a      	str	r2, [r3, #0]
 8006814:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006818:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	fa93 f2a3 	rbit	r2, r3
 8006822:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006826:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800682a:	601a      	str	r2, [r3, #0]
 800682c:	4bc3      	ldr	r3, [pc, #780]	@ (8006b3c <HAL_RCC_OscConfig+0xfcc>)
 800682e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006830:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006834:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8006838:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800683c:	6011      	str	r1, [r2, #0]
 800683e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006842:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8006846:	6812      	ldr	r2, [r2, #0]
 8006848:	fa92 f1a2 	rbit	r1, r2
 800684c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006850:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006854:	6011      	str	r1, [r2, #0]
  return result;
 8006856:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800685a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800685e:	6812      	ldr	r2, [r2, #0]
 8006860:	fab2 f282 	clz	r2, r2
 8006864:	b2d2      	uxtb	r2, r2
 8006866:	f042 0220 	orr.w	r2, r2, #32
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	f002 021f 	and.w	r2, r2, #31
 8006870:	2101      	movs	r1, #1
 8006872:	fa01 f202 	lsl.w	r2, r1, r2
 8006876:	4013      	ands	r3, r2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d185      	bne.n	8006788 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800687c:	4baf      	ldr	r3, [pc, #700]	@ (8006b3c <HAL_RCC_OscConfig+0xfcc>)
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006884:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006888:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006894:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	6a1b      	ldr	r3, [r3, #32]
 800689c:	430b      	orrs	r3, r1
 800689e:	49a7      	ldr	r1, [pc, #668]	@ (8006b3c <HAL_RCC_OscConfig+0xfcc>)
 80068a0:	4313      	orrs	r3, r2
 80068a2:	604b      	str	r3, [r1, #4]
 80068a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068a8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80068ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80068b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068b6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	fa93 f2a3 	rbit	r2, r3
 80068c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068c4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80068c8:	601a      	str	r2, [r3, #0]
  return result;
 80068ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80068d2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068d4:	fab3 f383 	clz	r3, r3
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80068de:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	461a      	mov	r2, r3
 80068e6:	2301      	movs	r3, #1
 80068e8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ea:	f7fc f9d3 	bl	8002c94 <HAL_GetTick>
 80068ee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80068f2:	e009      	b.n	8006908 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068f4:	f7fc f9ce 	bl	8002c94 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d901      	bls.n	8006908 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e13a      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
 8006908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800690c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006910:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006914:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006916:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800691a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	fa93 f2a3 	rbit	r2, r3
 8006924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006928:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800692c:	601a      	str	r2, [r3, #0]
  return result;
 800692e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006932:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006936:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006938:	fab3 f383 	clz	r3, r3
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006940:	d802      	bhi.n	8006948 <HAL_RCC_OscConfig+0xdd8>
 8006942:	4b7e      	ldr	r3, [pc, #504]	@ (8006b3c <HAL_RCC_OscConfig+0xfcc>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	e027      	b.n	8006998 <HAL_RCC_OscConfig+0xe28>
 8006948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800694c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006950:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006954:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006956:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800695a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	fa93 f2a3 	rbit	r2, r3
 8006964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006968:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006972:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006976:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800697a:	601a      	str	r2, [r3, #0]
 800697c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006980:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	fa93 f2a3 	rbit	r2, r3
 800698a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800698e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	4b69      	ldr	r3, [pc, #420]	@ (8006b3c <HAL_RCC_OscConfig+0xfcc>)
 8006996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006998:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800699c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80069a0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80069a4:	6011      	str	r1, [r2, #0]
 80069a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80069aa:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80069ae:	6812      	ldr	r2, [r2, #0]
 80069b0:	fa92 f1a2 	rbit	r1, r2
 80069b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80069b8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80069bc:	6011      	str	r1, [r2, #0]
  return result;
 80069be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80069c2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80069c6:	6812      	ldr	r2, [r2, #0]
 80069c8:	fab2 f282 	clz	r2, r2
 80069cc:	b2d2      	uxtb	r2, r2
 80069ce:	f042 0220 	orr.w	r2, r2, #32
 80069d2:	b2d2      	uxtb	r2, r2
 80069d4:	f002 021f 	and.w	r2, r2, #31
 80069d8:	2101      	movs	r1, #1
 80069da:	fa01 f202 	lsl.w	r2, r1, r2
 80069de:	4013      	ands	r3, r2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d087      	beq.n	80068f4 <HAL_RCC_OscConfig+0xd84>
 80069e4:	e0ca      	b.n	8006b7c <HAL_RCC_OscConfig+0x100c>
 80069e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069ea:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80069ee:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80069f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069f8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	fa93 f2a3 	rbit	r2, r3
 8006a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a06:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a0a:	601a      	str	r2, [r3, #0]
  return result;
 8006a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a10:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a14:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a16:	fab3 f383 	clz	r3, r3
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006a20:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	461a      	mov	r2, r3
 8006a28:	2300      	movs	r3, #0
 8006a2a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a2c:	f7fc f932 	bl	8002c94 <HAL_GetTick>
 8006a30:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a34:	e009      	b.n	8006a4a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a36:	f7fc f92d 	bl	8002c94 <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	d901      	bls.n	8006a4a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e099      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
 8006a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a4e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006a52:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006a56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a5c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	fa93 f2a3 	rbit	r2, r3
 8006a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a6a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006a6e:	601a      	str	r2, [r3, #0]
  return result;
 8006a70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a74:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006a78:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a7a:	fab3 f383 	clz	r3, r3
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a82:	d802      	bhi.n	8006a8a <HAL_RCC_OscConfig+0xf1a>
 8006a84:	4b2d      	ldr	r3, [pc, #180]	@ (8006b3c <HAL_RCC_OscConfig+0xfcc>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	e027      	b.n	8006ada <HAL_RCC_OscConfig+0xf6a>
 8006a8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a8e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006a92:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006a96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a9c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	fa93 f2a3 	rbit	r2, r3
 8006aa6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006aaa:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006aae:	601a      	str	r2, [r3, #0]
 8006ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006ab4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8006ab8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006ac2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	fa93 f2a3 	rbit	r2, r3
 8006acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006ad0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	4b19      	ldr	r3, [pc, #100]	@ (8006b3c <HAL_RCC_OscConfig+0xfcc>)
 8006ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ada:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006ade:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8006ae2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006ae6:	6011      	str	r1, [r2, #0]
 8006ae8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006aec:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8006af0:	6812      	ldr	r2, [r2, #0]
 8006af2:	fa92 f1a2 	rbit	r1, r2
 8006af6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006afa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8006afe:	6011      	str	r1, [r2, #0]
  return result;
 8006b00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006b04:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8006b08:	6812      	ldr	r2, [r2, #0]
 8006b0a:	fab2 f282 	clz	r2, r2
 8006b0e:	b2d2      	uxtb	r2, r2
 8006b10:	f042 0220 	orr.w	r2, r2, #32
 8006b14:	b2d2      	uxtb	r2, r2
 8006b16:	f002 021f 	and.w	r2, r2, #31
 8006b1a:	2101      	movs	r1, #1
 8006b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8006b20:	4013      	ands	r3, r2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d187      	bne.n	8006a36 <HAL_RCC_OscConfig+0xec6>
 8006b26:	e029      	b.n	8006b7c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d103      	bne.n	8006b40 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e020      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
 8006b3c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006b40:	4b11      	ldr	r3, [pc, #68]	@ (8006b88 <HAL_RCC_OscConfig+0x1018>)
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006b48:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006b4c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d10b      	bne.n	8006b78 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006b60:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006b64:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d001      	beq.n	8006b7c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e000      	b.n	8006b7e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	40021000 	.word	0x40021000

08006b8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b09e      	sub	sp, #120	@ 0x78
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
 8006b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d101      	bne.n	8006ba4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e154      	b.n	8006e4e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ba4:	4b89      	ldr	r3, [pc, #548]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0307 	and.w	r3, r3, #7
 8006bac:	683a      	ldr	r2, [r7, #0]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d910      	bls.n	8006bd4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bb2:	4b86      	ldr	r3, [pc, #536]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f023 0207 	bic.w	r2, r3, #7
 8006bba:	4984      	ldr	r1, [pc, #528]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bc2:	4b82      	ldr	r3, [pc, #520]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 0307 	and.w	r3, r3, #7
 8006bca:	683a      	ldr	r2, [r7, #0]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d001      	beq.n	8006bd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e13c      	b.n	8006e4e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d008      	beq.n	8006bf2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006be0:	4b7b      	ldr	r3, [pc, #492]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	4978      	ldr	r1, [pc, #480]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f000 80cd 	beq.w	8006d9a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d137      	bne.n	8006c78 <HAL_RCC_ClockConfig+0xec>
 8006c08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006c0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c10:	fa93 f3a3 	rbit	r3, r3
 8006c14:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006c16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c18:	fab3 f383 	clz	r3, r3
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006c20:	d802      	bhi.n	8006c28 <HAL_RCC_ClockConfig+0x9c>
 8006c22:	4b6b      	ldr	r3, [pc, #428]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	e00f      	b.n	8006c48 <HAL_RCC_ClockConfig+0xbc>
 8006c28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006c2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c30:	fa93 f3a3 	rbit	r3, r3
 8006c34:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c36:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006c3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c3e:	fa93 f3a3 	rbit	r3, r3
 8006c42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c44:	4b62      	ldr	r3, [pc, #392]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006c4c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006c4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c50:	fa92 f2a2 	rbit	r2, r2
 8006c54:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8006c56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006c58:	fab2 f282 	clz	r2, r2
 8006c5c:	b2d2      	uxtb	r2, r2
 8006c5e:	f042 0220 	orr.w	r2, r2, #32
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	f002 021f 	and.w	r2, r2, #31
 8006c68:	2101      	movs	r1, #1
 8006c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8006c6e:	4013      	ands	r3, r2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d171      	bne.n	8006d58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e0ea      	b.n	8006e4e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d137      	bne.n	8006cf0 <HAL_RCC_ClockConfig+0x164>
 8006c80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c84:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c88:	fa93 f3a3 	rbit	r3, r3
 8006c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c90:	fab3 f383 	clz	r3, r3
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b3f      	cmp	r3, #63	@ 0x3f
 8006c98:	d802      	bhi.n	8006ca0 <HAL_RCC_ClockConfig+0x114>
 8006c9a:	4b4d      	ldr	r3, [pc, #308]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	e00f      	b.n	8006cc0 <HAL_RCC_ClockConfig+0x134>
 8006ca0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ca8:	fa93 f3a3 	rbit	r3, r3
 8006cac:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006cb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cb6:	fa93 f3a3 	rbit	r3, r3
 8006cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cbc:	4b44      	ldr	r3, [pc, #272]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006cc4:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006cc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006cc8:	fa92 f2a2 	rbit	r2, r2
 8006ccc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8006cce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cd0:	fab2 f282 	clz	r2, r2
 8006cd4:	b2d2      	uxtb	r2, r2
 8006cd6:	f042 0220 	orr.w	r2, r2, #32
 8006cda:	b2d2      	uxtb	r2, r2
 8006cdc:	f002 021f 	and.w	r2, r2, #31
 8006ce0:	2101      	movs	r1, #1
 8006ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d135      	bne.n	8006d58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e0ae      	b.n	8006e4e <HAL_RCC_ClockConfig+0x2c2>
 8006cf0:	2302      	movs	r3, #2
 8006cf2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf6:	fa93 f3a3 	rbit	r3, r3
 8006cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cfe:	fab3 f383 	clz	r3, r3
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	2b3f      	cmp	r3, #63	@ 0x3f
 8006d06:	d802      	bhi.n	8006d0e <HAL_RCC_ClockConfig+0x182>
 8006d08:	4b31      	ldr	r3, [pc, #196]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	e00d      	b.n	8006d2a <HAL_RCC_ClockConfig+0x19e>
 8006d0e:	2302      	movs	r3, #2
 8006d10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d14:	fa93 f3a3 	rbit	r3, r3
 8006d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	623b      	str	r3, [r7, #32]
 8006d1e:	6a3b      	ldr	r3, [r7, #32]
 8006d20:	fa93 f3a3 	rbit	r3, r3
 8006d24:	61fb      	str	r3, [r7, #28]
 8006d26:	4b2a      	ldr	r3, [pc, #168]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	61ba      	str	r2, [r7, #24]
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	fa92 f2a2 	rbit	r2, r2
 8006d34:	617a      	str	r2, [r7, #20]
  return result;
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	fab2 f282 	clz	r2, r2
 8006d3c:	b2d2      	uxtb	r2, r2
 8006d3e:	f042 0220 	orr.w	r2, r2, #32
 8006d42:	b2d2      	uxtb	r2, r2
 8006d44:	f002 021f 	and.w	r2, r2, #31
 8006d48:	2101      	movs	r1, #1
 8006d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8006d4e:	4013      	ands	r3, r2
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e07a      	b.n	8006e4e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d58:	4b1d      	ldr	r3, [pc, #116]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f023 0203 	bic.w	r2, r3, #3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	491a      	ldr	r1, [pc, #104]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d6a:	f7fb ff93 	bl	8002c94 <HAL_GetTick>
 8006d6e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d70:	e00a      	b.n	8006d88 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d72:	f7fb ff8f 	bl	8002c94 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d901      	bls.n	8006d88 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e062      	b.n	8006e4e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d88:	4b11      	ldr	r3, [pc, #68]	@ (8006dd0 <HAL_RCC_ClockConfig+0x244>)
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	f003 020c 	and.w	r2, r3, #12
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d1eb      	bne.n	8006d72 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0307 	and.w	r3, r3, #7
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d215      	bcs.n	8006dd4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006da8:	4b08      	ldr	r3, [pc, #32]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f023 0207 	bic.w	r2, r3, #7
 8006db0:	4906      	ldr	r1, [pc, #24]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006db8:	4b04      	ldr	r3, [pc, #16]	@ (8006dcc <HAL_RCC_ClockConfig+0x240>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 0307 	and.w	r3, r3, #7
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d006      	beq.n	8006dd4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e041      	b.n	8006e4e <HAL_RCC_ClockConfig+0x2c2>
 8006dca:	bf00      	nop
 8006dcc:	40022000 	.word	0x40022000
 8006dd0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d008      	beq.n	8006df2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006de0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e58 <HAL_RCC_ClockConfig+0x2cc>)
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	491a      	ldr	r1, [pc, #104]	@ (8006e58 <HAL_RCC_ClockConfig+0x2cc>)
 8006dee:	4313      	orrs	r3, r2
 8006df0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0308 	and.w	r3, r3, #8
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d009      	beq.n	8006e12 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006dfe:	4b16      	ldr	r3, [pc, #88]	@ (8006e58 <HAL_RCC_ClockConfig+0x2cc>)
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	00db      	lsls	r3, r3, #3
 8006e0c:	4912      	ldr	r1, [pc, #72]	@ (8006e58 <HAL_RCC_ClockConfig+0x2cc>)
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006e12:	f000 f829 	bl	8006e68 <HAL_RCC_GetSysClockFreq>
 8006e16:	4601      	mov	r1, r0
 8006e18:	4b0f      	ldr	r3, [pc, #60]	@ (8006e58 <HAL_RCC_ClockConfig+0x2cc>)
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e20:	22f0      	movs	r2, #240	@ 0xf0
 8006e22:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	fa92 f2a2 	rbit	r2, r2
 8006e2a:	60fa      	str	r2, [r7, #12]
  return result;
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	fab2 f282 	clz	r2, r2
 8006e32:	b2d2      	uxtb	r2, r2
 8006e34:	40d3      	lsrs	r3, r2
 8006e36:	4a09      	ldr	r2, [pc, #36]	@ (8006e5c <HAL_RCC_ClockConfig+0x2d0>)
 8006e38:	5cd3      	ldrb	r3, [r2, r3]
 8006e3a:	fa21 f303 	lsr.w	r3, r1, r3
 8006e3e:	4a08      	ldr	r2, [pc, #32]	@ (8006e60 <HAL_RCC_ClockConfig+0x2d4>)
 8006e40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006e42:	4b08      	ldr	r3, [pc, #32]	@ (8006e64 <HAL_RCC_ClockConfig+0x2d8>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7fb fcf8 	bl	800283c <HAL_InitTick>
  
  return HAL_OK;
 8006e4c:	2300      	movs	r3, #0
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3778      	adds	r7, #120	@ 0x78
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	40021000 	.word	0x40021000
 8006e5c:	0800aa9c 	.word	0x0800aa9c
 8006e60:	20000018 	.word	0x20000018
 8006e64:	2000001c 	.word	0x2000001c

08006e68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b087      	sub	sp, #28
 8006e6c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	60fb      	str	r3, [r7, #12]
 8006e72:	2300      	movs	r3, #0
 8006e74:	60bb      	str	r3, [r7, #8]
 8006e76:	2300      	movs	r3, #0
 8006e78:	617b      	str	r3, [r7, #20]
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006e82:	4b1e      	ldr	r3, [pc, #120]	@ (8006efc <HAL_RCC_GetSysClockFreq+0x94>)
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f003 030c 	and.w	r3, r3, #12
 8006e8e:	2b04      	cmp	r3, #4
 8006e90:	d002      	beq.n	8006e98 <HAL_RCC_GetSysClockFreq+0x30>
 8006e92:	2b08      	cmp	r3, #8
 8006e94:	d003      	beq.n	8006e9e <HAL_RCC_GetSysClockFreq+0x36>
 8006e96:	e026      	b.n	8006ee6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006e98:	4b19      	ldr	r3, [pc, #100]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x98>)
 8006e9a:	613b      	str	r3, [r7, #16]
      break;
 8006e9c:	e026      	b.n	8006eec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	0c9b      	lsrs	r3, r3, #18
 8006ea2:	f003 030f 	and.w	r3, r3, #15
 8006ea6:	4a17      	ldr	r2, [pc, #92]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006ea8:	5cd3      	ldrb	r3, [r2, r3]
 8006eaa:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8006eac:	4b13      	ldr	r3, [pc, #76]	@ (8006efc <HAL_RCC_GetSysClockFreq+0x94>)
 8006eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb0:	f003 030f 	and.w	r3, r3, #15
 8006eb4:	4a14      	ldr	r2, [pc, #80]	@ (8006f08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006eb6:	5cd3      	ldrb	r3, [r2, r3]
 8006eb8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d008      	beq.n	8006ed6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x98>)
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	fb02 f303 	mul.w	r3, r2, r3
 8006ed2:	617b      	str	r3, [r7, #20]
 8006ed4:	e004      	b.n	8006ee0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8006f0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8006eda:	fb02 f303 	mul.w	r3, r2, r3
 8006ede:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	613b      	str	r3, [r7, #16]
      break;
 8006ee4:	e002      	b.n	8006eec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006ee6:	4b06      	ldr	r3, [pc, #24]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x98>)
 8006ee8:	613b      	str	r3, [r7, #16]
      break;
 8006eea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eec:	693b      	ldr	r3, [r7, #16]
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	371c      	adds	r7, #28
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	40021000 	.word	0x40021000
 8006f00:	007a1200 	.word	0x007a1200
 8006f04:	0800aab4 	.word	0x0800aab4
 8006f08:	0800aac4 	.word	0x0800aac4
 8006f0c:	003d0900 	.word	0x003d0900

08006f10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f14:	4b03      	ldr	r3, [pc, #12]	@ (8006f24 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f16:	681b      	ldr	r3, [r3, #0]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	20000018 	.word	0x20000018

08006f28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006f2e:	f7ff ffef 	bl	8006f10 <HAL_RCC_GetHCLKFreq>
 8006f32:	4601      	mov	r1, r0
 8006f34:	4b0b      	ldr	r3, [pc, #44]	@ (8006f64 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006f3c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006f40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	fa92 f2a2 	rbit	r2, r2
 8006f48:	603a      	str	r2, [r7, #0]
  return result;
 8006f4a:	683a      	ldr	r2, [r7, #0]
 8006f4c:	fab2 f282 	clz	r2, r2
 8006f50:	b2d2      	uxtb	r2, r2
 8006f52:	40d3      	lsrs	r3, r2
 8006f54:	4a04      	ldr	r2, [pc, #16]	@ (8006f68 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006f56:	5cd3      	ldrb	r3, [r2, r3]
 8006f58:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40021000 	.word	0x40021000
 8006f68:	0800aaac 	.word	0x0800aaac

08006f6c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	220f      	movs	r2, #15
 8006f7a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006f7c:	4b12      	ldr	r3, [pc, #72]	@ (8006fc8 <HAL_RCC_GetClockConfig+0x5c>)
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f003 0203 	and.w	r2, r3, #3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006f88:	4b0f      	ldr	r3, [pc, #60]	@ (8006fc8 <HAL_RCC_GetClockConfig+0x5c>)
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8006f94:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc8 <HAL_RCC_GetClockConfig+0x5c>)
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006fa0:	4b09      	ldr	r3, [pc, #36]	@ (8006fc8 <HAL_RCC_GetClockConfig+0x5c>)
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	08db      	lsrs	r3, r3, #3
 8006fa6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8006fae:	4b07      	ldr	r3, [pc, #28]	@ (8006fcc <HAL_RCC_GetClockConfig+0x60>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 0207 	and.w	r2, r3, #7
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	601a      	str	r2, [r3, #0]
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	40021000 	.word	0x40021000
 8006fcc:	40022000 	.word	0x40022000

08006fd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b092      	sub	sp, #72	@ 0x48
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f000 80cb 	beq.w	800718a <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ff4:	4b85      	ldr	r3, [pc, #532]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006ff6:	69db      	ldr	r3, [r3, #28]
 8006ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10e      	bne.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007000:	4b82      	ldr	r3, [pc, #520]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	4a81      	ldr	r2, [pc, #516]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800700a:	61d3      	str	r3, [r2, #28]
 800700c:	4b7f      	ldr	r3, [pc, #508]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800700e:	69db      	ldr	r3, [r3, #28]
 8007010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007014:	60bb      	str	r3, [r7, #8]
 8007016:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007018:	2301      	movs	r3, #1
 800701a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800701e:	4b7c      	ldr	r3, [pc, #496]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007026:	2b00      	cmp	r3, #0
 8007028:	d118      	bne.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800702a:	4b79      	ldr	r3, [pc, #484]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a78      	ldr	r2, [pc, #480]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007034:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007036:	f7fb fe2d 	bl	8002c94 <HAL_GetTick>
 800703a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800703c:	e008      	b.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800703e:	f7fb fe29 	bl	8002c94 <HAL_GetTick>
 8007042:	4602      	mov	r2, r0
 8007044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007046:	1ad3      	subs	r3, r2, r3
 8007048:	2b64      	cmp	r3, #100	@ 0x64
 800704a:	d901      	bls.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800704c:	2303      	movs	r3, #3
 800704e:	e0d9      	b.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007050:	4b6f      	ldr	r3, [pc, #444]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007058:	2b00      	cmp	r3, #0
 800705a:	d0f0      	beq.n	800703e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800705c:	4b6b      	ldr	r3, [pc, #428]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800705e:	6a1b      	ldr	r3, [r3, #32]
 8007060:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007064:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007068:	2b00      	cmp	r3, #0
 800706a:	d07b      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x194>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007074:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007076:	429a      	cmp	r2, r3
 8007078:	d074      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800707a:	4b64      	ldr	r3, [pc, #400]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007082:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007084:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007088:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800708a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708c:	fa93 f3a3 	rbit	r3, r3
 8007090:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8007092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007094:	fab3 f383 	clz	r3, r3
 8007098:	b2db      	uxtb	r3, r3
 800709a:	461a      	mov	r2, r3
 800709c:	4b5d      	ldr	r3, [pc, #372]	@ (8007214 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800709e:	4413      	add	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	461a      	mov	r2, r3
 80070a4:	2301      	movs	r3, #1
 80070a6:	6013      	str	r3, [r2, #0]
 80070a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80070ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b0:	fa93 f3a3 	rbit	r3, r3
 80070b4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80070b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070b8:	fab3 f383 	clz	r3, r3
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	461a      	mov	r2, r3
 80070c0:	4b54      	ldr	r3, [pc, #336]	@ (8007214 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80070c2:	4413      	add	r3, r2
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	461a      	mov	r2, r3
 80070c8:	2300      	movs	r3, #0
 80070ca:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80070cc:	4a4f      	ldr	r2, [pc, #316]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80070ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070d0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80070d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070d4:	f003 0301 	and.w	r3, r3, #1
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d043      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070dc:	f7fb fdda 	bl	8002c94 <HAL_GetTick>
 80070e0:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070e2:	e00a      	b.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070e4:	f7fb fdd6 	bl	8002c94 <HAL_GetTick>
 80070e8:	4602      	mov	r2, r0
 80070ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070ec:	1ad3      	subs	r3, r2, r3
 80070ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d901      	bls.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80070f6:	2303      	movs	r3, #3
 80070f8:	e084      	b.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80070fa:	2302      	movs	r3, #2
 80070fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007100:	fa93 f3a3 	rbit	r3, r3
 8007104:	627b      	str	r3, [r7, #36]	@ 0x24
 8007106:	2302      	movs	r3, #2
 8007108:	623b      	str	r3, [r7, #32]
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	fa93 f3a3 	rbit	r3, r3
 8007110:	61fb      	str	r3, [r7, #28]
  return result;
 8007112:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007114:	fab3 f383 	clz	r3, r3
 8007118:	b2db      	uxtb	r3, r3
 800711a:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b00      	cmp	r3, #0
 8007122:	d102      	bne.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007124:	4b39      	ldr	r3, [pc, #228]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	e007      	b.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800712a:	2302      	movs	r3, #2
 800712c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	fa93 f3a3 	rbit	r3, r3
 8007134:	617b      	str	r3, [r7, #20]
 8007136:	4b35      	ldr	r3, [pc, #212]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713a:	2202      	movs	r2, #2
 800713c:	613a      	str	r2, [r7, #16]
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	fa92 f2a2 	rbit	r2, r2
 8007144:	60fa      	str	r2, [r7, #12]
  return result;
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	fab2 f282 	clz	r2, r2
 800714c:	b2d2      	uxtb	r2, r2
 800714e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007152:	b2d2      	uxtb	r2, r2
 8007154:	f002 021f 	and.w	r2, r2, #31
 8007158:	2101      	movs	r1, #1
 800715a:	fa01 f202 	lsl.w	r2, r1, r2
 800715e:	4013      	ands	r3, r2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0bf      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8007164:	4b29      	ldr	r3, [pc, #164]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007166:	6a1b      	ldr	r3, [r3, #32]
 8007168:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	4926      	ldr	r1, [pc, #152]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007172:	4313      	orrs	r3, r2
 8007174:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007176:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800717a:	2b01      	cmp	r3, #1
 800717c:	d105      	bne.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800717e:	4b23      	ldr	r3, [pc, #140]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007180:	69db      	ldr	r3, [r3, #28]
 8007182:	4a22      	ldr	r2, [pc, #136]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007184:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007188:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	d008      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007196:	4b1d      	ldr	r3, [pc, #116]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8007198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800719a:	f023 0203 	bic.w	r2, r3, #3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	491a      	ldr	r1, [pc, #104]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80071a4:	4313      	orrs	r3, r2
 80071a6:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 0320 	and.w	r3, r3, #32
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d008      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80071b4:	4b15      	ldr	r3, [pc, #84]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80071b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b8:	f023 0210 	bic.w	r2, r3, #16
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	4912      	ldr	r1, [pc, #72]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80071c2:	4313      	orrs	r3, r2
 80071c4:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d008      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80071d2:	4b0e      	ldr	r3, [pc, #56]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80071d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d6:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	490b      	ldr	r1, [pc, #44]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d008      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80071f0:	4b06      	ldr	r3, [pc, #24]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80071f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	695b      	ldr	r3, [r3, #20]
 80071fc:	4903      	ldr	r1, [pc, #12]	@ (800720c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80071fe:	4313      	orrs	r3, r2
 8007200:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3748      	adds	r7, #72	@ 0x48
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40021000 	.word	0x40021000
 8007210:	40007000 	.word	0x40007000
 8007214:	10908100 	.word	0x10908100

08007218 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d101      	bne.n	800722a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e049      	b.n	80072be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007230:	b2db      	uxtb	r3, r3
 8007232:	2b00      	cmp	r3, #0
 8007234:	d106      	bne.n	8007244 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7fb fc7c 	bl	8002b3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2202      	movs	r2, #2
 8007248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	3304      	adds	r3, #4
 8007254:	4619      	mov	r1, r3
 8007256:	4610      	mov	r0, r2
 8007258:	f000 fce8 	bl	8007c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072bc:	2300      	movs	r3, #0
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3708      	adds	r7, #8
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
	...

080072c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b085      	sub	sp, #20
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d001      	beq.n	80072e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	e040      	b.n	8007362 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f042 0201 	orr.w	r2, r2, #1
 80072f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a1c      	ldr	r2, [pc, #112]	@ (8007370 <HAL_TIM_Base_Start_IT+0xa8>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d00e      	beq.n	8007320 <HAL_TIM_Base_Start_IT+0x58>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800730a:	d009      	beq.n	8007320 <HAL_TIM_Base_Start_IT+0x58>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a18      	ldr	r2, [pc, #96]	@ (8007374 <HAL_TIM_Base_Start_IT+0xac>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d004      	beq.n	8007320 <HAL_TIM_Base_Start_IT+0x58>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a17      	ldr	r2, [pc, #92]	@ (8007378 <HAL_TIM_Base_Start_IT+0xb0>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d115      	bne.n	800734c <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	689a      	ldr	r2, [r3, #8]
 8007326:	4b15      	ldr	r3, [pc, #84]	@ (800737c <HAL_TIM_Base_Start_IT+0xb4>)
 8007328:	4013      	ands	r3, r2
 800732a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2b06      	cmp	r3, #6
 8007330:	d015      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x96>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007338:	d011      	beq.n	800735e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f042 0201 	orr.w	r2, r2, #1
 8007348:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800734a:	e008      	b.n	800735e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f042 0201 	orr.w	r2, r2, #1
 800735a:	601a      	str	r2, [r3, #0]
 800735c:	e000      	b.n	8007360 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800735e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3714      	adds	r7, #20
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	40012c00 	.word	0x40012c00
 8007374:	40000400 	.word	0x40000400
 8007378:	40014000 	.word	0x40014000
 800737c:	00010007 	.word	0x00010007

08007380 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b082      	sub	sp, #8
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d101      	bne.n	8007392 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e049      	b.n	8007426 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b00      	cmp	r3, #0
 800739c:	d106      	bne.n	80073ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f841 	bl	800742e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	3304      	adds	r3, #4
 80073bc:	4619      	mov	r1, r3
 80073be:	4610      	mov	r0, r2
 80073c0:	f000 fc34 	bl	8007c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800742e:	b480      	push	{r7}
 8007430:	b083      	sub	sp, #12
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007436:	bf00      	nop
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
	...

08007444 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d109      	bne.n	8007468 <HAL_TIM_PWM_Start+0x24>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b01      	cmp	r3, #1
 800745e:	bf14      	ite	ne
 8007460:	2301      	movne	r3, #1
 8007462:	2300      	moveq	r3, #0
 8007464:	b2db      	uxtb	r3, r3
 8007466:	e03c      	b.n	80074e2 <HAL_TIM_PWM_Start+0x9e>
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b04      	cmp	r3, #4
 800746c:	d109      	bne.n	8007482 <HAL_TIM_PWM_Start+0x3e>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b01      	cmp	r3, #1
 8007478:	bf14      	ite	ne
 800747a:	2301      	movne	r3, #1
 800747c:	2300      	moveq	r3, #0
 800747e:	b2db      	uxtb	r3, r3
 8007480:	e02f      	b.n	80074e2 <HAL_TIM_PWM_Start+0x9e>
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b08      	cmp	r3, #8
 8007486:	d109      	bne.n	800749c <HAL_TIM_PWM_Start+0x58>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800748e:	b2db      	uxtb	r3, r3
 8007490:	2b01      	cmp	r3, #1
 8007492:	bf14      	ite	ne
 8007494:	2301      	movne	r3, #1
 8007496:	2300      	moveq	r3, #0
 8007498:	b2db      	uxtb	r3, r3
 800749a:	e022      	b.n	80074e2 <HAL_TIM_PWM_Start+0x9e>
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	2b0c      	cmp	r3, #12
 80074a0:	d109      	bne.n	80074b6 <HAL_TIM_PWM_Start+0x72>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	bf14      	ite	ne
 80074ae:	2301      	movne	r3, #1
 80074b0:	2300      	moveq	r3, #0
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	e015      	b.n	80074e2 <HAL_TIM_PWM_Start+0x9e>
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b10      	cmp	r3, #16
 80074ba:	d109      	bne.n	80074d0 <HAL_TIM_PWM_Start+0x8c>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	bf14      	ite	ne
 80074c8:	2301      	movne	r3, #1
 80074ca:	2300      	moveq	r3, #0
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	e008      	b.n	80074e2 <HAL_TIM_PWM_Start+0x9e>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	2b01      	cmp	r3, #1
 80074da:	bf14      	ite	ne
 80074dc:	2301      	movne	r3, #1
 80074de:	2300      	moveq	r3, #0
 80074e0:	b2db      	uxtb	r3, r3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d001      	beq.n	80074ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e088      	b.n	80075fc <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d104      	bne.n	80074fa <HAL_TIM_PWM_Start+0xb6>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074f8:	e023      	b.n	8007542 <HAL_TIM_PWM_Start+0xfe>
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	2b04      	cmp	r3, #4
 80074fe:	d104      	bne.n	800750a <HAL_TIM_PWM_Start+0xc6>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2202      	movs	r2, #2
 8007504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007508:	e01b      	b.n	8007542 <HAL_TIM_PWM_Start+0xfe>
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	2b08      	cmp	r3, #8
 800750e:	d104      	bne.n	800751a <HAL_TIM_PWM_Start+0xd6>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007518:	e013      	b.n	8007542 <HAL_TIM_PWM_Start+0xfe>
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	2b0c      	cmp	r3, #12
 800751e:	d104      	bne.n	800752a <HAL_TIM_PWM_Start+0xe6>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2202      	movs	r2, #2
 8007524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007528:	e00b      	b.n	8007542 <HAL_TIM_PWM_Start+0xfe>
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	2b10      	cmp	r3, #16
 800752e:	d104      	bne.n	800753a <HAL_TIM_PWM_Start+0xf6>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2202      	movs	r2, #2
 8007534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007538:	e003      	b.n	8007542 <HAL_TIM_PWM_Start+0xfe>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2202      	movs	r2, #2
 800753e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2201      	movs	r2, #1
 8007548:	6839      	ldr	r1, [r7, #0]
 800754a:	4618      	mov	r0, r3
 800754c:	f000 ff32 	bl	80083b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a2b      	ldr	r2, [pc, #172]	@ (8007604 <HAL_TIM_PWM_Start+0x1c0>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d00e      	beq.n	8007578 <HAL_TIM_PWM_Start+0x134>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a2a      	ldr	r2, [pc, #168]	@ (8007608 <HAL_TIM_PWM_Start+0x1c4>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d009      	beq.n	8007578 <HAL_TIM_PWM_Start+0x134>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a28      	ldr	r2, [pc, #160]	@ (800760c <HAL_TIM_PWM_Start+0x1c8>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d004      	beq.n	8007578 <HAL_TIM_PWM_Start+0x134>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a27      	ldr	r2, [pc, #156]	@ (8007610 <HAL_TIM_PWM_Start+0x1cc>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d101      	bne.n	800757c <HAL_TIM_PWM_Start+0x138>
 8007578:	2301      	movs	r3, #1
 800757a:	e000      	b.n	800757e <HAL_TIM_PWM_Start+0x13a>
 800757c:	2300      	movs	r3, #0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d007      	beq.n	8007592 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007590:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a1b      	ldr	r2, [pc, #108]	@ (8007604 <HAL_TIM_PWM_Start+0x1c0>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d00e      	beq.n	80075ba <HAL_TIM_PWM_Start+0x176>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075a4:	d009      	beq.n	80075ba <HAL_TIM_PWM_Start+0x176>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a1a      	ldr	r2, [pc, #104]	@ (8007614 <HAL_TIM_PWM_Start+0x1d0>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d004      	beq.n	80075ba <HAL_TIM_PWM_Start+0x176>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a14      	ldr	r2, [pc, #80]	@ (8007608 <HAL_TIM_PWM_Start+0x1c4>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d115      	bne.n	80075e6 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	689a      	ldr	r2, [r3, #8]
 80075c0:	4b15      	ldr	r3, [pc, #84]	@ (8007618 <HAL_TIM_PWM_Start+0x1d4>)
 80075c2:	4013      	ands	r3, r2
 80075c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2b06      	cmp	r3, #6
 80075ca:	d015      	beq.n	80075f8 <HAL_TIM_PWM_Start+0x1b4>
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075d2:	d011      	beq.n	80075f8 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f042 0201 	orr.w	r2, r2, #1
 80075e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075e4:	e008      	b.n	80075f8 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f042 0201 	orr.w	r2, r2, #1
 80075f4:	601a      	str	r2, [r3, #0]
 80075f6:	e000      	b.n	80075fa <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	40012c00 	.word	0x40012c00
 8007608:	40014000 	.word	0x40014000
 800760c:	40014400 	.word	0x40014400
 8007610:	40014800 	.word	0x40014800
 8007614:	40000400 	.word	0x40000400
 8007618:	00010007 	.word	0x00010007

0800761c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	f003 0302 	and.w	r3, r3, #2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d020      	beq.n	8007680 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f003 0302 	and.w	r3, r3, #2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d01b      	beq.n	8007680 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f06f 0202 	mvn.w	r2, #2
 8007650:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2201      	movs	r2, #1
 8007656:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	f003 0303 	and.w	r3, r3, #3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d003      	beq.n	800766e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 fac1 	bl	8007bee <HAL_TIM_IC_CaptureCallback>
 800766c:	e005      	b.n	800767a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 fab3 	bl	8007bda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 fac4 	bl	8007c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	f003 0304 	and.w	r3, r3, #4
 8007686:	2b00      	cmp	r3, #0
 8007688:	d020      	beq.n	80076cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f003 0304 	and.w	r3, r3, #4
 8007690:	2b00      	cmp	r3, #0
 8007692:	d01b      	beq.n	80076cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f06f 0204 	mvn.w	r2, #4
 800769c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2202      	movs	r2, #2
 80076a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	699b      	ldr	r3, [r3, #24]
 80076aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d003      	beq.n	80076ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f000 fa9b 	bl	8007bee <HAL_TIM_IC_CaptureCallback>
 80076b8:	e005      	b.n	80076c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 fa8d 	bl	8007bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f000 fa9e 	bl	8007c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	f003 0308 	and.w	r3, r3, #8
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d020      	beq.n	8007718 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f003 0308 	and.w	r3, r3, #8
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d01b      	beq.n	8007718 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f06f 0208 	mvn.w	r2, #8
 80076e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2204      	movs	r2, #4
 80076ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f003 0303 	and.w	r3, r3, #3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d003      	beq.n	8007706 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 fa75 	bl	8007bee <HAL_TIM_IC_CaptureCallback>
 8007704:	e005      	b.n	8007712 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fa67 	bl	8007bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 fa78 	bl	8007c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	f003 0310 	and.w	r3, r3, #16
 800771e:	2b00      	cmp	r3, #0
 8007720:	d020      	beq.n	8007764 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f003 0310 	and.w	r3, r3, #16
 8007728:	2b00      	cmp	r3, #0
 800772a:	d01b      	beq.n	8007764 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f06f 0210 	mvn.w	r2, #16
 8007734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2208      	movs	r2, #8
 800773a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	69db      	ldr	r3, [r3, #28]
 8007742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 fa4f 	bl	8007bee <HAL_TIM_IC_CaptureCallback>
 8007750:	e005      	b.n	800775e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 fa41 	bl	8007bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 fa52 	bl	8007c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00c      	beq.n	8007788 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f003 0301 	and.w	r3, r3, #1
 8007774:	2b00      	cmp	r3, #0
 8007776:	d007      	beq.n	8007788 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f06f 0201 	mvn.w	r2, #1
 8007780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7fb f81c 	bl	80027c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00c      	beq.n	80077ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007798:	2b00      	cmp	r3, #0
 800779a:	d007      	beq.n	80077ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80077a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 ff1a 	bl	80085e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00c      	beq.n	80077d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d007      	beq.n	80077d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80077c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 ff12 	bl	80085f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00c      	beq.n	80077f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d007      	beq.n	80077f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80077ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 fa11 	bl	8007c16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f003 0320 	and.w	r3, r3, #32
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00c      	beq.n	8007818 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f003 0320 	and.w	r3, r3, #32
 8007804:	2b00      	cmp	r3, #0
 8007806:	d007      	beq.n	8007818 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f06f 0220 	mvn.w	r2, #32
 8007810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 feda 	bl	80085cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007818:	bf00      	nop
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b086      	sub	sp, #24
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800782c:	2300      	movs	r3, #0
 800782e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007836:	2b01      	cmp	r3, #1
 8007838:	d101      	bne.n	800783e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800783a:	2302      	movs	r3, #2
 800783c:	e0ff      	b.n	8007a3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2201      	movs	r2, #1
 8007842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b14      	cmp	r3, #20
 800784a:	f200 80f0 	bhi.w	8007a2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800784e:	a201      	add	r2, pc, #4	@ (adr r2, 8007854 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007854:	080078a9 	.word	0x080078a9
 8007858:	08007a2f 	.word	0x08007a2f
 800785c:	08007a2f 	.word	0x08007a2f
 8007860:	08007a2f 	.word	0x08007a2f
 8007864:	080078e9 	.word	0x080078e9
 8007868:	08007a2f 	.word	0x08007a2f
 800786c:	08007a2f 	.word	0x08007a2f
 8007870:	08007a2f 	.word	0x08007a2f
 8007874:	0800792b 	.word	0x0800792b
 8007878:	08007a2f 	.word	0x08007a2f
 800787c:	08007a2f 	.word	0x08007a2f
 8007880:	08007a2f 	.word	0x08007a2f
 8007884:	0800796b 	.word	0x0800796b
 8007888:	08007a2f 	.word	0x08007a2f
 800788c:	08007a2f 	.word	0x08007a2f
 8007890:	08007a2f 	.word	0x08007a2f
 8007894:	080079ad 	.word	0x080079ad
 8007898:	08007a2f 	.word	0x08007a2f
 800789c:	08007a2f 	.word	0x08007a2f
 80078a0:	08007a2f 	.word	0x08007a2f
 80078a4:	080079ed 	.word	0x080079ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	68b9      	ldr	r1, [r7, #8]
 80078ae:	4618      	mov	r0, r3
 80078b0:	f000 fa40 	bl	8007d34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	699a      	ldr	r2, [r3, #24]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f042 0208 	orr.w	r2, r2, #8
 80078c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	699a      	ldr	r2, [r3, #24]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f022 0204 	bic.w	r2, r2, #4
 80078d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	6999      	ldr	r1, [r3, #24]
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	691a      	ldr	r2, [r3, #16]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	430a      	orrs	r2, r1
 80078e4:	619a      	str	r2, [r3, #24]
      break;
 80078e6:	e0a5      	b.n	8007a34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	68b9      	ldr	r1, [r7, #8]
 80078ee:	4618      	mov	r0, r3
 80078f0:	f000 faa6 	bl	8007e40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	699a      	ldr	r2, [r3, #24]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007902:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	699a      	ldr	r2, [r3, #24]
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007912:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	6999      	ldr	r1, [r3, #24]
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	021a      	lsls	r2, r3, #8
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	430a      	orrs	r2, r1
 8007926:	619a      	str	r2, [r3, #24]
      break;
 8007928:	e084      	b.n	8007a34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68b9      	ldr	r1, [r7, #8]
 8007930:	4618      	mov	r0, r3
 8007932:	f000 fb05 	bl	8007f40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	69da      	ldr	r2, [r3, #28]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f042 0208 	orr.w	r2, r2, #8
 8007944:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	69da      	ldr	r2, [r3, #28]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f022 0204 	bic.w	r2, r2, #4
 8007954:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	69d9      	ldr	r1, [r3, #28]
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	691a      	ldr	r2, [r3, #16]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	430a      	orrs	r2, r1
 8007966:	61da      	str	r2, [r3, #28]
      break;
 8007968:	e064      	b.n	8007a34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68b9      	ldr	r1, [r7, #8]
 8007970:	4618      	mov	r0, r3
 8007972:	f000 fb63 	bl	800803c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	69da      	ldr	r2, [r3, #28]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007984:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	69da      	ldr	r2, [r3, #28]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007994:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69d9      	ldr	r1, [r3, #28]
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	691b      	ldr	r3, [r3, #16]
 80079a0:	021a      	lsls	r2, r3, #8
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	430a      	orrs	r2, r1
 80079a8:	61da      	str	r2, [r3, #28]
      break;
 80079aa:	e043      	b.n	8007a34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68b9      	ldr	r1, [r7, #8]
 80079b2:	4618      	mov	r0, r3
 80079b4:	f000 fba6 	bl	8008104 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f042 0208 	orr.w	r2, r2, #8
 80079c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f022 0204 	bic.w	r2, r2, #4
 80079d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	691a      	ldr	r2, [r3, #16]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80079ea:	e023      	b.n	8007a34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68b9      	ldr	r1, [r7, #8]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f000 fbe4 	bl	80081c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	021a      	lsls	r2, r3, #8
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	430a      	orrs	r2, r1
 8007a2a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007a2c:	e002      	b.n	8007a34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	75fb      	strb	r3, [r7, #23]
      break;
 8007a32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3718      	adds	r7, #24
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}
 8007a46:	bf00      	nop

08007a48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a52:	2300      	movs	r3, #0
 8007a54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d101      	bne.n	8007a64 <HAL_TIM_ConfigClockSource+0x1c>
 8007a60:	2302      	movs	r3, #2
 8007a62:	e0b6      	b.n	8007bd2 <HAL_TIM_ConfigClockSource+0x18a>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007a86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007aa0:	d03e      	beq.n	8007b20 <HAL_TIM_ConfigClockSource+0xd8>
 8007aa2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007aa6:	f200 8087 	bhi.w	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007aaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aae:	f000 8086 	beq.w	8007bbe <HAL_TIM_ConfigClockSource+0x176>
 8007ab2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ab6:	d87f      	bhi.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007ab8:	2b70      	cmp	r3, #112	@ 0x70
 8007aba:	d01a      	beq.n	8007af2 <HAL_TIM_ConfigClockSource+0xaa>
 8007abc:	2b70      	cmp	r3, #112	@ 0x70
 8007abe:	d87b      	bhi.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007ac0:	2b60      	cmp	r3, #96	@ 0x60
 8007ac2:	d050      	beq.n	8007b66 <HAL_TIM_ConfigClockSource+0x11e>
 8007ac4:	2b60      	cmp	r3, #96	@ 0x60
 8007ac6:	d877      	bhi.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007ac8:	2b50      	cmp	r3, #80	@ 0x50
 8007aca:	d03c      	beq.n	8007b46 <HAL_TIM_ConfigClockSource+0xfe>
 8007acc:	2b50      	cmp	r3, #80	@ 0x50
 8007ace:	d873      	bhi.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007ad0:	2b40      	cmp	r3, #64	@ 0x40
 8007ad2:	d058      	beq.n	8007b86 <HAL_TIM_ConfigClockSource+0x13e>
 8007ad4:	2b40      	cmp	r3, #64	@ 0x40
 8007ad6:	d86f      	bhi.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007ad8:	2b30      	cmp	r3, #48	@ 0x30
 8007ada:	d064      	beq.n	8007ba6 <HAL_TIM_ConfigClockSource+0x15e>
 8007adc:	2b30      	cmp	r3, #48	@ 0x30
 8007ade:	d86b      	bhi.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007ae0:	2b20      	cmp	r3, #32
 8007ae2:	d060      	beq.n	8007ba6 <HAL_TIM_ConfigClockSource+0x15e>
 8007ae4:	2b20      	cmp	r3, #32
 8007ae6:	d867      	bhi.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d05c      	beq.n	8007ba6 <HAL_TIM_ConfigClockSource+0x15e>
 8007aec:	2b10      	cmp	r3, #16
 8007aee:	d05a      	beq.n	8007ba6 <HAL_TIM_ConfigClockSource+0x15e>
 8007af0:	e062      	b.n	8007bb8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007b02:	f000 fc37 	bl	8008374 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007b14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	609a      	str	r2, [r3, #8]
      break;
 8007b1e:	e04f      	b.n	8007bc0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007b30:	f000 fc20 	bl	8008374 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	689a      	ldr	r2, [r3, #8]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007b42:	609a      	str	r2, [r3, #8]
      break;
 8007b44:	e03c      	b.n	8007bc0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b52:	461a      	mov	r2, r3
 8007b54:	f000 fb94 	bl	8008280 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2150      	movs	r1, #80	@ 0x50
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f000 fbed 	bl	800833e <TIM_ITRx_SetConfig>
      break;
 8007b64:	e02c      	b.n	8007bc0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b72:	461a      	mov	r2, r3
 8007b74:	f000 fbb3 	bl	80082de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2160      	movs	r1, #96	@ 0x60
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 fbdd 	bl	800833e <TIM_ITRx_SetConfig>
      break;
 8007b84:	e01c      	b.n	8007bc0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b92:	461a      	mov	r2, r3
 8007b94:	f000 fb74 	bl	8008280 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2140      	movs	r1, #64	@ 0x40
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f000 fbcd 	bl	800833e <TIM_ITRx_SetConfig>
      break;
 8007ba4:	e00c      	b.n	8007bc0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4619      	mov	r1, r3
 8007bb0:	4610      	mov	r0, r2
 8007bb2:	f000 fbc4 	bl	800833e <TIM_ITRx_SetConfig>
      break;
 8007bb6:	e003      	b.n	8007bc0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	73fb      	strb	r3, [r7, #15]
      break;
 8007bbc:	e000      	b.n	8007bc0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007bbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b083      	sub	sp, #12
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007be2:	bf00      	nop
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b083      	sub	sp, #12
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007bf6:	bf00      	nop
 8007bf8:	370c      	adds	r7, #12
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr

08007c02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b083      	sub	sp, #12
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c0a:	bf00      	nop
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b083      	sub	sp, #12
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c1e:	bf00      	nop
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
	...

08007c2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a38      	ldr	r2, [pc, #224]	@ (8007d20 <TIM_Base_SetConfig+0xf4>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d007      	beq.n	8007c54 <TIM_Base_SetConfig+0x28>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c4a:	d003      	beq.n	8007c54 <TIM_Base_SetConfig+0x28>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a35      	ldr	r2, [pc, #212]	@ (8007d24 <TIM_Base_SetConfig+0xf8>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d108      	bne.n	8007c66 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a2d      	ldr	r2, [pc, #180]	@ (8007d20 <TIM_Base_SetConfig+0xf4>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d013      	beq.n	8007c96 <TIM_Base_SetConfig+0x6a>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c74:	d00f      	beq.n	8007c96 <TIM_Base_SetConfig+0x6a>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a2a      	ldr	r2, [pc, #168]	@ (8007d24 <TIM_Base_SetConfig+0xf8>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00b      	beq.n	8007c96 <TIM_Base_SetConfig+0x6a>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a29      	ldr	r2, [pc, #164]	@ (8007d28 <TIM_Base_SetConfig+0xfc>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d007      	beq.n	8007c96 <TIM_Base_SetConfig+0x6a>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a28      	ldr	r2, [pc, #160]	@ (8007d2c <TIM_Base_SetConfig+0x100>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d003      	beq.n	8007c96 <TIM_Base_SetConfig+0x6a>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	4a27      	ldr	r2, [pc, #156]	@ (8007d30 <TIM_Base_SetConfig+0x104>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d108      	bne.n	8007ca8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	689a      	ldr	r2, [r3, #8]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a14      	ldr	r2, [pc, #80]	@ (8007d20 <TIM_Base_SetConfig+0xf4>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d00b      	beq.n	8007cec <TIM_Base_SetConfig+0xc0>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a14      	ldr	r2, [pc, #80]	@ (8007d28 <TIM_Base_SetConfig+0xfc>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d007      	beq.n	8007cec <TIM_Base_SetConfig+0xc0>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a13      	ldr	r2, [pc, #76]	@ (8007d2c <TIM_Base_SetConfig+0x100>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d003      	beq.n	8007cec <TIM_Base_SetConfig+0xc0>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a12      	ldr	r2, [pc, #72]	@ (8007d30 <TIM_Base_SetConfig+0x104>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d103      	bne.n	8007cf4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	691a      	ldr	r2, [r3, #16]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d105      	bne.n	8007d12 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	f023 0201 	bic.w	r2, r3, #1
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	611a      	str	r2, [r3, #16]
  }
}
 8007d12:	bf00      	nop
 8007d14:	3714      	adds	r7, #20
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	40012c00 	.word	0x40012c00
 8007d24:	40000400 	.word	0x40000400
 8007d28:	40014000 	.word	0x40014000
 8007d2c:	40014400 	.word	0x40014400
 8007d30:	40014800 	.word	0x40014800

08007d34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b087      	sub	sp, #28
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a1b      	ldr	r3, [r3, #32]
 8007d42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	f023 0201 	bic.w	r2, r3, #1
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	699b      	ldr	r3, [r3, #24]
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f023 0303 	bic.w	r3, r3, #3
 8007d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	4313      	orrs	r3, r2
 8007d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f023 0302 	bic.w	r3, r3, #2
 8007d80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a28      	ldr	r2, [pc, #160]	@ (8007e30 <TIM_OC1_SetConfig+0xfc>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d00b      	beq.n	8007dac <TIM_OC1_SetConfig+0x78>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a27      	ldr	r2, [pc, #156]	@ (8007e34 <TIM_OC1_SetConfig+0x100>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d007      	beq.n	8007dac <TIM_OC1_SetConfig+0x78>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a26      	ldr	r2, [pc, #152]	@ (8007e38 <TIM_OC1_SetConfig+0x104>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d003      	beq.n	8007dac <TIM_OC1_SetConfig+0x78>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a25      	ldr	r2, [pc, #148]	@ (8007e3c <TIM_OC1_SetConfig+0x108>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d10c      	bne.n	8007dc6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f023 0308 	bic.w	r3, r3, #8
 8007db2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	697a      	ldr	r2, [r7, #20]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	f023 0304 	bic.w	r3, r3, #4
 8007dc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a19      	ldr	r2, [pc, #100]	@ (8007e30 <TIM_OC1_SetConfig+0xfc>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d00b      	beq.n	8007de6 <TIM_OC1_SetConfig+0xb2>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a18      	ldr	r2, [pc, #96]	@ (8007e34 <TIM_OC1_SetConfig+0x100>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d007      	beq.n	8007de6 <TIM_OC1_SetConfig+0xb2>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a17      	ldr	r2, [pc, #92]	@ (8007e38 <TIM_OC1_SetConfig+0x104>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d003      	beq.n	8007de6 <TIM_OC1_SetConfig+0xb2>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a16      	ldr	r2, [pc, #88]	@ (8007e3c <TIM_OC1_SetConfig+0x108>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d111      	bne.n	8007e0a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007df4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	693a      	ldr	r2, [r7, #16]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	699b      	ldr	r3, [r3, #24]
 8007e04:	693a      	ldr	r2, [r7, #16]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	693a      	ldr	r2, [r7, #16]
 8007e0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	685a      	ldr	r2, [r3, #4]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	697a      	ldr	r2, [r7, #20]
 8007e22:	621a      	str	r2, [r3, #32]
}
 8007e24:	bf00      	nop
 8007e26:	371c      	adds	r7, #28
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr
 8007e30:	40012c00 	.word	0x40012c00
 8007e34:	40014000 	.word	0x40014000
 8007e38:	40014400 	.word	0x40014400
 8007e3c:	40014800 	.word	0x40014800

08007e40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b087      	sub	sp, #28
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a1b      	ldr	r3, [r3, #32]
 8007e54:	f023 0210 	bic.w	r2, r3, #16
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	699b      	ldr	r3, [r3, #24]
 8007e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	021b      	lsls	r3, r3, #8
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	f023 0320 	bic.w	r3, r3, #32
 8007e8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	011b      	lsls	r3, r3, #4
 8007e96:	697a      	ldr	r2, [r7, #20]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4a24      	ldr	r2, [pc, #144]	@ (8007f30 <TIM_OC2_SetConfig+0xf0>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d10d      	bne.n	8007ec0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007eaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	011b      	lsls	r3, r3, #4
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ebe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8007f30 <TIM_OC2_SetConfig+0xf0>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d00b      	beq.n	8007ee0 <TIM_OC2_SetConfig+0xa0>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	4a1a      	ldr	r2, [pc, #104]	@ (8007f34 <TIM_OC2_SetConfig+0xf4>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d007      	beq.n	8007ee0 <TIM_OC2_SetConfig+0xa0>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a19      	ldr	r2, [pc, #100]	@ (8007f38 <TIM_OC2_SetConfig+0xf8>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d003      	beq.n	8007ee0 <TIM_OC2_SetConfig+0xa0>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a18      	ldr	r2, [pc, #96]	@ (8007f3c <TIM_OC2_SetConfig+0xfc>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d113      	bne.n	8007f08 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ee6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007eee:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	695b      	ldr	r3, [r3, #20]
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	693a      	ldr	r2, [r7, #16]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	68fa      	ldr	r2, [r7, #12]
 8007f12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	685a      	ldr	r2, [r3, #4]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	697a      	ldr	r2, [r7, #20]
 8007f20:	621a      	str	r2, [r3, #32]
}
 8007f22:	bf00      	nop
 8007f24:	371c      	adds	r7, #28
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr
 8007f2e:	bf00      	nop
 8007f30:	40012c00 	.word	0x40012c00
 8007f34:	40014000 	.word	0x40014000
 8007f38:	40014400 	.word	0x40014400
 8007f3c:	40014800 	.word	0x40014800

08007f40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b087      	sub	sp, #28
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6a1b      	ldr	r3, [r3, #32]
 8007f54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	69db      	ldr	r3, [r3, #28]
 8007f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f023 0303 	bic.w	r3, r3, #3
 8007f7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	68fa      	ldr	r2, [r7, #12]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007f8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	021b      	lsls	r3, r3, #8
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a23      	ldr	r2, [pc, #140]	@ (800802c <TIM_OC3_SetConfig+0xec>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d10d      	bne.n	8007fbe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	021b      	lsls	r3, r3, #8
 8007fb0:	697a      	ldr	r2, [r7, #20]
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007fbc:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4a1a      	ldr	r2, [pc, #104]	@ (800802c <TIM_OC3_SetConfig+0xec>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d00b      	beq.n	8007fde <TIM_OC3_SetConfig+0x9e>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	4a19      	ldr	r2, [pc, #100]	@ (8008030 <TIM_OC3_SetConfig+0xf0>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d007      	beq.n	8007fde <TIM_OC3_SetConfig+0x9e>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a18      	ldr	r2, [pc, #96]	@ (8008034 <TIM_OC3_SetConfig+0xf4>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d003      	beq.n	8007fde <TIM_OC3_SetConfig+0x9e>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4a17      	ldr	r2, [pc, #92]	@ (8008038 <TIM_OC3_SetConfig+0xf8>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d113      	bne.n	8008006 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fe4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007fec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	695b      	ldr	r3, [r3, #20]
 8007ff2:	011b      	lsls	r3, r3, #4
 8007ff4:	693a      	ldr	r2, [r7, #16]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	011b      	lsls	r3, r3, #4
 8008000:	693a      	ldr	r2, [r7, #16]
 8008002:	4313      	orrs	r3, r2
 8008004:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	685a      	ldr	r2, [r3, #4]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	697a      	ldr	r2, [r7, #20]
 800801e:	621a      	str	r2, [r3, #32]
}
 8008020:	bf00      	nop
 8008022:	371c      	adds	r7, #28
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	40012c00 	.word	0x40012c00
 8008030:	40014000 	.word	0x40014000
 8008034:	40014400 	.word	0x40014400
 8008038:	40014800 	.word	0x40014800

0800803c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800803c:	b480      	push	{r7}
 800803e:	b087      	sub	sp, #28
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6a1b      	ldr	r3, [r3, #32]
 8008050:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	69db      	ldr	r3, [r3, #28]
 8008062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800806a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800806e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008076:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	021b      	lsls	r3, r3, #8
 800807e:	68fa      	ldr	r2, [r7, #12]
 8008080:	4313      	orrs	r3, r2
 8008082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800808a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	031b      	lsls	r3, r3, #12
 8008092:	693a      	ldr	r2, [r7, #16]
 8008094:	4313      	orrs	r3, r2
 8008096:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4a16      	ldr	r2, [pc, #88]	@ (80080f4 <TIM_OC4_SetConfig+0xb8>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d00b      	beq.n	80080b8 <TIM_OC4_SetConfig+0x7c>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4a15      	ldr	r2, [pc, #84]	@ (80080f8 <TIM_OC4_SetConfig+0xbc>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d007      	beq.n	80080b8 <TIM_OC4_SetConfig+0x7c>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	4a14      	ldr	r2, [pc, #80]	@ (80080fc <TIM_OC4_SetConfig+0xc0>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d003      	beq.n	80080b8 <TIM_OC4_SetConfig+0x7c>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a13      	ldr	r2, [pc, #76]	@ (8008100 <TIM_OC4_SetConfig+0xc4>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d109      	bne.n	80080cc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	019b      	lsls	r3, r3, #6
 80080c6:	697a      	ldr	r2, [r7, #20]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	697a      	ldr	r2, [r7, #20]
 80080d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	68fa      	ldr	r2, [r7, #12]
 80080d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	685a      	ldr	r2, [r3, #4]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	621a      	str	r2, [r3, #32]
}
 80080e6:	bf00      	nop
 80080e8:	371c      	adds	r7, #28
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	40012c00 	.word	0x40012c00
 80080f8:	40014000 	.word	0x40014000
 80080fc:	40014400 	.word	0x40014400
 8008100:	40014800 	.word	0x40014800

08008104 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008104:	b480      	push	{r7}
 8008106:	b087      	sub	sp, #28
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
 800810c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a1b      	ldr	r3, [r3, #32]
 8008112:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6a1b      	ldr	r3, [r3, #32]
 8008118:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800812a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008136:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	4313      	orrs	r3, r2
 8008140:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008148:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	041b      	lsls	r3, r3, #16
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	4313      	orrs	r3, r2
 8008154:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	4a15      	ldr	r2, [pc, #84]	@ (80081b0 <TIM_OC5_SetConfig+0xac>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d00b      	beq.n	8008176 <TIM_OC5_SetConfig+0x72>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	4a14      	ldr	r2, [pc, #80]	@ (80081b4 <TIM_OC5_SetConfig+0xb0>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d007      	beq.n	8008176 <TIM_OC5_SetConfig+0x72>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a13      	ldr	r2, [pc, #76]	@ (80081b8 <TIM_OC5_SetConfig+0xb4>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d003      	beq.n	8008176 <TIM_OC5_SetConfig+0x72>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a12      	ldr	r2, [pc, #72]	@ (80081bc <TIM_OC5_SetConfig+0xb8>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d109      	bne.n	800818a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800817c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	695b      	ldr	r3, [r3, #20]
 8008182:	021b      	lsls	r3, r3, #8
 8008184:	697a      	ldr	r2, [r7, #20]
 8008186:	4313      	orrs	r3, r2
 8008188:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	697a      	ldr	r2, [r7, #20]
 800818e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	685a      	ldr	r2, [r3, #4]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	693a      	ldr	r2, [r7, #16]
 80081a2:	621a      	str	r2, [r3, #32]
}
 80081a4:	bf00      	nop
 80081a6:	371c      	adds	r7, #28
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr
 80081b0:	40012c00 	.word	0x40012c00
 80081b4:	40014000 	.word	0x40014000
 80081b8:	40014400 	.word	0x40014400
 80081bc:	40014800 	.word	0x40014800

080081c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b087      	sub	sp, #28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6a1b      	ldr	r3, [r3, #32]
 80081d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	021b      	lsls	r3, r3, #8
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008206:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	051b      	lsls	r3, r3, #20
 800820e:	693a      	ldr	r2, [r7, #16]
 8008210:	4313      	orrs	r3, r2
 8008212:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4a16      	ldr	r2, [pc, #88]	@ (8008270 <TIM_OC6_SetConfig+0xb0>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d00b      	beq.n	8008234 <TIM_OC6_SetConfig+0x74>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a15      	ldr	r2, [pc, #84]	@ (8008274 <TIM_OC6_SetConfig+0xb4>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d007      	beq.n	8008234 <TIM_OC6_SetConfig+0x74>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	4a14      	ldr	r2, [pc, #80]	@ (8008278 <TIM_OC6_SetConfig+0xb8>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d003      	beq.n	8008234 <TIM_OC6_SetConfig+0x74>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	4a13      	ldr	r2, [pc, #76]	@ (800827c <TIM_OC6_SetConfig+0xbc>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d109      	bne.n	8008248 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800823a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	695b      	ldr	r3, [r3, #20]
 8008240:	029b      	lsls	r3, r3, #10
 8008242:	697a      	ldr	r2, [r7, #20]
 8008244:	4313      	orrs	r3, r2
 8008246:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	697a      	ldr	r2, [r7, #20]
 800824c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	685a      	ldr	r2, [r3, #4]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	693a      	ldr	r2, [r7, #16]
 8008260:	621a      	str	r2, [r3, #32]
}
 8008262:	bf00      	nop
 8008264:	371c      	adds	r7, #28
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
 800826e:	bf00      	nop
 8008270:	40012c00 	.word	0x40012c00
 8008274:	40014000 	.word	0x40014000
 8008278:	40014400 	.word	0x40014400
 800827c:	40014800 	.word	0x40014800

08008280 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008280:	b480      	push	{r7}
 8008282:	b087      	sub	sp, #28
 8008284:	af00      	add	r7, sp, #0
 8008286:	60f8      	str	r0, [r7, #12]
 8008288:	60b9      	str	r1, [r7, #8]
 800828a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6a1b      	ldr	r3, [r3, #32]
 8008296:	f023 0201 	bic.w	r2, r3, #1
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	699b      	ldr	r3, [r3, #24]
 80082a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	011b      	lsls	r3, r3, #4
 80082b0:	693a      	ldr	r2, [r7, #16]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	f023 030a 	bic.w	r3, r3, #10
 80082bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082be:	697a      	ldr	r2, [r7, #20]
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	693a      	ldr	r2, [r7, #16]
 80082ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	697a      	ldr	r2, [r7, #20]
 80082d0:	621a      	str	r2, [r3, #32]
}
 80082d2:	bf00      	nop
 80082d4:	371c      	adds	r7, #28
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082de:	b480      	push	{r7}
 80082e0:	b087      	sub	sp, #28
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	60f8      	str	r0, [r7, #12]
 80082e6:	60b9      	str	r1, [r7, #8]
 80082e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6a1b      	ldr	r3, [r3, #32]
 80082ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6a1b      	ldr	r3, [r3, #32]
 80082f4:	f023 0210 	bic.w	r2, r3, #16
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	699b      	ldr	r3, [r3, #24]
 8008300:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008308:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	031b      	lsls	r3, r3, #12
 800830e:	693a      	ldr	r2, [r7, #16]
 8008310:	4313      	orrs	r3, r2
 8008312:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800831a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	011b      	lsls	r3, r3, #4
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	4313      	orrs	r3, r2
 8008324:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	693a      	ldr	r2, [r7, #16]
 800832a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	697a      	ldr	r2, [r7, #20]
 8008330:	621a      	str	r2, [r3, #32]
}
 8008332:	bf00      	nop
 8008334:	371c      	adds	r7, #28
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr

0800833e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800833e:	b480      	push	{r7}
 8008340:	b085      	sub	sp, #20
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
 8008346:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008354:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008356:	683a      	ldr	r2, [r7, #0]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	4313      	orrs	r3, r2
 800835c:	f043 0307 	orr.w	r3, r3, #7
 8008360:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	609a      	str	r2, [r3, #8]
}
 8008368:	bf00      	nop
 800836a:	3714      	adds	r7, #20
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008374:	b480      	push	{r7}
 8008376:	b087      	sub	sp, #28
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
 8008380:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800838e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	021a      	lsls	r2, r3, #8
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	431a      	orrs	r2, r3
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	4313      	orrs	r3, r2
 800839c:	697a      	ldr	r2, [r7, #20]
 800839e:	4313      	orrs	r3, r2
 80083a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	697a      	ldr	r2, [r7, #20]
 80083a6:	609a      	str	r2, [r3, #8]
}
 80083a8:	bf00      	nop
 80083aa:	371c      	adds	r7, #28
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b087      	sub	sp, #28
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	f003 031f 	and.w	r3, r3, #31
 80083c6:	2201      	movs	r2, #1
 80083c8:	fa02 f303 	lsl.w	r3, r2, r3
 80083cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6a1a      	ldr	r2, [r3, #32]
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	43db      	mvns	r3, r3
 80083d6:	401a      	ands	r2, r3
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6a1a      	ldr	r2, [r3, #32]
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	f003 031f 	and.w	r3, r3, #31
 80083e6:	6879      	ldr	r1, [r7, #4]
 80083e8:	fa01 f303 	lsl.w	r3, r1, r3
 80083ec:	431a      	orrs	r2, r3
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	621a      	str	r2, [r3, #32]
}
 80083f2:	bf00      	nop
 80083f4:	371c      	adds	r7, #28
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
	...

08008400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008410:	2b01      	cmp	r3, #1
 8008412:	d101      	bne.n	8008418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008414:	2302      	movs	r3, #2
 8008416:	e054      	b.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2202      	movs	r2, #2
 8008424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a24      	ldr	r2, [pc, #144]	@ (80084d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d108      	bne.n	8008454 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008448:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	4313      	orrs	r3, r2
 8008452:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800845a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	68fa      	ldr	r2, [r7, #12]
 8008462:	4313      	orrs	r3, r2
 8008464:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a17      	ldr	r2, [pc, #92]	@ (80084d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d00e      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008480:	d009      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a13      	ldr	r2, [pc, #76]	@ (80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d004      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a11      	ldr	r2, [pc, #68]	@ (80084d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d10c      	bne.n	80084b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800849c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3714      	adds	r7, #20
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop
 80084d0:	40012c00 	.word	0x40012c00
 80084d4:	40000400 	.word	0x40000400
 80084d8:	40014000 	.word	0x40014000

080084dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80084e6:	2300      	movs	r3, #0
 80084e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d101      	bne.n	80084f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80084f4:	2302      	movs	r3, #2
 80084f6:	e060      	b.n	80085ba <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	68db      	ldr	r3, [r3, #12]
 800850a:	4313      	orrs	r3, r2
 800850c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	4313      	orrs	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4313      	orrs	r3, r2
 8008536:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	691b      	ldr	r3, [r3, #16]
 8008542:	4313      	orrs	r3, r2
 8008544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	695b      	ldr	r3, [r3, #20]
 8008550:	4313      	orrs	r3, r2
 8008552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800855e:	4313      	orrs	r3, r2
 8008560:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	699b      	ldr	r3, [r3, #24]
 800856c:	041b      	lsls	r3, r3, #16
 800856e:	4313      	orrs	r3, r2
 8008570:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a14      	ldr	r2, [pc, #80]	@ (80085c8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d115      	bne.n	80085a8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008586:	051b      	lsls	r3, r3, #20
 8008588:	4313      	orrs	r3, r2
 800858a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	69db      	ldr	r3, [r3, #28]
 8008596:	4313      	orrs	r3, r2
 8008598:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	6a1b      	ldr	r3, [r3, #32]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	68fa      	ldr	r2, [r7, #12]
 80085ae:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3714      	adds	r7, #20
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr
 80085c6:	bf00      	nop
 80085c8:	40012c00 	.word	0x40012c00

080085cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80085d4:	bf00      	nop
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80085e8:	bf00      	nop
 80085ea:	370c      	adds	r7, #12
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b083      	sub	sp, #12
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80085fc:	bf00      	nop
 80085fe:	370c      	adds	r7, #12
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008608:	b480      	push	{r7}
 800860a:	b085      	sub	sp, #20
 800860c:	af00      	add	r7, sp, #0
 800860e:	4603      	mov	r3, r0
 8008610:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008612:	2300      	movs	r3, #0
 8008614:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800861a:	2b84      	cmp	r3, #132	@ 0x84
 800861c:	d005      	beq.n	800862a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800861e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	4413      	add	r3, r2
 8008626:	3303      	adds	r3, #3
 8008628:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800862a:	68fb      	ldr	r3, [r7, #12]
}
 800862c:	4618      	mov	r0, r3
 800862e:	3714      	adds	r7, #20
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800863c:	f000 fed0 	bl	80093e0 <vTaskStartScheduler>
  
  return osOK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	bd80      	pop	{r7, pc}

08008646 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008646:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008648:	b089      	sub	sp, #36	@ 0x24
 800864a:	af04      	add	r7, sp, #16
 800864c:	6078      	str	r0, [r7, #4]
 800864e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	695b      	ldr	r3, [r3, #20]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d020      	beq.n	800869a <osThreadCreate+0x54>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	699b      	ldr	r3, [r3, #24]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d01c      	beq.n	800869a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	685c      	ldr	r4, [r3, #4]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	691e      	ldr	r6, [r3, #16]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008672:	4618      	mov	r0, r3
 8008674:	f7ff ffc8 	bl	8008608 <makeFreeRtosPriority>
 8008678:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	695b      	ldr	r3, [r3, #20]
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008682:	9202      	str	r2, [sp, #8]
 8008684:	9301      	str	r3, [sp, #4]
 8008686:	9100      	str	r1, [sp, #0]
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	4632      	mov	r2, r6
 800868c:	4629      	mov	r1, r5
 800868e:	4620      	mov	r0, r4
 8008690:	f000 fce2 	bl	8009058 <xTaskCreateStatic>
 8008694:	4603      	mov	r3, r0
 8008696:	60fb      	str	r3, [r7, #12]
 8008698:	e01c      	b.n	80086d4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	685c      	ldr	r4, [r3, #4]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086a6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7ff ffaa 	bl	8008608 <makeFreeRtosPriority>
 80086b4:	4602      	mov	r2, r0
 80086b6:	f107 030c 	add.w	r3, r7, #12
 80086ba:	9301      	str	r3, [sp, #4]
 80086bc:	9200      	str	r2, [sp, #0]
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	4632      	mov	r2, r6
 80086c2:	4629      	mov	r1, r5
 80086c4:	4620      	mov	r0, r4
 80086c6:	f000 fd26 	bl	8009116 <xTaskCreate>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d001      	beq.n	80086d4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80086d0:	2300      	movs	r3, #0
 80086d2:	e000      	b.n	80086d6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80086d4:	68fb      	ldr	r3, [r7, #12]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086de <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b084      	sub	sp, #16
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d001      	beq.n	80086f4 <osDelay+0x16>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	e000      	b.n	80086f6 <osDelay+0x18>
 80086f4:	2301      	movs	r3, #1
 80086f6:	4618      	mov	r0, r3
 80086f8:	f000 fe3c 	bl	8009374 <vTaskDelay>
  
  return osOK;
 80086fc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3710      	adds	r7, #16
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
	...

08008708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b08a      	sub	sp, #40	@ 0x28
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008710:	2300      	movs	r3, #0
 8008712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008714:	f000 fec6 	bl	80094a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008718:	4b5a      	ldr	r3, [pc, #360]	@ (8008884 <pvPortMalloc+0x17c>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008720:	f000 f916 	bl	8008950 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008724:	4b58      	ldr	r3, [pc, #352]	@ (8008888 <pvPortMalloc+0x180>)
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4013      	ands	r3, r2
 800872c:	2b00      	cmp	r3, #0
 800872e:	f040 8090 	bne.w	8008852 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d01e      	beq.n	8008776 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008738:	2208      	movs	r2, #8
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4413      	add	r3, r2
 800873e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f003 0307 	and.w	r3, r3, #7
 8008746:	2b00      	cmp	r3, #0
 8008748:	d015      	beq.n	8008776 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f023 0307 	bic.w	r3, r3, #7
 8008750:	3308      	adds	r3, #8
 8008752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f003 0307 	and.w	r3, r3, #7
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00b      	beq.n	8008776 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800875e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008762:	f383 8811 	msr	BASEPRI, r3
 8008766:	f3bf 8f6f 	isb	sy
 800876a:	f3bf 8f4f 	dsb	sy
 800876e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008770:	bf00      	nop
 8008772:	bf00      	nop
 8008774:	e7fd      	b.n	8008772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d06a      	beq.n	8008852 <pvPortMalloc+0x14a>
 800877c:	4b43      	ldr	r3, [pc, #268]	@ (800888c <pvPortMalloc+0x184>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	429a      	cmp	r2, r3
 8008784:	d865      	bhi.n	8008852 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008786:	4b42      	ldr	r3, [pc, #264]	@ (8008890 <pvPortMalloc+0x188>)
 8008788:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800878a:	4b41      	ldr	r3, [pc, #260]	@ (8008890 <pvPortMalloc+0x188>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008790:	e004      	b.n	800879c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800879c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d903      	bls.n	80087ae <pvPortMalloc+0xa6>
 80087a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1f1      	bne.n	8008792 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80087ae:	4b35      	ldr	r3, [pc, #212]	@ (8008884 <pvPortMalloc+0x17c>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d04c      	beq.n	8008852 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2208      	movs	r2, #8
 80087be:	4413      	add	r3, r2
 80087c0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087cc:	685a      	ldr	r2, [r3, #4]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	1ad2      	subs	r2, r2, r3
 80087d2:	2308      	movs	r3, #8
 80087d4:	005b      	lsls	r3, r3, #1
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d920      	bls.n	800881c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80087da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	4413      	add	r3, r2
 80087e0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	f003 0307 	and.w	r3, r3, #7
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00b      	beq.n	8008804 <pvPortMalloc+0xfc>
	__asm volatile
 80087ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f0:	f383 8811 	msr	BASEPRI, r3
 80087f4:	f3bf 8f6f 	isb	sy
 80087f8:	f3bf 8f4f 	dsb	sy
 80087fc:	613b      	str	r3, [r7, #16]
}
 80087fe:	bf00      	nop
 8008800:	bf00      	nop
 8008802:	e7fd      	b.n	8008800 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008806:	685a      	ldr	r2, [r3, #4]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	1ad2      	subs	r2, r2, r3
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008816:	69b8      	ldr	r0, [r7, #24]
 8008818:	f000 f8fc 	bl	8008a14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800881c:	4b1b      	ldr	r3, [pc, #108]	@ (800888c <pvPortMalloc+0x184>)
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	4a19      	ldr	r2, [pc, #100]	@ (800888c <pvPortMalloc+0x184>)
 8008828:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800882a:	4b18      	ldr	r3, [pc, #96]	@ (800888c <pvPortMalloc+0x184>)
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	4b19      	ldr	r3, [pc, #100]	@ (8008894 <pvPortMalloc+0x18c>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	429a      	cmp	r2, r3
 8008834:	d203      	bcs.n	800883e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008836:	4b15      	ldr	r3, [pc, #84]	@ (800888c <pvPortMalloc+0x184>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a16      	ldr	r2, [pc, #88]	@ (8008894 <pvPortMalloc+0x18c>)
 800883c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800883e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	4b11      	ldr	r3, [pc, #68]	@ (8008888 <pvPortMalloc+0x180>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	431a      	orrs	r2, r3
 8008848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800884c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884e:	2200      	movs	r2, #0
 8008850:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008852:	f000 fe35 	bl	80094c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	f003 0307 	and.w	r3, r3, #7
 800885c:	2b00      	cmp	r3, #0
 800885e:	d00b      	beq.n	8008878 <pvPortMalloc+0x170>
	__asm volatile
 8008860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	60fb      	str	r3, [r7, #12]
}
 8008872:	bf00      	nop
 8008874:	bf00      	nop
 8008876:	e7fd      	b.n	8008874 <pvPortMalloc+0x16c>
	return pvReturn;
 8008878:	69fb      	ldr	r3, [r7, #28]
}
 800887a:	4618      	mov	r0, r3
 800887c:	3728      	adds	r7, #40	@ 0x28
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	200011b4 	.word	0x200011b4
 8008888:	200011c0 	.word	0x200011c0
 800888c:	200011b8 	.word	0x200011b8
 8008890:	200011ac 	.word	0x200011ac
 8008894:	200011bc 	.word	0x200011bc

08008898 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b086      	sub	sp, #24
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d04a      	beq.n	8008940 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80088aa:	2308      	movs	r3, #8
 80088ac:	425b      	negs	r3, r3
 80088ae:	697a      	ldr	r2, [r7, #20]
 80088b0:	4413      	add	r3, r2
 80088b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	685a      	ldr	r2, [r3, #4]
 80088bc:	4b22      	ldr	r3, [pc, #136]	@ (8008948 <vPortFree+0xb0>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4013      	ands	r3, r2
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10b      	bne.n	80088de <vPortFree+0x46>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	f383 8811 	msr	BASEPRI, r3
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	60fb      	str	r3, [r7, #12]
}
 80088d8:	bf00      	nop
 80088da:	bf00      	nop
 80088dc:	e7fd      	b.n	80088da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00b      	beq.n	80088fe <vPortFree+0x66>
	__asm volatile
 80088e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	60bb      	str	r3, [r7, #8]
}
 80088f8:	bf00      	nop
 80088fa:	bf00      	nop
 80088fc:	e7fd      	b.n	80088fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	4b11      	ldr	r3, [pc, #68]	@ (8008948 <vPortFree+0xb0>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4013      	ands	r3, r2
 8008908:	2b00      	cmp	r3, #0
 800890a:	d019      	beq.n	8008940 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d115      	bne.n	8008940 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	685a      	ldr	r2, [r3, #4]
 8008918:	4b0b      	ldr	r3, [pc, #44]	@ (8008948 <vPortFree+0xb0>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	43db      	mvns	r3, r3
 800891e:	401a      	ands	r2, r3
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008924:	f000 fdbe 	bl	80094a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	685a      	ldr	r2, [r3, #4]
 800892c:	4b07      	ldr	r3, [pc, #28]	@ (800894c <vPortFree+0xb4>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4413      	add	r3, r2
 8008932:	4a06      	ldr	r2, [pc, #24]	@ (800894c <vPortFree+0xb4>)
 8008934:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008936:	6938      	ldr	r0, [r7, #16]
 8008938:	f000 f86c 	bl	8008a14 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800893c:	f000 fdc0 	bl	80094c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008940:	bf00      	nop
 8008942:	3718      	adds	r7, #24
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}
 8008948:	200011c0 	.word	0x200011c0
 800894c:	200011b8 	.word	0x200011b8

08008950 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008956:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800895a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800895c:	4b27      	ldr	r3, [pc, #156]	@ (80089fc <prvHeapInit+0xac>)
 800895e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f003 0307 	and.w	r3, r3, #7
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00c      	beq.n	8008984 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	3307      	adds	r3, #7
 800896e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f023 0307 	bic.w	r3, r3, #7
 8008976:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	1ad3      	subs	r3, r2, r3
 800897e:	4a1f      	ldr	r2, [pc, #124]	@ (80089fc <prvHeapInit+0xac>)
 8008980:	4413      	add	r3, r2
 8008982:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008988:	4a1d      	ldr	r2, [pc, #116]	@ (8008a00 <prvHeapInit+0xb0>)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800898e:	4b1c      	ldr	r3, [pc, #112]	@ (8008a00 <prvHeapInit+0xb0>)
 8008990:	2200      	movs	r2, #0
 8008992:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	4413      	add	r3, r2
 800899a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800899c:	2208      	movs	r2, #8
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	1a9b      	subs	r3, r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f023 0307 	bic.w	r3, r3, #7
 80089aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	4a15      	ldr	r2, [pc, #84]	@ (8008a04 <prvHeapInit+0xb4>)
 80089b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80089b2:	4b14      	ldr	r3, [pc, #80]	@ (8008a04 <prvHeapInit+0xb4>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2200      	movs	r2, #0
 80089b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80089ba:	4b12      	ldr	r3, [pc, #72]	@ (8008a04 <prvHeapInit+0xb4>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	2200      	movs	r2, #0
 80089c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	1ad2      	subs	r2, r2, r3
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80089d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008a04 <prvHeapInit+0xb4>)
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	4a0a      	ldr	r2, [pc, #40]	@ (8008a08 <prvHeapInit+0xb8>)
 80089de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	4a09      	ldr	r2, [pc, #36]	@ (8008a0c <prvHeapInit+0xbc>)
 80089e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80089e8:	4b09      	ldr	r3, [pc, #36]	@ (8008a10 <prvHeapInit+0xc0>)
 80089ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80089ee:	601a      	str	r2, [r3, #0]
}
 80089f0:	bf00      	nop
 80089f2:	3714      	adds	r7, #20
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	200005ac 	.word	0x200005ac
 8008a00:	200011ac 	.word	0x200011ac
 8008a04:	200011b4 	.word	0x200011b4
 8008a08:	200011bc 	.word	0x200011bc
 8008a0c:	200011b8 	.word	0x200011b8
 8008a10:	200011c0 	.word	0x200011c0

08008a14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008a1c:	4b28      	ldr	r3, [pc, #160]	@ (8008ac0 <prvInsertBlockIntoFreeList+0xac>)
 8008a1e:	60fb      	str	r3, [r7, #12]
 8008a20:	e002      	b.n	8008a28 <prvInsertBlockIntoFreeList+0x14>
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	60fb      	str	r3, [r7, #12]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d8f7      	bhi.n	8008a22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d108      	bne.n	8008a56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	685a      	ldr	r2, [r3, #4]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	441a      	add	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	441a      	add	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d118      	bne.n	8008a9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	4b15      	ldr	r3, [pc, #84]	@ (8008ac4 <prvInsertBlockIntoFreeList+0xb0>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d00d      	beq.n	8008a92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	685a      	ldr	r2, [r3, #4]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	441a      	add	r2, r3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	601a      	str	r2, [r3, #0]
 8008a90:	e008      	b.n	8008aa4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a92:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac4 <prvInsertBlockIntoFreeList+0xb0>)
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	601a      	str	r2, [r3, #0]
 8008a9a:	e003      	b.n	8008aa4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d002      	beq.n	8008ab2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ab2:	bf00      	nop
 8008ab4:	3714      	adds	r7, #20
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	200011ac 	.word	0x200011ac
 8008ac4:	200011b4 	.word	0x200011b4

08008ac8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f103 0208 	add.w	r2, r3, #8
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ae0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f103 0208 	add.w	r2, r3, #8
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f103 0208 	add.w	r2, r3, #8
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008afc:	bf00      	nop
 8008afe:	370c      	adds	r7, #12
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2200      	movs	r2, #0
 8008b14:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008b16:	bf00      	nop
 8008b18:	370c      	adds	r7, #12
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr

08008b22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b22:	b480      	push	{r7}
 8008b24:	b085      	sub	sp, #20
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
 8008b2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	689a      	ldr	r2, [r3, #8]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	683a      	ldr	r2, [r7, #0]
 8008b46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	683a      	ldr	r2, [r7, #0]
 8008b4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	1c5a      	adds	r2, r3, #1
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	601a      	str	r2, [r3, #0]
}
 8008b5e:	bf00      	nop
 8008b60:	3714      	adds	r7, #20
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr

08008b6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b085      	sub	sp, #20
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
 8008b72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b80:	d103      	bne.n	8008b8a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	60fb      	str	r3, [r7, #12]
 8008b88:	e00c      	b.n	8008ba4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	3308      	adds	r3, #8
 8008b8e:	60fb      	str	r3, [r7, #12]
 8008b90:	e002      	b.n	8008b98 <vListInsert+0x2e>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	60fb      	str	r3, [r7, #12]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d2f6      	bcs.n	8008b92 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	685a      	ldr	r2, [r3, #4]
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	683a      	ldr	r2, [r7, #0]
 8008bb2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	683a      	ldr	r2, [r7, #0]
 8008bbe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	1c5a      	adds	r2, r3, #1
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	601a      	str	r2, [r3, #0]
}
 8008bd0:	bf00      	nop
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b085      	sub	sp, #20
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	691b      	ldr	r3, [r3, #16]
 8008be8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	6892      	ldr	r2, [r2, #8]
 8008bf2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	687a      	ldr	r2, [r7, #4]
 8008bfa:	6852      	ldr	r2, [r2, #4]
 8008bfc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d103      	bne.n	8008c10 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	689a      	ldr	r2, [r3, #8]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2200      	movs	r2, #0
 8008c14:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	1e5a      	subs	r2, r3, #1
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3714      	adds	r7, #20
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	3b04      	subs	r3, #4
 8008c40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008c48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	3b04      	subs	r3, #4
 8008c4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	f023 0201 	bic.w	r2, r3, #1
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	3b04      	subs	r3, #4
 8008c5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c60:	4a0c      	ldr	r2, [pc, #48]	@ (8008c94 <pxPortInitialiseStack+0x64>)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	3b14      	subs	r3, #20
 8008c6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	3b04      	subs	r3, #4
 8008c76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f06f 0202 	mvn.w	r2, #2
 8008c7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	3b20      	subs	r3, #32
 8008c84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c86:	68fb      	ldr	r3, [r7, #12]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr
 8008c94:	08008c99 	.word	0x08008c99

08008c98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008ca2:	4b13      	ldr	r3, [pc, #76]	@ (8008cf0 <prvTaskExitError+0x58>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008caa:	d00b      	beq.n	8008cc4 <prvTaskExitError+0x2c>
	__asm volatile
 8008cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb0:	f383 8811 	msr	BASEPRI, r3
 8008cb4:	f3bf 8f6f 	isb	sy
 8008cb8:	f3bf 8f4f 	dsb	sy
 8008cbc:	60fb      	str	r3, [r7, #12]
}
 8008cbe:	bf00      	nop
 8008cc0:	bf00      	nop
 8008cc2:	e7fd      	b.n	8008cc0 <prvTaskExitError+0x28>
	__asm volatile
 8008cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc8:	f383 8811 	msr	BASEPRI, r3
 8008ccc:	f3bf 8f6f 	isb	sy
 8008cd0:	f3bf 8f4f 	dsb	sy
 8008cd4:	60bb      	str	r3, [r7, #8]
}
 8008cd6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008cd8:	bf00      	nop
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d0fc      	beq.n	8008cda <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ce0:	bf00      	nop
 8008ce2:	bf00      	nop
 8008ce4:	3714      	adds	r7, #20
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr
 8008cee:	bf00      	nop
 8008cf0:	20000024 	.word	0x20000024
	...

08008d00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d00:	4b07      	ldr	r3, [pc, #28]	@ (8008d20 <pxCurrentTCBConst2>)
 8008d02:	6819      	ldr	r1, [r3, #0]
 8008d04:	6808      	ldr	r0, [r1, #0]
 8008d06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0a:	f380 8809 	msr	PSP, r0
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f04f 0000 	mov.w	r0, #0
 8008d16:	f380 8811 	msr	BASEPRI, r0
 8008d1a:	4770      	bx	lr
 8008d1c:	f3af 8000 	nop.w

08008d20 <pxCurrentTCBConst2>:
 8008d20:	200011cc 	.word	0x200011cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d24:	bf00      	nop
 8008d26:	bf00      	nop

08008d28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d28:	4808      	ldr	r0, [pc, #32]	@ (8008d4c <prvPortStartFirstTask+0x24>)
 8008d2a:	6800      	ldr	r0, [r0, #0]
 8008d2c:	6800      	ldr	r0, [r0, #0]
 8008d2e:	f380 8808 	msr	MSP, r0
 8008d32:	f04f 0000 	mov.w	r0, #0
 8008d36:	f380 8814 	msr	CONTROL, r0
 8008d3a:	b662      	cpsie	i
 8008d3c:	b661      	cpsie	f
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	f3bf 8f6f 	isb	sy
 8008d46:	df00      	svc	0
 8008d48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d4a:	bf00      	nop
 8008d4c:	e000ed08 	.word	0xe000ed08

08008d50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b086      	sub	sp, #24
 8008d54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d56:	4b47      	ldr	r3, [pc, #284]	@ (8008e74 <xPortStartScheduler+0x124>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a47      	ldr	r2, [pc, #284]	@ (8008e78 <xPortStartScheduler+0x128>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d10b      	bne.n	8008d78 <xPortStartScheduler+0x28>
	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	60fb      	str	r3, [r7, #12]
}
 8008d72:	bf00      	nop
 8008d74:	bf00      	nop
 8008d76:	e7fd      	b.n	8008d74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d78:	4b3e      	ldr	r3, [pc, #248]	@ (8008e74 <xPortStartScheduler+0x124>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a3f      	ldr	r2, [pc, #252]	@ (8008e7c <xPortStartScheduler+0x12c>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d10b      	bne.n	8008d9a <xPortStartScheduler+0x4a>
	__asm volatile
 8008d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	613b      	str	r3, [r7, #16]
}
 8008d94:	bf00      	nop
 8008d96:	bf00      	nop
 8008d98:	e7fd      	b.n	8008d96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008d9a:	4b39      	ldr	r3, [pc, #228]	@ (8008e80 <xPortStartScheduler+0x130>)
 8008d9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	22ff      	movs	r2, #255	@ 0xff
 8008daa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	781b      	ldrb	r3, [r3, #0]
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008db4:	78fb      	ldrb	r3, [r7, #3]
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008dbc:	b2da      	uxtb	r2, r3
 8008dbe:	4b31      	ldr	r3, [pc, #196]	@ (8008e84 <xPortStartScheduler+0x134>)
 8008dc0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dc2:	4b31      	ldr	r3, [pc, #196]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008dc4:	2207      	movs	r2, #7
 8008dc6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dc8:	e009      	b.n	8008dde <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008dca:	4b2f      	ldr	r3, [pc, #188]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	4a2d      	ldr	r2, [pc, #180]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008dd2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008dd4:	78fb      	ldrb	r3, [r7, #3]
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	005b      	lsls	r3, r3, #1
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dde:	78fb      	ldrb	r3, [r7, #3]
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008de6:	2b80      	cmp	r3, #128	@ 0x80
 8008de8:	d0ef      	beq.n	8008dca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008dea:	4b27      	ldr	r3, [pc, #156]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f1c3 0307 	rsb	r3, r3, #7
 8008df2:	2b04      	cmp	r3, #4
 8008df4:	d00b      	beq.n	8008e0e <xPortStartScheduler+0xbe>
	__asm volatile
 8008df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	60bb      	str	r3, [r7, #8]
}
 8008e08:	bf00      	nop
 8008e0a:	bf00      	nop
 8008e0c:	e7fd      	b.n	8008e0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	021b      	lsls	r3, r3, #8
 8008e14:	4a1c      	ldr	r2, [pc, #112]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008e16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e18:	4b1b      	ldr	r3, [pc, #108]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e20:	4a19      	ldr	r2, [pc, #100]	@ (8008e88 <xPortStartScheduler+0x138>)
 8008e22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	b2da      	uxtb	r2, r3
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e2c:	4b17      	ldr	r3, [pc, #92]	@ (8008e8c <xPortStartScheduler+0x13c>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a16      	ldr	r2, [pc, #88]	@ (8008e8c <xPortStartScheduler+0x13c>)
 8008e32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e38:	4b14      	ldr	r3, [pc, #80]	@ (8008e8c <xPortStartScheduler+0x13c>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a13      	ldr	r2, [pc, #76]	@ (8008e8c <xPortStartScheduler+0x13c>)
 8008e3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e44:	f000 f8da 	bl	8008ffc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e48:	4b11      	ldr	r3, [pc, #68]	@ (8008e90 <xPortStartScheduler+0x140>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e4e:	f000 f8f9 	bl	8009044 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e52:	4b10      	ldr	r3, [pc, #64]	@ (8008e94 <xPortStartScheduler+0x144>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a0f      	ldr	r2, [pc, #60]	@ (8008e94 <xPortStartScheduler+0x144>)
 8008e58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e5e:	f7ff ff63 	bl	8008d28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e62:	f000 fc89 	bl	8009778 <vTaskSwitchContext>
	prvTaskExitError();
 8008e66:	f7ff ff17 	bl	8008c98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e6a:	2300      	movs	r3, #0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3718      	adds	r7, #24
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}
 8008e74:	e000ed00 	.word	0xe000ed00
 8008e78:	410fc271 	.word	0x410fc271
 8008e7c:	410fc270 	.word	0x410fc270
 8008e80:	e000e400 	.word	0xe000e400
 8008e84:	200011c4 	.word	0x200011c4
 8008e88:	200011c8 	.word	0x200011c8
 8008e8c:	e000ed20 	.word	0xe000ed20
 8008e90:	20000024 	.word	0x20000024
 8008e94:	e000ef34 	.word	0xe000ef34

08008e98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea2:	f383 8811 	msr	BASEPRI, r3
 8008ea6:	f3bf 8f6f 	isb	sy
 8008eaa:	f3bf 8f4f 	dsb	sy
 8008eae:	607b      	str	r3, [r7, #4]
}
 8008eb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008eb2:	4b10      	ldr	r3, [pc, #64]	@ (8008ef4 <vPortEnterCritical+0x5c>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	4a0e      	ldr	r2, [pc, #56]	@ (8008ef4 <vPortEnterCritical+0x5c>)
 8008eba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8008ef4 <vPortEnterCritical+0x5c>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d110      	bne.n	8008ee6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ef8 <vPortEnterCritical+0x60>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00b      	beq.n	8008ee6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	603b      	str	r3, [r7, #0]
}
 8008ee0:	bf00      	nop
 8008ee2:	bf00      	nop
 8008ee4:	e7fd      	b.n	8008ee2 <vPortEnterCritical+0x4a>
	}
}
 8008ee6:	bf00      	nop
 8008ee8:	370c      	adds	r7, #12
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	20000024 	.word	0x20000024
 8008ef8:	e000ed04 	.word	0xe000ed04

08008efc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008efc:	b480      	push	{r7}
 8008efe:	b083      	sub	sp, #12
 8008f00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f02:	4b12      	ldr	r3, [pc, #72]	@ (8008f4c <vPortExitCritical+0x50>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d10b      	bne.n	8008f22 <vPortExitCritical+0x26>
	__asm volatile
 8008f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0e:	f383 8811 	msr	BASEPRI, r3
 8008f12:	f3bf 8f6f 	isb	sy
 8008f16:	f3bf 8f4f 	dsb	sy
 8008f1a:	607b      	str	r3, [r7, #4]
}
 8008f1c:	bf00      	nop
 8008f1e:	bf00      	nop
 8008f20:	e7fd      	b.n	8008f1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008f22:	4b0a      	ldr	r3, [pc, #40]	@ (8008f4c <vPortExitCritical+0x50>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	4a08      	ldr	r2, [pc, #32]	@ (8008f4c <vPortExitCritical+0x50>)
 8008f2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f2c:	4b07      	ldr	r3, [pc, #28]	@ (8008f4c <vPortExitCritical+0x50>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d105      	bne.n	8008f40 <vPortExitCritical+0x44>
 8008f34:	2300      	movs	r3, #0
 8008f36:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f40:	bf00      	nop
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr
 8008f4c:	20000024 	.word	0x20000024

08008f50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f50:	f3ef 8009 	mrs	r0, PSP
 8008f54:	f3bf 8f6f 	isb	sy
 8008f58:	4b15      	ldr	r3, [pc, #84]	@ (8008fb0 <pxCurrentTCBConst>)
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	f01e 0f10 	tst.w	lr, #16
 8008f60:	bf08      	it	eq
 8008f62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f6a:	6010      	str	r0, [r2, #0]
 8008f6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008f70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008f74:	f380 8811 	msr	BASEPRI, r0
 8008f78:	f3bf 8f4f 	dsb	sy
 8008f7c:	f3bf 8f6f 	isb	sy
 8008f80:	f000 fbfa 	bl	8009778 <vTaskSwitchContext>
 8008f84:	f04f 0000 	mov.w	r0, #0
 8008f88:	f380 8811 	msr	BASEPRI, r0
 8008f8c:	bc09      	pop	{r0, r3}
 8008f8e:	6819      	ldr	r1, [r3, #0]
 8008f90:	6808      	ldr	r0, [r1, #0]
 8008f92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f96:	f01e 0f10 	tst.w	lr, #16
 8008f9a:	bf08      	it	eq
 8008f9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fa0:	f380 8809 	msr	PSP, r0
 8008fa4:	f3bf 8f6f 	isb	sy
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop
 8008fac:	f3af 8000 	nop.w

08008fb0 <pxCurrentTCBConst>:
 8008fb0:	200011cc 	.word	0x200011cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008fb4:	bf00      	nop
 8008fb6:	bf00      	nop

08008fb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b082      	sub	sp, #8
 8008fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8008fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc2:	f383 8811 	msr	BASEPRI, r3
 8008fc6:	f3bf 8f6f 	isb	sy
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	607b      	str	r3, [r7, #4]
}
 8008fd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008fd2:	f000 fb13 	bl	80095fc <xTaskIncrementTick>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d003      	beq.n	8008fe4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008fdc:	4b06      	ldr	r3, [pc, #24]	@ (8008ff8 <SysTick_Handler+0x40>)
 8008fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fe2:	601a      	str	r2, [r3, #0]
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	f383 8811 	msr	BASEPRI, r3
}
 8008fee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ff0:	bf00      	nop
 8008ff2:	3708      	adds	r7, #8
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}
 8008ff8:	e000ed04 	.word	0xe000ed04

08008ffc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009000:	4b0b      	ldr	r3, [pc, #44]	@ (8009030 <vPortSetupTimerInterrupt+0x34>)
 8009002:	2200      	movs	r2, #0
 8009004:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009006:	4b0b      	ldr	r3, [pc, #44]	@ (8009034 <vPortSetupTimerInterrupt+0x38>)
 8009008:	2200      	movs	r2, #0
 800900a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800900c:	4b0a      	ldr	r3, [pc, #40]	@ (8009038 <vPortSetupTimerInterrupt+0x3c>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a0a      	ldr	r2, [pc, #40]	@ (800903c <vPortSetupTimerInterrupt+0x40>)
 8009012:	fba2 2303 	umull	r2, r3, r2, r3
 8009016:	099b      	lsrs	r3, r3, #6
 8009018:	4a09      	ldr	r2, [pc, #36]	@ (8009040 <vPortSetupTimerInterrupt+0x44>)
 800901a:	3b01      	subs	r3, #1
 800901c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800901e:	4b04      	ldr	r3, [pc, #16]	@ (8009030 <vPortSetupTimerInterrupt+0x34>)
 8009020:	2207      	movs	r2, #7
 8009022:	601a      	str	r2, [r3, #0]
}
 8009024:	bf00      	nop
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr
 800902e:	bf00      	nop
 8009030:	e000e010 	.word	0xe000e010
 8009034:	e000e018 	.word	0xe000e018
 8009038:	20000018 	.word	0x20000018
 800903c:	10624dd3 	.word	0x10624dd3
 8009040:	e000e014 	.word	0xe000e014

08009044 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009044:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009054 <vPortEnableVFP+0x10>
 8009048:	6801      	ldr	r1, [r0, #0]
 800904a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800904e:	6001      	str	r1, [r0, #0]
 8009050:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009052:	bf00      	nop
 8009054:	e000ed88 	.word	0xe000ed88

08009058 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009058:	b580      	push	{r7, lr}
 800905a:	b08e      	sub	sp, #56	@ 0x38
 800905c:	af04      	add	r7, sp, #16
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
 8009064:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009068:	2b00      	cmp	r3, #0
 800906a:	d10b      	bne.n	8009084 <xTaskCreateStatic+0x2c>
	__asm volatile
 800906c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009070:	f383 8811 	msr	BASEPRI, r3
 8009074:	f3bf 8f6f 	isb	sy
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	623b      	str	r3, [r7, #32]
}
 800907e:	bf00      	nop
 8009080:	bf00      	nop
 8009082:	e7fd      	b.n	8009080 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009086:	2b00      	cmp	r3, #0
 8009088:	d10b      	bne.n	80090a2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800908a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908e:	f383 8811 	msr	BASEPRI, r3
 8009092:	f3bf 8f6f 	isb	sy
 8009096:	f3bf 8f4f 	dsb	sy
 800909a:	61fb      	str	r3, [r7, #28]
}
 800909c:	bf00      	nop
 800909e:	bf00      	nop
 80090a0:	e7fd      	b.n	800909e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80090a2:	2354      	movs	r3, #84	@ 0x54
 80090a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	2b54      	cmp	r3, #84	@ 0x54
 80090aa:	d00b      	beq.n	80090c4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80090ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b0:	f383 8811 	msr	BASEPRI, r3
 80090b4:	f3bf 8f6f 	isb	sy
 80090b8:	f3bf 8f4f 	dsb	sy
 80090bc:	61bb      	str	r3, [r7, #24]
}
 80090be:	bf00      	nop
 80090c0:	bf00      	nop
 80090c2:	e7fd      	b.n	80090c0 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80090c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d01e      	beq.n	8009108 <xTaskCreateStatic+0xb0>
 80090ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d01b      	beq.n	8009108 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d2:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80090d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090d8:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80090da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090dc:	2202      	movs	r2, #2
 80090de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80090e2:	2300      	movs	r3, #0
 80090e4:	9303      	str	r3, [sp, #12]
 80090e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e8:	9302      	str	r3, [sp, #8]
 80090ea:	f107 0314 	add.w	r3, r7, #20
 80090ee:	9301      	str	r3, [sp, #4]
 80090f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f2:	9300      	str	r3, [sp, #0]
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	68b9      	ldr	r1, [r7, #8]
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f000 f850 	bl	80091a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009100:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009102:	f000 f8cd 	bl	80092a0 <prvAddNewTaskToReadyList>
 8009106:	e001      	b.n	800910c <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8009108:	2300      	movs	r3, #0
 800910a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800910c:	697b      	ldr	r3, [r7, #20]
	}
 800910e:	4618      	mov	r0, r3
 8009110:	3728      	adds	r7, #40	@ 0x28
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}

08009116 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009116:	b580      	push	{r7, lr}
 8009118:	b08c      	sub	sp, #48	@ 0x30
 800911a:	af04      	add	r7, sp, #16
 800911c:	60f8      	str	r0, [r7, #12]
 800911e:	60b9      	str	r1, [r7, #8]
 8009120:	603b      	str	r3, [r7, #0]
 8009122:	4613      	mov	r3, r2
 8009124:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009126:	88fb      	ldrh	r3, [r7, #6]
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	4618      	mov	r0, r3
 800912c:	f7ff faec 	bl	8008708 <pvPortMalloc>
 8009130:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00e      	beq.n	8009156 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009138:	2054      	movs	r0, #84	@ 0x54
 800913a:	f7ff fae5 	bl	8008708 <pvPortMalloc>
 800913e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d003      	beq.n	800914e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009146:	69fb      	ldr	r3, [r7, #28]
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	631a      	str	r2, [r3, #48]	@ 0x30
 800914c:	e005      	b.n	800915a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800914e:	6978      	ldr	r0, [r7, #20]
 8009150:	f7ff fba2 	bl	8008898 <vPortFree>
 8009154:	e001      	b.n	800915a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009156:	2300      	movs	r3, #0
 8009158:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800915a:	69fb      	ldr	r3, [r7, #28]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d017      	beq.n	8009190 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	2200      	movs	r2, #0
 8009164:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009168:	88fa      	ldrh	r2, [r7, #6]
 800916a:	2300      	movs	r3, #0
 800916c:	9303      	str	r3, [sp, #12]
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	9302      	str	r3, [sp, #8]
 8009172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009174:	9301      	str	r3, [sp, #4]
 8009176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	68b9      	ldr	r1, [r7, #8]
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f000 f80e 	bl	80091a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009184:	69f8      	ldr	r0, [r7, #28]
 8009186:	f000 f88b 	bl	80092a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800918a:	2301      	movs	r3, #1
 800918c:	61bb      	str	r3, [r7, #24]
 800918e:	e002      	b.n	8009196 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009190:	f04f 33ff 	mov.w	r3, #4294967295
 8009194:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009196:	69bb      	ldr	r3, [r7, #24]
	}
 8009198:	4618      	mov	r0, r3
 800919a:	3720      	adds	r7, #32
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b088      	sub	sp, #32
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	607a      	str	r2, [r7, #4]
 80091ac:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80091ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80091b8:	3b01      	subs	r3, #1
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	4413      	add	r3, r2
 80091be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	f023 0307 	bic.w	r3, r3, #7
 80091c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80091c8:	69bb      	ldr	r3, [r7, #24]
 80091ca:	f003 0307 	and.w	r3, r3, #7
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00b      	beq.n	80091ea <prvInitialiseNewTask+0x4a>
	__asm volatile
 80091d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	617b      	str	r3, [r7, #20]
}
 80091e4:	bf00      	nop
 80091e6:	bf00      	nop
 80091e8:	e7fd      	b.n	80091e6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80091ea:	2300      	movs	r3, #0
 80091ec:	61fb      	str	r3, [r7, #28]
 80091ee:	e012      	b.n	8009216 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	69fb      	ldr	r3, [r7, #28]
 80091f4:	4413      	add	r3, r2
 80091f6:	7819      	ldrb	r1, [r3, #0]
 80091f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091fa:	69fb      	ldr	r3, [r7, #28]
 80091fc:	4413      	add	r3, r2
 80091fe:	3334      	adds	r3, #52	@ 0x34
 8009200:	460a      	mov	r2, r1
 8009202:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8009204:	68ba      	ldr	r2, [r7, #8]
 8009206:	69fb      	ldr	r3, [r7, #28]
 8009208:	4413      	add	r3, r2
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d006      	beq.n	800921e <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	3301      	adds	r3, #1
 8009214:	61fb      	str	r3, [r7, #28]
 8009216:	69fb      	ldr	r3, [r7, #28]
 8009218:	2b0f      	cmp	r3, #15
 800921a:	d9e9      	bls.n	80091f0 <prvInitialiseNewTask+0x50>
 800921c:	e000      	b.n	8009220 <prvInitialiseNewTask+0x80>
		{
			break;
 800921e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009222:	2200      	movs	r2, #0
 8009224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922a:	2b06      	cmp	r3, #6
 800922c:	d901      	bls.n	8009232 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800922e:	2306      	movs	r3, #6
 8009230:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009234:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009236:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800923c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800923e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009240:	2200      	movs	r2, #0
 8009242:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009246:	3304      	adds	r3, #4
 8009248:	4618      	mov	r0, r3
 800924a:	f7ff fc5d 	bl	8008b08 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800924e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009250:	3318      	adds	r3, #24
 8009252:	4618      	mov	r0, r3
 8009254:	f7ff fc58 	bl	8008b08 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800925c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800925e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009260:	f1c3 0207 	rsb	r2, r3, #7
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800926c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800926e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009270:	2200      	movs	r2, #0
 8009272:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009276:	2200      	movs	r2, #0
 8009278:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800927c:	683a      	ldr	r2, [r7, #0]
 800927e:	68f9      	ldr	r1, [r7, #12]
 8009280:	69b8      	ldr	r0, [r7, #24]
 8009282:	f7ff fcd5 	bl	8008c30 <pxPortInitialiseStack>
 8009286:	4602      	mov	r2, r0
 8009288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800928c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800928e:	2b00      	cmp	r3, #0
 8009290:	d002      	beq.n	8009298 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009296:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009298:	bf00      	nop
 800929a:	3720      	adds	r7, #32
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}

080092a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b082      	sub	sp, #8
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80092a8:	f7ff fdf6 	bl	8008e98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80092ac:	4b2a      	ldr	r3, [pc, #168]	@ (8009358 <prvAddNewTaskToReadyList+0xb8>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	3301      	adds	r3, #1
 80092b2:	4a29      	ldr	r2, [pc, #164]	@ (8009358 <prvAddNewTaskToReadyList+0xb8>)
 80092b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80092b6:	4b29      	ldr	r3, [pc, #164]	@ (800935c <prvAddNewTaskToReadyList+0xbc>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d109      	bne.n	80092d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80092be:	4a27      	ldr	r2, [pc, #156]	@ (800935c <prvAddNewTaskToReadyList+0xbc>)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80092c4:	4b24      	ldr	r3, [pc, #144]	@ (8009358 <prvAddNewTaskToReadyList+0xb8>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d110      	bne.n	80092ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80092cc:	f000 fac8 	bl	8009860 <prvInitialiseTaskLists>
 80092d0:	e00d      	b.n	80092ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80092d2:	4b23      	ldr	r3, [pc, #140]	@ (8009360 <prvAddNewTaskToReadyList+0xc0>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d109      	bne.n	80092ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80092da:	4b20      	ldr	r3, [pc, #128]	@ (800935c <prvAddNewTaskToReadyList+0xbc>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d802      	bhi.n	80092ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80092e8:	4a1c      	ldr	r2, [pc, #112]	@ (800935c <prvAddNewTaskToReadyList+0xbc>)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80092ee:	4b1d      	ldr	r3, [pc, #116]	@ (8009364 <prvAddNewTaskToReadyList+0xc4>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3301      	adds	r3, #1
 80092f4:	4a1b      	ldr	r2, [pc, #108]	@ (8009364 <prvAddNewTaskToReadyList+0xc4>)
 80092f6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092fc:	2201      	movs	r2, #1
 80092fe:	409a      	lsls	r2, r3
 8009300:	4b19      	ldr	r3, [pc, #100]	@ (8009368 <prvAddNewTaskToReadyList+0xc8>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4313      	orrs	r3, r2
 8009306:	4a18      	ldr	r2, [pc, #96]	@ (8009368 <prvAddNewTaskToReadyList+0xc8>)
 8009308:	6013      	str	r3, [r2, #0]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800930e:	4613      	mov	r3, r2
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	4413      	add	r3, r2
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	4a15      	ldr	r2, [pc, #84]	@ (800936c <prvAddNewTaskToReadyList+0xcc>)
 8009318:	441a      	add	r2, r3
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	3304      	adds	r3, #4
 800931e:	4619      	mov	r1, r3
 8009320:	4610      	mov	r0, r2
 8009322:	f7ff fbfe 	bl	8008b22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009326:	f7ff fde9 	bl	8008efc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800932a:	4b0d      	ldr	r3, [pc, #52]	@ (8009360 <prvAddNewTaskToReadyList+0xc0>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d00e      	beq.n	8009350 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009332:	4b0a      	ldr	r3, [pc, #40]	@ (800935c <prvAddNewTaskToReadyList+0xbc>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800933c:	429a      	cmp	r2, r3
 800933e:	d207      	bcs.n	8009350 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009340:	4b0b      	ldr	r3, [pc, #44]	@ (8009370 <prvAddNewTaskToReadyList+0xd0>)
 8009342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009350:	bf00      	nop
 8009352:	3708      	adds	r7, #8
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}
 8009358:	200012cc 	.word	0x200012cc
 800935c:	200011cc 	.word	0x200011cc
 8009360:	200012d8 	.word	0x200012d8
 8009364:	200012e8 	.word	0x200012e8
 8009368:	200012d4 	.word	0x200012d4
 800936c:	200011d0 	.word	0x200011d0
 8009370:	e000ed04 	.word	0xe000ed04

08009374 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800937c:	2300      	movs	r3, #0
 800937e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d018      	beq.n	80093b8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009386:	4b14      	ldr	r3, [pc, #80]	@ (80093d8 <vTaskDelay+0x64>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00b      	beq.n	80093a6 <vTaskDelay+0x32>
	__asm volatile
 800938e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009392:	f383 8811 	msr	BASEPRI, r3
 8009396:	f3bf 8f6f 	isb	sy
 800939a:	f3bf 8f4f 	dsb	sy
 800939e:	60bb      	str	r3, [r7, #8]
}
 80093a0:	bf00      	nop
 80093a2:	bf00      	nop
 80093a4:	e7fd      	b.n	80093a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80093a6:	f000 f87d 	bl	80094a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80093aa:	2100      	movs	r1, #0
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f000 fb1b 	bl	80099e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80093b2:	f000 f885 	bl	80094c0 <xTaskResumeAll>
 80093b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d107      	bne.n	80093ce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80093be:	4b07      	ldr	r3, [pc, #28]	@ (80093dc <vTaskDelay+0x68>)
 80093c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093c4:	601a      	str	r2, [r3, #0]
 80093c6:	f3bf 8f4f 	dsb	sy
 80093ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80093ce:	bf00      	nop
 80093d0:	3710      	adds	r7, #16
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	200012f4 	.word	0x200012f4
 80093dc:	e000ed04 	.word	0xe000ed04

080093e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b08a      	sub	sp, #40	@ 0x28
 80093e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80093e6:	2300      	movs	r3, #0
 80093e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80093ea:	2300      	movs	r3, #0
 80093ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80093ee:	463a      	mov	r2, r7
 80093f0:	1d39      	adds	r1, r7, #4
 80093f2:	f107 0308 	add.w	r3, r7, #8
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7f7 fd6a 	bl	8000ed0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80093fc:	6839      	ldr	r1, [r7, #0]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	68ba      	ldr	r2, [r7, #8]
 8009402:	9202      	str	r2, [sp, #8]
 8009404:	9301      	str	r3, [sp, #4]
 8009406:	2300      	movs	r3, #0
 8009408:	9300      	str	r3, [sp, #0]
 800940a:	2300      	movs	r3, #0
 800940c:	460a      	mov	r2, r1
 800940e:	491f      	ldr	r1, [pc, #124]	@ (800948c <vTaskStartScheduler+0xac>)
 8009410:	481f      	ldr	r0, [pc, #124]	@ (8009490 <vTaskStartScheduler+0xb0>)
 8009412:	f7ff fe21 	bl	8009058 <xTaskCreateStatic>
 8009416:	4603      	mov	r3, r0
 8009418:	4a1e      	ldr	r2, [pc, #120]	@ (8009494 <vTaskStartScheduler+0xb4>)
 800941a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800941c:	4b1d      	ldr	r3, [pc, #116]	@ (8009494 <vTaskStartScheduler+0xb4>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d002      	beq.n	800942a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009424:	2301      	movs	r3, #1
 8009426:	617b      	str	r3, [r7, #20]
 8009428:	e001      	b.n	800942e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800942a:	2300      	movs	r3, #0
 800942c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d116      	bne.n	8009462 <vTaskStartScheduler+0x82>
	__asm volatile
 8009434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009438:	f383 8811 	msr	BASEPRI, r3
 800943c:	f3bf 8f6f 	isb	sy
 8009440:	f3bf 8f4f 	dsb	sy
 8009444:	613b      	str	r3, [r7, #16]
}
 8009446:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009448:	4b13      	ldr	r3, [pc, #76]	@ (8009498 <vTaskStartScheduler+0xb8>)
 800944a:	f04f 32ff 	mov.w	r2, #4294967295
 800944e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009450:	4b12      	ldr	r3, [pc, #72]	@ (800949c <vTaskStartScheduler+0xbc>)
 8009452:	2201      	movs	r2, #1
 8009454:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8009456:	4b12      	ldr	r3, [pc, #72]	@ (80094a0 <vTaskStartScheduler+0xc0>)
 8009458:	2200      	movs	r2, #0
 800945a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800945c:	f7ff fc78 	bl	8008d50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009460:	e00f      	b.n	8009482 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009468:	d10b      	bne.n	8009482 <vTaskStartScheduler+0xa2>
	__asm volatile
 800946a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800946e:	f383 8811 	msr	BASEPRI, r3
 8009472:	f3bf 8f6f 	isb	sy
 8009476:	f3bf 8f4f 	dsb	sy
 800947a:	60fb      	str	r3, [r7, #12]
}
 800947c:	bf00      	nop
 800947e:	bf00      	nop
 8009480:	e7fd      	b.n	800947e <vTaskStartScheduler+0x9e>
}
 8009482:	bf00      	nop
 8009484:	3718      	adds	r7, #24
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
 800948a:	bf00      	nop
 800948c:	0800aa94 	.word	0x0800aa94
 8009490:	08009831 	.word	0x08009831
 8009494:	200012f0 	.word	0x200012f0
 8009498:	200012ec 	.word	0x200012ec
 800949c:	200012d8 	.word	0x200012d8
 80094a0:	200012d0 	.word	0x200012d0

080094a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80094a4:	b480      	push	{r7}
 80094a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80094a8:	4b04      	ldr	r3, [pc, #16]	@ (80094bc <vTaskSuspendAll+0x18>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	3301      	adds	r3, #1
 80094ae:	4a03      	ldr	r2, [pc, #12]	@ (80094bc <vTaskSuspendAll+0x18>)
 80094b0:	6013      	str	r3, [r2, #0]
}
 80094b2:	bf00      	nop
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr
 80094bc:	200012f4 	.word	0x200012f4

080094c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80094c6:	2300      	movs	r3, #0
 80094c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80094ca:	2300      	movs	r3, #0
 80094cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80094ce:	4b42      	ldr	r3, [pc, #264]	@ (80095d8 <xTaskResumeAll+0x118>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10b      	bne.n	80094ee <xTaskResumeAll+0x2e>
	__asm volatile
 80094d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094da:	f383 8811 	msr	BASEPRI, r3
 80094de:	f3bf 8f6f 	isb	sy
 80094e2:	f3bf 8f4f 	dsb	sy
 80094e6:	603b      	str	r3, [r7, #0]
}
 80094e8:	bf00      	nop
 80094ea:	bf00      	nop
 80094ec:	e7fd      	b.n	80094ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80094ee:	f7ff fcd3 	bl	8008e98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80094f2:	4b39      	ldr	r3, [pc, #228]	@ (80095d8 <xTaskResumeAll+0x118>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3b01      	subs	r3, #1
 80094f8:	4a37      	ldr	r2, [pc, #220]	@ (80095d8 <xTaskResumeAll+0x118>)
 80094fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094fc:	4b36      	ldr	r3, [pc, #216]	@ (80095d8 <xTaskResumeAll+0x118>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d161      	bne.n	80095c8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009504:	4b35      	ldr	r3, [pc, #212]	@ (80095dc <xTaskResumeAll+0x11c>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d05d      	beq.n	80095c8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800950c:	e02e      	b.n	800956c <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800950e:	4b34      	ldr	r3, [pc, #208]	@ (80095e0 <xTaskResumeAll+0x120>)
 8009510:	68db      	ldr	r3, [r3, #12]
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	3318      	adds	r3, #24
 800951a:	4618      	mov	r0, r3
 800951c:	f7ff fb5e 	bl	8008bdc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	3304      	adds	r3, #4
 8009524:	4618      	mov	r0, r3
 8009526:	f7ff fb59 	bl	8008bdc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800952e:	2201      	movs	r2, #1
 8009530:	409a      	lsls	r2, r3
 8009532:	4b2c      	ldr	r3, [pc, #176]	@ (80095e4 <xTaskResumeAll+0x124>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4313      	orrs	r3, r2
 8009538:	4a2a      	ldr	r2, [pc, #168]	@ (80095e4 <xTaskResumeAll+0x124>)
 800953a:	6013      	str	r3, [r2, #0]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009540:	4613      	mov	r3, r2
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	4413      	add	r3, r2
 8009546:	009b      	lsls	r3, r3, #2
 8009548:	4a27      	ldr	r2, [pc, #156]	@ (80095e8 <xTaskResumeAll+0x128>)
 800954a:	441a      	add	r2, r3
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	3304      	adds	r3, #4
 8009550:	4619      	mov	r1, r3
 8009552:	4610      	mov	r0, r2
 8009554:	f7ff fae5 	bl	8008b22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800955c:	4b23      	ldr	r3, [pc, #140]	@ (80095ec <xTaskResumeAll+0x12c>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009562:	429a      	cmp	r2, r3
 8009564:	d302      	bcc.n	800956c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009566:	4b22      	ldr	r3, [pc, #136]	@ (80095f0 <xTaskResumeAll+0x130>)
 8009568:	2201      	movs	r2, #1
 800956a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800956c:	4b1c      	ldr	r3, [pc, #112]	@ (80095e0 <xTaskResumeAll+0x120>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1cc      	bne.n	800950e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800957a:	f000 fa0f 	bl	800999c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800957e:	4b1d      	ldr	r3, [pc, #116]	@ (80095f4 <xTaskResumeAll+0x134>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d010      	beq.n	80095ac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800958a:	f000 f837 	bl	80095fc <xTaskIncrementTick>
 800958e:	4603      	mov	r3, r0
 8009590:	2b00      	cmp	r3, #0
 8009592:	d002      	beq.n	800959a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009594:	4b16      	ldr	r3, [pc, #88]	@ (80095f0 <xTaskResumeAll+0x130>)
 8009596:	2201      	movs	r2, #1
 8009598:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	3b01      	subs	r3, #1
 800959e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1f1      	bne.n	800958a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80095a6:	4b13      	ldr	r3, [pc, #76]	@ (80095f4 <xTaskResumeAll+0x134>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80095ac:	4b10      	ldr	r3, [pc, #64]	@ (80095f0 <xTaskResumeAll+0x130>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d009      	beq.n	80095c8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80095b4:	2301      	movs	r3, #1
 80095b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80095b8:	4b0f      	ldr	r3, [pc, #60]	@ (80095f8 <xTaskResumeAll+0x138>)
 80095ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095be:	601a      	str	r2, [r3, #0]
 80095c0:	f3bf 8f4f 	dsb	sy
 80095c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80095c8:	f7ff fc98 	bl	8008efc <vPortExitCritical>

	return xAlreadyYielded;
 80095cc:	68bb      	ldr	r3, [r7, #8]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop
 80095d8:	200012f4 	.word	0x200012f4
 80095dc:	200012cc 	.word	0x200012cc
 80095e0:	2000128c 	.word	0x2000128c
 80095e4:	200012d4 	.word	0x200012d4
 80095e8:	200011d0 	.word	0x200011d0
 80095ec:	200011cc 	.word	0x200011cc
 80095f0:	200012e0 	.word	0x200012e0
 80095f4:	200012dc 	.word	0x200012dc
 80095f8:	e000ed04 	.word	0xe000ed04

080095fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b086      	sub	sp, #24
 8009600:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009602:	2300      	movs	r3, #0
 8009604:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009606:	4b51      	ldr	r3, [pc, #324]	@ (800974c <xTaskIncrementTick+0x150>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	f040 808e 	bne.w	800972c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009610:	4b4f      	ldr	r3, [pc, #316]	@ (8009750 <xTaskIncrementTick+0x154>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	3301      	adds	r3, #1
 8009616:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009618:	4a4d      	ldr	r2, [pc, #308]	@ (8009750 <xTaskIncrementTick+0x154>)
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d121      	bne.n	8009668 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009624:	4b4b      	ldr	r3, [pc, #300]	@ (8009754 <xTaskIncrementTick+0x158>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00b      	beq.n	8009646 <xTaskIncrementTick+0x4a>
	__asm volatile
 800962e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009632:	f383 8811 	msr	BASEPRI, r3
 8009636:	f3bf 8f6f 	isb	sy
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	603b      	str	r3, [r7, #0]
}
 8009640:	bf00      	nop
 8009642:	bf00      	nop
 8009644:	e7fd      	b.n	8009642 <xTaskIncrementTick+0x46>
 8009646:	4b43      	ldr	r3, [pc, #268]	@ (8009754 <xTaskIncrementTick+0x158>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	60fb      	str	r3, [r7, #12]
 800964c:	4b42      	ldr	r3, [pc, #264]	@ (8009758 <xTaskIncrementTick+0x15c>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a40      	ldr	r2, [pc, #256]	@ (8009754 <xTaskIncrementTick+0x158>)
 8009652:	6013      	str	r3, [r2, #0]
 8009654:	4a40      	ldr	r2, [pc, #256]	@ (8009758 <xTaskIncrementTick+0x15c>)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	6013      	str	r3, [r2, #0]
 800965a:	4b40      	ldr	r3, [pc, #256]	@ (800975c <xTaskIncrementTick+0x160>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3301      	adds	r3, #1
 8009660:	4a3e      	ldr	r2, [pc, #248]	@ (800975c <xTaskIncrementTick+0x160>)
 8009662:	6013      	str	r3, [r2, #0]
 8009664:	f000 f99a 	bl	800999c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009668:	4b3d      	ldr	r3, [pc, #244]	@ (8009760 <xTaskIncrementTick+0x164>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	693a      	ldr	r2, [r7, #16]
 800966e:	429a      	cmp	r2, r3
 8009670:	d34d      	bcc.n	800970e <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009672:	4b38      	ldr	r3, [pc, #224]	@ (8009754 <xTaskIncrementTick+0x158>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d101      	bne.n	8009680 <xTaskIncrementTick+0x84>
 800967c:	2301      	movs	r3, #1
 800967e:	e000      	b.n	8009682 <xTaskIncrementTick+0x86>
 8009680:	2300      	movs	r3, #0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d004      	beq.n	8009690 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009686:	4b36      	ldr	r3, [pc, #216]	@ (8009760 <xTaskIncrementTick+0x164>)
 8009688:	f04f 32ff 	mov.w	r2, #4294967295
 800968c:	601a      	str	r2, [r3, #0]
					break;
 800968e:	e03e      	b.n	800970e <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009690:	4b30      	ldr	r3, [pc, #192]	@ (8009754 <xTaskIncrementTick+0x158>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	68db      	ldr	r3, [r3, #12]
 8009698:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80096a0:	693a      	ldr	r2, [r7, #16]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	429a      	cmp	r2, r3
 80096a6:	d203      	bcs.n	80096b0 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80096a8:	4a2d      	ldr	r2, [pc, #180]	@ (8009760 <xTaskIncrementTick+0x164>)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6013      	str	r3, [r2, #0]
						break;
 80096ae:	e02e      	b.n	800970e <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	3304      	adds	r3, #4
 80096b4:	4618      	mov	r0, r3
 80096b6:	f7ff fa91 	bl	8008bdc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d004      	beq.n	80096cc <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	3318      	adds	r3, #24
 80096c6:	4618      	mov	r0, r3
 80096c8:	f7ff fa88 	bl	8008bdc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d0:	2201      	movs	r2, #1
 80096d2:	409a      	lsls	r2, r3
 80096d4:	4b23      	ldr	r3, [pc, #140]	@ (8009764 <xTaskIncrementTick+0x168>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4313      	orrs	r3, r2
 80096da:	4a22      	ldr	r2, [pc, #136]	@ (8009764 <xTaskIncrementTick+0x168>)
 80096dc:	6013      	str	r3, [r2, #0]
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096e2:	4613      	mov	r3, r2
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	4413      	add	r3, r2
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009768 <xTaskIncrementTick+0x16c>)
 80096ec:	441a      	add	r2, r3
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	3304      	adds	r3, #4
 80096f2:	4619      	mov	r1, r3
 80096f4:	4610      	mov	r0, r2
 80096f6:	f7ff fa14 	bl	8008b22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fe:	4b1b      	ldr	r3, [pc, #108]	@ (800976c <xTaskIncrementTick+0x170>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009704:	429a      	cmp	r2, r3
 8009706:	d3b4      	bcc.n	8009672 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009708:	2301      	movs	r3, #1
 800970a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800970c:	e7b1      	b.n	8009672 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800970e:	4b17      	ldr	r3, [pc, #92]	@ (800976c <xTaskIncrementTick+0x170>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009714:	4914      	ldr	r1, [pc, #80]	@ (8009768 <xTaskIncrementTick+0x16c>)
 8009716:	4613      	mov	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4413      	add	r3, r2
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	440b      	add	r3, r1
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2b01      	cmp	r3, #1
 8009724:	d907      	bls.n	8009736 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8009726:	2301      	movs	r3, #1
 8009728:	617b      	str	r3, [r7, #20]
 800972a:	e004      	b.n	8009736 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800972c:	4b10      	ldr	r3, [pc, #64]	@ (8009770 <xTaskIncrementTick+0x174>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	3301      	adds	r3, #1
 8009732:	4a0f      	ldr	r2, [pc, #60]	@ (8009770 <xTaskIncrementTick+0x174>)
 8009734:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009736:	4b0f      	ldr	r3, [pc, #60]	@ (8009774 <xTaskIncrementTick+0x178>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d001      	beq.n	8009742 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800973e:	2301      	movs	r3, #1
 8009740:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009742:	697b      	ldr	r3, [r7, #20]
}
 8009744:	4618      	mov	r0, r3
 8009746:	3718      	adds	r7, #24
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}
 800974c:	200012f4 	.word	0x200012f4
 8009750:	200012d0 	.word	0x200012d0
 8009754:	20001284 	.word	0x20001284
 8009758:	20001288 	.word	0x20001288
 800975c:	200012e4 	.word	0x200012e4
 8009760:	200012ec 	.word	0x200012ec
 8009764:	200012d4 	.word	0x200012d4
 8009768:	200011d0 	.word	0x200011d0
 800976c:	200011cc 	.word	0x200011cc
 8009770:	200012dc 	.word	0x200012dc
 8009774:	200012e0 	.word	0x200012e0

08009778 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009778:	b480      	push	{r7}
 800977a:	b087      	sub	sp, #28
 800977c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800977e:	4b27      	ldr	r3, [pc, #156]	@ (800981c <vTaskSwitchContext+0xa4>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d003      	beq.n	800978e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009786:	4b26      	ldr	r3, [pc, #152]	@ (8009820 <vTaskSwitchContext+0xa8>)
 8009788:	2201      	movs	r2, #1
 800978a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800978c:	e040      	b.n	8009810 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800978e:	4b24      	ldr	r3, [pc, #144]	@ (8009820 <vTaskSwitchContext+0xa8>)
 8009790:	2200      	movs	r2, #0
 8009792:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009794:	4b23      	ldr	r3, [pc, #140]	@ (8009824 <vTaskSwitchContext+0xac>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	fab3 f383 	clz	r3, r3
 80097a0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80097a2:	7afb      	ldrb	r3, [r7, #11]
 80097a4:	f1c3 031f 	rsb	r3, r3, #31
 80097a8:	617b      	str	r3, [r7, #20]
 80097aa:	491f      	ldr	r1, [pc, #124]	@ (8009828 <vTaskSwitchContext+0xb0>)
 80097ac:	697a      	ldr	r2, [r7, #20]
 80097ae:	4613      	mov	r3, r2
 80097b0:	009b      	lsls	r3, r3, #2
 80097b2:	4413      	add	r3, r2
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	440b      	add	r3, r1
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d10b      	bne.n	80097d6 <vTaskSwitchContext+0x5e>
	__asm volatile
 80097be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c2:	f383 8811 	msr	BASEPRI, r3
 80097c6:	f3bf 8f6f 	isb	sy
 80097ca:	f3bf 8f4f 	dsb	sy
 80097ce:	607b      	str	r3, [r7, #4]
}
 80097d0:	bf00      	nop
 80097d2:	bf00      	nop
 80097d4:	e7fd      	b.n	80097d2 <vTaskSwitchContext+0x5a>
 80097d6:	697a      	ldr	r2, [r7, #20]
 80097d8:	4613      	mov	r3, r2
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	4413      	add	r3, r2
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	4a11      	ldr	r2, [pc, #68]	@ (8009828 <vTaskSwitchContext+0xb0>)
 80097e2:	4413      	add	r3, r2
 80097e4:	613b      	str	r3, [r7, #16]
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	685a      	ldr	r2, [r3, #4]
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	605a      	str	r2, [r3, #4]
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	685a      	ldr	r2, [r3, #4]
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	3308      	adds	r3, #8
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d104      	bne.n	8009806 <vTaskSwitchContext+0x8e>
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	685a      	ldr	r2, [r3, #4]
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	605a      	str	r2, [r3, #4]
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	4a07      	ldr	r2, [pc, #28]	@ (800982c <vTaskSwitchContext+0xb4>)
 800980e:	6013      	str	r3, [r2, #0]
}
 8009810:	bf00      	nop
 8009812:	371c      	adds	r7, #28
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr
 800981c:	200012f4 	.word	0x200012f4
 8009820:	200012e0 	.word	0x200012e0
 8009824:	200012d4 	.word	0x200012d4
 8009828:	200011d0 	.word	0x200011d0
 800982c:	200011cc 	.word	0x200011cc

08009830 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b082      	sub	sp, #8
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009838:	f000 f852 	bl	80098e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800983c:	4b06      	ldr	r3, [pc, #24]	@ (8009858 <prvIdleTask+0x28>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2b01      	cmp	r3, #1
 8009842:	d9f9      	bls.n	8009838 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009844:	4b05      	ldr	r3, [pc, #20]	@ (800985c <prvIdleTask+0x2c>)
 8009846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800984a:	601a      	str	r2, [r3, #0]
 800984c:	f3bf 8f4f 	dsb	sy
 8009850:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009854:	e7f0      	b.n	8009838 <prvIdleTask+0x8>
 8009856:	bf00      	nop
 8009858:	200011d0 	.word	0x200011d0
 800985c:	e000ed04 	.word	0xe000ed04

08009860 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009866:	2300      	movs	r3, #0
 8009868:	607b      	str	r3, [r7, #4]
 800986a:	e00c      	b.n	8009886 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	4613      	mov	r3, r2
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	4413      	add	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	4a12      	ldr	r2, [pc, #72]	@ (80098c0 <prvInitialiseTaskLists+0x60>)
 8009878:	4413      	add	r3, r2
 800987a:	4618      	mov	r0, r3
 800987c:	f7ff f924 	bl	8008ac8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	3301      	adds	r3, #1
 8009884:	607b      	str	r3, [r7, #4]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2b06      	cmp	r3, #6
 800988a:	d9ef      	bls.n	800986c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800988c:	480d      	ldr	r0, [pc, #52]	@ (80098c4 <prvInitialiseTaskLists+0x64>)
 800988e:	f7ff f91b 	bl	8008ac8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009892:	480d      	ldr	r0, [pc, #52]	@ (80098c8 <prvInitialiseTaskLists+0x68>)
 8009894:	f7ff f918 	bl	8008ac8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009898:	480c      	ldr	r0, [pc, #48]	@ (80098cc <prvInitialiseTaskLists+0x6c>)
 800989a:	f7ff f915 	bl	8008ac8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800989e:	480c      	ldr	r0, [pc, #48]	@ (80098d0 <prvInitialiseTaskLists+0x70>)
 80098a0:	f7ff f912 	bl	8008ac8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80098a4:	480b      	ldr	r0, [pc, #44]	@ (80098d4 <prvInitialiseTaskLists+0x74>)
 80098a6:	f7ff f90f 	bl	8008ac8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80098aa:	4b0b      	ldr	r3, [pc, #44]	@ (80098d8 <prvInitialiseTaskLists+0x78>)
 80098ac:	4a05      	ldr	r2, [pc, #20]	@ (80098c4 <prvInitialiseTaskLists+0x64>)
 80098ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80098b0:	4b0a      	ldr	r3, [pc, #40]	@ (80098dc <prvInitialiseTaskLists+0x7c>)
 80098b2:	4a05      	ldr	r2, [pc, #20]	@ (80098c8 <prvInitialiseTaskLists+0x68>)
 80098b4:	601a      	str	r2, [r3, #0]
}
 80098b6:	bf00      	nop
 80098b8:	3708      	adds	r7, #8
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	200011d0 	.word	0x200011d0
 80098c4:	2000125c 	.word	0x2000125c
 80098c8:	20001270 	.word	0x20001270
 80098cc:	2000128c 	.word	0x2000128c
 80098d0:	200012a0 	.word	0x200012a0
 80098d4:	200012b8 	.word	0x200012b8
 80098d8:	20001284 	.word	0x20001284
 80098dc:	20001288 	.word	0x20001288

080098e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b082      	sub	sp, #8
 80098e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80098e6:	e019      	b.n	800991c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80098e8:	f7ff fad6 	bl	8008e98 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80098ec:	4b10      	ldr	r3, [pc, #64]	@ (8009930 <prvCheckTasksWaitingTermination+0x50>)
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	68db      	ldr	r3, [r3, #12]
 80098f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	3304      	adds	r3, #4
 80098f8:	4618      	mov	r0, r3
 80098fa:	f7ff f96f 	bl	8008bdc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80098fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009934 <prvCheckTasksWaitingTermination+0x54>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	3b01      	subs	r3, #1
 8009904:	4a0b      	ldr	r2, [pc, #44]	@ (8009934 <prvCheckTasksWaitingTermination+0x54>)
 8009906:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009908:	4b0b      	ldr	r3, [pc, #44]	@ (8009938 <prvCheckTasksWaitingTermination+0x58>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	3b01      	subs	r3, #1
 800990e:	4a0a      	ldr	r2, [pc, #40]	@ (8009938 <prvCheckTasksWaitingTermination+0x58>)
 8009910:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009912:	f7ff faf3 	bl	8008efc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 f810 	bl	800993c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800991c:	4b06      	ldr	r3, [pc, #24]	@ (8009938 <prvCheckTasksWaitingTermination+0x58>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d1e1      	bne.n	80098e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009924:	bf00      	nop
 8009926:	bf00      	nop
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
 800992e:	bf00      	nop
 8009930:	200012a0 	.word	0x200012a0
 8009934:	200012cc 	.word	0x200012cc
 8009938:	200012b4 	.word	0x200012b4

0800993c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800993c:	b580      	push	{r7, lr}
 800993e:	b084      	sub	sp, #16
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800994a:	2b00      	cmp	r3, #0
 800994c:	d108      	bne.n	8009960 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009952:	4618      	mov	r0, r3
 8009954:	f7fe ffa0 	bl	8008898 <vPortFree>
				vPortFree( pxTCB );
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7fe ff9d 	bl	8008898 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800995e:	e019      	b.n	8009994 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009966:	2b01      	cmp	r3, #1
 8009968:	d103      	bne.n	8009972 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7fe ff94 	bl	8008898 <vPortFree>
	}
 8009970:	e010      	b.n	8009994 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009978:	2b02      	cmp	r3, #2
 800997a:	d00b      	beq.n	8009994 <prvDeleteTCB+0x58>
	__asm volatile
 800997c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009980:	f383 8811 	msr	BASEPRI, r3
 8009984:	f3bf 8f6f 	isb	sy
 8009988:	f3bf 8f4f 	dsb	sy
 800998c:	60fb      	str	r3, [r7, #12]
}
 800998e:	bf00      	nop
 8009990:	bf00      	nop
 8009992:	e7fd      	b.n	8009990 <prvDeleteTCB+0x54>
	}
 8009994:	bf00      	nop
 8009996:	3710      	adds	r7, #16
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099a2:	4b0f      	ldr	r3, [pc, #60]	@ (80099e0 <prvResetNextTaskUnblockTime+0x44>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d101      	bne.n	80099b0 <prvResetNextTaskUnblockTime+0x14>
 80099ac:	2301      	movs	r3, #1
 80099ae:	e000      	b.n	80099b2 <prvResetNextTaskUnblockTime+0x16>
 80099b0:	2300      	movs	r3, #0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d004      	beq.n	80099c0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80099b6:	4b0b      	ldr	r3, [pc, #44]	@ (80099e4 <prvResetNextTaskUnblockTime+0x48>)
 80099b8:	f04f 32ff 	mov.w	r2, #4294967295
 80099bc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80099be:	e008      	b.n	80099d2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80099c0:	4b07      	ldr	r3, [pc, #28]	@ (80099e0 <prvResetNextTaskUnblockTime+0x44>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	4a05      	ldr	r2, [pc, #20]	@ (80099e4 <prvResetNextTaskUnblockTime+0x48>)
 80099d0:	6013      	str	r3, [r2, #0]
}
 80099d2:	bf00      	nop
 80099d4:	370c      	adds	r7, #12
 80099d6:	46bd      	mov	sp, r7
 80099d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	20001284 	.word	0x20001284
 80099e4:	200012ec 	.word	0x200012ec

080099e8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b084      	sub	sp, #16
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80099f2:	4b29      	ldr	r3, [pc, #164]	@ (8009a98 <prvAddCurrentTaskToDelayedList+0xb0>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099f8:	4b28      	ldr	r3, [pc, #160]	@ (8009a9c <prvAddCurrentTaskToDelayedList+0xb4>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	3304      	adds	r3, #4
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7ff f8ec 	bl	8008bdc <uxListRemove>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d10b      	bne.n	8009a22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8009a0a:	4b24      	ldr	r3, [pc, #144]	@ (8009a9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a10:	2201      	movs	r2, #1
 8009a12:	fa02 f303 	lsl.w	r3, r2, r3
 8009a16:	43da      	mvns	r2, r3
 8009a18:	4b21      	ldr	r3, [pc, #132]	@ (8009aa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	4a20      	ldr	r2, [pc, #128]	@ (8009aa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009a20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a28:	d10a      	bne.n	8009a40 <prvAddCurrentTaskToDelayedList+0x58>
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d007      	beq.n	8009a40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a30:	4b1a      	ldr	r3, [pc, #104]	@ (8009a9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	3304      	adds	r3, #4
 8009a36:	4619      	mov	r1, r3
 8009a38:	481a      	ldr	r0, [pc, #104]	@ (8009aa4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009a3a:	f7ff f872 	bl	8008b22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a3e:	e026      	b.n	8009a8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009a40:	68fa      	ldr	r2, [r7, #12]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	4413      	add	r3, r2
 8009a46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a48:	4b14      	ldr	r3, [pc, #80]	@ (8009a9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	68ba      	ldr	r2, [r7, #8]
 8009a4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009a50:	68ba      	ldr	r2, [r7, #8]
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d209      	bcs.n	8009a6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a58:	4b13      	ldr	r3, [pc, #76]	@ (8009aa8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8009a9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	3304      	adds	r3, #4
 8009a62:	4619      	mov	r1, r3
 8009a64:	4610      	mov	r0, r2
 8009a66:	f7ff f880 	bl	8008b6a <vListInsert>
}
 8009a6a:	e010      	b.n	8009a8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8009aac <prvAddCurrentTaskToDelayedList+0xc4>)
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	4b0a      	ldr	r3, [pc, #40]	@ (8009a9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	3304      	adds	r3, #4
 8009a76:	4619      	mov	r1, r3
 8009a78:	4610      	mov	r0, r2
 8009a7a:	f7ff f876 	bl	8008b6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8009ab0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	68ba      	ldr	r2, [r7, #8]
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d202      	bcs.n	8009a8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009a88:	4a09      	ldr	r2, [pc, #36]	@ (8009ab0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	6013      	str	r3, [r2, #0]
}
 8009a8e:	bf00      	nop
 8009a90:	3710      	adds	r7, #16
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	200012d0 	.word	0x200012d0
 8009a9c:	200011cc 	.word	0x200011cc
 8009aa0:	200012d4 	.word	0x200012d4
 8009aa4:	200012b8 	.word	0x200012b8
 8009aa8:	20001288 	.word	0x20001288
 8009aac:	20001284 	.word	0x20001284
 8009ab0:	200012ec 	.word	0x200012ec

08009ab4 <memset>:
 8009ab4:	4402      	add	r2, r0
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d100      	bne.n	8009abe <memset+0xa>
 8009abc:	4770      	bx	lr
 8009abe:	f803 1b01 	strb.w	r1, [r3], #1
 8009ac2:	e7f9      	b.n	8009ab8 <memset+0x4>

08009ac4 <__errno>:
 8009ac4:	4b01      	ldr	r3, [pc, #4]	@ (8009acc <__errno+0x8>)
 8009ac6:	6818      	ldr	r0, [r3, #0]
 8009ac8:	4770      	bx	lr
 8009aca:	bf00      	nop
 8009acc:	20000028 	.word	0x20000028

08009ad0 <__libc_init_array>:
 8009ad0:	b570      	push	{r4, r5, r6, lr}
 8009ad2:	4d0d      	ldr	r5, [pc, #52]	@ (8009b08 <__libc_init_array+0x38>)
 8009ad4:	4c0d      	ldr	r4, [pc, #52]	@ (8009b0c <__libc_init_array+0x3c>)
 8009ad6:	1b64      	subs	r4, r4, r5
 8009ad8:	10a4      	asrs	r4, r4, #2
 8009ada:	2600      	movs	r6, #0
 8009adc:	42a6      	cmp	r6, r4
 8009ade:	d109      	bne.n	8009af4 <__libc_init_array+0x24>
 8009ae0:	4d0b      	ldr	r5, [pc, #44]	@ (8009b10 <__libc_init_array+0x40>)
 8009ae2:	4c0c      	ldr	r4, [pc, #48]	@ (8009b14 <__libc_init_array+0x44>)
 8009ae4:	f000 ff76 	bl	800a9d4 <_init>
 8009ae8:	1b64      	subs	r4, r4, r5
 8009aea:	10a4      	asrs	r4, r4, #2
 8009aec:	2600      	movs	r6, #0
 8009aee:	42a6      	cmp	r6, r4
 8009af0:	d105      	bne.n	8009afe <__libc_init_array+0x2e>
 8009af2:	bd70      	pop	{r4, r5, r6, pc}
 8009af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009af8:	4798      	blx	r3
 8009afa:	3601      	adds	r6, #1
 8009afc:	e7ee      	b.n	8009adc <__libc_init_array+0xc>
 8009afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b02:	4798      	blx	r3
 8009b04:	3601      	adds	r6, #1
 8009b06:	e7f2      	b.n	8009aee <__libc_init_array+0x1e>
 8009b08:	0800ab18 	.word	0x0800ab18
 8009b0c:	0800ab18 	.word	0x0800ab18
 8009b10:	0800ab18 	.word	0x0800ab18
 8009b14:	0800ab1c 	.word	0x0800ab1c

08009b18 <pow>:
 8009b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1a:	ed2d 8b02 	vpush	{d8}
 8009b1e:	eeb0 8a40 	vmov.f32	s16, s0
 8009b22:	eef0 8a60 	vmov.f32	s17, s1
 8009b26:	ec55 4b11 	vmov	r4, r5, d1
 8009b2a:	f000 f871 	bl	8009c10 <__ieee754_pow>
 8009b2e:	4622      	mov	r2, r4
 8009b30:	462b      	mov	r3, r5
 8009b32:	4620      	mov	r0, r4
 8009b34:	4629      	mov	r1, r5
 8009b36:	ec57 6b10 	vmov	r6, r7, d0
 8009b3a:	f7f6 ff9f 	bl	8000a7c <__aeabi_dcmpun>
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	d13b      	bne.n	8009bba <pow+0xa2>
 8009b42:	ec51 0b18 	vmov	r0, r1, d8
 8009b46:	2200      	movs	r2, #0
 8009b48:	2300      	movs	r3, #0
 8009b4a:	f7f6 ff65 	bl	8000a18 <__aeabi_dcmpeq>
 8009b4e:	b1b8      	cbz	r0, 8009b80 <pow+0x68>
 8009b50:	2200      	movs	r2, #0
 8009b52:	2300      	movs	r3, #0
 8009b54:	4620      	mov	r0, r4
 8009b56:	4629      	mov	r1, r5
 8009b58:	f7f6 ff5e 	bl	8000a18 <__aeabi_dcmpeq>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	d146      	bne.n	8009bee <pow+0xd6>
 8009b60:	ec45 4b10 	vmov	d0, r4, r5
 8009b64:	f000 f848 	bl	8009bf8 <finite>
 8009b68:	b338      	cbz	r0, 8009bba <pow+0xa2>
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	4620      	mov	r0, r4
 8009b70:	4629      	mov	r1, r5
 8009b72:	f7f6 ff5b 	bl	8000a2c <__aeabi_dcmplt>
 8009b76:	b300      	cbz	r0, 8009bba <pow+0xa2>
 8009b78:	f7ff ffa4 	bl	8009ac4 <__errno>
 8009b7c:	2322      	movs	r3, #34	@ 0x22
 8009b7e:	e01b      	b.n	8009bb8 <pow+0xa0>
 8009b80:	ec47 6b10 	vmov	d0, r6, r7
 8009b84:	f000 f838 	bl	8009bf8 <finite>
 8009b88:	b9e0      	cbnz	r0, 8009bc4 <pow+0xac>
 8009b8a:	eeb0 0a48 	vmov.f32	s0, s16
 8009b8e:	eef0 0a68 	vmov.f32	s1, s17
 8009b92:	f000 f831 	bl	8009bf8 <finite>
 8009b96:	b1a8      	cbz	r0, 8009bc4 <pow+0xac>
 8009b98:	ec45 4b10 	vmov	d0, r4, r5
 8009b9c:	f000 f82c 	bl	8009bf8 <finite>
 8009ba0:	b180      	cbz	r0, 8009bc4 <pow+0xac>
 8009ba2:	4632      	mov	r2, r6
 8009ba4:	463b      	mov	r3, r7
 8009ba6:	4630      	mov	r0, r6
 8009ba8:	4639      	mov	r1, r7
 8009baa:	f7f6 ff67 	bl	8000a7c <__aeabi_dcmpun>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	d0e2      	beq.n	8009b78 <pow+0x60>
 8009bb2:	f7ff ff87 	bl	8009ac4 <__errno>
 8009bb6:	2321      	movs	r3, #33	@ 0x21
 8009bb8:	6003      	str	r3, [r0, #0]
 8009bba:	ecbd 8b02 	vpop	{d8}
 8009bbe:	ec47 6b10 	vmov	d0, r6, r7
 8009bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	4630      	mov	r0, r6
 8009bca:	4639      	mov	r1, r7
 8009bcc:	f7f6 ff24 	bl	8000a18 <__aeabi_dcmpeq>
 8009bd0:	2800      	cmp	r0, #0
 8009bd2:	d0f2      	beq.n	8009bba <pow+0xa2>
 8009bd4:	eeb0 0a48 	vmov.f32	s0, s16
 8009bd8:	eef0 0a68 	vmov.f32	s1, s17
 8009bdc:	f000 f80c 	bl	8009bf8 <finite>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d0ea      	beq.n	8009bba <pow+0xa2>
 8009be4:	ec45 4b10 	vmov	d0, r4, r5
 8009be8:	f000 f806 	bl	8009bf8 <finite>
 8009bec:	e7c3      	b.n	8009b76 <pow+0x5e>
 8009bee:	4f01      	ldr	r7, [pc, #4]	@ (8009bf4 <pow+0xdc>)
 8009bf0:	2600      	movs	r6, #0
 8009bf2:	e7e2      	b.n	8009bba <pow+0xa2>
 8009bf4:	3ff00000 	.word	0x3ff00000

08009bf8 <finite>:
 8009bf8:	b082      	sub	sp, #8
 8009bfa:	ed8d 0b00 	vstr	d0, [sp]
 8009bfe:	9801      	ldr	r0, [sp, #4]
 8009c00:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009c04:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009c08:	0fc0      	lsrs	r0, r0, #31
 8009c0a:	b002      	add	sp, #8
 8009c0c:	4770      	bx	lr
	...

08009c10 <__ieee754_pow>:
 8009c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	b091      	sub	sp, #68	@ 0x44
 8009c16:	ed8d 1b00 	vstr	d1, [sp]
 8009c1a:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009c1e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8009c22:	ea5a 0001 	orrs.w	r0, sl, r1
 8009c26:	ec57 6b10 	vmov	r6, r7, d0
 8009c2a:	d113      	bne.n	8009c54 <__ieee754_pow+0x44>
 8009c2c:	19b3      	adds	r3, r6, r6
 8009c2e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8009c32:	4152      	adcs	r2, r2
 8009c34:	4298      	cmp	r0, r3
 8009c36:	4b9a      	ldr	r3, [pc, #616]	@ (8009ea0 <__ieee754_pow+0x290>)
 8009c38:	4193      	sbcs	r3, r2
 8009c3a:	f080 84ee 	bcs.w	800a61a <__ieee754_pow+0xa0a>
 8009c3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c42:	4630      	mov	r0, r6
 8009c44:	4639      	mov	r1, r7
 8009c46:	f7f6 fac9 	bl	80001dc <__adddf3>
 8009c4a:	ec41 0b10 	vmov	d0, r0, r1
 8009c4e:	b011      	add	sp, #68	@ 0x44
 8009c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c54:	4a93      	ldr	r2, [pc, #588]	@ (8009ea4 <__ieee754_pow+0x294>)
 8009c56:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8009c5a:	4295      	cmp	r5, r2
 8009c5c:	46b8      	mov	r8, r7
 8009c5e:	4633      	mov	r3, r6
 8009c60:	d80a      	bhi.n	8009c78 <__ieee754_pow+0x68>
 8009c62:	d104      	bne.n	8009c6e <__ieee754_pow+0x5e>
 8009c64:	2e00      	cmp	r6, #0
 8009c66:	d1ea      	bne.n	8009c3e <__ieee754_pow+0x2e>
 8009c68:	45aa      	cmp	sl, r5
 8009c6a:	d8e8      	bhi.n	8009c3e <__ieee754_pow+0x2e>
 8009c6c:	e001      	b.n	8009c72 <__ieee754_pow+0x62>
 8009c6e:	4592      	cmp	sl, r2
 8009c70:	d802      	bhi.n	8009c78 <__ieee754_pow+0x68>
 8009c72:	4592      	cmp	sl, r2
 8009c74:	d10f      	bne.n	8009c96 <__ieee754_pow+0x86>
 8009c76:	b171      	cbz	r1, 8009c96 <__ieee754_pow+0x86>
 8009c78:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8009c7c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009c80:	ea58 0803 	orrs.w	r8, r8, r3
 8009c84:	d1db      	bne.n	8009c3e <__ieee754_pow+0x2e>
 8009c86:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009c8a:	18db      	adds	r3, r3, r3
 8009c8c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009c90:	4152      	adcs	r2, r2
 8009c92:	4598      	cmp	r8, r3
 8009c94:	e7cf      	b.n	8009c36 <__ieee754_pow+0x26>
 8009c96:	f1b8 0f00 	cmp.w	r8, #0
 8009c9a:	46ab      	mov	fp, r5
 8009c9c:	da43      	bge.n	8009d26 <__ieee754_pow+0x116>
 8009c9e:	4a82      	ldr	r2, [pc, #520]	@ (8009ea8 <__ieee754_pow+0x298>)
 8009ca0:	4592      	cmp	sl, r2
 8009ca2:	d856      	bhi.n	8009d52 <__ieee754_pow+0x142>
 8009ca4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009ca8:	4592      	cmp	sl, r2
 8009caa:	f240 84c5 	bls.w	800a638 <__ieee754_pow+0xa28>
 8009cae:	ea4f 522a 	mov.w	r2, sl, asr #20
 8009cb2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009cb6:	2a14      	cmp	r2, #20
 8009cb8:	dd18      	ble.n	8009cec <__ieee754_pow+0xdc>
 8009cba:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009cbe:	fa21 f402 	lsr.w	r4, r1, r2
 8009cc2:	fa04 f202 	lsl.w	r2, r4, r2
 8009cc6:	428a      	cmp	r2, r1
 8009cc8:	f040 84b6 	bne.w	800a638 <__ieee754_pow+0xa28>
 8009ccc:	f004 0401 	and.w	r4, r4, #1
 8009cd0:	f1c4 0402 	rsb	r4, r4, #2
 8009cd4:	2900      	cmp	r1, #0
 8009cd6:	d159      	bne.n	8009d8c <__ieee754_pow+0x17c>
 8009cd8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009cdc:	d148      	bne.n	8009d70 <__ieee754_pow+0x160>
 8009cde:	4632      	mov	r2, r6
 8009ce0:	463b      	mov	r3, r7
 8009ce2:	4630      	mov	r0, r6
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	f7f6 fc2f 	bl	8000548 <__aeabi_dmul>
 8009cea:	e7ae      	b.n	8009c4a <__ieee754_pow+0x3a>
 8009cec:	2900      	cmp	r1, #0
 8009cee:	d14c      	bne.n	8009d8a <__ieee754_pow+0x17a>
 8009cf0:	f1c2 0214 	rsb	r2, r2, #20
 8009cf4:	fa4a f402 	asr.w	r4, sl, r2
 8009cf8:	fa04 f202 	lsl.w	r2, r4, r2
 8009cfc:	4552      	cmp	r2, sl
 8009cfe:	f040 8498 	bne.w	800a632 <__ieee754_pow+0xa22>
 8009d02:	f004 0401 	and.w	r4, r4, #1
 8009d06:	f1c4 0402 	rsb	r4, r4, #2
 8009d0a:	4a68      	ldr	r2, [pc, #416]	@ (8009eac <__ieee754_pow+0x29c>)
 8009d0c:	4592      	cmp	sl, r2
 8009d0e:	d1e3      	bne.n	8009cd8 <__ieee754_pow+0xc8>
 8009d10:	f1b9 0f00 	cmp.w	r9, #0
 8009d14:	f280 8489 	bge.w	800a62a <__ieee754_pow+0xa1a>
 8009d18:	4964      	ldr	r1, [pc, #400]	@ (8009eac <__ieee754_pow+0x29c>)
 8009d1a:	4632      	mov	r2, r6
 8009d1c:	463b      	mov	r3, r7
 8009d1e:	2000      	movs	r0, #0
 8009d20:	f7f6 fd3c 	bl	800079c <__aeabi_ddiv>
 8009d24:	e791      	b.n	8009c4a <__ieee754_pow+0x3a>
 8009d26:	2400      	movs	r4, #0
 8009d28:	bb81      	cbnz	r1, 8009d8c <__ieee754_pow+0x17c>
 8009d2a:	4a5e      	ldr	r2, [pc, #376]	@ (8009ea4 <__ieee754_pow+0x294>)
 8009d2c:	4592      	cmp	sl, r2
 8009d2e:	d1ec      	bne.n	8009d0a <__ieee754_pow+0xfa>
 8009d30:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8009d34:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009d38:	431a      	orrs	r2, r3
 8009d3a:	f000 846e 	beq.w	800a61a <__ieee754_pow+0xa0a>
 8009d3e:	4b5c      	ldr	r3, [pc, #368]	@ (8009eb0 <__ieee754_pow+0x2a0>)
 8009d40:	429d      	cmp	r5, r3
 8009d42:	d908      	bls.n	8009d56 <__ieee754_pow+0x146>
 8009d44:	f1b9 0f00 	cmp.w	r9, #0
 8009d48:	f280 846b 	bge.w	800a622 <__ieee754_pow+0xa12>
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	2100      	movs	r1, #0
 8009d50:	e77b      	b.n	8009c4a <__ieee754_pow+0x3a>
 8009d52:	2402      	movs	r4, #2
 8009d54:	e7e8      	b.n	8009d28 <__ieee754_pow+0x118>
 8009d56:	f1b9 0f00 	cmp.w	r9, #0
 8009d5a:	f04f 0000 	mov.w	r0, #0
 8009d5e:	f04f 0100 	mov.w	r1, #0
 8009d62:	f6bf af72 	bge.w	8009c4a <__ieee754_pow+0x3a>
 8009d66:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009d6a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009d6e:	e76c      	b.n	8009c4a <__ieee754_pow+0x3a>
 8009d70:	4a50      	ldr	r2, [pc, #320]	@ (8009eb4 <__ieee754_pow+0x2a4>)
 8009d72:	4591      	cmp	r9, r2
 8009d74:	d10a      	bne.n	8009d8c <__ieee754_pow+0x17c>
 8009d76:	f1b8 0f00 	cmp.w	r8, #0
 8009d7a:	db07      	blt.n	8009d8c <__ieee754_pow+0x17c>
 8009d7c:	ec47 6b10 	vmov	d0, r6, r7
 8009d80:	b011      	add	sp, #68	@ 0x44
 8009d82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d86:	f000 bd4f 	b.w	800a828 <__ieee754_sqrt>
 8009d8a:	2400      	movs	r4, #0
 8009d8c:	ec47 6b10 	vmov	d0, r6, r7
 8009d90:	9302      	str	r3, [sp, #8]
 8009d92:	f000 fc87 	bl	800a6a4 <fabs>
 8009d96:	9b02      	ldr	r3, [sp, #8]
 8009d98:	ec51 0b10 	vmov	r0, r1, d0
 8009d9c:	bb43      	cbnz	r3, 8009df0 <__ieee754_pow+0x1e0>
 8009d9e:	4b43      	ldr	r3, [pc, #268]	@ (8009eac <__ieee754_pow+0x29c>)
 8009da0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d000      	beq.n	8009daa <__ieee754_pow+0x19a>
 8009da8:	bb15      	cbnz	r5, 8009df0 <__ieee754_pow+0x1e0>
 8009daa:	f1b9 0f00 	cmp.w	r9, #0
 8009dae:	da05      	bge.n	8009dbc <__ieee754_pow+0x1ac>
 8009db0:	4602      	mov	r2, r0
 8009db2:	460b      	mov	r3, r1
 8009db4:	2000      	movs	r0, #0
 8009db6:	493d      	ldr	r1, [pc, #244]	@ (8009eac <__ieee754_pow+0x29c>)
 8009db8:	f7f6 fcf0 	bl	800079c <__aeabi_ddiv>
 8009dbc:	f1b8 0f00 	cmp.w	r8, #0
 8009dc0:	f6bf af43 	bge.w	8009c4a <__ieee754_pow+0x3a>
 8009dc4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009dc8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009dcc:	4325      	orrs	r5, r4
 8009dce:	d108      	bne.n	8009de2 <__ieee754_pow+0x1d2>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	f7f6 f9fe 	bl	80001d8 <__aeabi_dsub>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	e79e      	b.n	8009d20 <__ieee754_pow+0x110>
 8009de2:	2c01      	cmp	r4, #1
 8009de4:	f47f af31 	bne.w	8009c4a <__ieee754_pow+0x3a>
 8009de8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009dec:	4619      	mov	r1, r3
 8009dee:	e72c      	b.n	8009c4a <__ieee754_pow+0x3a>
 8009df0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009df4:	3b01      	subs	r3, #1
 8009df6:	ea53 0204 	orrs.w	r2, r3, r4
 8009dfa:	d102      	bne.n	8009e02 <__ieee754_pow+0x1f2>
 8009dfc:	4632      	mov	r2, r6
 8009dfe:	463b      	mov	r3, r7
 8009e00:	e7e8      	b.n	8009dd4 <__ieee754_pow+0x1c4>
 8009e02:	3c01      	subs	r4, #1
 8009e04:	431c      	orrs	r4, r3
 8009e06:	d016      	beq.n	8009e36 <__ieee754_pow+0x226>
 8009e08:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009e90 <__ieee754_pow+0x280>
 8009e0c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009e10:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009e14:	f240 8110 	bls.w	800a038 <__ieee754_pow+0x428>
 8009e18:	4b27      	ldr	r3, [pc, #156]	@ (8009eb8 <__ieee754_pow+0x2a8>)
 8009e1a:	459a      	cmp	sl, r3
 8009e1c:	4b24      	ldr	r3, [pc, #144]	@ (8009eb0 <__ieee754_pow+0x2a0>)
 8009e1e:	d916      	bls.n	8009e4e <__ieee754_pow+0x23e>
 8009e20:	429d      	cmp	r5, r3
 8009e22:	d80b      	bhi.n	8009e3c <__ieee754_pow+0x22c>
 8009e24:	f1b9 0f00 	cmp.w	r9, #0
 8009e28:	da0b      	bge.n	8009e42 <__ieee754_pow+0x232>
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	b011      	add	sp, #68	@ 0x44
 8009e2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e32:	f000 bcf1 	b.w	800a818 <__math_oflow>
 8009e36:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8009e98 <__ieee754_pow+0x288>
 8009e3a:	e7e7      	b.n	8009e0c <__ieee754_pow+0x1fc>
 8009e3c:	f1b9 0f00 	cmp.w	r9, #0
 8009e40:	dcf3      	bgt.n	8009e2a <__ieee754_pow+0x21a>
 8009e42:	2000      	movs	r0, #0
 8009e44:	b011      	add	sp, #68	@ 0x44
 8009e46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e4a:	f000 bcdd 	b.w	800a808 <__math_uflow>
 8009e4e:	429d      	cmp	r5, r3
 8009e50:	d20c      	bcs.n	8009e6c <__ieee754_pow+0x25c>
 8009e52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e56:	2200      	movs	r2, #0
 8009e58:	2300      	movs	r3, #0
 8009e5a:	f7f6 fde7 	bl	8000a2c <__aeabi_dcmplt>
 8009e5e:	3800      	subs	r0, #0
 8009e60:	bf18      	it	ne
 8009e62:	2001      	movne	r0, #1
 8009e64:	f1b9 0f00 	cmp.w	r9, #0
 8009e68:	daec      	bge.n	8009e44 <__ieee754_pow+0x234>
 8009e6a:	e7df      	b.n	8009e2c <__ieee754_pow+0x21c>
 8009e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8009eac <__ieee754_pow+0x29c>)
 8009e6e:	429d      	cmp	r5, r3
 8009e70:	f04f 0200 	mov.w	r2, #0
 8009e74:	d922      	bls.n	8009ebc <__ieee754_pow+0x2ac>
 8009e76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	f7f6 fdd6 	bl	8000a2c <__aeabi_dcmplt>
 8009e80:	3800      	subs	r0, #0
 8009e82:	bf18      	it	ne
 8009e84:	2001      	movne	r0, #1
 8009e86:	f1b9 0f00 	cmp.w	r9, #0
 8009e8a:	dccf      	bgt.n	8009e2c <__ieee754_pow+0x21c>
 8009e8c:	e7da      	b.n	8009e44 <__ieee754_pow+0x234>
 8009e8e:	bf00      	nop
 8009e90:	00000000 	.word	0x00000000
 8009e94:	3ff00000 	.word	0x3ff00000
 8009e98:	00000000 	.word	0x00000000
 8009e9c:	bff00000 	.word	0xbff00000
 8009ea0:	fff00000 	.word	0xfff00000
 8009ea4:	7ff00000 	.word	0x7ff00000
 8009ea8:	433fffff 	.word	0x433fffff
 8009eac:	3ff00000 	.word	0x3ff00000
 8009eb0:	3fefffff 	.word	0x3fefffff
 8009eb4:	3fe00000 	.word	0x3fe00000
 8009eb8:	43f00000 	.word	0x43f00000
 8009ebc:	4b5a      	ldr	r3, [pc, #360]	@ (800a028 <__ieee754_pow+0x418>)
 8009ebe:	f7f6 f98b 	bl	80001d8 <__aeabi_dsub>
 8009ec2:	a351      	add	r3, pc, #324	@ (adr r3, 800a008 <__ieee754_pow+0x3f8>)
 8009ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec8:	4604      	mov	r4, r0
 8009eca:	460d      	mov	r5, r1
 8009ecc:	f7f6 fb3c 	bl	8000548 <__aeabi_dmul>
 8009ed0:	a34f      	add	r3, pc, #316	@ (adr r3, 800a010 <__ieee754_pow+0x400>)
 8009ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed6:	4606      	mov	r6, r0
 8009ed8:	460f      	mov	r7, r1
 8009eda:	4620      	mov	r0, r4
 8009edc:	4629      	mov	r1, r5
 8009ede:	f7f6 fb33 	bl	8000548 <__aeabi_dmul>
 8009ee2:	4b52      	ldr	r3, [pc, #328]	@ (800a02c <__ieee754_pow+0x41c>)
 8009ee4:	4682      	mov	sl, r0
 8009ee6:	468b      	mov	fp, r1
 8009ee8:	2200      	movs	r2, #0
 8009eea:	4620      	mov	r0, r4
 8009eec:	4629      	mov	r1, r5
 8009eee:	f7f6 fb2b 	bl	8000548 <__aeabi_dmul>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	a148      	add	r1, pc, #288	@ (adr r1, 800a018 <__ieee754_pow+0x408>)
 8009ef8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009efc:	f7f6 f96c 	bl	80001d8 <__aeabi_dsub>
 8009f00:	4622      	mov	r2, r4
 8009f02:	462b      	mov	r3, r5
 8009f04:	f7f6 fb20 	bl	8000548 <__aeabi_dmul>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	2000      	movs	r0, #0
 8009f0e:	4948      	ldr	r1, [pc, #288]	@ (800a030 <__ieee754_pow+0x420>)
 8009f10:	f7f6 f962 	bl	80001d8 <__aeabi_dsub>
 8009f14:	4622      	mov	r2, r4
 8009f16:	4680      	mov	r8, r0
 8009f18:	4689      	mov	r9, r1
 8009f1a:	462b      	mov	r3, r5
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	4629      	mov	r1, r5
 8009f20:	f7f6 fb12 	bl	8000548 <__aeabi_dmul>
 8009f24:	4602      	mov	r2, r0
 8009f26:	460b      	mov	r3, r1
 8009f28:	4640      	mov	r0, r8
 8009f2a:	4649      	mov	r1, r9
 8009f2c:	f7f6 fb0c 	bl	8000548 <__aeabi_dmul>
 8009f30:	a33b      	add	r3, pc, #236	@ (adr r3, 800a020 <__ieee754_pow+0x410>)
 8009f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f36:	f7f6 fb07 	bl	8000548 <__aeabi_dmul>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	4650      	mov	r0, sl
 8009f40:	4659      	mov	r1, fp
 8009f42:	f7f6 f949 	bl	80001d8 <__aeabi_dsub>
 8009f46:	4602      	mov	r2, r0
 8009f48:	460b      	mov	r3, r1
 8009f4a:	4680      	mov	r8, r0
 8009f4c:	4689      	mov	r9, r1
 8009f4e:	4630      	mov	r0, r6
 8009f50:	4639      	mov	r1, r7
 8009f52:	f7f6 f943 	bl	80001dc <__adddf3>
 8009f56:	2400      	movs	r4, #0
 8009f58:	4632      	mov	r2, r6
 8009f5a:	463b      	mov	r3, r7
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	460d      	mov	r5, r1
 8009f60:	f7f6 f93a 	bl	80001d8 <__aeabi_dsub>
 8009f64:	4602      	mov	r2, r0
 8009f66:	460b      	mov	r3, r1
 8009f68:	4640      	mov	r0, r8
 8009f6a:	4649      	mov	r1, r9
 8009f6c:	f7f6 f934 	bl	80001d8 <__aeabi_dsub>
 8009f70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f74:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009f78:	2300      	movs	r3, #0
 8009f7a:	9304      	str	r3, [sp, #16]
 8009f7c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009f80:	4606      	mov	r6, r0
 8009f82:	460f      	mov	r7, r1
 8009f84:	465b      	mov	r3, fp
 8009f86:	4652      	mov	r2, sl
 8009f88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f8c:	f7f6 f924 	bl	80001d8 <__aeabi_dsub>
 8009f90:	4622      	mov	r2, r4
 8009f92:	462b      	mov	r3, r5
 8009f94:	f7f6 fad8 	bl	8000548 <__aeabi_dmul>
 8009f98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f9c:	4680      	mov	r8, r0
 8009f9e:	4689      	mov	r9, r1
 8009fa0:	4630      	mov	r0, r6
 8009fa2:	4639      	mov	r1, r7
 8009fa4:	f7f6 fad0 	bl	8000548 <__aeabi_dmul>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	460b      	mov	r3, r1
 8009fac:	4640      	mov	r0, r8
 8009fae:	4649      	mov	r1, r9
 8009fb0:	f7f6 f914 	bl	80001dc <__adddf3>
 8009fb4:	465b      	mov	r3, fp
 8009fb6:	4606      	mov	r6, r0
 8009fb8:	460f      	mov	r7, r1
 8009fba:	4652      	mov	r2, sl
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	4629      	mov	r1, r5
 8009fc0:	f7f6 fac2 	bl	8000548 <__aeabi_dmul>
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	4680      	mov	r8, r0
 8009fca:	4689      	mov	r9, r1
 8009fcc:	4630      	mov	r0, r6
 8009fce:	4639      	mov	r1, r7
 8009fd0:	f7f6 f904 	bl	80001dc <__adddf3>
 8009fd4:	4b17      	ldr	r3, [pc, #92]	@ (800a034 <__ieee754_pow+0x424>)
 8009fd6:	4299      	cmp	r1, r3
 8009fd8:	4604      	mov	r4, r0
 8009fda:	460d      	mov	r5, r1
 8009fdc:	468b      	mov	fp, r1
 8009fde:	f340 820b 	ble.w	800a3f8 <__ieee754_pow+0x7e8>
 8009fe2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009fe6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009fea:	4303      	orrs	r3, r0
 8009fec:	f000 81ea 	beq.w	800a3c4 <__ieee754_pow+0x7b4>
 8009ff0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	f7f6 fd18 	bl	8000a2c <__aeabi_dcmplt>
 8009ffc:	3800      	subs	r0, #0
 8009ffe:	bf18      	it	ne
 800a000:	2001      	movne	r0, #1
 800a002:	e713      	b.n	8009e2c <__ieee754_pow+0x21c>
 800a004:	f3af 8000 	nop.w
 800a008:	60000000 	.word	0x60000000
 800a00c:	3ff71547 	.word	0x3ff71547
 800a010:	f85ddf44 	.word	0xf85ddf44
 800a014:	3e54ae0b 	.word	0x3e54ae0b
 800a018:	55555555 	.word	0x55555555
 800a01c:	3fd55555 	.word	0x3fd55555
 800a020:	652b82fe 	.word	0x652b82fe
 800a024:	3ff71547 	.word	0x3ff71547
 800a028:	3ff00000 	.word	0x3ff00000
 800a02c:	3fd00000 	.word	0x3fd00000
 800a030:	3fe00000 	.word	0x3fe00000
 800a034:	408fffff 	.word	0x408fffff
 800a038:	4bd5      	ldr	r3, [pc, #852]	@ (800a390 <__ieee754_pow+0x780>)
 800a03a:	ea08 0303 	and.w	r3, r8, r3
 800a03e:	2200      	movs	r2, #0
 800a040:	b92b      	cbnz	r3, 800a04e <__ieee754_pow+0x43e>
 800a042:	4bd4      	ldr	r3, [pc, #848]	@ (800a394 <__ieee754_pow+0x784>)
 800a044:	f7f6 fa80 	bl	8000548 <__aeabi_dmul>
 800a048:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800a04c:	468b      	mov	fp, r1
 800a04e:	ea4f 532b 	mov.w	r3, fp, asr #20
 800a052:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a056:	4413      	add	r3, r2
 800a058:	930a      	str	r3, [sp, #40]	@ 0x28
 800a05a:	4bcf      	ldr	r3, [pc, #828]	@ (800a398 <__ieee754_pow+0x788>)
 800a05c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800a060:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800a064:	459b      	cmp	fp, r3
 800a066:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a06a:	dd08      	ble.n	800a07e <__ieee754_pow+0x46e>
 800a06c:	4bcb      	ldr	r3, [pc, #812]	@ (800a39c <__ieee754_pow+0x78c>)
 800a06e:	459b      	cmp	fp, r3
 800a070:	f340 81a5 	ble.w	800a3be <__ieee754_pow+0x7ae>
 800a074:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a076:	3301      	adds	r3, #1
 800a078:	930a      	str	r3, [sp, #40]	@ 0x28
 800a07a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a07e:	f04f 0a00 	mov.w	sl, #0
 800a082:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a086:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a088:	4bc5      	ldr	r3, [pc, #788]	@ (800a3a0 <__ieee754_pow+0x790>)
 800a08a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a08e:	ed93 7b00 	vldr	d7, [r3]
 800a092:	4629      	mov	r1, r5
 800a094:	ec53 2b17 	vmov	r2, r3, d7
 800a098:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a09c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a0a0:	f7f6 f89a 	bl	80001d8 <__aeabi_dsub>
 800a0a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a0a8:	4606      	mov	r6, r0
 800a0aa:	460f      	mov	r7, r1
 800a0ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0b0:	f7f6 f894 	bl	80001dc <__adddf3>
 800a0b4:	4602      	mov	r2, r0
 800a0b6:	460b      	mov	r3, r1
 800a0b8:	2000      	movs	r0, #0
 800a0ba:	49ba      	ldr	r1, [pc, #744]	@ (800a3a4 <__ieee754_pow+0x794>)
 800a0bc:	f7f6 fb6e 	bl	800079c <__aeabi_ddiv>
 800a0c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	4639      	mov	r1, r7
 800a0cc:	f7f6 fa3c 	bl	8000548 <__aeabi_dmul>
 800a0d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0d4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800a0d8:	106d      	asrs	r5, r5, #1
 800a0da:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a0de:	f04f 0b00 	mov.w	fp, #0
 800a0e2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a0e6:	4661      	mov	r1, ip
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a0ee:	4658      	mov	r0, fp
 800a0f0:	46e1      	mov	r9, ip
 800a0f2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800a0f6:	4614      	mov	r4, r2
 800a0f8:	461d      	mov	r5, r3
 800a0fa:	f7f6 fa25 	bl	8000548 <__aeabi_dmul>
 800a0fe:	4602      	mov	r2, r0
 800a100:	460b      	mov	r3, r1
 800a102:	4630      	mov	r0, r6
 800a104:	4639      	mov	r1, r7
 800a106:	f7f6 f867 	bl	80001d8 <__aeabi_dsub>
 800a10a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a10e:	4606      	mov	r6, r0
 800a110:	460f      	mov	r7, r1
 800a112:	4620      	mov	r0, r4
 800a114:	4629      	mov	r1, r5
 800a116:	f7f6 f85f 	bl	80001d8 <__aeabi_dsub>
 800a11a:	4602      	mov	r2, r0
 800a11c:	460b      	mov	r3, r1
 800a11e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a122:	f7f6 f859 	bl	80001d8 <__aeabi_dsub>
 800a126:	465a      	mov	r2, fp
 800a128:	464b      	mov	r3, r9
 800a12a:	f7f6 fa0d 	bl	8000548 <__aeabi_dmul>
 800a12e:	4602      	mov	r2, r0
 800a130:	460b      	mov	r3, r1
 800a132:	4630      	mov	r0, r6
 800a134:	4639      	mov	r1, r7
 800a136:	f7f6 f84f 	bl	80001d8 <__aeabi_dsub>
 800a13a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a13e:	f7f6 fa03 	bl	8000548 <__aeabi_dmul>
 800a142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a146:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a14a:	4610      	mov	r0, r2
 800a14c:	4619      	mov	r1, r3
 800a14e:	f7f6 f9fb 	bl	8000548 <__aeabi_dmul>
 800a152:	a37d      	add	r3, pc, #500	@ (adr r3, 800a348 <__ieee754_pow+0x738>)
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	4604      	mov	r4, r0
 800a15a:	460d      	mov	r5, r1
 800a15c:	f7f6 f9f4 	bl	8000548 <__aeabi_dmul>
 800a160:	a37b      	add	r3, pc, #492	@ (adr r3, 800a350 <__ieee754_pow+0x740>)
 800a162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a166:	f7f6 f839 	bl	80001dc <__adddf3>
 800a16a:	4622      	mov	r2, r4
 800a16c:	462b      	mov	r3, r5
 800a16e:	f7f6 f9eb 	bl	8000548 <__aeabi_dmul>
 800a172:	a379      	add	r3, pc, #484	@ (adr r3, 800a358 <__ieee754_pow+0x748>)
 800a174:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a178:	f7f6 f830 	bl	80001dc <__adddf3>
 800a17c:	4622      	mov	r2, r4
 800a17e:	462b      	mov	r3, r5
 800a180:	f7f6 f9e2 	bl	8000548 <__aeabi_dmul>
 800a184:	a376      	add	r3, pc, #472	@ (adr r3, 800a360 <__ieee754_pow+0x750>)
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	f7f6 f827 	bl	80001dc <__adddf3>
 800a18e:	4622      	mov	r2, r4
 800a190:	462b      	mov	r3, r5
 800a192:	f7f6 f9d9 	bl	8000548 <__aeabi_dmul>
 800a196:	a374      	add	r3, pc, #464	@ (adr r3, 800a368 <__ieee754_pow+0x758>)
 800a198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19c:	f7f6 f81e 	bl	80001dc <__adddf3>
 800a1a0:	4622      	mov	r2, r4
 800a1a2:	462b      	mov	r3, r5
 800a1a4:	f7f6 f9d0 	bl	8000548 <__aeabi_dmul>
 800a1a8:	a371      	add	r3, pc, #452	@ (adr r3, 800a370 <__ieee754_pow+0x760>)
 800a1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ae:	f7f6 f815 	bl	80001dc <__adddf3>
 800a1b2:	4622      	mov	r2, r4
 800a1b4:	4606      	mov	r6, r0
 800a1b6:	460f      	mov	r7, r1
 800a1b8:	462b      	mov	r3, r5
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	4629      	mov	r1, r5
 800a1be:	f7f6 f9c3 	bl	8000548 <__aeabi_dmul>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	4630      	mov	r0, r6
 800a1c8:	4639      	mov	r1, r7
 800a1ca:	f7f6 f9bd 	bl	8000548 <__aeabi_dmul>
 800a1ce:	465a      	mov	r2, fp
 800a1d0:	4604      	mov	r4, r0
 800a1d2:	460d      	mov	r5, r1
 800a1d4:	464b      	mov	r3, r9
 800a1d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1da:	f7f5 ffff 	bl	80001dc <__adddf3>
 800a1de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1e2:	f7f6 f9b1 	bl	8000548 <__aeabi_dmul>
 800a1e6:	4622      	mov	r2, r4
 800a1e8:	462b      	mov	r3, r5
 800a1ea:	f7f5 fff7 	bl	80001dc <__adddf3>
 800a1ee:	465a      	mov	r2, fp
 800a1f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a1f4:	464b      	mov	r3, r9
 800a1f6:	4658      	mov	r0, fp
 800a1f8:	4649      	mov	r1, r9
 800a1fa:	f7f6 f9a5 	bl	8000548 <__aeabi_dmul>
 800a1fe:	4b6a      	ldr	r3, [pc, #424]	@ (800a3a8 <__ieee754_pow+0x798>)
 800a200:	2200      	movs	r2, #0
 800a202:	4606      	mov	r6, r0
 800a204:	460f      	mov	r7, r1
 800a206:	f7f5 ffe9 	bl	80001dc <__adddf3>
 800a20a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a20e:	f7f5 ffe5 	bl	80001dc <__adddf3>
 800a212:	46d8      	mov	r8, fp
 800a214:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a218:	460d      	mov	r5, r1
 800a21a:	465a      	mov	r2, fp
 800a21c:	460b      	mov	r3, r1
 800a21e:	4640      	mov	r0, r8
 800a220:	4649      	mov	r1, r9
 800a222:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a226:	f7f6 f98f 	bl	8000548 <__aeabi_dmul>
 800a22a:	465c      	mov	r4, fp
 800a22c:	4680      	mov	r8, r0
 800a22e:	4689      	mov	r9, r1
 800a230:	4b5d      	ldr	r3, [pc, #372]	@ (800a3a8 <__ieee754_pow+0x798>)
 800a232:	2200      	movs	r2, #0
 800a234:	4620      	mov	r0, r4
 800a236:	4629      	mov	r1, r5
 800a238:	f7f5 ffce 	bl	80001d8 <__aeabi_dsub>
 800a23c:	4632      	mov	r2, r6
 800a23e:	463b      	mov	r3, r7
 800a240:	f7f5 ffca 	bl	80001d8 <__aeabi_dsub>
 800a244:	4602      	mov	r2, r0
 800a246:	460b      	mov	r3, r1
 800a248:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a24c:	f7f5 ffc4 	bl	80001d8 <__aeabi_dsub>
 800a250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a254:	f7f6 f978 	bl	8000548 <__aeabi_dmul>
 800a258:	4622      	mov	r2, r4
 800a25a:	4606      	mov	r6, r0
 800a25c:	460f      	mov	r7, r1
 800a25e:	462b      	mov	r3, r5
 800a260:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a264:	f7f6 f970 	bl	8000548 <__aeabi_dmul>
 800a268:	4602      	mov	r2, r0
 800a26a:	460b      	mov	r3, r1
 800a26c:	4630      	mov	r0, r6
 800a26e:	4639      	mov	r1, r7
 800a270:	f7f5 ffb4 	bl	80001dc <__adddf3>
 800a274:	4606      	mov	r6, r0
 800a276:	460f      	mov	r7, r1
 800a278:	4602      	mov	r2, r0
 800a27a:	460b      	mov	r3, r1
 800a27c:	4640      	mov	r0, r8
 800a27e:	4649      	mov	r1, r9
 800a280:	f7f5 ffac 	bl	80001dc <__adddf3>
 800a284:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a288:	a33b      	add	r3, pc, #236	@ (adr r3, 800a378 <__ieee754_pow+0x768>)
 800a28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28e:	4658      	mov	r0, fp
 800a290:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a294:	460d      	mov	r5, r1
 800a296:	f7f6 f957 	bl	8000548 <__aeabi_dmul>
 800a29a:	465c      	mov	r4, fp
 800a29c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2a0:	4642      	mov	r2, r8
 800a2a2:	464b      	mov	r3, r9
 800a2a4:	4620      	mov	r0, r4
 800a2a6:	4629      	mov	r1, r5
 800a2a8:	f7f5 ff96 	bl	80001d8 <__aeabi_dsub>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	4639      	mov	r1, r7
 800a2b4:	f7f5 ff90 	bl	80001d8 <__aeabi_dsub>
 800a2b8:	a331      	add	r3, pc, #196	@ (adr r3, 800a380 <__ieee754_pow+0x770>)
 800a2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2be:	f7f6 f943 	bl	8000548 <__aeabi_dmul>
 800a2c2:	a331      	add	r3, pc, #196	@ (adr r3, 800a388 <__ieee754_pow+0x778>)
 800a2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c8:	4606      	mov	r6, r0
 800a2ca:	460f      	mov	r7, r1
 800a2cc:	4620      	mov	r0, r4
 800a2ce:	4629      	mov	r1, r5
 800a2d0:	f7f6 f93a 	bl	8000548 <__aeabi_dmul>
 800a2d4:	4602      	mov	r2, r0
 800a2d6:	460b      	mov	r3, r1
 800a2d8:	4630      	mov	r0, r6
 800a2da:	4639      	mov	r1, r7
 800a2dc:	f7f5 ff7e 	bl	80001dc <__adddf3>
 800a2e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a2e2:	4b32      	ldr	r3, [pc, #200]	@ (800a3ac <__ieee754_pow+0x79c>)
 800a2e4:	4413      	add	r3, r2
 800a2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ea:	f7f5 ff77 	bl	80001dc <__adddf3>
 800a2ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a2f2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a2f4:	f7f6 f8be 	bl	8000474 <__aeabi_i2d>
 800a2f8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a2fa:	4b2d      	ldr	r3, [pc, #180]	@ (800a3b0 <__ieee754_pow+0x7a0>)
 800a2fc:	4413      	add	r3, r2
 800a2fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a302:	4606      	mov	r6, r0
 800a304:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a308:	460f      	mov	r7, r1
 800a30a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a30e:	f7f5 ff65 	bl	80001dc <__adddf3>
 800a312:	4642      	mov	r2, r8
 800a314:	464b      	mov	r3, r9
 800a316:	f7f5 ff61 	bl	80001dc <__adddf3>
 800a31a:	4632      	mov	r2, r6
 800a31c:	463b      	mov	r3, r7
 800a31e:	f7f5 ff5d 	bl	80001dc <__adddf3>
 800a322:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a326:	4632      	mov	r2, r6
 800a328:	463b      	mov	r3, r7
 800a32a:	4658      	mov	r0, fp
 800a32c:	460d      	mov	r5, r1
 800a32e:	f7f5 ff53 	bl	80001d8 <__aeabi_dsub>
 800a332:	4642      	mov	r2, r8
 800a334:	464b      	mov	r3, r9
 800a336:	f7f5 ff4f 	bl	80001d8 <__aeabi_dsub>
 800a33a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a33e:	f7f5 ff4b 	bl	80001d8 <__aeabi_dsub>
 800a342:	465c      	mov	r4, fp
 800a344:	e036      	b.n	800a3b4 <__ieee754_pow+0x7a4>
 800a346:	bf00      	nop
 800a348:	4a454eef 	.word	0x4a454eef
 800a34c:	3fca7e28 	.word	0x3fca7e28
 800a350:	93c9db65 	.word	0x93c9db65
 800a354:	3fcd864a 	.word	0x3fcd864a
 800a358:	a91d4101 	.word	0xa91d4101
 800a35c:	3fd17460 	.word	0x3fd17460
 800a360:	518f264d 	.word	0x518f264d
 800a364:	3fd55555 	.word	0x3fd55555
 800a368:	db6fabff 	.word	0xdb6fabff
 800a36c:	3fdb6db6 	.word	0x3fdb6db6
 800a370:	33333303 	.word	0x33333303
 800a374:	3fe33333 	.word	0x3fe33333
 800a378:	e0000000 	.word	0xe0000000
 800a37c:	3feec709 	.word	0x3feec709
 800a380:	dc3a03fd 	.word	0xdc3a03fd
 800a384:	3feec709 	.word	0x3feec709
 800a388:	145b01f5 	.word	0x145b01f5
 800a38c:	be3e2fe0 	.word	0xbe3e2fe0
 800a390:	7ff00000 	.word	0x7ff00000
 800a394:	43400000 	.word	0x43400000
 800a398:	0003988e 	.word	0x0003988e
 800a39c:	000bb679 	.word	0x000bb679
 800a3a0:	0800aaf8 	.word	0x0800aaf8
 800a3a4:	3ff00000 	.word	0x3ff00000
 800a3a8:	40080000 	.word	0x40080000
 800a3ac:	0800aad8 	.word	0x0800aad8
 800a3b0:	0800aae8 	.word	0x0800aae8
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3bc:	e5d6      	b.n	8009f6c <__ieee754_pow+0x35c>
 800a3be:	f04f 0a01 	mov.w	sl, #1
 800a3c2:	e65e      	b.n	800a082 <__ieee754_pow+0x472>
 800a3c4:	a3b5      	add	r3, pc, #724	@ (adr r3, 800a69c <__ieee754_pow+0xa8c>)
 800a3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ca:	4630      	mov	r0, r6
 800a3cc:	4639      	mov	r1, r7
 800a3ce:	f7f5 ff05 	bl	80001dc <__adddf3>
 800a3d2:	4642      	mov	r2, r8
 800a3d4:	e9cd 0100 	strd	r0, r1, [sp]
 800a3d8:	464b      	mov	r3, r9
 800a3da:	4620      	mov	r0, r4
 800a3dc:	4629      	mov	r1, r5
 800a3de:	f7f5 fefb 	bl	80001d8 <__aeabi_dsub>
 800a3e2:	4602      	mov	r2, r0
 800a3e4:	460b      	mov	r3, r1
 800a3e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3ea:	f7f6 fb3d 	bl	8000a68 <__aeabi_dcmpgt>
 800a3ee:	2800      	cmp	r0, #0
 800a3f0:	f47f adfe 	bne.w	8009ff0 <__ieee754_pow+0x3e0>
 800a3f4:	4ba2      	ldr	r3, [pc, #648]	@ (800a680 <__ieee754_pow+0xa70>)
 800a3f6:	e022      	b.n	800a43e <__ieee754_pow+0x82e>
 800a3f8:	4ca2      	ldr	r4, [pc, #648]	@ (800a684 <__ieee754_pow+0xa74>)
 800a3fa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a3fe:	42a3      	cmp	r3, r4
 800a400:	d919      	bls.n	800a436 <__ieee754_pow+0x826>
 800a402:	4ba1      	ldr	r3, [pc, #644]	@ (800a688 <__ieee754_pow+0xa78>)
 800a404:	440b      	add	r3, r1
 800a406:	4303      	orrs	r3, r0
 800a408:	d009      	beq.n	800a41e <__ieee754_pow+0x80e>
 800a40a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a40e:	2200      	movs	r2, #0
 800a410:	2300      	movs	r3, #0
 800a412:	f7f6 fb0b 	bl	8000a2c <__aeabi_dcmplt>
 800a416:	3800      	subs	r0, #0
 800a418:	bf18      	it	ne
 800a41a:	2001      	movne	r0, #1
 800a41c:	e512      	b.n	8009e44 <__ieee754_pow+0x234>
 800a41e:	4642      	mov	r2, r8
 800a420:	464b      	mov	r3, r9
 800a422:	f7f5 fed9 	bl	80001d8 <__aeabi_dsub>
 800a426:	4632      	mov	r2, r6
 800a428:	463b      	mov	r3, r7
 800a42a:	f7f6 fb13 	bl	8000a54 <__aeabi_dcmpge>
 800a42e:	2800      	cmp	r0, #0
 800a430:	d1eb      	bne.n	800a40a <__ieee754_pow+0x7fa>
 800a432:	4b96      	ldr	r3, [pc, #600]	@ (800a68c <__ieee754_pow+0xa7c>)
 800a434:	e003      	b.n	800a43e <__ieee754_pow+0x82e>
 800a436:	4a96      	ldr	r2, [pc, #600]	@ (800a690 <__ieee754_pow+0xa80>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	f240 80e7 	bls.w	800a60c <__ieee754_pow+0x9fc>
 800a43e:	151b      	asrs	r3, r3, #20
 800a440:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a444:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800a448:	fa4a fa03 	asr.w	sl, sl, r3
 800a44c:	44da      	add	sl, fp
 800a44e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a452:	4890      	ldr	r0, [pc, #576]	@ (800a694 <__ieee754_pow+0xa84>)
 800a454:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a458:	4108      	asrs	r0, r1
 800a45a:	ea00 030a 	and.w	r3, r0, sl
 800a45e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a462:	f1c1 0114 	rsb	r1, r1, #20
 800a466:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a46a:	fa4a fa01 	asr.w	sl, sl, r1
 800a46e:	f1bb 0f00 	cmp.w	fp, #0
 800a472:	4640      	mov	r0, r8
 800a474:	4649      	mov	r1, r9
 800a476:	f04f 0200 	mov.w	r2, #0
 800a47a:	bfb8      	it	lt
 800a47c:	f1ca 0a00 	rsblt	sl, sl, #0
 800a480:	f7f5 feaa 	bl	80001d8 <__aeabi_dsub>
 800a484:	4680      	mov	r8, r0
 800a486:	4689      	mov	r9, r1
 800a488:	4632      	mov	r2, r6
 800a48a:	463b      	mov	r3, r7
 800a48c:	4640      	mov	r0, r8
 800a48e:	4649      	mov	r1, r9
 800a490:	f7f5 fea4 	bl	80001dc <__adddf3>
 800a494:	2400      	movs	r4, #0
 800a496:	a36a      	add	r3, pc, #424	@ (adr r3, 800a640 <__ieee754_pow+0xa30>)
 800a498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49c:	4620      	mov	r0, r4
 800a49e:	460d      	mov	r5, r1
 800a4a0:	f7f6 f852 	bl	8000548 <__aeabi_dmul>
 800a4a4:	4642      	mov	r2, r8
 800a4a6:	e9cd 0100 	strd	r0, r1, [sp]
 800a4aa:	464b      	mov	r3, r9
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	4629      	mov	r1, r5
 800a4b0:	f7f5 fe92 	bl	80001d8 <__aeabi_dsub>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	4639      	mov	r1, r7
 800a4bc:	f7f5 fe8c 	bl	80001d8 <__aeabi_dsub>
 800a4c0:	a361      	add	r3, pc, #388	@ (adr r3, 800a648 <__ieee754_pow+0xa38>)
 800a4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c6:	f7f6 f83f 	bl	8000548 <__aeabi_dmul>
 800a4ca:	a361      	add	r3, pc, #388	@ (adr r3, 800a650 <__ieee754_pow+0xa40>)
 800a4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d0:	4680      	mov	r8, r0
 800a4d2:	4689      	mov	r9, r1
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	4629      	mov	r1, r5
 800a4d8:	f7f6 f836 	bl	8000548 <__aeabi_dmul>
 800a4dc:	4602      	mov	r2, r0
 800a4de:	460b      	mov	r3, r1
 800a4e0:	4640      	mov	r0, r8
 800a4e2:	4649      	mov	r1, r9
 800a4e4:	f7f5 fe7a 	bl	80001dc <__adddf3>
 800a4e8:	4604      	mov	r4, r0
 800a4ea:	460d      	mov	r5, r1
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a4f4:	f7f5 fe72 	bl	80001dc <__adddf3>
 800a4f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4fc:	4680      	mov	r8, r0
 800a4fe:	4689      	mov	r9, r1
 800a500:	f7f5 fe6a 	bl	80001d8 <__aeabi_dsub>
 800a504:	4602      	mov	r2, r0
 800a506:	460b      	mov	r3, r1
 800a508:	4620      	mov	r0, r4
 800a50a:	4629      	mov	r1, r5
 800a50c:	f7f5 fe64 	bl	80001d8 <__aeabi_dsub>
 800a510:	4642      	mov	r2, r8
 800a512:	4606      	mov	r6, r0
 800a514:	460f      	mov	r7, r1
 800a516:	464b      	mov	r3, r9
 800a518:	4640      	mov	r0, r8
 800a51a:	4649      	mov	r1, r9
 800a51c:	f7f6 f814 	bl	8000548 <__aeabi_dmul>
 800a520:	a34d      	add	r3, pc, #308	@ (adr r3, 800a658 <__ieee754_pow+0xa48>)
 800a522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a526:	4604      	mov	r4, r0
 800a528:	460d      	mov	r5, r1
 800a52a:	f7f6 f80d 	bl	8000548 <__aeabi_dmul>
 800a52e:	a34c      	add	r3, pc, #304	@ (adr r3, 800a660 <__ieee754_pow+0xa50>)
 800a530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a534:	f7f5 fe50 	bl	80001d8 <__aeabi_dsub>
 800a538:	4622      	mov	r2, r4
 800a53a:	462b      	mov	r3, r5
 800a53c:	f7f6 f804 	bl	8000548 <__aeabi_dmul>
 800a540:	a349      	add	r3, pc, #292	@ (adr r3, 800a668 <__ieee754_pow+0xa58>)
 800a542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a546:	f7f5 fe49 	bl	80001dc <__adddf3>
 800a54a:	4622      	mov	r2, r4
 800a54c:	462b      	mov	r3, r5
 800a54e:	f7f5 fffb 	bl	8000548 <__aeabi_dmul>
 800a552:	a347      	add	r3, pc, #284	@ (adr r3, 800a670 <__ieee754_pow+0xa60>)
 800a554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a558:	f7f5 fe3e 	bl	80001d8 <__aeabi_dsub>
 800a55c:	4622      	mov	r2, r4
 800a55e:	462b      	mov	r3, r5
 800a560:	f7f5 fff2 	bl	8000548 <__aeabi_dmul>
 800a564:	a344      	add	r3, pc, #272	@ (adr r3, 800a678 <__ieee754_pow+0xa68>)
 800a566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56a:	f7f5 fe37 	bl	80001dc <__adddf3>
 800a56e:	4622      	mov	r2, r4
 800a570:	462b      	mov	r3, r5
 800a572:	f7f5 ffe9 	bl	8000548 <__aeabi_dmul>
 800a576:	4602      	mov	r2, r0
 800a578:	460b      	mov	r3, r1
 800a57a:	4640      	mov	r0, r8
 800a57c:	4649      	mov	r1, r9
 800a57e:	f7f5 fe2b 	bl	80001d8 <__aeabi_dsub>
 800a582:	4604      	mov	r4, r0
 800a584:	460d      	mov	r5, r1
 800a586:	4602      	mov	r2, r0
 800a588:	460b      	mov	r3, r1
 800a58a:	4640      	mov	r0, r8
 800a58c:	4649      	mov	r1, r9
 800a58e:	f7f5 ffdb 	bl	8000548 <__aeabi_dmul>
 800a592:	2200      	movs	r2, #0
 800a594:	e9cd 0100 	strd	r0, r1, [sp]
 800a598:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a59c:	4620      	mov	r0, r4
 800a59e:	4629      	mov	r1, r5
 800a5a0:	f7f5 fe1a 	bl	80001d8 <__aeabi_dsub>
 800a5a4:	4602      	mov	r2, r0
 800a5a6:	460b      	mov	r3, r1
 800a5a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5ac:	f7f6 f8f6 	bl	800079c <__aeabi_ddiv>
 800a5b0:	4632      	mov	r2, r6
 800a5b2:	4604      	mov	r4, r0
 800a5b4:	460d      	mov	r5, r1
 800a5b6:	463b      	mov	r3, r7
 800a5b8:	4640      	mov	r0, r8
 800a5ba:	4649      	mov	r1, r9
 800a5bc:	f7f5 ffc4 	bl	8000548 <__aeabi_dmul>
 800a5c0:	4632      	mov	r2, r6
 800a5c2:	463b      	mov	r3, r7
 800a5c4:	f7f5 fe0a 	bl	80001dc <__adddf3>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	460b      	mov	r3, r1
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	f7f5 fe02 	bl	80001d8 <__aeabi_dsub>
 800a5d4:	4642      	mov	r2, r8
 800a5d6:	464b      	mov	r3, r9
 800a5d8:	f7f5 fdfe 	bl	80001d8 <__aeabi_dsub>
 800a5dc:	460b      	mov	r3, r1
 800a5de:	4602      	mov	r2, r0
 800a5e0:	492d      	ldr	r1, [pc, #180]	@ (800a698 <__ieee754_pow+0xa88>)
 800a5e2:	2000      	movs	r0, #0
 800a5e4:	f7f5 fdf8 	bl	80001d8 <__aeabi_dsub>
 800a5e8:	ec41 0b10 	vmov	d0, r0, r1
 800a5ec:	ee10 3a90 	vmov	r3, s1
 800a5f0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a5f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5f8:	da0b      	bge.n	800a612 <__ieee754_pow+0xa02>
 800a5fa:	4650      	mov	r0, sl
 800a5fc:	f000 f85c 	bl	800a6b8 <scalbn>
 800a600:	ec51 0b10 	vmov	r0, r1, d0
 800a604:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a608:	f7ff bb6d 	b.w	8009ce6 <__ieee754_pow+0xd6>
 800a60c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a610:	e73a      	b.n	800a488 <__ieee754_pow+0x878>
 800a612:	ec51 0b10 	vmov	r0, r1, d0
 800a616:	4619      	mov	r1, r3
 800a618:	e7f4      	b.n	800a604 <__ieee754_pow+0x9f4>
 800a61a:	491f      	ldr	r1, [pc, #124]	@ (800a698 <__ieee754_pow+0xa88>)
 800a61c:	2000      	movs	r0, #0
 800a61e:	f7ff bb14 	b.w	8009c4a <__ieee754_pow+0x3a>
 800a622:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a626:	f7ff bb10 	b.w	8009c4a <__ieee754_pow+0x3a>
 800a62a:	4630      	mov	r0, r6
 800a62c:	4639      	mov	r1, r7
 800a62e:	f7ff bb0c 	b.w	8009c4a <__ieee754_pow+0x3a>
 800a632:	460c      	mov	r4, r1
 800a634:	f7ff bb69 	b.w	8009d0a <__ieee754_pow+0xfa>
 800a638:	2400      	movs	r4, #0
 800a63a:	f7ff bb4b 	b.w	8009cd4 <__ieee754_pow+0xc4>
 800a63e:	bf00      	nop
 800a640:	00000000 	.word	0x00000000
 800a644:	3fe62e43 	.word	0x3fe62e43
 800a648:	fefa39ef 	.word	0xfefa39ef
 800a64c:	3fe62e42 	.word	0x3fe62e42
 800a650:	0ca86c39 	.word	0x0ca86c39
 800a654:	be205c61 	.word	0xbe205c61
 800a658:	72bea4d0 	.word	0x72bea4d0
 800a65c:	3e663769 	.word	0x3e663769
 800a660:	c5d26bf1 	.word	0xc5d26bf1
 800a664:	3ebbbd41 	.word	0x3ebbbd41
 800a668:	af25de2c 	.word	0xaf25de2c
 800a66c:	3f11566a 	.word	0x3f11566a
 800a670:	16bebd93 	.word	0x16bebd93
 800a674:	3f66c16c 	.word	0x3f66c16c
 800a678:	5555553e 	.word	0x5555553e
 800a67c:	3fc55555 	.word	0x3fc55555
 800a680:	40900000 	.word	0x40900000
 800a684:	4090cbff 	.word	0x4090cbff
 800a688:	3f6f3400 	.word	0x3f6f3400
 800a68c:	4090cc00 	.word	0x4090cc00
 800a690:	3fe00000 	.word	0x3fe00000
 800a694:	fff00000 	.word	0xfff00000
 800a698:	3ff00000 	.word	0x3ff00000
 800a69c:	652b82fe 	.word	0x652b82fe
 800a6a0:	3c971547 	.word	0x3c971547

0800a6a4 <fabs>:
 800a6a4:	ec51 0b10 	vmov	r0, r1, d0
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a6ae:	ec43 2b10 	vmov	d0, r2, r3
 800a6b2:	4770      	bx	lr
 800a6b4:	0000      	movs	r0, r0
	...

0800a6b8 <scalbn>:
 800a6b8:	b570      	push	{r4, r5, r6, lr}
 800a6ba:	ec55 4b10 	vmov	r4, r5, d0
 800a6be:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a6c2:	4606      	mov	r6, r0
 800a6c4:	462b      	mov	r3, r5
 800a6c6:	b991      	cbnz	r1, 800a6ee <scalbn+0x36>
 800a6c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a6cc:	4323      	orrs	r3, r4
 800a6ce:	d03b      	beq.n	800a748 <scalbn+0x90>
 800a6d0:	4b33      	ldr	r3, [pc, #204]	@ (800a7a0 <scalbn+0xe8>)
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	4629      	mov	r1, r5
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f7f5 ff36 	bl	8000548 <__aeabi_dmul>
 800a6dc:	4b31      	ldr	r3, [pc, #196]	@ (800a7a4 <scalbn+0xec>)
 800a6de:	429e      	cmp	r6, r3
 800a6e0:	4604      	mov	r4, r0
 800a6e2:	460d      	mov	r5, r1
 800a6e4:	da0f      	bge.n	800a706 <scalbn+0x4e>
 800a6e6:	a326      	add	r3, pc, #152	@ (adr r3, 800a780 <scalbn+0xc8>)
 800a6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ec:	e01e      	b.n	800a72c <scalbn+0x74>
 800a6ee:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a6f2:	4291      	cmp	r1, r2
 800a6f4:	d10b      	bne.n	800a70e <scalbn+0x56>
 800a6f6:	4622      	mov	r2, r4
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	4629      	mov	r1, r5
 800a6fc:	f7f5 fd6e 	bl	80001dc <__adddf3>
 800a700:	4604      	mov	r4, r0
 800a702:	460d      	mov	r5, r1
 800a704:	e020      	b.n	800a748 <scalbn+0x90>
 800a706:	460b      	mov	r3, r1
 800a708:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a70c:	3936      	subs	r1, #54	@ 0x36
 800a70e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a712:	4296      	cmp	r6, r2
 800a714:	dd0d      	ble.n	800a732 <scalbn+0x7a>
 800a716:	2d00      	cmp	r5, #0
 800a718:	a11b      	add	r1, pc, #108	@ (adr r1, 800a788 <scalbn+0xd0>)
 800a71a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a71e:	da02      	bge.n	800a726 <scalbn+0x6e>
 800a720:	a11b      	add	r1, pc, #108	@ (adr r1, 800a790 <scalbn+0xd8>)
 800a722:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a726:	a318      	add	r3, pc, #96	@ (adr r3, 800a788 <scalbn+0xd0>)
 800a728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72c:	f7f5 ff0c 	bl	8000548 <__aeabi_dmul>
 800a730:	e7e6      	b.n	800a700 <scalbn+0x48>
 800a732:	1872      	adds	r2, r6, r1
 800a734:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a738:	428a      	cmp	r2, r1
 800a73a:	dcec      	bgt.n	800a716 <scalbn+0x5e>
 800a73c:	2a00      	cmp	r2, #0
 800a73e:	dd06      	ble.n	800a74e <scalbn+0x96>
 800a740:	f36f 531e 	bfc	r3, #20, #11
 800a744:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a748:	ec45 4b10 	vmov	d0, r4, r5
 800a74c:	bd70      	pop	{r4, r5, r6, pc}
 800a74e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a752:	da08      	bge.n	800a766 <scalbn+0xae>
 800a754:	2d00      	cmp	r5, #0
 800a756:	a10a      	add	r1, pc, #40	@ (adr r1, 800a780 <scalbn+0xc8>)
 800a758:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a75c:	dac3      	bge.n	800a6e6 <scalbn+0x2e>
 800a75e:	a10e      	add	r1, pc, #56	@ (adr r1, 800a798 <scalbn+0xe0>)
 800a760:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a764:	e7bf      	b.n	800a6e6 <scalbn+0x2e>
 800a766:	3236      	adds	r2, #54	@ 0x36
 800a768:	f36f 531e 	bfc	r3, #20, #11
 800a76c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a770:	4620      	mov	r0, r4
 800a772:	4b0d      	ldr	r3, [pc, #52]	@ (800a7a8 <scalbn+0xf0>)
 800a774:	4629      	mov	r1, r5
 800a776:	2200      	movs	r2, #0
 800a778:	e7d8      	b.n	800a72c <scalbn+0x74>
 800a77a:	bf00      	nop
 800a77c:	f3af 8000 	nop.w
 800a780:	c2f8f359 	.word	0xc2f8f359
 800a784:	01a56e1f 	.word	0x01a56e1f
 800a788:	8800759c 	.word	0x8800759c
 800a78c:	7e37e43c 	.word	0x7e37e43c
 800a790:	8800759c 	.word	0x8800759c
 800a794:	fe37e43c 	.word	0xfe37e43c
 800a798:	c2f8f359 	.word	0xc2f8f359
 800a79c:	81a56e1f 	.word	0x81a56e1f
 800a7a0:	43500000 	.word	0x43500000
 800a7a4:	ffff3cb0 	.word	0xffff3cb0
 800a7a8:	3c900000 	.word	0x3c900000

0800a7ac <with_errno>:
 800a7ac:	b510      	push	{r4, lr}
 800a7ae:	ed2d 8b02 	vpush	{d8}
 800a7b2:	eeb0 8a40 	vmov.f32	s16, s0
 800a7b6:	eef0 8a60 	vmov.f32	s17, s1
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	f7ff f982 	bl	8009ac4 <__errno>
 800a7c0:	eeb0 0a48 	vmov.f32	s0, s16
 800a7c4:	eef0 0a68 	vmov.f32	s1, s17
 800a7c8:	ecbd 8b02 	vpop	{d8}
 800a7cc:	6004      	str	r4, [r0, #0]
 800a7ce:	bd10      	pop	{r4, pc}

0800a7d0 <xflow>:
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	b507      	push	{r0, r1, r2, lr}
 800a7d4:	ec51 0b10 	vmov	r0, r1, d0
 800a7d8:	b183      	cbz	r3, 800a7fc <xflow+0x2c>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a7e0:	e9cd 2300 	strd	r2, r3, [sp]
 800a7e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7e8:	f7f5 feae 	bl	8000548 <__aeabi_dmul>
 800a7ec:	ec41 0b10 	vmov	d0, r0, r1
 800a7f0:	2022      	movs	r0, #34	@ 0x22
 800a7f2:	b003      	add	sp, #12
 800a7f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7f8:	f7ff bfd8 	b.w	800a7ac <with_errno>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	460b      	mov	r3, r1
 800a800:	e7ee      	b.n	800a7e0 <xflow+0x10>
 800a802:	0000      	movs	r0, r0
 800a804:	0000      	movs	r0, r0
	...

0800a808 <__math_uflow>:
 800a808:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a810 <__math_uflow+0x8>
 800a80c:	f7ff bfe0 	b.w	800a7d0 <xflow>
 800a810:	00000000 	.word	0x00000000
 800a814:	10000000 	.word	0x10000000

0800a818 <__math_oflow>:
 800a818:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a820 <__math_oflow+0x8>
 800a81c:	f7ff bfd8 	b.w	800a7d0 <xflow>
 800a820:	00000000 	.word	0x00000000
 800a824:	70000000 	.word	0x70000000

0800a828 <__ieee754_sqrt>:
 800a828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	4a66      	ldr	r2, [pc, #408]	@ (800a9c8 <__ieee754_sqrt+0x1a0>)
 800a82e:	ec55 4b10 	vmov	r4, r5, d0
 800a832:	43aa      	bics	r2, r5
 800a834:	462b      	mov	r3, r5
 800a836:	4621      	mov	r1, r4
 800a838:	d110      	bne.n	800a85c <__ieee754_sqrt+0x34>
 800a83a:	4622      	mov	r2, r4
 800a83c:	4620      	mov	r0, r4
 800a83e:	4629      	mov	r1, r5
 800a840:	f7f5 fe82 	bl	8000548 <__aeabi_dmul>
 800a844:	4602      	mov	r2, r0
 800a846:	460b      	mov	r3, r1
 800a848:	4620      	mov	r0, r4
 800a84a:	4629      	mov	r1, r5
 800a84c:	f7f5 fcc6 	bl	80001dc <__adddf3>
 800a850:	4604      	mov	r4, r0
 800a852:	460d      	mov	r5, r1
 800a854:	ec45 4b10 	vmov	d0, r4, r5
 800a858:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85c:	2d00      	cmp	r5, #0
 800a85e:	dc0e      	bgt.n	800a87e <__ieee754_sqrt+0x56>
 800a860:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a864:	4322      	orrs	r2, r4
 800a866:	d0f5      	beq.n	800a854 <__ieee754_sqrt+0x2c>
 800a868:	b19d      	cbz	r5, 800a892 <__ieee754_sqrt+0x6a>
 800a86a:	4622      	mov	r2, r4
 800a86c:	4620      	mov	r0, r4
 800a86e:	4629      	mov	r1, r5
 800a870:	f7f5 fcb2 	bl	80001d8 <__aeabi_dsub>
 800a874:	4602      	mov	r2, r0
 800a876:	460b      	mov	r3, r1
 800a878:	f7f5 ff90 	bl	800079c <__aeabi_ddiv>
 800a87c:	e7e8      	b.n	800a850 <__ieee754_sqrt+0x28>
 800a87e:	152a      	asrs	r2, r5, #20
 800a880:	d115      	bne.n	800a8ae <__ieee754_sqrt+0x86>
 800a882:	2000      	movs	r0, #0
 800a884:	e009      	b.n	800a89a <__ieee754_sqrt+0x72>
 800a886:	0acb      	lsrs	r3, r1, #11
 800a888:	3a15      	subs	r2, #21
 800a88a:	0549      	lsls	r1, r1, #21
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d0fa      	beq.n	800a886 <__ieee754_sqrt+0x5e>
 800a890:	e7f7      	b.n	800a882 <__ieee754_sqrt+0x5a>
 800a892:	462a      	mov	r2, r5
 800a894:	e7fa      	b.n	800a88c <__ieee754_sqrt+0x64>
 800a896:	005b      	lsls	r3, r3, #1
 800a898:	3001      	adds	r0, #1
 800a89a:	02dc      	lsls	r4, r3, #11
 800a89c:	d5fb      	bpl.n	800a896 <__ieee754_sqrt+0x6e>
 800a89e:	1e44      	subs	r4, r0, #1
 800a8a0:	1b12      	subs	r2, r2, r4
 800a8a2:	f1c0 0420 	rsb	r4, r0, #32
 800a8a6:	fa21 f404 	lsr.w	r4, r1, r4
 800a8aa:	4323      	orrs	r3, r4
 800a8ac:	4081      	lsls	r1, r0
 800a8ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8b2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a8b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a8ba:	07d2      	lsls	r2, r2, #31
 800a8bc:	bf5c      	itt	pl
 800a8be:	005b      	lslpl	r3, r3, #1
 800a8c0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a8c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a8c8:	bf58      	it	pl
 800a8ca:	0049      	lslpl	r1, r1, #1
 800a8cc:	2600      	movs	r6, #0
 800a8ce:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a8d2:	107f      	asrs	r7, r7, #1
 800a8d4:	0049      	lsls	r1, r1, #1
 800a8d6:	2016      	movs	r0, #22
 800a8d8:	4632      	mov	r2, r6
 800a8da:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a8de:	1915      	adds	r5, r2, r4
 800a8e0:	429d      	cmp	r5, r3
 800a8e2:	bfde      	ittt	le
 800a8e4:	192a      	addle	r2, r5, r4
 800a8e6:	1b5b      	suble	r3, r3, r5
 800a8e8:	1936      	addle	r6, r6, r4
 800a8ea:	0fcd      	lsrs	r5, r1, #31
 800a8ec:	3801      	subs	r0, #1
 800a8ee:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a8f2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a8f6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a8fa:	d1f0      	bne.n	800a8de <__ieee754_sqrt+0xb6>
 800a8fc:	4605      	mov	r5, r0
 800a8fe:	2420      	movs	r4, #32
 800a900:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a904:	4293      	cmp	r3, r2
 800a906:	eb0c 0e00 	add.w	lr, ip, r0
 800a90a:	dc02      	bgt.n	800a912 <__ieee754_sqrt+0xea>
 800a90c:	d113      	bne.n	800a936 <__ieee754_sqrt+0x10e>
 800a90e:	458e      	cmp	lr, r1
 800a910:	d811      	bhi.n	800a936 <__ieee754_sqrt+0x10e>
 800a912:	f1be 0f00 	cmp.w	lr, #0
 800a916:	eb0e 000c 	add.w	r0, lr, ip
 800a91a:	da3f      	bge.n	800a99c <__ieee754_sqrt+0x174>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	db3d      	blt.n	800a99c <__ieee754_sqrt+0x174>
 800a920:	f102 0801 	add.w	r8, r2, #1
 800a924:	1a9b      	subs	r3, r3, r2
 800a926:	458e      	cmp	lr, r1
 800a928:	bf88      	it	hi
 800a92a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a92e:	eba1 010e 	sub.w	r1, r1, lr
 800a932:	4465      	add	r5, ip
 800a934:	4642      	mov	r2, r8
 800a936:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a93a:	3c01      	subs	r4, #1
 800a93c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a940:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a944:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a948:	d1dc      	bne.n	800a904 <__ieee754_sqrt+0xdc>
 800a94a:	4319      	orrs	r1, r3
 800a94c:	d01b      	beq.n	800a986 <__ieee754_sqrt+0x15e>
 800a94e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800a9cc <__ieee754_sqrt+0x1a4>
 800a952:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800a9d0 <__ieee754_sqrt+0x1a8>
 800a956:	e9da 0100 	ldrd	r0, r1, [sl]
 800a95a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a95e:	f7f5 fc3b 	bl	80001d8 <__aeabi_dsub>
 800a962:	e9da 8900 	ldrd	r8, r9, [sl]
 800a966:	4602      	mov	r2, r0
 800a968:	460b      	mov	r3, r1
 800a96a:	4640      	mov	r0, r8
 800a96c:	4649      	mov	r1, r9
 800a96e:	f7f6 f867 	bl	8000a40 <__aeabi_dcmple>
 800a972:	b140      	cbz	r0, 800a986 <__ieee754_sqrt+0x15e>
 800a974:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a978:	e9da 0100 	ldrd	r0, r1, [sl]
 800a97c:	e9db 2300 	ldrd	r2, r3, [fp]
 800a980:	d10e      	bne.n	800a9a0 <__ieee754_sqrt+0x178>
 800a982:	3601      	adds	r6, #1
 800a984:	4625      	mov	r5, r4
 800a986:	1073      	asrs	r3, r6, #1
 800a988:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800a98c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800a990:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800a994:	086b      	lsrs	r3, r5, #1
 800a996:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800a99a:	e759      	b.n	800a850 <__ieee754_sqrt+0x28>
 800a99c:	4690      	mov	r8, r2
 800a99e:	e7c1      	b.n	800a924 <__ieee754_sqrt+0xfc>
 800a9a0:	f7f5 fc1c 	bl	80001dc <__adddf3>
 800a9a4:	e9da 8900 	ldrd	r8, r9, [sl]
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	4640      	mov	r0, r8
 800a9ae:	4649      	mov	r1, r9
 800a9b0:	f7f6 f83c 	bl	8000a2c <__aeabi_dcmplt>
 800a9b4:	b120      	cbz	r0, 800a9c0 <__ieee754_sqrt+0x198>
 800a9b6:	1cab      	adds	r3, r5, #2
 800a9b8:	bf08      	it	eq
 800a9ba:	3601      	addeq	r6, #1
 800a9bc:	3502      	adds	r5, #2
 800a9be:	e7e2      	b.n	800a986 <__ieee754_sqrt+0x15e>
 800a9c0:	1c6b      	adds	r3, r5, #1
 800a9c2:	f023 0501 	bic.w	r5, r3, #1
 800a9c6:	e7de      	b.n	800a986 <__ieee754_sqrt+0x15e>
 800a9c8:	7ff00000 	.word	0x7ff00000
 800a9cc:	0800ab10 	.word	0x0800ab10
 800a9d0:	0800ab08 	.word	0x0800ab08

0800a9d4 <_init>:
 800a9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9d6:	bf00      	nop
 800a9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9da:	bc08      	pop	{r3}
 800a9dc:	469e      	mov	lr, r3
 800a9de:	4770      	bx	lr

0800a9e0 <_fini>:
 800a9e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9e2:	bf00      	nop
 800a9e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9e6:	bc08      	pop	{r3}
 800a9e8:	469e      	mov	lr, r3
 800a9ea:	4770      	bx	lr
