INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/class_labs/DSP_EXERCISE/DSP_EXERCISE.srcs/sources_1/new/MULTIPLIER_UNIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_UNIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/class_labs/DSP_EXERCISE/DSP_EXERCISE.srcs/sim_1/new/MULTIPLIER_UNIT_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_UNIT_TB'
