lab 1 - Assemble
lab 2 - instruction level simulation
lab 3 - cycle by cycle simulation of LC3
lab 4 - cycle by cycle simulation of LC3 with interrupt and exception handling
lab 5 - lab 4 + 1 level virtual memory translation
lab 6 - pipelined lc3 without interrupts and exceptions
