# Loading project IP_Test
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:25 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:10:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:10:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:10:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:10:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:10:26 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:10:26 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 120 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 130 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 160 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 170 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 180 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 190 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:44 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:16:44 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:44 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:16:44 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:44 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:16:44 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:44 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:16:44 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:16:45 on Mar 26,2021, Elapsed time: 0:06:19
# Errors: 1, Warnings: 36
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:16:45 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:37 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:20:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:37 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:20:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:37 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:20:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:20:37 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:20:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:20:38 on Mar 26,2021, Elapsed time: 0:03:53
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:20:38 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:29 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:24:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:29 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:24:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:29 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:24:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:29 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:24:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:24:30 on Mar 26,2021, Elapsed time: 0:03:52
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:24:30 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:01 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:29:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:29:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:29:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:29:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:29:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:29:02 on Mar 26,2021, Elapsed time: 0:04:32
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:29:02 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:25 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:32:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:32:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:32:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:32:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:32:26 on Mar 26,2021, Elapsed time: 0:03:24
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:32:26 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
# Compile of SDRAM_CTRL.vhd was successful.
# Compile of DDR_TB.vhd was successful.
# 2 compiles, 0 failed with no errors.
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:47 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:32:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:47 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:32:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:47 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:32:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:47 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:32:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:32:48 on Mar 26,2021, Elapsed time: 0:00:22
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:32:48 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:17 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:34:17 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:17 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:34:17 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:17 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:34:17 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:17 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:34:17 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:34:18 on Mar 26,2021, Elapsed time: 0:01:30
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:34:18 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:37:52 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:37:52 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:37:52 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:37:52 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:37:52 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:37:52 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:37:52 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:37:52 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:37:53 on Mar 26,2021, Elapsed time: 0:03:35
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:37:53 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:00 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:39:00 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:00 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:39:00 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:00 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:39:00 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:00 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:39:00 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:39:01 on Mar 26,2021, Elapsed time: 0:01:08
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:39:01 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:02 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:42:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:42:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:42:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:03 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:42:03 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:42:06 on Mar 26,2021, Elapsed time: 0:03:05
# Errors: 1, Warnings: 25
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:42:06 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 200 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143

do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:01 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:43:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:43:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:43:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:43:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:43:03 on Mar 26,2021, Elapsed time: 0:00:57
# Errors: 1, Warnings: 25
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:43:03 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 180 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:48:46 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:48:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:48:46 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:48:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:48:46 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:48:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:48:46 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:48:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:48:47 on Mar 26,2021, Elapsed time: 0:05:44
# Errors: 1, Warnings: 25
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:48:47 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 180 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:32 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:49:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:32 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:49:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:32 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:49:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:32 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:49:33 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:49:33 on Mar 26,2021, Elapsed time: 0:00:46
# Errors: 1, Warnings: 25
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:49:33 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 180 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:51:46 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:51:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:51:46 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:51:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:51:46 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:51:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:51:47 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:51:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:51:47 on Mar 26,2021, Elapsed time: 0:02:14
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:51:47 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 180 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Full
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Full
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:57:25 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:57:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:57:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:57:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:57:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:57:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:57:25 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:57:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:57:26 on Mar 26,2021, Elapsed time: 0:05:39
# Errors: 1, Warnings: 25
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:57:26 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 180 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:59:06 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:59:06 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:59:06 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:59:06 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:59:06 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd(79): Cannot resolve indexed name (type ieee.std_logic_1164.STD_LOGIC_VECTOR) as type std.STANDARD.BOOLEAN.
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd(79): near "!": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd(125): near "if": (vcom-1576) expecting PROCESS.
# End time: 11:59:06 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /tools/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./run.do line 16
# /tools/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}"
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:59:30 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 11:59:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:59:30 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 11:59:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:59:30 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 11:59:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:59:30 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 11:59:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 11:59:31 on Mar 26,2021, Elapsed time: 0:02:05
# Errors: 2, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 11:59:31 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 180 ns  Iteration: 0  Process: /ddr_tb/line__131 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__131 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 143
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:02:23 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:02:23 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:02:23 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:02:23 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:02:23 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:02:23 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:02:23 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:02:23 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:02:25 on Mar 26,2021, Elapsed time: 0:02:54
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:02:25 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 190 ns  Iteration: 0  Process: /ddr_tb/line__134 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__134 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 146
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:59 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:05:59 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:59 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:05:59 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:59 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:05:59 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:05:59 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:05:59 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:06:00 on Mar 26,2021, Elapsed time: 0:03:35
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:06:00 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 190 ns  Iteration: 0  Process: /ddr_tb/line__134 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__134 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 146
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:47 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:10:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:47 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:10:48 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:48 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:10:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:48 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd(87): Illegal target for signal assignment.
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd(87): (vcom-1136) Unknown identifier "MM_Read_Data".
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd(92): Illegal target for signal assignment.
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd(92): (vcom-1136) Unknown identifier "MM_Read_Data".
# -- Loading entity DDR3_Read_Top
# ** Note: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd(151): VHDL Compiler exiting
# End time: 12:10:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /tools/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./run.do line 18
# /tools/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}"
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:12 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:11:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:12 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:11:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:12 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:11:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:12 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:11:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:11:14 on Mar 26,2021, Elapsed time: 0:05:14
# Errors: 2, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:11:14 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 190 ns  Iteration: 0  Process: /ddr_tb/line__137 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__137 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 149
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:12:57 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:12:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:12:57 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:12:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:12:57 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:12:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:12:57 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:12:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:12:59 on Mar 26,2021, Elapsed time: 0:01:45
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:12:59 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 270 ns  Iteration: 0  Process: /ddr_tb/line__137 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__137 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 151
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:20:58 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:20:58 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:20:58 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:20:58 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:20:58 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:20:58 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:20:58 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:20:58 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:21:00 on Mar 26,2021, Elapsed time: 0:08:01
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:21:00 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 270 ns  Iteration: 0  Process: /ddr_tb/line__137 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__137 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 153
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:41 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:25:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:41 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:25:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:41 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:25:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:25:41 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:25:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:25:43 on Mar 26,2021, Elapsed time: 0:04:43
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:25:43 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 370 ns  Iteration: 0  Process: /ddr_tb/line__139 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__139 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 155
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:19 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:29:19 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:19 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:29:19 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:19 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:29:20 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:20 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:29:20 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:29:21 on Mar 26,2021, Elapsed time: 0:03:38
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:29:21 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 280 ns  Iteration: 0  Process: /ddr_tb/line__139 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__139 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 156
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:50 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:31:50 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:51 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:31:51 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:51 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:31:51 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:51 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:31:51 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:31:52 on Mar 26,2021, Elapsed time: 0:02:31
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:31:52 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 280 ns  Iteration: 0  Process: /ddr_tb/line__139 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__139 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 156
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:32:33 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:32:33 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:32:33 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:32:33 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:32:33 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:32:33 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:32:33 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:32:33 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:32:35 on Mar 26,2021, Elapsed time: 0:00:43
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:32:35 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 460 ns  Iteration: 0  Process: /ddr_tb/line__140 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__140 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 157
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:34:48 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:34:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:34:48 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:34:49 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:34:49 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:34:49 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:34:49 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:34:49 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:34:49 on Mar 26,2021, Elapsed time: 0:02:14
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:34:49 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 460 ns  Iteration: 0  Process: /ddr_tb/line__140 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__140 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 157
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 12:37:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 12:37:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 12:37:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:37:08 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 12:37:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 12:37:09 on Mar 26,2021, Elapsed time: 0:02:20
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 12:37:09 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 460 ns  Iteration: 0  Process: /ddr_tb/line__140 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__140 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 157
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:14 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 16:36:15 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:15 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 16:36:15 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:15 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 16:36:15 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:15 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 16:36:15 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 16:36:17 on Mar 26,2021, Elapsed time: 3:59:08
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 16:36:17 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 390 ns  Iteration: 0  Process: /ddr_tb/line__137 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__137 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 154
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:30 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 16:46:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:30 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 16:46:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:30 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 16:46:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:30 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 16:46:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 16:46:32 on Mar 26,2021, Elapsed time: 0:10:15
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 16:46:32 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 500 ns  Iteration: 0  Process: /ddr_tb/line__139 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__139 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 156
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:42 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 16:56:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:42 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 16:56:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:42 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 16:56:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:42 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 16:56:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 16:56:44 on Mar 26,2021, Elapsed time: 0:10:12
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 16:56:44 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__140 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__140 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 157
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:48 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 16:58:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:48 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 16:58:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:48 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 16:58:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:48 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 16:58:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 16:58:50 on Mar 26,2021, Elapsed time: 0:02:06
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 16:58:50 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:53 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:01:53 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:53 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:01:54 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:54 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# ** Error: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd(163): near "else": (vcom-1576) expecting ';'.
# ** Note: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd(175): VHDL Compiler exiting
# End time: 17:01:54 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./run.do line 16
# /tools/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}"
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:10 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:02:11 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:11 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:02:11 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:11 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:02:11 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:11 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:02:11 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:02:12 on Mar 26,2021, Elapsed time: 0:03:22
# Errors: 2, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:02:12 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:02 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:06:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:06:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:06:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:06:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:06:03 on Mar 26,2021, Elapsed time: 0:03:51
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:06:03 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 390 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:57 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:06:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:57 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:06:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:57 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:06:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:06:57 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:06:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:06:58 on Mar 26,2021, Elapsed time: 0:00:55
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:06:58 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
run2.do
# invalid command name "run2.do"
do run2.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:01 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:10:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:10:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:10:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:10:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:10:02 on Mar 26,2021, Elapsed time: 0:03:04
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:10:02 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run2.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:08 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:11:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:08 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:11:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:08 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:11:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:08 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:11:08 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:11:10 on Mar 26,2021, Elapsed time: 0:01:08
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:11:10 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:12 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:12:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:12 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:12:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:12 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:12:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:12 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:12:12 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:12:13 on Mar 26,2021, Elapsed time: 0:01:03
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:12:13 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run2.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:07 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:15:07 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:07 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:15:07 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:07 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:15:07 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:07 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:15:07 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:15:43 on Mar 26,2021, Elapsed time: 0:03:30
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:15:43 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:06 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:16:06 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:06 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:16:06 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:06 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:16:06 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:06 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:16:06 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:16:07 on Mar 26,2021, Elapsed time: 0:00:24
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:16:07 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 520 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
add wave -position insertpoint  \
sim:/ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/aclr \
sim:/ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/data \
sim:/ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/wrclk \
sim:/ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/wrreq
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:13 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:30:13 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:13 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:30:13 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:13 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:30:13 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:13 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:30:13 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:30:15 on Mar 26,2021, Elapsed time: 0:14:08
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:30:15 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 720 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:26 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:45:26 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:26 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:45:26 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:26 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:45:26 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:26 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:45:26 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:45:28 on Mar 26,2021, Elapsed time: 0:15:13
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:45:28 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 1230 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:10 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:50:10 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:10 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:50:10 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:10 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:50:11 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:11 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:50:11 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:50:11 on Mar 26,2021, Elapsed time: 0:04:43
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:50:11 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 570 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:15 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:52:15 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:15 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:52:15 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:15 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:52:15 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:15 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:52:15 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:52:16 on Mar 26,2021, Elapsed time: 0:02:05
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:52:16 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 580 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:16 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:58:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:16 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:58:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:16 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:58:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:16 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:58:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:58:17 on Mar 26,2021, Elapsed time: 0:06:01
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:58:17 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 490 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:59:16 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 17:59:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:59:16 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 17:59:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:59:16 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 17:59:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:59:16 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 17:59:16 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 17:59:17 on Mar 26,2021, Elapsed time: 0:01:00
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 17:59:17 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 580 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:18 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:00:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:18 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:00:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:18 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:00:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:00:18 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:00:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:00:19 on Mar 26,2021, Elapsed time: 0:01:02
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:00:19 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 490 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:36 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:09:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:36 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:09:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:36 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:09:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:36 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:09:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:09:37 on Mar 26,2021, Elapsed time: 0:09:18
# Errors: 1, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:09:37 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 580 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:37 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:37 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:37 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:37 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:18:38 on Mar 26,2021, Elapsed time: 0:09:01
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:18:38 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 710 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:28 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:20:28 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:28 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:20:28 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:28 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:20:28 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:28 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:20:28 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:20:30 on Mar 26,2021, Elapsed time: 0:01:52
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:20:30 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 490 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:02 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:21:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:21:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:21:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:21:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:21:04 on Mar 26,2021, Elapsed time: 0:00:34
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:21:04 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 700 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:10 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:22:11 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:11 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:22:11 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:11 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:22:11 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:11 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:22:11 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:22:12 on Mar 26,2021, Elapsed time: 0:01:08
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:22:12 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 700 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:01 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:24:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:24:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:01 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:24:02 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:02 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:24:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:24:02 on Mar 26,2021, Elapsed time: 0:01:50
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:24:02 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 550 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:36 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:26:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:36 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:26:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:36 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:26:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:26:36 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:26:37 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:26:38 on Mar 26,2021, Elapsed time: 0:02:36
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:26:38 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 400 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:33:32 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:33:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:33:32 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:33:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:33:32 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:33:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:33:32 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:33:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:33:34 on Mar 26,2021, Elapsed time: 0:06:56
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:33:34 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 400 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:09 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:38:09 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:09 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:38:09 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:09 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:38:09 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:09 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:38:09 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:38:11 on Mar 26,2021, Elapsed time: 0:04:37
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:38:11 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 550 ns  Iteration: 0  Process: /ddr_tb/line__141 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__141 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 158
do run.do
# if ![file isdirectory DDR_iputf_libs] {
# 	file mkdir DDR_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB/IP_Test.mpf
# 
# vcom "/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:22 on Mar 26,2021
# vcom -reportprogress 300 /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/DDR3_Read_Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR3_Read_Top
# -- Compiling architecture RTL of DDR3_Read_Top
# End time: 18:39:22 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#vlog -vlog01compat -work work +incdir+/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db {/media/jared/56A8-C420/FPGA_Projects/New_Altera_FPGA_Projects/MULT_IP_Test/FIFO_MULT5/db/altera_mult_add_imtg.v}
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:22 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/FIFO_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO_IP
# -- Compiling architecture SYN of fifo_ip
# End time: 18:39:22 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:22 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/Source/SDRAM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SDRAM_CTRL
# -- Compiling architecture RTL of SDRAM_CTRL
# End time: 18:39:22 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:22 on Mar 26,2021
# vcom -reportprogress 300 -93 -work work /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DDR_TB
# -- Compiling architecture BEHAVE of DDR_TB
# -- Loading entity DDR3_Read_Top
# End time: 18:39:22 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  DDR_TB
# End time: 18:39:24 on Mar 26,2021, Elapsed time: 0:01:13
# Errors: 1, Warnings: 26
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" DDR_TB 
# Start time: 18:39:24 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ddr_tb(behave)
# Loading work.ddr3_read_top(rtl)
# Loading work.fifo_ip(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# Loading ieee.numeric_std(body)
# Loading work.sdram_ctrl(rtl)
# 
# add wave *
# 
# add wave -position insertpoint  \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_State \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/r_current_state \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/w_Command_Status_Regs \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Internal_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Base_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Data_Counter \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_Write \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/Control_Avalon_MM_WriteData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address_cld \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_WaitReq \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_ReadData \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read_DV \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Address \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_BE \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/SDRAM_Avalon_MM_Read \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Data \
# sim:/ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst/FIFO_Write_EN
# 
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/FIFO_IP_Inst/dcfifo_mixed_widths_component/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 1  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 0  Instance: /ddr_tb/DDR3_Read_Top_Inst/SDRAM_CTRL_Inst
# ** Failure: Test Complete
#    Time: 540 ns  Iteration: 0  Process: /ddr_tb/line__140 File: /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd
# Break in Process line__140 at /tools/intelFPGA_lite/20.1/ip/Custom_IP/Custom_DDR_Component/TB_VHDL/DDR_TB.vhd line 157
