$comment
	File created using the following command:
		vcd file lab_8_3.msim.vcd -direction
$end
$date
	Sun May 28 17:27:14 2023
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module lab_8_3_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % RESET $end
$var wire 1 & X $end
$var wire 1 ' Z $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 0 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 1 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 2 X~output_o $end
$var wire 1 3 Z~output_o $end
$var wire 1 4 c~input_o $end
$var wire 1 5 RESET~input_o $end
$var wire 1 6 d~input_o $end
$var wire 1 7 inst2|inst~1_combout $end
$var wire 1 8 b~input_o $end
$var wire 1 9 inst2|inst4~combout $end
$var wire 1 : inst2|inst~combout $end
$var wire 1 ; inst|inst4~1_combout $end
$var wire 1 < inst|inst~1_combout $end
$var wire 1 = inst|inst~2_combout $end
$var wire 1 > inst14~0_combout $end
$var wire 1 ? inst1|inst4~0_combout $end
$var wire 1 @ a~input_o $end
$var wire 1 A inst1|inst~1_combout $end
$var wire 1 B inst1|inst~2_combout $end
$var wire 1 C inst20~combout $end
$var wire 1 D inst24~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
0'
0(
1)
x*
1+
1,
1-
0.
z/
z0
z1
02
03
04
15
06
17
08
09
1:
0;
1<
1=
0>
0?
0@
1A
1B
0C
1D
$end
#30000
0%
05
07
#60000
1!
1@
0A
0B
0D
1?
0<
1C
12
13
1'
1&
#110000
1"
18
19
0:
#170000
0!
0@
1A
1B
0?
#210000
0"
08
1D
1;
03
0=
0'
#290000
1$
16
1?
0A
0B
#350000
0$
06
17
1:
0D
09
0C
02
13
1'
0&
#450000
1#
14
1>
1B
1D
0?
07
03
1A
0'
#530000
0#
04
0>
1<
1=
0;
#1000000
