- en: <!--yml
  id: totrans-split-0
  prefs: []
  type: TYPE_NORMAL
- en: 'category: 未分类'
  id: totrans-split-1
  prefs: []
  type: TYPE_NORMAL
- en: 'date: 2024-05-27 14:29:40'
  id: totrans-split-2
  prefs: []
  type: TYPE_NORMAL
- en: -->
  id: totrans-split-3
  prefs: []
  type: TYPE_NORMAL
- en: 'RISC-V Assembler: Arithmetic - Project F'
  id: totrans-split-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
- en: 来源：[https://projectf.io/posts/riscv-arithmetic/](https://projectf.io/posts/riscv-arithmetic/)
  id: totrans-split-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
- en: “RISC architecture is going to change everything.” — [Acid Burn](https://tvtropes.org/pmwiki/pmwiki.php/Film/Hackers)
  id: totrans-split-6
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
- en: In the last few years, we’ve seen an explosion of RISC-V CPU designs, especially
    on FPGA. Thankfully, RISC-V is ideal for assembly programming with its compact,
    easy-to-learn instruction set. This series will help you learn and understand
    32-bit RISC-V instructions (RV32) and the RISC-V ABI. The first part looks at
    load immediate, addition, and subtraction. We’ll also cover sign extension and
    pseudoinstructions.
  id: totrans-split-7
  prefs: []
  type: TYPE_NORMAL
- en: Share your thoughts with @WillFlux on [Mastodon](https://mastodon.social/@WillFlux)
    or [Twitter](https://twitter.com/WillFlux). If you like what I do, [sponsor me](https://github.com/sponsors/WillGreen).
    🙏
  id: totrans-split-8
  prefs: []
  type: TYPE_NORMAL
- en: RISC-V Instruction Sets
  id: totrans-split-9
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: 'RISC-V handles processors of different sizes with separate but consistent instruction
    sets:'
  id: totrans-split-10
  prefs: []
  type: TYPE_NORMAL
- en: '**RV32** - 32-bit RISC-V with 32 general-purpose registers'
  id: totrans-split-11
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '**RV64** - 64-bit RISC-V with 32 general-purpose registers'
  id: totrans-split-12
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: '**RV32E** - Reduced 32-bit RISC-V with 16 general-purpose registers'
  id: totrans-split-13
  prefs:
  - PREF_UL
  type: TYPE_NORMAL
- en: I’ll be focusing on RV32, but the other instruction sets work in a similar way.
  id: totrans-split-14
  prefs: []
  type: TYPE_NORMAL
- en: The base **integer** instruction set for RV32 is **RV32I** ("**I**" stands for
    integer). RV32I contains the essential RISC-V instructions, such as arithmetic,
    memory access, and branching.
  id: totrans-split-15
  prefs: []
  type: TYPE_NORMAL
- en: CPU Registers
  id: totrans-split-16
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: 'RV32I has 32 general-purpose registers: **x0** to **x31**. These registers
    are 32 bits wide.'
  id: totrans-split-17
  prefs: []
  type: TYPE_NORMAL
- en: '**x0** is hard-wired to **0** (zero). You can use the other registers as you
    see fit, but there is an **ABI** (application binary interface) to make life easier
    for programmers and allow code from different developers to interoperate. My examples
    use the temporary registers **t0-t6**. I’ll cover all the ABI registers in my
    post on [functions](/posts/riscv-jump-function#rv32-abi-registers), but you don’t
    need to worry about them for now.'
  id: totrans-split-18
  prefs: []
  type: TYPE_NORMAL
- en: With that briefest of introductions out of the way, let’s get started on the
    instructions.
  id: totrans-split-19
  prefs: []
  type: TYPE_NORMAL
- en: 'It’s simple to load an immediate (constant) value into a register with load
    immediate **li**:'
  id: totrans-split-20
  prefs: []
  type: TYPE_NORMAL
- en: '**rd** is the destination register, and **imm** is a 32-bit immediate.'
  id: totrans-split-21
  prefs: []
  type: TYPE_NORMAL
- en: 'Load immediate examples:'
  id: totrans-split-22
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE0]'
  id: totrans-split-23
  prefs: []
  type: TYPE_PRE
- en: '*ProTip: Hexadecimal literals are prefixed with **0x**.*'
  id: totrans-split-24
  prefs: []
  type: TYPE_NORMAL
- en: Pseudoinstructions
  id: totrans-split-25
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
- en: RISC-V registers are 32 bits wide. RISC-V instructions are 32 bits wide. An
    instruction needs room for an opcode and registers, so it can’t hold a 32-bit
    immediate. How does **li** manage it? Load immediate is not a RISC-V instruction
    but a **pseudoinstruction**.
  id: totrans-split-26
  prefs: []
  type: TYPE_NORMAL
- en: Pseudoinstructions are translated into one or more real instructions by the
    assembler. Pseudoinstructions are syntactic sugar that makes assembly code easier
    to write *and* easier to understand. We’ll see many examples in this series, and
    you can see a complete list in [standard RISC-V pseudoinstructions](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md#-a-listing-of-standard-risc-v-pseudoinstructions).
  id: totrans-split-27
  prefs: []
  type: TYPE_NORMAL
- en: Don’t worry if this doesn’t make sense right now. We’ll come back to load immediate
    once we’ve discussed RISC-V arithmetic.
  id: totrans-split-28
  prefs: []
  type: TYPE_NORMAL
- en: Addition
  id: totrans-split-29
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: 'RISC-V has two add instructions: for adding registers together and adding an
    immediate to a register.'
  id: totrans-split-30
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE1]'
  id: totrans-split-31
  prefs: []
  type: TYPE_PRE
- en: Where **rd** is the destination register, **rs rs1 rs2** are source registers,
    and **imm** is a 12-bit immediate.
  id: totrans-split-32
  prefs: []
  type: TYPE_NORMAL
- en: 'Examples of adding registers:'
  id: totrans-split-33
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE2]'
  id: totrans-split-34
  prefs: []
  type: TYPE_PRE
- en: 'Examples of adding an immediate to a register:'
  id: totrans-split-35
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE3]'
  id: totrans-split-36
  prefs: []
  type: TYPE_PRE
- en: '**addi** can add an immediate value in the range -2048 to 2047\. RISC-V has
    no increment or decrement instructions; **addi** handles them too.'
  id: totrans-split-37
  prefs: []
  type: TYPE_NORMAL
- en: 'Not content with addition and subtraction, **addi** is also behind two common
    pseudoinstructions:'
  id: totrans-split-38
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE4]'
  id: totrans-split-39
  prefs: []
  type: TYPE_PRE
- en: The **mv** (move) instruction copies one register to another. **mv** is **addi**
    with an immediate value of 0, so nothing is added. The move instruction can only
    copy between registers, it can’t access memory.
  id: totrans-split-40
  prefs: []
  type: TYPE_NORMAL
- en: 'Move example (note the destination is the first register given):'
  id: totrans-split-41
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE5]'
  id: totrans-split-42
  prefs: []
  type: TYPE_PRE
- en: The **nop** instruction advances the program counter but makes no other changes.
    We have a standard **nop** encoding to make programmer intent clear and avoid
    the instruction being optimised away.
  id: totrans-split-43
  prefs: []
  type: TYPE_NORMAL
- en: Sign Extension
  id: totrans-split-44
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
- en: RISC-V immediates are sign-extended. The most significant bit (MSB) fills the
    remaining bits to create a 32-bit value. A 12-bit RISC-V immediate can represent
    -2048 to 2047 inclusive.
  id: totrans-split-45
  prefs: []
  type: TYPE_NORMAL
- en: 'Sign extension of -2047 decimal (MSB=1):'
  id: totrans-split-46
  prefs: []
  type: TYPE_NORMAL
- en: '`1000 0000 0000 -> 1111 1111 1111 1111 1111 1000 0000 0000`'
  id: totrans-split-47
  prefs: []
  type: TYPE_NORMAL
- en: 'Sign extension of 1033 decimal (MSB=0):'
  id: totrans-split-48
  prefs: []
  type: TYPE_NORMAL
- en: '`0100 0000 1001 -> 0000 0000 0000 0000 0000 0100 0000 1001`'
  id: totrans-split-49
  prefs: []
  type: TYPE_NORMAL
- en: Using a signed immediate, we can add and subtract with **addi** (see examples
    above) or jump forwards or backwards in our code (discussed in [Jump and Function](/posts/riscv-jump-function/)).
  id: totrans-split-50
  prefs: []
  type: TYPE_NORMAL
- en: 'RISC-V’s designers made several small decisions that have an oversized impact
    on the simplicity and power of the instruction set: sign extending immediates
    is one of them.'
  id: totrans-split-51
  prefs: []
  type: TYPE_NORMAL
- en: Subtraction
  id: totrans-split-52
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: The **sub** instruction subtracts registers. Subtracting an immediate is handled
    by **addi** (above).
  id: totrans-split-53
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE6]'
  id: totrans-split-54
  prefs: []
  type: TYPE_PRE
- en: 'The **neg** pseudoinstruction negates a register value: positive numbers become
    negative and vice-versa. Negate only takes one source register because it uses
    **sub** with the zero register **x0** as the first source.'
  id: totrans-split-55
  prefs: []
  type: TYPE_NORMAL
- en: 'Subtraction examples:'
  id: totrans-split-56
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE7]'
  id: totrans-split-57
  prefs: []
  type: TYPE_PRE
- en: '*ProTip: the destination register comes first in RISC-V assembler.*'
  id: totrans-split-58
  prefs: []
  type: TYPE_NORMAL
- en: Looking for more arithmetic? Check out my post on RISC-V [multiplication and
    division](/posts/riscv-multiply-divide/).
  id: totrans-split-59
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
- en: Load upper immediate sets the upper 20 bits of a register with an immediate
    value and zeros the lower 12 bits. Another way of looking at **lui** is that it
    left shifts the immediate by 12 bits.
  id: totrans-split-60
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE8]'
  id: totrans-split-61
  prefs: []
  type: TYPE_PRE
- en: 'This is best seen with some examples:'
  id: totrans-split-62
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE9]'
  id: totrans-split-63
  prefs: []
  type: TYPE_PRE
- en: '**lui** accepts immediates in the range 0x00000-0xFFFFF.'
  id: totrans-split-64
  prefs: []
  type: TYPE_NORMAL
- en: Your assembler will error if you use numbers outside this range, including negative
    numbers.
  id: totrans-split-65
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE10]'
  id: totrans-split-66
  prefs: []
  type: TYPE_PRE
- en: 'If out of range, GNU assembler returns `Error: lui expression not in range
    0..1048575`'
  id: totrans-split-67
  prefs: []
  type: TYPE_NORMAL
- en: Now we’ve met **addi** and **lui**, we’re ready to deconstruct **li**.
  id: totrans-split-68
  prefs: []
  type: TYPE_NORMAL
- en: Load upper immediate **lui** sets the upper 20 bits and add immediate **addi**
    adds a 12-bit immediate. Together these two instructions can load a 32-bit immediate
    into a register.
  id: totrans-split-69
  prefs: []
  type: TYPE_NORMAL
- en: 'Let’s see how the assembler does this for our earlier **li** examples:'
  id: totrans-split-70
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE11]'
  id: totrans-split-71
  prefs: []
  type: TYPE_PRE
- en: 'The first three examples fit into 12 bits, so they only need **addi**:'
  id: totrans-split-72
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE12]'
  id: totrans-split-73
  prefs: []
  type: TYPE_PRE
- en: Remember that the **x0** register is hard-wired to 0 (zero).
  id: totrans-split-74
  prefs: []
  type: TYPE_NORMAL
- en: 'The **t3** (0x100000) example fits in the upper 20 bits, so it only needs **lui**:'
  id: totrans-split-75
  prefs: []
  type: TYPE_NORMAL
- en: 'The **t4** (4100) example is a little too large for 12 bits (2^(12) + 4 = 4100),
    so we need **lui** then **addi**:'
  id: totrans-split-76
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE13]'
  id: totrans-split-77
  prefs: []
  type: TYPE_PRE
- en: 'The **t5** (0xFACE) example is a sneaky one:'
  id: totrans-split-78
  prefs: []
  type: TYPE_NORMAL
- en: '[PRE14]'
  id: totrans-split-79
  prefs: []
  type: TYPE_PRE
- en: 'The obvious answer of adding 0xACE to 0xF won’t work because **addi** sign
    extends the 12-bit immediate. Looking at 0xACE in binary, we see the most significant
    bit is 1:'
  id: totrans-split-80
  prefs: []
  type: TYPE_NORMAL
- en: '`1010 1100 1110 -> 1111 1111 1111 1111 1111 1010 1100 1110`'
  id: totrans-split-81
  prefs: []
  type: TYPE_NORMAL
- en: 'The result of the sign extension is negative: -1330 (-0x532).'
  id: totrans-split-82
  prefs: []
  type: TYPE_NORMAL
- en: '`0xF000 - 0x532 = 0xEACE`'
  id: totrans-split-83
  prefs: []
  type: TYPE_NORMAL
- en: 'To correct for the sign extension, we need to add 1 to the **lui** immediate:
    `0xF + 0x1 = 0x10`.'
  id: totrans-split-84
  prefs: []
  type: TYPE_NORMAL
- en: Any 12-bit immediate whose most significant bit is 1 will suffer from this issue.
  id: totrans-split-85
  prefs: []
  type: TYPE_NORMAL
- en: 'However, the solution is simple: use **li** and the assembler will take care
    of it for you. :)'
  id: totrans-split-86
  prefs: []
  type: TYPE_NORMAL
- en: What’s Next?
  id: totrans-split-87
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
- en: If you enjoyed this post, please [sponsor me](https://github.com/sponsors/WillGreen).
    Sponsors help me create more FPGA and RISC-V projects for everyone, *and* they
    get early access to blog posts and source code. 🙏
  id: totrans-split-88
  prefs: []
  type: TYPE_NORMAL
- en: The second part of *RISC-V Assembler* covers **[Logical Instructions](/posts/riscv-logical)**.
  id: totrans-split-89
  prefs: []
  type: TYPE_NORMAL
- en: 'Other parts of this series include: [Load Store](/posts/riscv-load-store/)
    and [Branch Set](/posts/riscv-branch-set/). Or check out all my [FPGA & RISC-V
    Tutorials](/tutorials/) and my series on early [Macintosh History](https://systemtalk.org/post/macintosh-history-8510/).'
  id: totrans-split-90
  prefs: []
  type: TYPE_NORMAL
- en: Acknowledgements
  id: totrans-split-91
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
- en: Thanks to [jtruk](https://mastodon.social/@jtruk) and [Daniel Mangum](http://danielmangum.com)
    for suggestions and corrections.
  id: totrans-split-92
  prefs: []
  type: TYPE_NORMAL
- en: References
  id: totrans-split-93
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
