<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Yeppp!: CpuMicroarchitecture Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">
  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-35967179-1']);
  _gaq.push(['_setDomainName', 'yeppp.info']);
  _gaq.push(['_trackPageview']);
  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();
</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.yeppp.info" title="Yeppp! library website"><img alt="Logo" src="yeppp-logo-doxygen.png"/></a></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Yeppp!
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_yeppp.html">Yeppp</a></li><li class="navelem"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#properties">Properties</a> &#124;
<a href="struct_yeppp_1_1_cpu_microarchitecture-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">CpuMicroarchitecture Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Type of processor microarchitecture. 
 <a href="struct_yeppp_1_1_cpu_microarchitecture.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:adb195888a5e99fb24e30dac0dae4f3de"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#adb195888a5e99fb24e30dac0dae4f3de">Equals</a> (<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> other)</td></tr>
<tr class="memdesc:adb195888a5e99fb24e30dac0dae4f3de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compares for equality with another CpuMicroarchitecture object. <a href="#adb195888a5e99fb24e30dac0dae4f3de">More...</a><br/></td></tr>
<tr class="separator:adb195888a5e99fb24e30dac0dae4f3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dc3418b3070ec9fc94ef68df91acc0"><td class="memItemLeft" align="right" valign="top">override bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a51dc3418b3070ec9fc94ef68df91acc0">Equals</a> (System.Object other)</td></tr>
<tr class="memdesc:a51dc3418b3070ec9fc94ef68df91acc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compares for equality with another object. <a href="#a51dc3418b3070ec9fc94ef68df91acc0">More...</a><br/></td></tr>
<tr class="separator:a51dc3418b3070ec9fc94ef68df91acc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e1afa2b6dee1ed3640da81d7407b42"><td class="memItemLeft" align="right" valign="top">override int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a77e1afa2b6dee1ed3640da81d7407b42">GetHashCode</a> ()</td></tr>
<tr class="memdesc:a77e1afa2b6dee1ed3640da81d7407b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a hash for the object. <a href="#a77e1afa2b6dee1ed3640da81d7407b42">More...</a><br/></td></tr>
<tr class="separator:a77e1afa2b6dee1ed3640da81d7407b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73e7c4dd1df5fd5fbf81c7764ee1533"><td class="memItemLeft" align="right" valign="top">override string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#aa73e7c4dd1df5fd5fbf81c7764ee1533">ToString</a> ()</td></tr>
<tr class="memdesc:aa73e7c4dd1df5fd5fbf81c7764ee1533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a string ID for the object. <a href="#aa73e7c4dd1df5fd5fbf81c7764ee1533">More...</a><br/></td></tr>
<tr class="separator:aa73e7c4dd1df5fd5fbf81c7764ee1533"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:aa85c687b9194efd391025063bfb2a43e"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#aa85c687b9194efd391025063bfb2a43e">Unknown</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>(0)</td></tr>
<tr class="memdesc:aa85c687b9194efd391025063bfb2a43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microarchitecture is unknown, or the library failed to get information about the microarchitecture from OS <a href="#aa85c687b9194efd391025063bfb2a43e">More...</a><br/></td></tr>
<tr class="separator:aa85c687b9194efd391025063bfb2a43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d0bfad52c45e1afd6ebc9618214fc3"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a73d0bfad52c45e1afd6ebc9618214fc3">P5</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a73d0bfad52c45e1afd6ebc9618214fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium and Pentium MMX microarchitecture. <a href="#a73d0bfad52c45e1afd6ebc9618214fc3">More...</a><br/></td></tr>
<tr class="separator:a73d0bfad52c45e1afd6ebc9618214fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3848a97fe3da3f6ebf4710b403312d12"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a3848a97fe3da3f6ebf4710b403312d12">P6</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a3848a97fe3da3f6ebf4710b403312d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium Pro, Pentium II, and Pentium III. <a href="#a3848a97fe3da3f6ebf4710b403312d12">More...</a><br/></td></tr>
<tr class="separator:a3848a97fe3da3f6ebf4710b403312d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5f4ea89950051cadccc573355a5827"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#abb5f4ea89950051cadccc573355a5827">Willamette</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:abb5f4ea89950051cadccc573355a5827"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium 4 with Willamette, Northwood, or Foster cores. <a href="#abb5f4ea89950051cadccc573355a5827">More...</a><br/></td></tr>
<tr class="separator:abb5f4ea89950051cadccc573355a5827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1ccdeb3385be636e18c0440b293490"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a7a1ccdeb3385be636e18c0440b293490">Prescott</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0004)</td></tr>
<tr class="memdesc:a7a1ccdeb3385be636e18c0440b293490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium 4 with Prescott and later cores. <a href="#a7a1ccdeb3385be636e18c0440b293490">More...</a><br/></td></tr>
<tr class="separator:a7a1ccdeb3385be636e18c0440b293490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afc62210550ad81ddd3a7cf5129cd56"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a3afc62210550ad81ddd3a7cf5129cd56">Dothan</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0005)</td></tr>
<tr class="memdesc:a3afc62210550ad81ddd3a7cf5129cd56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pentium M. <a href="#a3afc62210550ad81ddd3a7cf5129cd56">More...</a><br/></td></tr>
<tr class="separator:a3afc62210550ad81ddd3a7cf5129cd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c31e1ec811b0aa2250bbf71783cddae"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a2c31e1ec811b0aa2250bbf71783cddae">Yonah</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0006)</td></tr>
<tr class="memdesc:a2c31e1ec811b0aa2250bbf71783cddae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Core microarchitecture. <a href="#a2c31e1ec811b0aa2250bbf71783cddae">More...</a><br/></td></tr>
<tr class="separator:a2c31e1ec811b0aa2250bbf71783cddae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c60d7e690ea85f2de61892a0348ee00"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a4c60d7e690ea85f2de61892a0348ee00">Conroe</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0007)</td></tr>
<tr class="memdesc:a4c60d7e690ea85f2de61892a0348ee00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Core 2 microarchitecture on 65 nm process. <a href="#a4c60d7e690ea85f2de61892a0348ee00">More...</a><br/></td></tr>
<tr class="separator:a4c60d7e690ea85f2de61892a0348ee00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8b883a0a4f37c41e3ca4b13a0378366"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#aa8b883a0a4f37c41e3ca4b13a0378366">Penryn</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0008)</td></tr>
<tr class="memdesc:aa8b883a0a4f37c41e3ca4b13a0378366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Core 2 microarchitecture on 45 nm process. <a href="#aa8b883a0a4f37c41e3ca4b13a0378366">More...</a><br/></td></tr>
<tr class="separator:aa8b883a0a4f37c41e3ca4b13a0378366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6383be6ab56313823d33fc213d95aaa7"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a6383be6ab56313823d33fc213d95aaa7">Bonnell</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0009)</td></tr>
<tr class="memdesc:a6383be6ab56313823d33fc213d95aaa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Atom on 45 nm process. <a href="#a6383be6ab56313823d33fc213d95aaa7">More...</a><br/></td></tr>
<tr class="separator:a6383be6ab56313823d33fc213d95aaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b699d198f58f80e64a43f76e5fcbc3"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a17b699d198f58f80e64a43f76e5fcbc3">Nehalem</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000A)</td></tr>
<tr class="memdesc:a17b699d198f58f80e64a43f76e5fcbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Nehalem and Westmere microarchitectures (Core i3/i5/i7 1st gen). <a href="#a17b699d198f58f80e64a43f76e5fcbc3">More...</a><br/></td></tr>
<tr class="separator:a17b699d198f58f80e64a43f76e5fcbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7dd722bd7b1c5dc5d4be337ff498053"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#af7dd722bd7b1c5dc5d4be337ff498053">SandyBridge</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000B)</td></tr>
<tr class="memdesc:af7dd722bd7b1c5dc5d4be337ff498053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Sandy Bridge microarchitecture (Core i3/i5/i7 2nd gen). <a href="#af7dd722bd7b1c5dc5d4be337ff498053">More...</a><br/></td></tr>
<tr class="separator:af7dd722bd7b1c5dc5d4be337ff498053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561c509636da86e03d29807fd35c3aa6"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a561c509636da86e03d29807fd35c3aa6">Saltwell</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000C)</td></tr>
<tr class="memdesc:a561c509636da86e03d29807fd35c3aa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Atom on 32 nm process. <a href="#a561c509636da86e03d29807fd35c3aa6">More...</a><br/></td></tr>
<tr class="separator:a561c509636da86e03d29807fd35c3aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64efe68d9259a150cfaee469b6e16876"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a64efe68d9259a150cfaee469b6e16876">IvyBridge</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000D)</td></tr>
<tr class="memdesc:a64efe68d9259a150cfaee469b6e16876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Ivy Bridge microarchitecture (Core i3/i5/i7 3rd gen). <a href="#a64efe68d9259a150cfaee469b6e16876">More...</a><br/></td></tr>
<tr class="separator:a64efe68d9259a150cfaee469b6e16876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059268b499d003c183473cf4f15bca7d"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a059268b499d003c183473cf4f15bca7d">Haswell</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000E)</td></tr>
<tr class="memdesc:a059268b499d003c183473cf4f15bca7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Haswell microarchitecture (Core i3/i5/i7 4th gen). <a href="#a059268b499d003c183473cf4f15bca7d">More...</a><br/></td></tr>
<tr class="separator:a059268b499d003c183473cf4f15bca7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9a88f420696af6b3a5585530f74b66"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a0b9a88f420696af6b3a5585530f74b66">Silvermont</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000F)</td></tr>
<tr class="memdesc:a0b9a88f420696af6b3a5585530f74b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Silvermont microarchitecture (22 nm out-of-order Atom). <a href="#a0b9a88f420696af6b3a5585530f74b66">More...</a><br/></td></tr>
<tr class="separator:a0b9a88f420696af6b3a5585530f74b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e965cf4f944c663e7c787181b93270a"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a5e965cf4f944c663e7c787181b93270a">KnightsFerry</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0100)</td></tr>
<tr class="memdesc:a5e965cf4f944c663e7c787181b93270a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Knights Ferry HPC boards. <a href="#a5e965cf4f944c663e7c787181b93270a">More...</a><br/></td></tr>
<tr class="separator:a5e965cf4f944c663e7c787181b93270a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d90620b577b25a119bc67f91c0fc1f6"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a7d90620b577b25a119bc67f91c0fc1f6">KnightsCorner</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0101)</td></tr>
<tr class="memdesc:a7d90620b577b25a119bc67f91c0fc1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Knights Corner HPC boards (aka Xeon Phi). <a href="#a7d90620b577b25a119bc67f91c0fc1f6">More...</a><br/></td></tr>
<tr class="separator:a7d90620b577b25a119bc67f91c0fc1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6dc6e8eb9182a00adccd630053fd72"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a7e6dc6e8eb9182a00adccd630053fd72">K5</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a7e6dc6e8eb9182a00adccd630053fd72"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD K5. <a href="#a7e6dc6e8eb9182a00adccd630053fd72">More...</a><br/></td></tr>
<tr class="separator:a7e6dc6e8eb9182a00adccd630053fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9965418f1656f4e1d1cd233a7ed7b120"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a9965418f1656f4e1d1cd233a7ed7b120">K6</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a9965418f1656f4e1d1cd233a7ed7b120"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD K6 and alike. <a href="#a9965418f1656f4e1d1cd233a7ed7b120">More...</a><br/></td></tr>
<tr class="separator:a9965418f1656f4e1d1cd233a7ed7b120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206706abbd811e1f72ec97077de427cb"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a206706abbd811e1f72ec97077de427cb">K7</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:a206706abbd811e1f72ec97077de427cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Athlon and Duron. <a href="#a206706abbd811e1f72ec97077de427cb">More...</a><br/></td></tr>
<tr class="separator:a206706abbd811e1f72ec97077de427cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1daaf0cf927a132c9cdd00d0a57a7c81"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a1daaf0cf927a132c9cdd00d0a57a7c81">Geode</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0004)</td></tr>
<tr class="memdesc:a1daaf0cf927a132c9cdd00d0a57a7c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Geode GX and LX. <a href="#a1daaf0cf927a132c9cdd00d0a57a7c81">More...</a><br/></td></tr>
<tr class="separator:a1daaf0cf927a132c9cdd00d0a57a7c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e809d16c53335327ad58ee7834bff08"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a9e809d16c53335327ad58ee7834bff08">K8</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0005)</td></tr>
<tr class="memdesc:a9e809d16c53335327ad58ee7834bff08"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Athlon 64, Opteron 64. <a href="#a9e809d16c53335327ad58ee7834bff08">More...</a><br/></td></tr>
<tr class="separator:a9e809d16c53335327ad58ee7834bff08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb807b37a03525ea1d13abda9e653622"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#adb807b37a03525ea1d13abda9e653622">K10</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0006)</td></tr>
<tr class="memdesc:adb807b37a03525ea1d13abda9e653622"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD K10 (Barcelona, Istambul, Magny-Cours). <a href="#adb807b37a03525ea1d13abda9e653622">More...</a><br/></td></tr>
<tr class="separator:adb807b37a03525ea1d13abda9e653622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1a4235855f5b664215d3d9e481e021"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#adf1a4235855f5b664215d3d9e481e021">Bobcat</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0007)</td></tr>
<tr class="memdesc:adf1a4235855f5b664215d3d9e481e021"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Bobcat mobile microarchitecture. <a href="#adf1a4235855f5b664215d3d9e481e021">More...</a><br/></td></tr>
<tr class="separator:adf1a4235855f5b664215d3d9e481e021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81812d63d94be6dfc0532d95f6901ab9"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a81812d63d94be6dfc0532d95f6901ab9">Bulldozer</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0008)</td></tr>
<tr class="memdesc:a81812d63d94be6dfc0532d95f6901ab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Bulldozer microarchitecture (1st gen K15). <a href="#a81812d63d94be6dfc0532d95f6901ab9">More...</a><br/></td></tr>
<tr class="separator:a81812d63d94be6dfc0532d95f6901ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581f5ae60dddb79fda8ff37627ff1646"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a581f5ae60dddb79fda8ff37627ff1646">Piledriver</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0009)</td></tr>
<tr class="memdesc:a581f5ae60dddb79fda8ff37627ff1646"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Piledriver microarchitecture (2nd gen K15). <a href="#a581f5ae60dddb79fda8ff37627ff1646">More...</a><br/></td></tr>
<tr class="separator:a581f5ae60dddb79fda8ff37627ff1646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e17b327a2b3d3ad75192f06b14716e"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a05e17b327a2b3d3ad75192f06b14716e">Jaguar</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x000A)</td></tr>
<tr class="memdesc:a05e17b327a2b3d3ad75192f06b14716e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Jaguar mobile microarchitecture. <a href="#a05e17b327a2b3d3ad75192f06b14716e">More...</a><br/></td></tr>
<tr class="separator:a05e17b327a2b3d3ad75192f06b14716e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed03712c868f384e4663687c785290e7"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#aed03712c868f384e4663687c785290e7">Steamroller</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x000B)</td></tr>
<tr class="memdesc:aed03712c868f384e4663687c785290e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD Steamroller microarchitecture (3rd gen K15). <a href="#aed03712c868f384e4663687c785290e7">More...</a><br/></td></tr>
<tr class="separator:aed03712c868f384e4663687c785290e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834ffbae2e819bde3b8c5a12d8d448f2"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a834ffbae2e819bde3b8c5a12d8d448f2">StrongARM</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a834ffbae2e819bde3b8c5a12d8d448f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEC/Intel StrongARM processors. <a href="#a834ffbae2e819bde3b8c5a12d8d448f2">More...</a><br/></td></tr>
<tr class="separator:a834ffbae2e819bde3b8c5a12d8d448f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883b767586da471078d18bd39077f3f5"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a883b767586da471078d18bd39077f3f5">XScale</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a883b767586da471078d18bd39077f3f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel/Marvell XScale processors. <a href="#a883b767586da471078d18bd39077f3f5">More...</a><br/></td></tr>
<tr class="separator:a883b767586da471078d18bd39077f3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245156a6cfff6ae0891b3435c84f1082"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a245156a6cfff6ae0891b3435c84f1082">ARM7</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a245156a6cfff6ae0891b3435c84f1082"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM7 series. <a href="#a245156a6cfff6ae0891b3435c84f1082">More...</a><br/></td></tr>
<tr class="separator:a245156a6cfff6ae0891b3435c84f1082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a356f0aa85538add28058c587bdfc313b"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a356f0aa85538add28058c587bdfc313b">ARM9</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a356f0aa85538add28058c587bdfc313b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM9 series. <a href="#a356f0aa85538add28058c587bdfc313b">More...</a><br/></td></tr>
<tr class="separator:a356f0aa85538add28058c587bdfc313b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efa9edd5c8216e8e131c4712dad3fb0"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a4efa9edd5c8216e8e131c4712dad3fb0">ARM11</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:a4efa9edd5c8216e8e131c4712dad3fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM 1136, ARM 1156, ARM 1176, or ARM 11MPCore. <a href="#a4efa9edd5c8216e8e131c4712dad3fb0">More...</a><br/></td></tr>
<tr class="separator:a4efa9edd5c8216e8e131c4712dad3fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bff06d06cf5b5684e9c0f069d9d267f"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a2bff06d06cf5b5684e9c0f069d9d267f">CortexA5</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0004)</td></tr>
<tr class="memdesc:a2bff06d06cf5b5684e9c0f069d9d267f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A5. <a href="#a2bff06d06cf5b5684e9c0f069d9d267f">More...</a><br/></td></tr>
<tr class="separator:a2bff06d06cf5b5684e9c0f069d9d267f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39044b4179863413315bca81acc01e4"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#ae39044b4179863413315bca81acc01e4">CortexA7</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0005)</td></tr>
<tr class="memdesc:ae39044b4179863413315bca81acc01e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A7. <a href="#ae39044b4179863413315bca81acc01e4">More...</a><br/></td></tr>
<tr class="separator:ae39044b4179863413315bca81acc01e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9884f5b3eddf45b4ef31c1ee504f1a0e"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a9884f5b3eddf45b4ef31c1ee504f1a0e">CortexA8</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0006)</td></tr>
<tr class="memdesc:a9884f5b3eddf45b4ef31c1ee504f1a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A8. <a href="#a9884f5b3eddf45b4ef31c1ee504f1a0e">More...</a><br/></td></tr>
<tr class="separator:a9884f5b3eddf45b4ef31c1ee504f1a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8557bc3ade91ee754dcf97e51b9871"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#acb8557bc3ade91ee754dcf97e51b9871">CortexA9</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0007)</td></tr>
<tr class="memdesc:acb8557bc3ade91ee754dcf97e51b9871"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A9. <a href="#acb8557bc3ade91ee754dcf97e51b9871">More...</a><br/></td></tr>
<tr class="separator:acb8557bc3ade91ee754dcf97e51b9871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9124f85c3ef783efff41dff4f75f7bf4"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a9124f85c3ef783efff41dff4f75f7bf4">CortexA15</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0008)</td></tr>
<tr class="memdesc:a9124f85c3ef783efff41dff4f75f7bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Cortex-A15. <a href="#a9124f85c3ef783efff41dff4f75f7bf4">More...</a><br/></td></tr>
<tr class="separator:a9124f85c3ef783efff41dff4f75f7bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13f5f20ef18bf7c20560a6d760c90a7"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#ad13f5f20ef18bf7c20560a6d760c90a7">Scorpion</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Qualcomm.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:ad13f5f20ef18bf7c20560a6d760c90a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Qualcomm Scorpion. <a href="#ad13f5f20ef18bf7c20560a6d760c90a7">More...</a><br/></td></tr>
<tr class="separator:ad13f5f20ef18bf7c20560a6d760c90a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bb04e0d9b6bf71708ca18cbef8f47d"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#aa9bb04e0d9b6bf71708ca18cbef8f47d">Krait</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Qualcomm.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:aa9bb04e0d9b6bf71708ca18cbef8f47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Qualcomm Krait. <a href="#aa9bb04e0d9b6bf71708ca18cbef8f47d">More...</a><br/></td></tr>
<tr class="separator:aa9bb04e0d9b6bf71708ca18cbef8f47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3f3e00a88310b957172e826a11df63"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#aca3f3e00a88310b957172e826a11df63">PJ1</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Marvell.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:aca3f3e00a88310b957172e826a11df63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marvell Sheeva PJ1. <a href="#aca3f3e00a88310b957172e826a11df63">More...</a><br/></td></tr>
<tr class="separator:aca3f3e00a88310b957172e826a11df63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1db88aef5edd58f8353e98e5f21e24"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a7a1db88aef5edd58f8353e98e5f21e24">PJ4</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Marvell.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a7a1db88aef5edd58f8353e98e5f21e24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marvell Sheeva PJ4. <a href="#a7a1db88aef5edd58f8353e98e5f21e24">More...</a><br/></td></tr>
<tr class="separator:a7a1db88aef5edd58f8353e98e5f21e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164ed9503cd897b17b49e99d60ed2a82"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a164ed9503cd897b17b49e99d60ed2a82">Swift</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Apple.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a164ed9503cd897b17b49e99d60ed2a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apple A6 and A6X processors. <a href="#a164ed9503cd897b17b49e99d60ed2a82">More...</a><br/></td></tr>
<tr class="separator:a164ed9503cd897b17b49e99d60ed2a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58ddbc6470ec63d5d8c109b66e8e141"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#ad58ddbc6470ec63d5d8c109b66e8e141">Itanium</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.IA64.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:ad58ddbc6470ec63d5d8c109b66e8e141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Itanium. <a href="#ad58ddbc6470ec63d5d8c109b66e8e141">More...</a><br/></td></tr>
<tr class="separator:ad58ddbc6470ec63d5d8c109b66e8e141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f112d1dfe33898554bcb432d278ef6"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a70f112d1dfe33898554bcb432d278ef6">Itanium2</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.IA64.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a70f112d1dfe33898554bcb432d278ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Itanium 2. <a href="#a70f112d1dfe33898554bcb432d278ef6">More...</a><br/></td></tr>
<tr class="separator:a70f112d1dfe33898554bcb432d278ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9834386610ab5247f744e86615397bb"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#af9834386610ab5247f744e86615397bb">MIPS24K</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.MIPS.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:af9834386610ab5247f744e86615397bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS 24K. <a href="#af9834386610ab5247f744e86615397bb">More...</a><br/></td></tr>
<tr class="separator:af9834386610ab5247f744e86615397bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243ff56d67a2418cc340802da08014f4"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a243ff56d67a2418cc340802da08014f4">MIPS34K</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.MIPS.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:a243ff56d67a2418cc340802da08014f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS 34K. <a href="#a243ff56d67a2418cc340802da08014f4">More...</a><br/></td></tr>
<tr class="separator:a243ff56d67a2418cc340802da08014f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdbd970b060d3088ed6d34fd8acc2be"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#aacdbd970b060d3088ed6d34fd8acc2be">MIPS74K</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.MIPS.Id &lt;&lt; 16) + 0x0003)</td></tr>
<tr class="memdesc:aacdbd970b060d3088ed6d34fd8acc2be"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS 74K. <a href="#aacdbd970b060d3088ed6d34fd8acc2be">More...</a><br/></td></tr>
<tr class="separator:aacdbd970b060d3088ed6d34fd8acc2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efc3975d7dfacd62fde684f1d1b430"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a27efc3975d7dfacd62fde684f1d1b430">XBurst</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.Ingenic.Id &lt;&lt; 16) + 0x0001)</td></tr>
<tr class="memdesc:a27efc3975d7dfacd62fde684f1d1b430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ingenic XBurst. <a href="#a27efc3975d7dfacd62fde684f1d1b430">More...</a><br/></td></tr>
<tr class="separator:a27efc3975d7dfacd62fde684f1d1b430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab778971e9e597147f0b6eaada85fa305"><td class="memItemLeft" align="right" valign="top">static readonly <br class="typebreak"/>
<a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#ab778971e9e597147f0b6eaada85fa305">XBurst2</a> = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.Ingenic.Id &lt;&lt; 16) + 0x0002)</td></tr>
<tr class="memdesc:ab778971e9e597147f0b6eaada85fa305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ingenic XBurst 2. <a href="#ab778971e9e597147f0b6eaada85fa305">More...</a><br/></td></tr>
<tr class="separator:ab778971e9e597147f0b6eaada85fa305"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="properties"></a>
Properties</h2></td></tr>
<tr class="memitem:a34409fed9d39281ada2d7ec172a52f9b"><td class="memItemLeft" align="right" valign="top">string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html#a34409fed9d39281ada2d7ec172a52f9b">Description</a><code> [get]</code></td></tr>
<tr class="memdesc:a34409fed9d39281ada2d7ec172a52f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a description for the object. <a href="#a34409fed9d39281ada2d7ec172a52f9b">More...</a><br/></td></tr>
<tr class="separator:a34409fed9d39281ada2d7ec172a52f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Type of processor microarchitecture.</p>
<p>Low-level instruction performance characteristics, such as latency and throughput, are constant within microarchitecture.</p>
<p>Processors of the same microarchitecture can differ in supported instruction sets and other extensions.</p>
<dl class="section see"><dt>See Also</dt><dd>Library.GetCpuMicroarchitecture</dd></dl>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="adb195888a5e99fb24e30dac0dae4f3de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Equals </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>&#160;</td>
          <td class="paramname"><em>other</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compares for equality with another CpuMicroarchitecture object.</p>
<p>Comparison is performed by value.</p>

</div>
</div>
<a class="anchor" id="a51dc3418b3070ec9fc94ef68df91acc0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">override bool Equals </td>
          <td>(</td>
          <td class="paramtype">System.Object&#160;</td>
          <td class="paramname"><em>other</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compares for equality with another object.</p>
<p>Comparison is performed by value.</p>

</div>
</div>
<a class="anchor" id="a77e1afa2b6dee1ed3640da81d7407b42"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">override int GetHashCode </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provides a hash for the object.</p>
<p>Non-equal CpuMicroarchitecture objects are guaranteed to have different hashes.</p>

</div>
</div>
<a class="anchor" id="aa73e7c4dd1df5fd5fbf81c7764ee1533"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">override string ToString </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provides a string ID for the object.</p>
<p>The string ID starts with a Latin letter and contains only Latin letters, digits, and underscore symbol.</p>
<dl class="section see"><dt>See Also</dt><dd>Description</dd></dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="aa85c687b9194efd391025063bfb2a43e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Unknown = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>(0)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Microarchitecture is unknown, or the library failed to get information about the microarchitecture from OS</p>

</div>
</div>
<a class="anchor" id="a73d0bfad52c45e1afd6ebc9618214fc3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> P5 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pentium and Pentium MMX microarchitecture.</p>

</div>
</div>
<a class="anchor" id="a3848a97fe3da3f6ebf4710b403312d12"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> P6 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pentium Pro, Pentium II, and Pentium III.</p>

</div>
</div>
<a class="anchor" id="abb5f4ea89950051cadccc573355a5827"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Willamette = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0003)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pentium 4 with Willamette, Northwood, or Foster cores.</p>

</div>
</div>
<a class="anchor" id="a7a1ccdeb3385be636e18c0440b293490"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Prescott = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0004)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pentium 4 with Prescott and later cores.</p>

</div>
</div>
<a class="anchor" id="a3afc62210550ad81ddd3a7cf5129cd56"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Dothan = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0005)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pentium M.</p>

</div>
</div>
<a class="anchor" id="a2c31e1ec811b0aa2250bbf71783cddae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Yonah = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0006)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Core microarchitecture.</p>

</div>
</div>
<a class="anchor" id="a4c60d7e690ea85f2de61892a0348ee00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Conroe = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0007)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Core 2 microarchitecture on 65 nm process.</p>

</div>
</div>
<a class="anchor" id="aa8b883a0a4f37c41e3ca4b13a0378366"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Penryn = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0008)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Core 2 microarchitecture on 45 nm process.</p>

</div>
</div>
<a class="anchor" id="a6383be6ab56313823d33fc213d95aaa7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Bonnell = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0009)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Atom on 45 nm process.</p>

</div>
</div>
<a class="anchor" id="a17b699d198f58f80e64a43f76e5fcbc3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Nehalem = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000A)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Nehalem and Westmere microarchitectures (Core i3/i5/i7 1st gen).</p>

</div>
</div>
<a class="anchor" id="af7dd722bd7b1c5dc5d4be337ff498053"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> SandyBridge = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000B)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Sandy Bridge microarchitecture (Core i3/i5/i7 2nd gen).</p>

</div>
</div>
<a class="anchor" id="a561c509636da86e03d29807fd35c3aa6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Saltwell = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000C)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Atom on 32 nm process.</p>

</div>
</div>
<a class="anchor" id="a64efe68d9259a150cfaee469b6e16876"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> IvyBridge = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000D)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Ivy Bridge microarchitecture (Core i3/i5/i7 3rd gen).</p>

</div>
</div>
<a class="anchor" id="a059268b499d003c183473cf4f15bca7d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Haswell = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000E)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Haswell microarchitecture (Core i3/i5/i7 4th gen).</p>

</div>
</div>
<a class="anchor" id="a0b9a88f420696af6b3a5585530f74b66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Silvermont = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x000F)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Silvermont microarchitecture (22 nm out-of-order Atom).</p>

</div>
</div>
<a class="anchor" id="a5e965cf4f944c663e7c787181b93270a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> KnightsFerry = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0100)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Knights Ferry HPC boards.</p>

</div>
</div>
<a class="anchor" id="a7d90620b577b25a119bc67f91c0fc1f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> KnightsCorner = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0101)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Knights Corner HPC boards (aka Xeon Phi).</p>

</div>
</div>
<a class="anchor" id="a7e6dc6e8eb9182a00adccd630053fd72"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> K5 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD K5.</p>

</div>
</div>
<a class="anchor" id="a9965418f1656f4e1d1cd233a7ed7b120"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> K6 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD K6 and alike.</p>

</div>
</div>
<a class="anchor" id="a206706abbd811e1f72ec97077de427cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> K7 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0003)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Athlon and Duron.</p>

</div>
</div>
<a class="anchor" id="a1daaf0cf927a132c9cdd00d0a57a7c81"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Geode = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0004)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Geode GX and LX.</p>

</div>
</div>
<a class="anchor" id="a9e809d16c53335327ad58ee7834bff08"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> K8 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0005)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Athlon 64, Opteron 64.</p>

</div>
</div>
<a class="anchor" id="adb807b37a03525ea1d13abda9e653622"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> K10 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0006)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD K10 (Barcelona, Istambul, Magny-Cours).</p>

</div>
</div>
<a class="anchor" id="adf1a4235855f5b664215d3d9e481e021"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Bobcat = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0007)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Bobcat mobile microarchitecture.</p>

</div>
</div>
<a class="anchor" id="a81812d63d94be6dfc0532d95f6901ab9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Bulldozer = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0008)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Bulldozer microarchitecture (1st gen K15).</p>

</div>
</div>
<a class="anchor" id="a581f5ae60dddb79fda8ff37627ff1646"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Piledriver = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x0009)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Piledriver microarchitecture (2nd gen K15).</p>

</div>
</div>
<a class="anchor" id="a05e17b327a2b3d3ad75192f06b14716e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Jaguar = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x000A)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Jaguar mobile microarchitecture.</p>

</div>
</div>
<a class="anchor" id="aed03712c868f384e4663687c785290e7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Steamroller = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.X86.Id &lt;&lt; 24) + (CpuVendor.AMD.Id &lt;&lt; 16) + 0x000B)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AMD Steamroller microarchitecture (3rd gen K15).</p>

</div>
</div>
<a class="anchor" id="a834ffbae2e819bde3b8c5a12d8d448f2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> StrongARM = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>DEC/Intel StrongARM processors.</p>

</div>
</div>
<a class="anchor" id="a883b767586da471078d18bd39077f3f5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> XScale = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel/Marvell XScale processors.</p>

</div>
</div>
<a class="anchor" id="a245156a6cfff6ae0891b3435c84f1082"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> ARM7 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM7 series.</p>

</div>
</div>
<a class="anchor" id="a356f0aa85538add28058c587bdfc313b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> ARM9 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM9 series.</p>

</div>
</div>
<a class="anchor" id="a4efa9edd5c8216e8e131c4712dad3fb0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> ARM11 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0003)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM 1136, ARM 1156, ARM 1176, or ARM 11MPCore.</p>

</div>
</div>
<a class="anchor" id="a2bff06d06cf5b5684e9c0f069d9d267f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> CortexA5 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0004)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM Cortex-A5.</p>

</div>
</div>
<a class="anchor" id="ae39044b4179863413315bca81acc01e4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> CortexA7 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0005)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM Cortex-A7.</p>

</div>
</div>
<a class="anchor" id="a9884f5b3eddf45b4ef31c1ee504f1a0e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> CortexA8 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0006)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM Cortex-A8.</p>

</div>
</div>
<a class="anchor" id="acb8557bc3ade91ee754dcf97e51b9871"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> CortexA9 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0007)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM Cortex-A9.</p>

</div>
</div>
<a class="anchor" id="a9124f85c3ef783efff41dff4f75f7bf4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> CortexA15 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.ARM.Id &lt;&lt; 16) + 0x0008)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM Cortex-A15.</p>

</div>
</div>
<a class="anchor" id="ad13f5f20ef18bf7c20560a6d760c90a7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Scorpion = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Qualcomm.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Qualcomm Scorpion.</p>

</div>
</div>
<a class="anchor" id="aa9bb04e0d9b6bf71708ca18cbef8f47d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Krait = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Qualcomm.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Qualcomm Krait.</p>

</div>
</div>
<a class="anchor" id="aca3f3e00a88310b957172e826a11df63"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> PJ1 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Marvell.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Marvell Sheeva PJ1.</p>

</div>
</div>
<a class="anchor" id="a7a1db88aef5edd58f8353e98e5f21e24"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> PJ4 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Marvell.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Marvell Sheeva PJ4.</p>

</div>
</div>
<a class="anchor" id="a164ed9503cd897b17b49e99d60ed2a82"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Swift = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.ARM.Id &lt;&lt; 24) + (CpuVendor.Apple.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Apple A6 and A6X processors.</p>

</div>
</div>
<a class="anchor" id="ad58ddbc6470ec63d5d8c109b66e8e141"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Itanium = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.IA64.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Itanium.</p>

</div>
</div>
<a class="anchor" id="a70f112d1dfe33898554bcb432d278ef6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> Itanium2 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.IA64.Id &lt;&lt; 24) + (CpuVendor.Intel.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Intel Itanium 2.</p>

</div>
</div>
<a class="anchor" id="af9834386610ab5247f744e86615397bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> MIPS24K = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.MIPS.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MIPS 24K.</p>

</div>
</div>
<a class="anchor" id="a243ff56d67a2418cc340802da08014f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> MIPS34K = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.MIPS.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MIPS 34K.</p>

</div>
</div>
<a class="anchor" id="aacdbd970b060d3088ed6d34fd8acc2be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> MIPS74K = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.MIPS.Id &lt;&lt; 16) + 0x0003)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MIPS 74K.</p>

</div>
</div>
<a class="anchor" id="a27efc3975d7dfacd62fde684f1d1b430"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> XBurst = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.Ingenic.Id &lt;&lt; 16) + 0x0001)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ingenic XBurst.</p>

</div>
</div>
<a class="anchor" id="ab778971e9e597147f0b6eaada85fa305"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">readonly <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a> XBurst2 = new <a class="el" href="struct_yeppp_1_1_cpu_microarchitecture.html">CpuMicroarchitecture</a>((CpuArchitecture.MIPS.Id &lt;&lt; 24) + (CpuVendor.Ingenic.Id &lt;&lt; 16) + 0x0002)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ingenic XBurst 2.</p>

</div>
</div>
<h2 class="groupheader">Property Documentation</h2>
<a class="anchor" id="a34409fed9d39281ada2d7ec172a52f9b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">string Description</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provides a description for the object.</p>
<p>The description can contain spaces and non-ASCII characters.</p>
<dl class="section see"><dt>See Also</dt><dd>ToString()</dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<div class="tabs">
	<ul class="tablist">
		<li><a href="../c/index.html"><span>C/C++</span></a></li>
		<li><a href="../fortran/index.html"><span>FORTRAN</span></a></li>
		<li><a href="../java/index.html"><span>Java</span></a></li>
		<li class="current"><a href="index.html"><span>C#</span></a></li>
	</ul>
</div>
<address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.png" alt="doxygen"/></a>
</small></address>
</body>
</html>
