UART_top_module(stop_error,parity_error,RX_dataout,sel,TX_bit,TX_DATA,clk,reset);
output stop_error,parity_error;
output[7:0] RX_dataout;
input TX_bit,clk,reset;
input [1:0] sel;
input [7:0] TX_DATA;
wire TX_dataout,clock_out;
Transmitter r1(TX_dataout,clock_out,reset,TX_bit ,TX_DATA);
Baud_rate_generator r2(clock_out,sel,clk,reset);
Receiver r3(stop_error,RX_dataout,TX_dataout,clock_out,reset,parity_error);
/*Transmitter r1(TX_dataout,clk,reset,TX_bit ,TX_DATA);
Receiver r2(stop_error,RX_dataout,RX_in,clk,reset,parity_error);
Bode_rate_generator r3(clock_out,sel,clk,reset);
*/
endmodule
