/**
 * @copyright
 * Copyright 2025 Intel Corporation.
 * SPDX-License-Identifier: Apache-2.0
 *
 * @test @b mrn_pairs_sve
 * @parblock
 * SVE port of mrn_pairs: batched vector store group followed by a batched
 * vector load group from the same buffer (the SVE expression of the 8-store/
 * 8-load pairing).
 * @endparblock
 */

#include "sandstone.h"
#include <cstdint>
#include <cstring>
#include <cstdlib>

#if defined(__aarch64__)
#include <arm_sve.h>
#include <sys/auxv.h>

#ifndef HWCAP_SVE
#define HWCAP_SVE (1 << 22)
#endif
#endif

#define MRN_PAIRS_SVE_COUNT 1024

struct MrnPairsSveData {
    uint64_t *src;
};

static int mrn_pairs_sve_init(struct test *test)
{{
#if defined(__aarch64__)
    unsigned long hwcap = getauxval(AT_HWCAP);
    if ((hwcap & HWCAP_SVE) == 0) {{
        log_skip(CpuNotSupportedSkipCategory,
                 "to be implemented (placeholder): ARM SVE required for mrn_pairs_sve");
        return EXIT_SKIP;
    }}
#endif
    auto *data = static_cast<MrnPairsSveData *>(malloc(sizeof(MrnPairsSveData)));
    data->src = static_cast<uint64_t *>(aligned_alloc(64, MRN_PAIRS_SVE_COUNT * sizeof(uint64_t)));
    memset_random(data->src, MRN_PAIRS_SVE_COUNT * sizeof(uint64_t));
    test->data = data;
    return EXIT_SUCCESS;
}}

#if defined(__aarch64__)
static int mrn_pairs_sve_run(struct test *test, int cpu)
{{
    (void)cpu;
    auto *data = static_cast<MrnPairsSveData *>(test->data);
    const int lanes = svcntd();

    uint64_t *temp = static_cast<uint64_t *>(aligned_alloc(64, MRN_PAIRS_SVE_COUNT * sizeof(uint64_t)));
    uint64_t *dst  = static_cast<uint64_t *>(aligned_alloc(64, MRN_PAIRS_SVE_COUNT * sizeof(uint64_t)));

    TEST_LOOP(test, 1 << 13) {{
        for (size_t base = 0; base < MRN_PAIRS_SVE_COUNT; base += lanes) {{
            int n = (MRN_PAIRS_SVE_COUNT - base < (size_t)lanes) ? (int)(MRN_PAIRS_SVE_COUNT - base) : lanes;
            svbool_t pg = svwhilelt_b64((uint64_t)0, (uint64_t)n);
            /* 向量 store 到 temp, 立即向量 load (store->load 转发依赖) */
            svst1_u64(pg, temp + base, svld1_u64(pg, data->src + base));
            svst1_u64(pg, dst + base, svld1_u64(pg, temp + base));
        }}
        if (memcmp(dst, data->src, MRN_PAIRS_SVE_COUNT * sizeof(uint64_t)) != 0) {{
            report_fail_msg("mrn_pairs_sve data miscompare");
        }}
    }}
    free(dst);
    free(temp);
    return EXIT_SUCCESS;
}}
#else
static int mrn_pairs_sve_run(struct test *test, int cpu)
{{
    (void)test; (void)cpu;
    log_skip(CpuNotSupportedSkipCategory,
             "to be implemented (placeholder): ARM SVE required for mrn_pairs_sve");
    return EXIT_SKIP;
}}
#endif

static int mrn_pairs_sve_cleanup(struct test *test)
{{
    auto *data = static_cast<MrnPairsSveData *>(test->data);
    if (data) {{
        free(data->src);
        free(data);
    }}
    return EXIT_SUCCESS;
}}

DECLARE_TEST(mrn_pairs_sve, "SVE batched store/load pairing stress (port of mrn_pairs)")
    .test_init = mrn_pairs_sve_init,
    .test_run = mrn_pairs_sve_run,
    .test_cleanup = mrn_pairs_sve_cleanup,
    .quality_level = TEST_QUALITY_PROD,
END_DECLARE_TEST
