
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//loadkeys_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013b0 <.init>:
  4013b0:	stp	x29, x30, [sp, #-16]!
  4013b4:	mov	x29, sp
  4013b8:	bl	401dc0 <ferror@plt+0x640>
  4013bc:	ldp	x29, x30, [sp], #16
  4013c0:	ret

Disassembly of section .plt:

00000000004013d0 <memcpy@plt-0x20>:
  4013d0:	stp	x16, x30, [sp, #-16]!
  4013d4:	adrp	x16, 432000 <ferror@plt+0x30880>
  4013d8:	ldr	x17, [x16, #4088]
  4013dc:	add	x16, x16, #0xff8
  4013e0:	br	x17
  4013e4:	nop
  4013e8:	nop
  4013ec:	nop

00000000004013f0 <memcpy@plt>:
  4013f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4013f4:	ldr	x17, [x16]
  4013f8:	add	x16, x16, #0x0
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 433000 <ferror@plt+0x31880>
  401404:	ldr	x17, [x16, #8]
  401408:	add	x16, x16, #0x8
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 433000 <ferror@plt+0x31880>
  401414:	ldr	x17, [x16, #16]
  401418:	add	x16, x16, #0x10
  40141c:	br	x17

0000000000401420 <__sprintf_chk@plt>:
  401420:	adrp	x16, 433000 <ferror@plt+0x31880>
  401424:	ldr	x17, [x16, #24]
  401428:	add	x16, x16, #0x18
  40142c:	br	x17

0000000000401430 <exit@plt>:
  401430:	adrp	x16, 433000 <ferror@plt+0x31880>
  401434:	ldr	x17, [x16, #32]
  401438:	add	x16, x16, #0x20
  40143c:	br	x17

0000000000401440 <__xpg_strerror_r@plt>:
  401440:	adrp	x16, 433000 <ferror@plt+0x31880>
  401444:	ldr	x17, [x16, #40]
  401448:	add	x16, x16, #0x28
  40144c:	br	x17

0000000000401450 <readlink@plt>:
  401450:	adrp	x16, 433000 <ferror@plt+0x31880>
  401454:	ldr	x17, [x16, #48]
  401458:	add	x16, x16, #0x30
  40145c:	br	x17

0000000000401460 <fputc@plt>:
  401460:	adrp	x16, 433000 <ferror@plt+0x31880>
  401464:	ldr	x17, [x16, #56]
  401468:	add	x16, x16, #0x38
  40146c:	br	x17

0000000000401470 <__memcpy_chk@plt>:
  401470:	adrp	x16, 433000 <ferror@plt+0x31880>
  401474:	ldr	x17, [x16, #64]
  401478:	add	x16, x16, #0x40
  40147c:	br	x17

0000000000401480 <__snprintf_chk@plt>:
  401480:	adrp	x16, 433000 <ferror@plt+0x31880>
  401484:	ldr	x17, [x16, #72]
  401488:	add	x16, x16, #0x48
  40148c:	br	x17

0000000000401490 <fclose@plt>:
  401490:	adrp	x16, 433000 <ferror@plt+0x31880>
  401494:	ldr	x17, [x16, #80]
  401498:	add	x16, x16, #0x50
  40149c:	br	x17

00000000004014a0 <fopen@plt>:
  4014a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014a4:	ldr	x17, [x16, #88]
  4014a8:	add	x16, x16, #0x58
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014b4:	ldr	x17, [x16, #96]
  4014b8:	add	x16, x16, #0x60
  4014bc:	br	x17

00000000004014c0 <open@plt>:
  4014c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014c4:	ldr	x17, [x16, #104]
  4014c8:	add	x16, x16, #0x68
  4014cc:	br	x17

00000000004014d0 <__strcpy_chk@plt>:
  4014d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014d4:	ldr	x17, [x16, #112]
  4014d8:	add	x16, x16, #0x70
  4014dc:	br	x17

00000000004014e0 <popen@plt>:
  4014e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014e4:	ldr	x17, [x16, #120]
  4014e8:	add	x16, x16, #0x78
  4014ec:	br	x17

00000000004014f0 <strncmp@plt>:
  4014f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014f4:	ldr	x17, [x16, #128]
  4014f8:	add	x16, x16, #0x80
  4014fc:	br	x17

0000000000401500 <bindtextdomain@plt>:
  401500:	adrp	x16, 433000 <ferror@plt+0x31880>
  401504:	ldr	x17, [x16, #136]
  401508:	add	x16, x16, #0x88
  40150c:	br	x17

0000000000401510 <__libc_start_main@plt>:
  401510:	adrp	x16, 433000 <ferror@plt+0x31880>
  401514:	ldr	x17, [x16, #144]
  401518:	add	x16, x16, #0x90
  40151c:	br	x17

0000000000401520 <__printf_chk@plt>:
  401520:	adrp	x16, 433000 <ferror@plt+0x31880>
  401524:	ldr	x17, [x16, #152]
  401528:	add	x16, x16, #0x98
  40152c:	br	x17

0000000000401530 <memset@plt>:
  401530:	adrp	x16, 433000 <ferror@plt+0x31880>
  401534:	ldr	x17, [x16, #160]
  401538:	add	x16, x16, #0xa0
  40153c:	br	x17

0000000000401540 <__vfprintf_chk@plt>:
  401540:	adrp	x16, 433000 <ferror@plt+0x31880>
  401544:	ldr	x17, [x16, #168]
  401548:	add	x16, x16, #0xa8
  40154c:	br	x17

0000000000401550 <calloc@plt>:
  401550:	adrp	x16, 433000 <ferror@plt+0x31880>
  401554:	ldr	x17, [x16, #176]
  401558:	add	x16, x16, #0xb0
  40155c:	br	x17

0000000000401560 <strcasecmp@plt>:
  401560:	adrp	x16, 433000 <ferror@plt+0x31880>
  401564:	ldr	x17, [x16, #184]
  401568:	add	x16, x16, #0xb8
  40156c:	br	x17

0000000000401570 <realloc@plt>:
  401570:	adrp	x16, 433000 <ferror@plt+0x31880>
  401574:	ldr	x17, [x16, #192]
  401578:	add	x16, x16, #0xc0
  40157c:	br	x17

0000000000401580 <getc@plt>:
  401580:	adrp	x16, 433000 <ferror@plt+0x31880>
  401584:	ldr	x17, [x16, #200]
  401588:	add	x16, x16, #0xc8
  40158c:	br	x17

0000000000401590 <strdup@plt>:
  401590:	adrp	x16, 433000 <ferror@plt+0x31880>
  401594:	ldr	x17, [x16, #208]
  401598:	add	x16, x16, #0xd0
  40159c:	br	x17

00000000004015a0 <strerror@plt>:
  4015a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015a4:	ldr	x17, [x16, #216]
  4015a8:	add	x16, x16, #0xd8
  4015ac:	br	x17

00000000004015b0 <close@plt>:
  4015b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015b4:	ldr	x17, [x16, #224]
  4015b8:	add	x16, x16, #0xe0
  4015bc:	br	x17

00000000004015c0 <strrchr@plt>:
  4015c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015c4:	ldr	x17, [x16, #232]
  4015c8:	add	x16, x16, #0xe8
  4015cc:	br	x17

00000000004015d0 <__gmon_start__@plt>:
  4015d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015d4:	ldr	x17, [x16, #240]
  4015d8:	add	x16, x16, #0xf0
  4015dc:	br	x17

00000000004015e0 <abort@plt>:
  4015e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015e4:	ldr	x17, [x16, #248]
  4015e8:	add	x16, x16, #0xf8
  4015ec:	br	x17

00000000004015f0 <access@plt>:
  4015f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015f4:	ldr	x17, [x16, #256]
  4015f8:	add	x16, x16, #0x100
  4015fc:	br	x17

0000000000401600 <textdomain@plt>:
  401600:	adrp	x16, 433000 <ferror@plt+0x31880>
  401604:	ldr	x17, [x16, #264]
  401608:	add	x16, x16, #0x108
  40160c:	br	x17

0000000000401610 <getopt_long@plt>:
  401610:	adrp	x16, 433000 <ferror@plt+0x31880>
  401614:	ldr	x17, [x16, #272]
  401618:	add	x16, x16, #0x110
  40161c:	br	x17

0000000000401620 <__fprintf_chk@plt>:
  401620:	adrp	x16, 433000 <ferror@plt+0x31880>
  401624:	ldr	x17, [x16, #280]
  401628:	add	x16, x16, #0x118
  40162c:	br	x17

0000000000401630 <strcmp@plt>:
  401630:	adrp	x16, 433000 <ferror@plt+0x31880>
  401634:	ldr	x17, [x16, #288]
  401638:	add	x16, x16, #0x120
  40163c:	br	x17

0000000000401640 <__ctype_b_loc@plt>:
  401640:	adrp	x16, 433000 <ferror@plt+0x31880>
  401644:	ldr	x17, [x16, #296]
  401648:	add	x16, x16, #0x128
  40164c:	br	x17

0000000000401650 <strtol@plt>:
  401650:	adrp	x16, 433000 <ferror@plt+0x31880>
  401654:	ldr	x17, [x16, #304]
  401658:	add	x16, x16, #0x130
  40165c:	br	x17

0000000000401660 <fread@plt>:
  401660:	adrp	x16, 433000 <ferror@plt+0x31880>
  401664:	ldr	x17, [x16, #312]
  401668:	add	x16, x16, #0x138
  40166c:	br	x17

0000000000401670 <free@plt>:
  401670:	adrp	x16, 433000 <ferror@plt+0x31880>
  401674:	ldr	x17, [x16, #320]
  401678:	add	x16, x16, #0x140
  40167c:	br	x17

0000000000401680 <__strcat_chk@plt>:
  401680:	adrp	x16, 433000 <ferror@plt+0x31880>
  401684:	ldr	x17, [x16, #328]
  401688:	add	x16, x16, #0x148
  40168c:	br	x17

0000000000401690 <scandir@plt>:
  401690:	adrp	x16, 433000 <ferror@plt+0x31880>
  401694:	ldr	x17, [x16, #336]
  401698:	add	x16, x16, #0x150
  40169c:	br	x17

00000000004016a0 <strndup@plt>:
  4016a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016a4:	ldr	x17, [x16, #344]
  4016a8:	add	x16, x16, #0x158
  4016ac:	br	x17

00000000004016b0 <strchr@plt>:
  4016b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016b4:	ldr	x17, [x16, #352]
  4016b8:	add	x16, x16, #0x160
  4016bc:	br	x17

00000000004016c0 <fwrite@plt>:
  4016c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016c4:	ldr	x17, [x16, #360]
  4016c8:	add	x16, x16, #0x168
  4016cc:	br	x17

00000000004016d0 <clearerr@plt>:
  4016d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016d4:	ldr	x17, [x16, #368]
  4016d8:	add	x16, x16, #0x170
  4016dc:	br	x17

00000000004016e0 <dcngettext@plt>:
  4016e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016e4:	ldr	x17, [x16, #376]
  4016e8:	add	x16, x16, #0x178
  4016ec:	br	x17

00000000004016f0 <isatty@plt>:
  4016f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016f4:	ldr	x17, [x16, #384]
  4016f8:	add	x16, x16, #0x180
  4016fc:	br	x17

0000000000401700 <dcgettext@plt>:
  401700:	adrp	x16, 433000 <ferror@plt+0x31880>
  401704:	ldr	x17, [x16, #392]
  401708:	add	x16, x16, #0x188
  40170c:	br	x17

0000000000401710 <strncpy@plt>:
  401710:	adrp	x16, 433000 <ferror@plt+0x31880>
  401714:	ldr	x17, [x16, #400]
  401718:	add	x16, x16, #0x190
  40171c:	br	x17

0000000000401720 <pclose@plt>:
  401720:	adrp	x16, 433000 <ferror@plt+0x31880>
  401724:	ldr	x17, [x16, #408]
  401728:	add	x16, x16, #0x198
  40172c:	br	x17

0000000000401730 <__errno_location@plt>:
  401730:	adrp	x16, 433000 <ferror@plt+0x31880>
  401734:	ldr	x17, [x16, #416]
  401738:	add	x16, x16, #0x1a0
  40173c:	br	x17

0000000000401740 <getenv@plt>:
  401740:	adrp	x16, 433000 <ferror@plt+0x31880>
  401744:	ldr	x17, [x16, #424]
  401748:	add	x16, x16, #0x1a8
  40174c:	br	x17

0000000000401750 <__xstat@plt>:
  401750:	adrp	x16, 433000 <ferror@plt+0x31880>
  401754:	ldr	x17, [x16, #432]
  401758:	add	x16, x16, #0x1b0
  40175c:	br	x17

0000000000401760 <ioctl@plt>:
  401760:	adrp	x16, 433000 <ferror@plt+0x31880>
  401764:	ldr	x17, [x16, #440]
  401768:	add	x16, x16, #0x1b8
  40176c:	br	x17

0000000000401770 <setlocale@plt>:
  401770:	adrp	x16, 433000 <ferror@plt+0x31880>
  401774:	ldr	x17, [x16, #448]
  401778:	add	x16, x16, #0x1c0
  40177c:	br	x17

0000000000401780 <ferror@plt>:
  401780:	adrp	x16, 433000 <ferror@plt+0x31880>
  401784:	ldr	x17, [x16, #456]
  401788:	add	x16, x16, #0x1c8
  40178c:	br	x17

Disassembly of section .text:

0000000000401790 <.text>:
  401790:	sub	sp, sp, #0x250
  401794:	mov	x2, #0x1c0                 	// #448
  401798:	stp	x29, x30, [sp]
  40179c:	mov	x29, sp
  4017a0:	stp	x19, x20, [sp, #16]
  4017a4:	mov	x19, x1
  4017a8:	mov	w20, w0
  4017ac:	stp	x23, x24, [sp, #48]
  4017b0:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4017b4:	add	x23, x23, #0x290
  4017b8:	add	x1, x23, #0x20
  4017bc:	add	x0, sp, #0x90
  4017c0:	stp	x21, x22, [sp, #32]
  4017c4:	adrp	x21, 40c000 <ferror@plt+0xa880>
  4017c8:	add	x21, x21, #0x78
  4017cc:	stp	x25, x26, [sp, #64]
  4017d0:	stp	x27, x28, [sp, #80]
  4017d4:	bl	4013f0 <memcpy@plt>
  4017d8:	ldr	x0, [x19]
  4017dc:	stp	xzr, xzr, [sp, #128]
  4017e0:	bl	40bac8 <ferror@plt+0xa348>
  4017e4:	adrp	x1, 416000 <ferror@plt+0x14880>
  4017e8:	mov	w0, #0x6                   	// #6
  4017ec:	add	x1, x1, #0x368
  4017f0:	bl	401770 <setlocale@plt>
  4017f4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4017f8:	add	x1, x1, #0x60
  4017fc:	mov	x0, x21
  401800:	bl	401500 <bindtextdomain@plt>
  401804:	mov	x0, x21
  401808:	bl	401600 <textdomain@plt>
  40180c:	bl	4022f8 <ferror@plt+0xb78>
  401810:	cbz	x0, 401954 <ferror@plt+0x1d4>
  401814:	mov	x21, x0
  401818:	bl	409e80 <ferror@plt+0x8700>
  40181c:	mov	x24, x0
  401820:	cbz	x0, 40199c <ferror@plt+0x21c>
  401824:	adrp	x22, 40c000 <ferror@plt+0xa880>
  401828:	add	x22, x22, #0x80
  40182c:	mov	x27, #0x0                   	// #0
  401830:	mov	w26, #0x0                   	// #0
  401834:	mov	w25, #0x0                   	// #0
  401838:	mov	w28, #0x12                  	// #18
  40183c:	add	x3, sp, #0x90
  401840:	mov	x2, x22
  401844:	mov	x1, x19
  401848:	mov	w0, w20
  40184c:	mov	x4, #0x0                   	// #0
  401850:	bl	401610 <getopt_long@plt>
  401854:	cmn	w0, #0x1
  401858:	b.eq	4019a0 <ferror@plt+0x220>  // b.none
  40185c:	cmp	w0, #0x68
  401860:	b.eq	401968 <ferror@plt+0x1e8>  // b.none
  401864:	b.gt	40188c <ferror@plt+0x10c>
  401868:	cmp	w0, #0x61
  40186c:	b.eq	401970 <ferror@plt+0x1f0>  // b.none
  401870:	b.le	4018c8 <ferror@plt+0x148>
  401874:	cmp	w0, #0x63
  401878:	b.eq	401978 <ferror@plt+0x1f8>  // b.none
  40187c:	cmp	w0, #0x64
  401880:	b.ne	4018b8 <ferror@plt+0x138>  // b.any
  401884:	orr	w25, w25, #0x8
  401888:	b	40183c <ferror@plt+0xbc>
  40188c:	cmp	w0, #0x73
  401890:	b.eq	401980 <ferror@plt+0x200>  // b.none
  401894:	b.le	4018dc <ferror@plt+0x15c>
  401898:	cmp	w0, #0x75
  40189c:	b.eq	40195c <ferror@plt+0x1dc>  // b.none
  4018a0:	cmp	w0, #0x76
  4018a4:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  4018a8:	mov	x0, x21
  4018ac:	mov	w1, #0x6                   	// #6
  4018b0:	bl	402128 <ferror@plt+0x9a8>
  4018b4:	b	40183c <ferror@plt+0xbc>
  4018b8:	cmp	w0, #0x62
  4018bc:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  4018c0:	orr	w25, w25, #0x4
  4018c4:	b	40183c <ferror@plt+0xbc>
  4018c8:	cmp	w0, #0x43
  4018cc:	b.eq	401988 <ferror@plt+0x208>  // b.none
  4018d0:	cmp	w0, #0x56
  4018d4:	b.ne	4018fc <ferror@plt+0x17c>  // b.any
  4018d8:	bl	40bb10 <ferror@plt+0xa390>
  4018dc:	cmp	w0, #0x70
  4018e0:	b.eq	401994 <ferror@plt+0x214>  // b.none
  4018e4:	cmp	w0, #0x71
  4018e8:	b.ne	40190c <ferror@plt+0x18c>  // b.any
  4018ec:	mov	x0, x21
  4018f0:	mov	w1, #0x3                   	// #3
  4018f4:	bl	402128 <ferror@plt+0x9a8>
  4018f8:	b	40183c <ferror@plt+0xbc>
  4018fc:	cmp	w0, #0x3f
  401900:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  401904:	mov	w0, #0x40                  	// #64
  401908:	bl	401ec0 <ferror@plt+0x740>
  40190c:	cmp	w0, #0x6d
  401910:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  401914:	orr	w25, w25, #0x10
  401918:	b	40183c <ferror@plt+0xbc>
  40191c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401920:	add	x1, x1, #0x90
  401924:	adrp	x0, 433000 <ferror@plt+0x31880>
  401928:	ldr	x20, [x0, #800]
  40192c:	mov	w2, #0x5                   	// #5
  401930:	mov	x0, #0x0                   	// #0
  401934:	bl	401700 <dcgettext@plt>
  401938:	mov	x19, x0
  40193c:	bl	40bb00 <ferror@plt+0xa380>
  401940:	mov	x2, x19
  401944:	mov	x3, x0
  401948:	mov	w1, #0x1                   	// #1
  40194c:	mov	x0, x20
  401950:	bl	401620 <__fprintf_chk@plt>
  401954:	mov	w0, #0x1                   	// #1
  401958:	bl	401430 <exit@plt>
  40195c:	orr	w25, w25, #0x20
  401960:	orr	w26, w26, w28
  401964:	b	40183c <ferror@plt+0xbc>
  401968:	mov	w0, #0x0                   	// #0
  40196c:	bl	401ec0 <ferror@plt+0x740>
  401970:	orr	w25, w25, #0x2
  401974:	b	40183c <ferror@plt+0xbc>
  401978:	orr	w26, w26, #0x4
  40197c:	b	40183c <ferror@plt+0xbc>
  401980:	orr	w26, w26, #0x8
  401984:	b	40183c <ferror@plt+0xbc>
  401988:	adrp	x0, 433000 <ferror@plt+0x31880>
  40198c:	ldr	x27, [x0, #808]
  401990:	b	40183c <ferror@plt+0xbc>
  401994:	orr	w25, w25, #0x40
  401998:	b	40183c <ferror@plt+0xbc>
  40199c:	bl	40bb50 <ferror@plt+0xa3d0>
  4019a0:	mov	w1, #0x22                  	// #34
  4019a4:	and	w1, w25, w1
  4019a8:	cmp	w1, #0x22
  4019ac:	b.eq	40191c <ferror@plt+0x19c>  // b.none
  4019b0:	mov	w1, #0x14                  	// #20
  4019b4:	tst	w25, w1
  4019b8:	b.ne	401a48 <ferror@plt+0x2c8>  // b.any
  4019bc:	mov	x0, x27
  4019c0:	bl	40b7e0 <ferror@plt+0xa060>
  4019c4:	str	w0, [sp, #108]
  4019c8:	tbnz	w0, #31, 401c10 <ferror@plt+0x490>
  4019cc:	add	x2, sp, #0x78
  4019d0:	mov	x1, #0x4b44                	// #19268
  4019d4:	bl	401760 <ioctl@plt>
  4019d8:	cbnz	w0, 401c00 <ferror@plt+0x480>
  4019dc:	ldr	w0, [sp, #108]
  4019e0:	add	x2, sp, #0x7c
  4019e4:	mov	x1, #0x4b3b                	// #19259
  4019e8:	bl	401760 <ioctl@plt>
  4019ec:	cbnz	w0, 401c00 <ferror@plt+0x480>
  4019f0:	ldr	w0, [sp, #120]
  4019f4:	cmp	w0, #0x3
  4019f8:	b.eq	401cf0 <ferror@plt+0x570>  // b.none
  4019fc:	tbz	w25, #5, 401a4c <ferror@plt+0x2cc>
  401a00:	ldr	w0, [sp, #124]
  401a04:	cmp	w0, #0x1
  401a08:	b.eq	401a4c <ferror@plt+0x2cc>  // b.none
  401a0c:	adrp	x0, 433000 <ferror@plt+0x31880>
  401a10:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401a14:	add	x1, x1, #0x198
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	ldr	x28, [x0, #800]
  401a20:	mov	x0, #0x0                   	// #0
  401a24:	bl	401700 <dcgettext@plt>
  401a28:	mov	x27, x0
  401a2c:	bl	40bb00 <ferror@plt+0xa380>
  401a30:	mov	x3, x0
  401a34:	mov	x2, x27
  401a38:	mov	x0, x28
  401a3c:	mov	w1, #0x1                   	// #1
  401a40:	bl	401620 <__fprintf_chk@plt>
  401a44:	b	401a4c <ferror@plt+0x2cc>
  401a48:	str	w0, [sp, #108]
  401a4c:	mov	w1, w26
  401a50:	mov	x0, x21
  401a54:	bl	402160 <ferror@plt+0x9e0>
  401a58:	adrp	x0, 40c000 <ferror@plt+0xa880>
  401a5c:	add	x0, x0, #0x200
  401a60:	bl	401740 <getenv@plt>
  401a64:	cbz	x0, 401c9c <ferror@plt+0x51c>
  401a68:	add	x27, sp, #0x80
  401a6c:	str	x0, [sp, #128]
  401a70:	tbnz	w25, #3, 401c34 <ferror@plt+0x4b4>
  401a74:	adrp	x26, 433000 <ferror@plt+0x31880>
  401a78:	ldr	w0, [x26, #816]
  401a7c:	cmp	w0, w20
  401a80:	b.eq	401b88 <ferror@plt+0x408>  // b.none
  401a84:	mov	w20, #0xffffffff            	// #-1
  401a88:	ldrsw	x0, [x26, #816]
  401a8c:	add	x1, x23, #0x1e0
  401a90:	adrp	x26, 40f000 <ferror@plt+0xd880>
  401a94:	adrp	x28, 40c000 <ferror@plt+0xa880>
  401a98:	add	x26, x26, #0xa48
  401a9c:	add	x28, x28, #0x228
  401aa0:	add	x19, x19, x0, lsl #3
  401aa4:	str	x1, [sp, #96]
  401aa8:	b	401aec <ferror@plt+0x36c>
  401aac:	adrp	x1, 433000 <ferror@plt+0x31880>
  401ab0:	mov	x0, x22
  401ab4:	ldr	x1, [x1, #832]
  401ab8:	bl	40a908 <ferror@plt+0x9188>
  401abc:	mov	x1, x28
  401ac0:	mov	x0, x22
  401ac4:	bl	40a8d0 <ferror@plt+0x9150>
  401ac8:	mov	x1, x22
  401acc:	mov	x0, x21
  401ad0:	bl	406b58 <ferror@plt+0x53d8>
  401ad4:	mov	w20, w0
  401ad8:	mov	x0, x22
  401adc:	add	x19, x19, #0x8
  401ae0:	bl	40a960 <ferror@plt+0x91e0>
  401ae4:	cmn	w20, #0x1
  401ae8:	b.eq	401bd4 <ferror@plt+0x454>  // b.none
  401aec:	ldr	x0, [x19]
  401af0:	cbz	x0, 401ca4 <ferror@plt+0x524>
  401af4:	mov	x0, x24
  401af8:	bl	40a850 <ferror@plt+0x90d0>
  401afc:	mov	x22, x0
  401b00:	cbz	x0, 40199c <ferror@plt+0x21c>
  401b04:	ldr	x23, [x19]
  401b08:	mov	x1, x26
  401b0c:	mov	x0, x23
  401b10:	bl	401630 <strcmp@plt>
  401b14:	cbz	w0, 401aac <ferror@plt+0x32c>
  401b18:	ldr	x2, [sp, #96]
  401b1c:	mov	x0, x23
  401b20:	mov	x3, x22
  401b24:	mov	x1, x27
  401b28:	bl	40a9b8 <ferror@plt+0x9238>
  401b2c:	cbz	w0, 401ac8 <ferror@plt+0x348>
  401b30:	adrp	x0, 433000 <ferror@plt+0x31880>
  401b34:	mov	w2, #0x5                   	// #5
  401b38:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401b3c:	add	x1, x1, #0x230
  401b40:	ldr	x23, [x0, #800]
  401b44:	mov	x0, #0x0                   	// #0
  401b48:	bl	401700 <dcgettext@plt>
  401b4c:	mov	x2, x0
  401b50:	ldr	x3, [x19]
  401b54:	mov	x0, x23
  401b58:	mov	w1, #0x1                   	// #1
  401b5c:	bl	401620 <__fprintf_chk@plt>
  401b60:	mov	x0, x21
  401b64:	bl	402180 <ferror@plt+0xa00>
  401b68:	mov	x0, x24
  401b6c:	bl	409ed8 <ferror@plt+0x8758>
  401b70:	ldr	w0, [sp, #108]
  401b74:	cmn	w0, #0x1
  401b78:	b.ne	401bf4 <ferror@plt+0x474>  // b.any
  401b7c:	tbnz	w20, #31, 401954 <ferror@plt+0x1d4>
  401b80:	mov	w0, #0x0                   	// #0
  401b84:	bl	401430 <exit@plt>
  401b88:	mov	x0, x24
  401b8c:	bl	40a850 <ferror@plt+0x90d0>
  401b90:	mov	x28, x0
  401b94:	cbz	x0, 40199c <ferror@plt+0x21c>
  401b98:	adrp	x1, 433000 <ferror@plt+0x31880>
  401b9c:	ldr	x1, [x1, #832]
  401ba0:	bl	40a908 <ferror@plt+0x9188>
  401ba4:	mov	x0, x28
  401ba8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401bac:	add	x1, x1, #0x228
  401bb0:	bl	40a8d0 <ferror@plt+0x9150>
  401bb4:	mov	x1, x28
  401bb8:	mov	x0, x21
  401bbc:	bl	406b58 <ferror@plt+0x53d8>
  401bc0:	mov	w20, w0
  401bc4:	mov	x0, x28
  401bc8:	bl	40a960 <ferror@plt+0x91e0>
  401bcc:	cmn	w20, #0x1
  401bd0:	b.ne	401a88 <ferror@plt+0x308>  // b.any
  401bd4:	mov	x0, x21
  401bd8:	bl	402180 <ferror@plt+0xa00>
  401bdc:	mov	x0, x24
  401be0:	bl	409ed8 <ferror@plt+0x8758>
  401be4:	ldr	w0, [sp, #108]
  401be8:	cmn	w0, #0x1
  401bec:	b.eq	401954 <ferror@plt+0x1d4>  // b.none
  401bf0:	mov	w20, #0xffffffff            	// #-1
  401bf4:	ldr	w0, [sp, #108]
  401bf8:	bl	4015b0 <close@plt>
  401bfc:	b	401b7c <ferror@plt+0x3fc>
  401c00:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c04:	adrp	x0, 433000 <ferror@plt+0x31880>
  401c08:	add	x1, x1, #0x108
  401c0c:	b	401928 <ferror@plt+0x1a8>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0xd0
  401c20:	bl	401700 <dcgettext@plt>
  401c24:	mov	x2, x0
  401c28:	mov	w1, #0x0                   	// #0
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	40b9e0 <ferror@plt+0xa260>
  401c34:	mov	x0, x24
  401c38:	bl	40a850 <ferror@plt+0x90d0>
  401c3c:	mov	x26, x0
  401c40:	cbz	x0, 40199c <ferror@plt+0x21c>
  401c44:	adrp	x20, 40c000 <ferror@plt+0xa880>
  401c48:	add	x20, x20, #0x48
  401c4c:	mov	x0, x20
  401c50:	mov	x3, x26
  401c54:	add	x2, x23, #0x1e0
  401c58:	mov	x1, x27
  401c5c:	bl	40a9b8 <ferror@plt+0x9238>
  401c60:	cbz	w0, 401cc8 <ferror@plt+0x548>
  401c64:	adrp	x0, 433000 <ferror@plt+0x31880>
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c70:	add	x1, x1, #0x218
  401c74:	ldr	x19, [x0, #800]
  401c78:	mov	x0, #0x0                   	// #0
  401c7c:	bl	401700 <dcgettext@plt>
  401c80:	mov	x2, x0
  401c84:	mov	x3, x20
  401c88:	mov	w1, #0x1                   	// #1
  401c8c:	mov	x0, x19
  401c90:	bl	401620 <__fprintf_chk@plt>
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	bl	401430 <exit@plt>
  401c9c:	mov	x27, x23
  401ca0:	b	401a70 <ferror@plt+0x2f0>
  401ca4:	tbnz	w25, #6, 401b60 <ferror@plt+0x3e0>
  401ca8:	tbnz	w25, #2, 401d18 <ferror@plt+0x598>
  401cac:	tbz	w25, #4, 401d00 <ferror@plt+0x580>
  401cb0:	adrp	x1, 433000 <ferror@plt+0x31880>
  401cb4:	mov	x0, x21
  401cb8:	ldr	x1, [x1, #824]
  401cbc:	bl	402a78 <ferror@plt+0x12f8>
  401cc0:	mov	w20, w0
  401cc4:	b	401b60 <ferror@plt+0x3e0>
  401cc8:	mov	x1, x26
  401ccc:	mov	x0, x21
  401cd0:	bl	406b58 <ferror@plt+0x53d8>
  401cd4:	mov	w20, w0
  401cd8:	mov	x0, x26
  401cdc:	bl	40a960 <ferror@plt+0x91e0>
  401ce0:	cmn	w20, #0x1
  401ce4:	b.eq	401bd4 <ferror@plt+0x454>  // b.none
  401ce8:	adrp	x26, 433000 <ferror@plt+0x31880>
  401cec:	b	401a88 <ferror@plt+0x308>
  401cf0:	tbnz	w25, #1, 401d30 <ferror@plt+0x5b0>
  401cf4:	orr	w26, w26, #0x10
  401cf8:	eor	w26, w26, #0x2
  401cfc:	b	401a4c <ferror@plt+0x2cc>
  401d00:	ldr	w1, [sp, #108]
  401d04:	mov	x0, x21
  401d08:	ldr	w2, [sp, #120]
  401d0c:	bl	404c70 <ferror@plt+0x34f0>
  401d10:	mov	w20, w0
  401d14:	b	401b60 <ferror@plt+0x3e0>
  401d18:	adrp	x1, 433000 <ferror@plt+0x31880>
  401d1c:	mov	x0, x21
  401d20:	ldr	x1, [x1, #824]
  401d24:	bl	402900 <ferror@plt+0x1180>
  401d28:	mov	w20, w0
  401d2c:	b	401b60 <ferror@plt+0x3e0>
  401d30:	adrp	x0, 433000 <ferror@plt+0x31880>
  401d34:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401d38:	add	x1, x1, #0x130
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	ldr	x28, [x0, #800]
  401d44:	mov	x0, #0x0                   	// #0
  401d48:	bl	401700 <dcgettext@plt>
  401d4c:	mov	x27, x0
  401d50:	bl	40bb00 <ferror@plt+0xa380>
  401d54:	eor	w26, w26, #0x2
  401d58:	mov	x3, x0
  401d5c:	mov	x2, x27
  401d60:	mov	x0, x28
  401d64:	mov	w1, #0x1                   	// #1
  401d68:	bl	401620 <__fprintf_chk@plt>
  401d6c:	b	401a4c <ferror@plt+0x2cc>
  401d70:	mov	x29, #0x0                   	// #0
  401d74:	mov	x30, #0x0                   	// #0
  401d78:	mov	x5, x0
  401d7c:	ldr	x1, [sp]
  401d80:	add	x2, sp, #0x8
  401d84:	mov	x6, sp
  401d88:	movz	x0, #0x0, lsl #48
  401d8c:	movk	x0, #0x0, lsl #32
  401d90:	movk	x0, #0x40, lsl #16
  401d94:	movk	x0, #0x1790
  401d98:	movz	x3, #0x0, lsl #48
  401d9c:	movk	x3, #0x0, lsl #32
  401da0:	movk	x3, #0x40, lsl #16
  401da4:	movk	x3, #0xbc40
  401da8:	movz	x4, #0x0, lsl #48
  401dac:	movk	x4, #0x0, lsl #32
  401db0:	movk	x4, #0x40, lsl #16
  401db4:	movk	x4, #0xbcc0
  401db8:	bl	401510 <__libc_start_main@plt>
  401dbc:	bl	4015e0 <abort@plt>
  401dc0:	adrp	x0, 432000 <ferror@plt+0x30880>
  401dc4:	ldr	x0, [x0, #4040]
  401dc8:	cbz	x0, 401dd0 <ferror@plt+0x650>
  401dcc:	b	4015d0 <__gmon_start__@plt>
  401dd0:	ret
  401dd4:	adrp	x0, 433000 <ferror@plt+0x31880>
  401dd8:	add	x0, x0, #0x320
  401ddc:	adrp	x1, 433000 <ferror@plt+0x31880>
  401de0:	add	x1, x1, #0x320
  401de4:	cmp	x0, x1
  401de8:	b.eq	401e1c <ferror@plt+0x69c>  // b.none
  401dec:	stp	x29, x30, [sp, #-32]!
  401df0:	mov	x29, sp
  401df4:	adrp	x0, 40b000 <ferror@plt+0x9880>
  401df8:	ldr	x0, [x0, #3296]
  401dfc:	str	x0, [sp, #24]
  401e00:	mov	x1, x0
  401e04:	cbz	x1, 401e14 <ferror@plt+0x694>
  401e08:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e0c:	add	x0, x0, #0x320
  401e10:	blr	x1
  401e14:	ldp	x29, x30, [sp], #32
  401e18:	ret
  401e1c:	ret
  401e20:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e24:	add	x0, x0, #0x320
  401e28:	adrp	x1, 433000 <ferror@plt+0x31880>
  401e2c:	add	x1, x1, #0x320
  401e30:	sub	x0, x0, x1
  401e34:	lsr	x1, x0, #63
  401e38:	add	x0, x1, x0, asr #3
  401e3c:	cmp	xzr, x0, asr #1
  401e40:	b.eq	401e78 <ferror@plt+0x6f8>  // b.none
  401e44:	stp	x29, x30, [sp, #-32]!
  401e48:	mov	x29, sp
  401e4c:	asr	x1, x0, #1
  401e50:	adrp	x0, 40b000 <ferror@plt+0x9880>
  401e54:	ldr	x0, [x0, #3304]
  401e58:	str	x0, [sp, #24]
  401e5c:	mov	x2, x0
  401e60:	cbz	x2, 401e70 <ferror@plt+0x6f0>
  401e64:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e68:	add	x0, x0, #0x320
  401e6c:	blr	x2
  401e70:	ldp	x29, x30, [sp], #32
  401e74:	ret
  401e78:	ret
  401e7c:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e80:	ldrb	w0, [x0, #840]
  401e84:	cbnz	w0, 401ea8 <ferror@plt+0x728>
  401e88:	stp	x29, x30, [sp, #-16]!
  401e8c:	mov	x29, sp
  401e90:	bl	401dd4 <ferror@plt+0x654>
  401e94:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e98:	mov	w1, #0x1                   	// #1
  401e9c:	strb	w1, [x0, #840]
  401ea0:	ldp	x29, x30, [sp], #16
  401ea4:	ret
  401ea8:	ret
  401eac:	stp	x29, x30, [sp, #-16]!
  401eb0:	mov	x29, sp
  401eb4:	bl	401e20 <ferror@plt+0x6a0>
  401eb8:	ldp	x29, x30, [sp], #16
  401ebc:	ret
  401ec0:	stp	x29, x30, [sp, #-48]!
  401ec4:	adrp	x3, 433000 <ferror@plt+0x31880>
  401ec8:	adrp	x1, 40b000 <ferror@plt+0x9880>
  401ecc:	add	x1, x1, #0xd60
  401ed0:	mov	x29, sp
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	stp	x19, x20, [sp, #16]
  401edc:	mov	w19, w0
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	str	x21, [sp, #32]
  401ee8:	ldr	x21, [x3, #800]
  401eec:	bl	401700 <dcgettext@plt>
  401ef0:	mov	x20, x0
  401ef4:	bl	40bb00 <ferror@plt+0xa380>
  401ef8:	mov	x2, x20
  401efc:	mov	x4, x0
  401f00:	adrp	x5, 40c000 <ferror@plt+0xa880>
  401f04:	adrp	x3, 40c000 <ferror@plt+0xa880>
  401f08:	add	x5, x5, #0x48
  401f0c:	add	x3, x3, #0x58
  401f10:	mov	w1, #0x1                   	// #1
  401f14:	mov	x0, x21
  401f18:	bl	401620 <__fprintf_chk@plt>
  401f1c:	mov	w0, w19
  401f20:	bl	401430 <exit@plt>
  401f24:	nop
  401f28:	stp	x29, x30, [sp, #-96]!
  401f2c:	mov	x2, x5
  401f30:	mov	w1, #0x1                   	// #1
  401f34:	mov	x29, sp
  401f38:	ldp	x4, x5, [x6]
  401f3c:	stp	x4, x5, [sp, #32]
  401f40:	add	x3, sp, #0x20
  401f44:	ldp	x4, x5, [x6, #16]
  401f48:	str	x19, [sp, #16]
  401f4c:	mov	x19, x0
  401f50:	stp	x4, x5, [sp, #48]
  401f54:	bl	401540 <__vfprintf_chk@plt>
  401f58:	mov	x1, x19
  401f5c:	mov	w0, #0xa                   	// #10
  401f60:	ldr	x19, [sp, #16]
  401f64:	ldp	x29, x30, [sp], #96
  401f68:	b	401460 <fputc@plt>
  401f6c:	nop
  401f70:	stp	x29, x30, [sp, #-224]!
  401f74:	mov	x29, sp
  401f78:	str	q0, [sp, #80]
  401f7c:	str	q1, [sp, #96]
  401f80:	ldr	x8, [x0, #40]
  401f84:	str	q2, [sp, #112]
  401f88:	str	q3, [sp, #128]
  401f8c:	str	q4, [sp, #144]
  401f90:	str	q5, [sp, #160]
  401f94:	str	q6, [sp, #176]
  401f98:	str	q7, [sp, #192]
  401f9c:	stp	x6, x7, [sp, #208]
  401fa0:	cbz	x8, 401fdc <ferror@plt+0x85c>
  401fa4:	add	x6, sp, #0xe0
  401fa8:	stp	x6, x6, [sp, #48]
  401fac:	add	x10, sp, #0xd0
  401fb0:	mov	w9, #0xfffffff0            	// #-16
  401fb4:	mov	w7, #0xffffff80            	// #-128
  401fb8:	str	x10, [sp, #64]
  401fbc:	add	x6, sp, #0x10
  401fc0:	stp	w9, w7, [sp, #72]
  401fc4:	ldp	x10, x11, [sp, #48]
  401fc8:	ldr	x0, [x0, #48]
  401fcc:	stp	x10, x11, [sp, #16]
  401fd0:	ldp	x10, x11, [sp, #64]
  401fd4:	stp	x10, x11, [sp, #32]
  401fd8:	blr	x8
  401fdc:	ldp	x29, x30, [sp], #224
  401fe0:	ret
  401fe4:	nop
  401fe8:	stp	x29, x30, [sp, #-48]!
  401fec:	mov	x29, sp
  401ff0:	stp	x19, x20, [sp, #16]
  401ff4:	mov	x20, x2
  401ff8:	stp	x21, x22, [sp, #32]
  401ffc:	mov	x22, x0
  402000:	mov	x21, x1
  402004:	mov	x0, #0x20                  	// #32
  402008:	bl	4014b0 <malloc@plt>
  40200c:	cbz	x0, 4020a4 <ferror@plt+0x924>
  402010:	mov	x1, x20
  402014:	mov	x19, x0
  402018:	mov	x2, #0x0                   	// #0
  40201c:	bl	40ae68 <ferror@plt+0x96e8>
  402020:	mov	w20, w0
  402024:	tbnz	w0, #31, 402040 <ferror@plt+0x8c0>
  402028:	mov	w0, #0x0                   	// #0
  40202c:	str	x19, [x21]
  402030:	ldp	x19, x20, [sp, #16]
  402034:	ldp	x21, x22, [sp, #32]
  402038:	ldp	x29, x30, [sp], #48
  40203c:	ret
  402040:	ldr	w0, [x22, #56]
  402044:	cmp	w0, #0x2
  402048:	b.gt	402054 <ferror@plt+0x8d4>
  40204c:	mov	w0, #0xffffffff            	// #-1
  402050:	b	402030 <ferror@plt+0x8b0>
  402054:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402058:	add	x1, x1, #0x4b0
  40205c:	mov	w2, #0x5                   	// #5
  402060:	mov	x0, #0x0                   	// #0
  402064:	bl	401700 <dcgettext@plt>
  402068:	mov	x19, x0
  40206c:	mov	w0, w20
  402070:	bl	4015a0 <strerror@plt>
  402074:	mov	x5, x19
  402078:	mov	x6, x0
  40207c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  402080:	mov	x0, x22
  402084:	add	x4, x4, #0x4d0
  402088:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40208c:	mov	w3, #0x8d                  	// #141
  402090:	add	x2, x2, #0x4a0
  402094:	mov	w1, #0x3                   	// #3
  402098:	bl	401f70 <ferror@plt+0x7f0>
  40209c:	mov	w0, #0xffffffff            	// #-1
  4020a0:	b	402030 <ferror@plt+0x8b0>
  4020a4:	ldr	w1, [x22, #56]
  4020a8:	cmp	w1, #0x2
  4020ac:	b.le	40204c <ferror@plt+0x8cc>
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4020b8:	add	x1, x1, #0x490
  4020bc:	bl	401700 <dcgettext@plt>
  4020c0:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4020c4:	mov	x5, x0
  4020c8:	add	x4, x4, #0x4d0
  4020cc:	mov	x0, x22
  4020d0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4020d4:	mov	w3, #0x87                  	// #135
  4020d8:	add	x2, x2, #0x4a0
  4020dc:	mov	w1, #0x3                   	// #3
  4020e0:	bl	401f70 <ferror@plt+0x7f0>
  4020e4:	mov	w0, #0xffffffff            	// #-1
  4020e8:	b	402030 <ferror@plt+0x8b0>
  4020ec:	nop
  4020f0:	mov	x3, x0
  4020f4:	cbz	x0, 402104 <ferror@plt+0x984>
  4020f8:	mov	w0, #0x0                   	// #0
  4020fc:	stp	x1, x2, [x3, #40]
  402100:	ret
  402104:	mov	w0, #0xffffffff            	// #-1
  402108:	ret
  40210c:	nop
  402110:	cbz	x0, 40211c <ferror@plt+0x99c>
  402114:	ldr	w0, [x0, #56]
  402118:	ret
  40211c:	mov	w0, #0xffffffff            	// #-1
  402120:	ret
  402124:	nop
  402128:	mov	x2, x0
  40212c:	cbz	x0, 40213c <ferror@plt+0x9bc>
  402130:	mov	w0, #0x0                   	// #0
  402134:	str	w1, [x2, #56]
  402138:	ret
  40213c:	mov	w0, #0xffffffff            	// #-1
  402140:	ret
  402144:	nop
  402148:	cbz	x0, 402154 <ferror@plt+0x9d4>
  40214c:	ldr	w0, [x0]
  402150:	ret
  402154:	mov	w0, #0xffffffff            	// #-1
  402158:	ret
  40215c:	nop
  402160:	mov	x2, x0
  402164:	cbz	x0, 402174 <ferror@plt+0x9f4>
  402168:	mov	w0, #0x0                   	// #0
  40216c:	str	w1, [x2]
  402170:	ret
  402174:	mov	w0, #0xffffffff            	// #-1
  402178:	ret
  40217c:	nop
  402180:	cbz	x0, 4022f0 <ferror@plt+0xb70>
  402184:	stp	x29, x30, [sp, #-48]!
  402188:	mov	x29, sp
  40218c:	stp	x19, x20, [sp, #16]
  402190:	mov	x19, x0
  402194:	ldr	x0, [x0, #8]
  402198:	cbz	x0, 4021fc <ferror@plt+0xa7c>
  40219c:	ldr	x1, [x0, #24]
  4021a0:	cmp	x1, #0x0
  4021a4:	b.le	4021ec <ferror@plt+0xa6c>
  4021a8:	mov	x1, #0x0                   	// #0
  4021ac:	str	x21, [sp, #32]
  4021b0:	mov	w21, #0x0                   	// #0
  4021b4:	nop
  4021b8:	bl	40b078 <ferror@plt+0x98f8>
  4021bc:	add	w21, w21, #0x1
  4021c0:	mov	x20, x0
  4021c4:	cbz	x0, 4021d4 <ferror@plt+0xa54>
  4021c8:	bl	40af00 <ferror@plt+0x9780>
  4021cc:	mov	x0, x20
  4021d0:	bl	401670 <free@plt>
  4021d4:	ldr	x0, [x19, #8]
  4021d8:	mov	w1, w21
  4021dc:	ldr	x2, [x0, #24]
  4021e0:	cmp	x2, w21, uxtw
  4021e4:	b.gt	4021b8 <ferror@plt+0xa38>
  4021e8:	ldr	x21, [sp, #32]
  4021ec:	bl	40af00 <ferror@plt+0x9780>
  4021f0:	ldr	x0, [x19, #8]
  4021f4:	bl	401670 <free@plt>
  4021f8:	str	xzr, [x19, #8]
  4021fc:	ldr	x0, [x19, #16]
  402200:	cbz	x0, 40224c <ferror@plt+0xacc>
  402204:	ldr	x1, [x0, #24]
  402208:	cmp	x1, #0x0
  40220c:	b.le	40223c <ferror@plt+0xabc>
  402210:	mov	w20, #0x0                   	// #0
  402214:	mov	x1, #0x0                   	// #0
  402218:	add	w20, w20, #0x1
  40221c:	bl	40b078 <ferror@plt+0x98f8>
  402220:	cbz	x0, 402228 <ferror@plt+0xaa8>
  402224:	bl	401670 <free@plt>
  402228:	ldr	x0, [x19, #16]
  40222c:	mov	w1, w20
  402230:	ldr	x2, [x0, #24]
  402234:	cmp	x2, w20, uxtw
  402238:	b.gt	402218 <ferror@plt+0xa98>
  40223c:	bl	40af00 <ferror@plt+0x9780>
  402240:	ldr	x0, [x19, #16]
  402244:	bl	401670 <free@plt>
  402248:	str	xzr, [x19, #16]
  40224c:	ldr	x0, [x19, #24]
  402250:	cbz	x0, 40229c <ferror@plt+0xb1c>
  402254:	ldr	x1, [x0, #24]
  402258:	cmp	x1, #0x0
  40225c:	b.le	40228c <ferror@plt+0xb0c>
  402260:	mov	w20, #0x0                   	// #0
  402264:	mov	x1, #0x0                   	// #0
  402268:	add	w20, w20, #0x1
  40226c:	bl	40b078 <ferror@plt+0x98f8>
  402270:	cbz	x0, 402278 <ferror@plt+0xaf8>
  402274:	bl	401670 <free@plt>
  402278:	ldr	x0, [x19, #24]
  40227c:	mov	w1, w20
  402280:	ldr	x2, [x0, #24]
  402284:	cmp	x2, w20, uxtw
  402288:	b.gt	402268 <ferror@plt+0xae8>
  40228c:	bl	40af00 <ferror@plt+0x9780>
  402290:	ldr	x0, [x19, #24]
  402294:	bl	401670 <free@plt>
  402298:	str	xzr, [x19, #24]
  40229c:	ldr	x0, [x19, #64]
  4022a0:	cbz	x0, 4022b4 <ferror@plt+0xb34>
  4022a4:	bl	40af00 <ferror@plt+0x9780>
  4022a8:	ldr	x0, [x19, #64]
  4022ac:	bl	401670 <free@plt>
  4022b0:	str	xzr, [x19, #64]
  4022b4:	ldr	x0, [x19, #72]
  4022b8:	cbz	x0, 4022cc <ferror@plt+0xb4c>
  4022bc:	bl	40af00 <ferror@plt+0x9780>
  4022c0:	ldr	x0, [x19, #72]
  4022c4:	bl	401670 <free@plt>
  4022c8:	str	xzr, [x19, #72]
  4022cc:	ldr	x0, [x19, #32]
  4022d0:	cbz	x0, 4022d8 <ferror@plt+0xb58>
  4022d4:	bl	409ed8 <ferror@plt+0x8758>
  4022d8:	mov	x0, x19
  4022dc:	bl	401670 <free@plt>
  4022e0:	mov	w0, #0x0                   	// #0
  4022e4:	ldp	x19, x20, [sp, #16]
  4022e8:	ldp	x29, x30, [sp], #48
  4022ec:	ret
  4022f0:	mov	w0, #0xffffffff            	// #-1
  4022f4:	ret
  4022f8:	stp	x29, x30, [sp, #-32]!
  4022fc:	mov	x1, #0x1                   	// #1
  402300:	mov	x0, #0xf8                  	// #248
  402304:	mov	x29, sp
  402308:	str	x19, [sp, #16]
  40230c:	bl	401550 <calloc@plt>
  402310:	mov	x19, x0
  402314:	cbz	x0, 4023bc <ferror@plt+0xc3c>
  402318:	adrp	x2, 432000 <ferror@plt+0x30880>
  40231c:	adrp	x1, 401000 <memcpy@plt-0x3f0>
  402320:	add	x1, x1, #0xf28
  402324:	ldr	x2, [x2, #3992]
  402328:	ldr	x2, [x2]
  40232c:	bl	4020f0 <ferror@plt+0x970>
  402330:	mov	w1, #0x3                   	// #3
  402334:	mov	x0, x19
  402338:	bl	402128 <ferror@plt+0x9a8>
  40233c:	mov	x2, #0x8                   	// #8
  402340:	mov	x0, x19
  402344:	add	x1, x19, x2
  402348:	bl	401fe8 <ferror@plt+0x868>
  40234c:	tbnz	w0, #31, 4023b0 <ferror@plt+0xc30>
  402350:	add	x1, x19, #0x10
  402354:	mov	x0, x19
  402358:	mov	x2, #0x8                   	// #8
  40235c:	bl	401fe8 <ferror@plt+0x868>
  402360:	tbnz	w0, #31, 4023b0 <ferror@plt+0xc30>
  402364:	add	x1, x19, #0x18
  402368:	mov	x0, x19
  40236c:	mov	x2, #0x8                   	// #8
  402370:	bl	401fe8 <ferror@plt+0x868>
  402374:	tbnz	w0, #31, 4023b0 <ferror@plt+0xc30>
  402378:	add	x1, x19, #0x40
  40237c:	mov	x0, x19
  402380:	mov	x2, #0x1                   	// #1
  402384:	bl	401fe8 <ferror@plt+0x868>
  402388:	tbnz	w0, #31, 4023b0 <ferror@plt+0xc30>
  40238c:	add	x1, x19, #0x48
  402390:	mov	x0, x19
  402394:	mov	x2, #0x4                   	// #4
  402398:	bl	401fe8 <ferror@plt+0x868>
  40239c:	tbnz	w0, #31, 4023b0 <ferror@plt+0xc30>
  4023a0:	bl	409e80 <ferror@plt+0x8700>
  4023a4:	str	x0, [x19, #32]
  4023a8:	cbnz	x0, 4023bc <ferror@plt+0xc3c>
  4023ac:	nop
  4023b0:	mov	x0, x19
  4023b4:	mov	x19, #0x0                   	// #0
  4023b8:	bl	402180 <ferror@plt+0xa00>
  4023bc:	mov	x0, x19
  4023c0:	ldr	x19, [sp, #16]
  4023c4:	ldp	x29, x30, [sp], #32
  4023c8:	ret
  4023cc:	nop
  4023d0:	stp	x29, x30, [sp, #-48]!
  4023d4:	mov	x29, sp
  4023d8:	stp	x19, x20, [sp, #16]
  4023dc:	mov	w19, w1
  4023e0:	mov	x20, x0
  4023e4:	mov	x1, x0
  4023e8:	mov	w0, #0x27                  	// #39
  4023ec:	str	x21, [sp, #32]
  4023f0:	mov	w21, w2
  4023f4:	bl	401460 <fputc@plt>
  4023f8:	cmp	w19, #0x27
  4023fc:	mov	w0, #0x5c                  	// #92
  402400:	ccmp	w19, w0, #0x4, ne  // ne = any
  402404:	b.eq	40246c <ferror@plt+0xcec>  // b.none
  402408:	bl	401640 <__ctype_b_loc@plt>
  40240c:	ldr	x0, [x0]
  402410:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402414:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402418:	add	x2, x2, #0x4f0
  40241c:	add	x1, x1, #0x4e8
  402420:	ldrsh	w0, [x0, w19, sxtw #1]
  402424:	cmp	w0, #0x0
  402428:	csel	x2, x1, x2, lt  // lt = tstop
  40242c:	mov	w3, w19
  402430:	mov	x0, x20
  402434:	mov	w1, #0x1                   	// #1
  402438:	bl	401620 <__fprintf_chk@plt>
  40243c:	cmp	w21, #0x0
  402440:	mov	x0, x20
  402444:	ldp	x19, x20, [sp, #16]
  402448:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40244c:	ldr	x21, [sp, #32]
  402450:	add	x1, x1, #0x500
  402454:	ldp	x29, x30, [sp], #48
  402458:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40245c:	add	x2, x2, #0x4f8
  402460:	csel	x2, x2, x1, ne  // ne = any
  402464:	mov	w1, #0x1                   	// #1
  402468:	b	401620 <__fprintf_chk@plt>
  40246c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402470:	add	x2, x0, #0x4e0
  402474:	b	40242c <ferror@plt+0xcac>
  402478:	stp	x29, x30, [sp, #-96]!
  40247c:	mov	x29, sp
  402480:	stp	x19, x20, [sp, #16]
  402484:	mov	w19, w2
  402488:	mov	x20, x1
  40248c:	stp	x21, x22, [sp, #32]
  402490:	and	w22, w3, #0xff
  402494:	stp	x23, x24, [sp, #48]
  402498:	mov	x24, x0
  40249c:	mov	w0, #0x20                  	// #32
  4024a0:	bl	401460 <fputc@plt>
  4024a4:	adrp	x1, 432000 <ferror@plt+0x30880>
  4024a8:	ldr	x1, [x1, #4056]
  4024ac:	ldr	w23, [x1]
  4024b0:	cmp	w23, w19, asr #8
  4024b4:	b.le	402584 <ferror@plt+0xe04>
  4024b8:	stp	x25, x26, [sp, #64]
  4024bc:	asr	w21, w19, #8
  4024c0:	cmp	w21, #0xb
  4024c4:	str	x27, [sp, #80]
  4024c8:	b.eq	40266c <ferror@plt+0xeec>  // b.none
  4024cc:	cmp	w21, #0x0
  4024d0:	mov	w26, #0x0                   	// #0
  4024d4:	cset	w0, eq  // eq = none
  4024d8:	cmp	w22, #0x0
  4024dc:	and	w27, w19, #0xff
  4024e0:	cset	w25, eq  // eq = none
  4024e4:	cmp	w25, #0x0
  4024e8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4024ec:	b.ne	40253c <ferror@plt+0xdbc>  // b.any
  4024f0:	cbz	w22, 402660 <ferror@plt+0xee0>
  4024f4:	cmp	w26, #0x0
  4024f8:	mov	w3, w19
  4024fc:	mov	x0, x20
  402500:	adrp	x1, 40d000 <ferror@plt+0xb880>
  402504:	ldp	x19, x20, [sp, #16]
  402508:	add	x1, x1, #0x1f8
  40250c:	ldp	x21, x22, [sp, #32]
  402510:	adrp	x4, 416000 <ferror@plt+0x14880>
  402514:	ldp	x23, x24, [sp, #48]
  402518:	add	x4, x4, #0x368
  40251c:	ldp	x25, x26, [sp, #64]
  402520:	csel	x4, x4, x1, ne  // ne = any
  402524:	ldr	x27, [sp, #80]
  402528:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40252c:	ldp	x29, x30, [sp], #96
  402530:	add	x2, x2, #0x540
  402534:	mov	w1, #0x1                   	// #1
  402538:	b	401620 <__fprintf_chk@plt>
  40253c:	mov	w1, w19
  402540:	mov	x0, x24
  402544:	bl	409410 <ferror@plt+0x7c90>
  402548:	mov	x4, x0
  40254c:	cbz	x0, 4025e8 <ferror@plt+0xe68>
  402550:	mov	x0, x20
  402554:	mov	w3, #0x10                  	// #16
  402558:	sub	w3, w3, w26
  40255c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402560:	ldp	x19, x20, [sp, #16]
  402564:	add	x2, x2, #0x528
  402568:	ldp	x21, x22, [sp, #32]
  40256c:	mov	w1, #0x1                   	// #1
  402570:	ldp	x23, x24, [sp, #48]
  402574:	ldp	x25, x26, [sp, #64]
  402578:	ldr	x27, [sp, #80]
  40257c:	ldp	x29, x30, [sp], #96
  402580:	b	401620 <__fprintf_chk@plt>
  402584:	cbnz	w22, 4025c0 <ferror@plt+0xe40>
  402588:	mov	x0, x24
  40258c:	mov	w1, w19
  402590:	bl	409410 <ferror@plt+0x7c90>
  402594:	mov	x3, x0
  402598:	cbz	x0, 4025c0 <ferror@plt+0xe40>
  40259c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4025a0:	mov	x0, x20
  4025a4:	add	x2, x2, #0x508
  4025a8:	mov	w1, #0x1                   	// #1
  4025ac:	ldp	x19, x20, [sp, #16]
  4025b0:	ldp	x21, x22, [sp, #32]
  4025b4:	ldp	x23, x24, [sp, #48]
  4025b8:	ldp	x29, x30, [sp], #96
  4025bc:	b	401620 <__fprintf_chk@plt>
  4025c0:	eor	w3, w19, #0xf000
  4025c4:	mov	x0, x20
  4025c8:	ldp	x19, x20, [sp, #16]
  4025cc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4025d0:	ldp	x21, x22, [sp, #32]
  4025d4:	add	x2, x2, #0x510
  4025d8:	ldp	x23, x24, [sp, #48]
  4025dc:	mov	w1, #0x1                   	// #1
  4025e0:	ldp	x29, x30, [sp], #96
  4025e4:	b	401620 <__fprintf_chk@plt>
  4025e8:	cmp	w23, w21
  4025ec:	b.le	4024f4 <ferror@plt+0xd74>
  4025f0:	mov	w1, w21
  4025f4:	mov	x0, x24
  4025f8:	bl	409278 <ferror@plt+0x7af8>
  4025fc:	cmp	w0, w27
  402600:	b.gt	402688 <ferror@plt+0xf08>
  402604:	cmp	w25, #0x0
  402608:	ccmp	w21, #0x8, #0x0, ne  // ne = any
  40260c:	b.ne	4024f4 <ferror@plt+0xd74>  // b.any
  402610:	tbnz	w19, #7, 4024f4 <ferror@plt+0xd74>
  402614:	mov	x0, x24
  402618:	mov	w1, #0x0                   	// #0
  40261c:	bl	409278 <ferror@plt+0x7af8>
  402620:	cmp	w0, w27
  402624:	b.le	4024f4 <ferror@plt+0xd74>
  402628:	mov	w2, w27
  40262c:	mov	x0, x24
  402630:	mov	w1, #0x0                   	// #0
  402634:	bl	409320 <ferror@plt+0x7ba0>
  402638:	mov	x3, x0
  40263c:	ldrb	w0, [x0]
  402640:	cbz	w0, 4024f4 <ferror@plt+0xd74>
  402644:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402648:	mov	x0, x20
  40264c:	add	x2, x2, #0x530
  402650:	mov	w1, #0x1                   	// #1
  402654:	ldp	x25, x26, [sp, #64]
  402658:	ldr	x27, [sp, #80]
  40265c:	b	4025ac <ferror@plt+0xe2c>
  402660:	cmp	w23, w21
  402664:	b.le	402604 <ferror@plt+0xe84>
  402668:	b	4025f0 <ferror@plt+0xe70>
  40266c:	mov	x1, x20
  402670:	mov	w0, #0x2b                  	// #43
  402674:	bl	401460 <fputc@plt>
  402678:	mov	w21, #0x0                   	// #0
  40267c:	mov	w0, #0x1                   	// #1
  402680:	mov	w26, w0
  402684:	b	4024d8 <ferror@plt+0xd58>
  402688:	mov	w2, w27
  40268c:	mov	w1, w21
  402690:	mov	x0, x24
  402694:	bl	409320 <ferror@plt+0x7ba0>
  402698:	mov	x4, x0
  40269c:	ldrb	w0, [x0]
  4026a0:	cbz	w0, 402604 <ferror@plt+0xe84>
  4026a4:	b	402550 <ferror@plt+0xdd0>
  4026a8:	stp	x29, x30, [sp, #-80]!
  4026ac:	mov	x29, sp
  4026b0:	stp	x19, x20, [sp, #16]
  4026b4:	mov	x19, x1
  4026b8:	stp	x21, x22, [sp, #32]
  4026bc:	mov	x22, x0
  4026c0:	stp	x23, x24, [sp, #48]
  4026c4:	mov	w23, w2
  4026c8:	mov	w24, w3
  4026cc:	stp	x25, x26, [sp, #64]
  4026d0:	and	w25, w5, #0xff
  4026d4:	cbnz	w4, 40273c <ferror@plt+0xfbc>
  4026d8:	mov	x3, x1
  4026dc:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4026e0:	mov	x2, #0x6                   	// #6
  4026e4:	add	x0, x0, #0x570
  4026e8:	mov	x1, #0x1                   	// #1
  4026ec:	bl	4016c0 <fwrite@plt>
  4026f0:	mov	w3, w24
  4026f4:	mov	x0, x19
  4026f8:	mov	w1, #0x1                   	// #1
  4026fc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402700:	add	x2, x2, #0x560
  402704:	bl	401620 <__fprintf_chk@plt>
  402708:	mov	w3, w25
  40270c:	mov	w2, w23
  402710:	mov	x1, x19
  402714:	mov	x0, x22
  402718:	bl	402478 <ferror@plt+0xcf8>
  40271c:	mov	x1, x19
  402720:	mov	w0, #0xa                   	// #10
  402724:	ldp	x19, x20, [sp, #16]
  402728:	ldp	x21, x22, [sp, #32]
  40272c:	ldp	x23, x24, [sp, #48]
  402730:	ldp	x25, x26, [sp, #64]
  402734:	ldp	x29, x30, [sp], #80
  402738:	b	401460 <fputc@plt>
  40273c:	adrp	x21, 432000 <ferror@plt+0x30880>
  402740:	mov	w20, w4
  402744:	mov	w0, #0x9                   	// #9
  402748:	bl	401460 <fputc@plt>
  40274c:	ldr	x21, [x21, #4016]
  402750:	ldr	x3, [x21]
  402754:	cbz	x3, 4026f0 <ferror@plt+0xf70>
  402758:	adrp	x26, 40c000 <ferror@plt+0xa880>
  40275c:	add	x26, x26, #0x558
  402760:	b	40276c <ferror@plt+0xfec>
  402764:	ldr	x3, [x21, #16]!
  402768:	cbz	x3, 4026f0 <ferror@plt+0xf70>
  40276c:	ldr	w0, [x21, #8]
  402770:	asr	w0, w20, w0
  402774:	tbz	w0, #0, 402764 <ferror@plt+0xfe4>
  402778:	mov	x2, x26
  40277c:	mov	x0, x19
  402780:	mov	w1, #0x1                   	// #1
  402784:	bl	401620 <__fprintf_chk@plt>
  402788:	b	402764 <ferror@plt+0xfe4>
  40278c:	nop
  402790:	stp	x29, x30, [sp, #-64]!
  402794:	mov	x29, sp
  402798:	stp	x19, x20, [sp, #16]
  40279c:	ands	w20, w0, #0xff
  4027a0:	stp	x21, x22, [sp, #32]
  4027a4:	b.eq	402830 <ferror@plt+0x10b0>  // b.none
  4027a8:	adrp	x22, 433000 <ferror@plt+0x31880>
  4027ac:	adrp	x21, 429000 <ferror@plt+0x27880>
  4027b0:	add	x3, x22, #0x350
  4027b4:	add	x21, x21, #0x88
  4027b8:	strb	wzr, [x22, #848]
  4027bc:	mov	x19, #0x0                   	// #0
  4027c0:	str	x23, [sp, #48]
  4027c4:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4027c8:	add	x23, x23, #0x580
  4027cc:	b	4027f0 <ferror@plt+0x1070>
  4027d0:	ldr	x1, [x21, x19, lsl #3]
  4027d4:	mov	x0, x3
  4027d8:	mov	x2, #0x3c                  	// #60
  4027dc:	bl	401680 <__strcat_chk@plt>
  4027e0:	mov	x3, x0
  4027e4:	add	x19, x19, #0x1
  4027e8:	cmp	x19, #0x8
  4027ec:	b.eq	402818 <ferror@plt+0x1098>  // b.none
  4027f0:	asr	w0, w20, w19
  4027f4:	tbz	w0, #0, 4027e4 <ferror@plt+0x1064>
  4027f8:	ldrb	w0, [x3]
  4027fc:	cbz	w0, 4027d0 <ferror@plt+0x1050>
  402800:	mov	x0, x3
  402804:	mov	x1, x23
  402808:	mov	x2, #0x3c                  	// #60
  40280c:	bl	401680 <__strcat_chk@plt>
  402810:	mov	x3, x0
  402814:	b	4027d0 <ferror@plt+0x1050>
  402818:	add	x0, x22, #0x350
  40281c:	ldp	x19, x20, [sp, #16]
  402820:	ldp	x21, x22, [sp, #32]
  402824:	ldr	x23, [sp, #48]
  402828:	ldp	x29, x30, [sp], #64
  40282c:	ret
  402830:	adrp	x22, 433000 <ferror@plt+0x31880>
  402834:	mov	x2, #0x3c                  	// #60
  402838:	add	x0, x22, #0x350
  40283c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402840:	add	x1, x1, #0x578
  402844:	bl	401680 <__strcat_chk@plt>
  402848:	add	x0, x22, #0x350
  40284c:	ldp	x19, x20, [sp, #16]
  402850:	ldp	x21, x22, [sp, #32]
  402854:	ldp	x29, x30, [sp], #64
  402858:	ret
  40285c:	nop
  402860:	stp	x29, x30, [sp, #-32]!
  402864:	mov	x29, sp
  402868:	stp	x19, x20, [sp, #16]
  40286c:	mov	w19, w1
  402870:	mov	x20, x0
  402874:	mov	x1, x0
  402878:	mov	w0, #0x27                  	// #39
  40287c:	bl	401460 <fputc@plt>
  402880:	cmp	w19, #0x27
  402884:	mov	w0, #0x5c                  	// #92
  402888:	ccmp	w19, w0, #0x4, ne  // ne = any
  40288c:	b.eq	4028c4 <ferror@plt+0x1144>  // b.none
  402890:	bl	401640 <__ctype_b_loc@plt>
  402894:	ldr	x0, [x0]
  402898:	ldrsh	w0, [x0, w19, sxtw #1]
  40289c:	tbnz	w0, #31, 4028f0 <ferror@plt+0x1170>
  4028a0:	mov	w0, #0x7f                  	// #127
  4028a4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4028a8:	cmp	w19, #0x20
  4028ac:	ccmp	w19, w0, #0x2, ne  // ne = any
  4028b0:	add	x0, x2, #0x4e8
  4028b4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4028b8:	add	x2, x2, #0x4f0
  4028bc:	csel	x2, x2, x0, ls  // ls = plast
  4028c0:	b	4028cc <ferror@plt+0x114c>
  4028c4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4028c8:	add	x2, x2, #0x4e0
  4028cc:	mov	w3, w19
  4028d0:	mov	x0, x20
  4028d4:	mov	w1, #0x1                   	// #1
  4028d8:	bl	401620 <__fprintf_chk@plt>
  4028dc:	mov	x1, x20
  4028e0:	mov	w0, #0x27                  	// #39
  4028e4:	ldp	x19, x20, [sp, #16]
  4028e8:	ldp	x29, x30, [sp], #32
  4028ec:	b	401460 <fputc@plt>
  4028f0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4028f4:	add	x2, x2, #0x4e8
  4028f8:	b	4028cc <ferror@plt+0x114c>
  4028fc:	nop
  402900:	stp	x29, x30, [sp, #-80]!
  402904:	mov	x29, sp
  402908:	stp	x21, x22, [sp, #32]
  40290c:	mov	x21, x1
  402910:	mov	x1, #0x6b62                	// #27490
  402914:	movk	x1, #0x7965, lsl #16
  402918:	stp	x19, x20, [sp, #16]
  40291c:	movk	x1, #0x616d, lsl #32
  402920:	movk	x1, #0x70, lsl #48
  402924:	mov	x20, x0
  402928:	str	x1, [sp, #72]
  40292c:	bl	404448 <ferror@plt+0x2cc8>
  402930:	tbnz	w0, #31, 4029a8 <ferror@plt+0x1228>
  402934:	mov	x3, x21
  402938:	add	x0, sp, #0x48
  40293c:	mov	x2, #0x1                   	// #1
  402940:	mov	x1, #0x7                   	// #7
  402944:	bl	4016c0 <fwrite@plt>
  402948:	cmp	x0, #0x1
  40294c:	b.ne	40299c <ferror@plt+0x121c>  // b.any
  402950:	add	x22, sp, #0x44
  402954:	mov	w19, #0x0                   	// #0
  402958:	b	402964 <ferror@plt+0x11e4>
  40295c:	cmp	w19, #0x100
  402960:	b.eq	4029f8 <ferror@plt+0x1278>  // b.none
  402964:	mov	w1, w19
  402968:	mov	x0, x20
  40296c:	bl	403e48 <ferror@plt+0x26c8>
  402970:	cmp	w0, #0x0
  402974:	cset	w4, ne  // ne = any
  402978:	mov	x2, #0x1                   	// #1
  40297c:	mov	x3, x21
  402980:	mov	x1, x2
  402984:	mov	x0, x22
  402988:	add	w19, w19, #0x1
  40298c:	strb	w4, [sp, #68]
  402990:	bl	4016c0 <fwrite@plt>
  402994:	cmp	x0, #0x1
  402998:	b.eq	40295c <ferror@plt+0x11dc>  // b.none
  40299c:	ldr	w0, [x20, #56]
  4029a0:	cmp	w0, #0x2
  4029a4:	b.gt	4029bc <ferror@plt+0x123c>
  4029a8:	mov	w0, #0xffffffff            	// #-1
  4029ac:	ldp	x19, x20, [sp, #16]
  4029b0:	ldp	x21, x22, [sp, #32]
  4029b4:	ldp	x29, x30, [sp], #80
  4029b8:	ret
  4029bc:	mov	w2, #0x5                   	// #5
  4029c0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4029c4:	mov	x0, #0x0                   	// #0
  4029c8:	add	x1, x1, #0x588
  4029cc:	bl	401700 <dcgettext@plt>
  4029d0:	mov	x5, x0
  4029d4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4029d8:	mov	x0, x20
  4029dc:	add	x4, x4, #0xa80
  4029e0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4029e4:	mov	w3, #0x55                  	// #85
  4029e8:	add	x2, x2, #0x5a8
  4029ec:	mov	w1, #0x3                   	// #3
  4029f0:	bl	401f70 <ferror@plt+0x7f0>
  4029f4:	b	4029a8 <ferror@plt+0x1228>
  4029f8:	str	x23, [sp, #48]
  4029fc:	mov	w23, #0x0                   	// #0
  402a00:	mov	w1, w23
  402a04:	mov	x0, x20
  402a08:	bl	403e48 <ferror@plt+0x26c8>
  402a0c:	cbnz	w0, 402a28 <ferror@plt+0x12a8>
  402a10:	add	w23, w23, #0x1
  402a14:	cmp	w23, #0x100
  402a18:	b.ne	402a00 <ferror@plt+0x1280>  // b.any
  402a1c:	mov	w0, #0x0                   	// #0
  402a20:	ldr	x23, [sp, #48]
  402a24:	b	4029ac <ferror@plt+0x122c>
  402a28:	mov	w19, #0x0                   	// #0
  402a2c:	b	402a38 <ferror@plt+0x12b8>
  402a30:	cmp	w19, #0x80
  402a34:	b.eq	402a10 <ferror@plt+0x1290>  // b.none
  402a38:	mov	w2, w19
  402a3c:	mov	w1, w23
  402a40:	mov	x0, x20
  402a44:	bl	404010 <ferror@plt+0x2890>
  402a48:	mov	w4, w0
  402a4c:	mov	x3, x21
  402a50:	mov	x0, x22
  402a54:	mov	x2, #0x1                   	// #1
  402a58:	mov	x1, #0x4                   	// #4
  402a5c:	add	w19, w19, #0x1
  402a60:	str	w4, [sp, #68]
  402a64:	bl	4016c0 <fwrite@plt>
  402a68:	cmp	x0, #0x1
  402a6c:	b.eq	402a30 <ferror@plt+0x12b0>  // b.none
  402a70:	ldr	x23, [sp, #48]
  402a74:	b	40299c <ferror@plt+0x121c>
  402a78:	sub	sp, sp, #0x860
  402a7c:	stp	x29, x30, [sp]
  402a80:	mov	x29, sp
  402a84:	stp	x19, x20, [sp, #16]
  402a88:	mov	x20, x1
  402a8c:	stp	x21, x22, [sp, #32]
  402a90:	mov	x22, x0
  402a94:	bl	404448 <ferror@plt+0x2cc8>
  402a98:	tbnz	w0, #31, 40323c <ferror@plt+0x1abc>
  402a9c:	mov	x3, x20
  402aa0:	mov	x2, #0x41                  	// #65
  402aa4:	mov	x1, #0x1                   	// #1
  402aa8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402aac:	add	x0, x0, #0x5b8
  402ab0:	stp	x23, x24, [sp, #48]
  402ab4:	mov	w21, #0x0                   	// #0
  402ab8:	stp	x25, x26, [sp, #64]
  402abc:	bl	4016c0 <fwrite@plt>
  402ac0:	mov	x3, x20
  402ac4:	mov	x2, #0x42                  	// #66
  402ac8:	mov	x1, #0x1                   	// #1
  402acc:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402ad0:	add	x0, x0, #0x600
  402ad4:	bl	4016c0 <fwrite@plt>
  402ad8:	adrp	x24, 40c000 <ferror@plt+0xa880>
  402adc:	mov	x3, x20
  402ae0:	mov	x2, #0x1c                  	// #28
  402ae4:	mov	x1, #0x1                   	// #1
  402ae8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402aec:	add	x0, x0, #0x648
  402af0:	bl	4016c0 <fwrite@plt>
  402af4:	mov	x3, x20
  402af8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402afc:	mov	x2, #0x17                  	// #23
  402b00:	add	x0, x0, #0x668
  402b04:	mov	x1, #0x1                   	// #1
  402b08:	adrp	x23, 40c000 <ferror@plt+0xa880>
  402b0c:	add	x24, x24, #0x688
  402b10:	add	x23, x23, #0x6b0
  402b14:	bl	4016c0 <fwrite@plt>
  402b18:	b	402b28 <ferror@plt+0x13a8>
  402b1c:	add	w21, w21, #0x1
  402b20:	cmp	w21, #0x100
  402b24:	b.eq	402be4 <ferror@plt+0x1464>  // b.none
  402b28:	mov	w1, w21
  402b2c:	mov	x0, x22
  402b30:	bl	403e48 <ferror@plt+0x26c8>
  402b34:	cbz	w0, 402b1c <ferror@plt+0x139c>
  402b38:	cbz	w21, 402b54 <ferror@plt+0x13d4>
  402b3c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402b40:	mov	x3, x20
  402b44:	add	x0, x0, #0x680
  402b48:	mov	x2, #0x7                   	// #7
  402b4c:	mov	x1, #0x1                   	// #1
  402b50:	bl	4016c0 <fwrite@plt>
  402b54:	mov	w0, w21
  402b58:	bl	402790 <ferror@plt+0x1010>
  402b5c:	mov	x2, x24
  402b60:	mov	x3, x0
  402b64:	mov	w19, #0x0                   	// #0
  402b68:	mov	x0, x20
  402b6c:	mov	w1, #0x1                   	// #1
  402b70:	bl	401620 <__fprintf_chk@plt>
  402b74:	b	402ba8 <ferror@plt+0x1428>
  402b78:	mov	w2, w19
  402b7c:	mov	w1, w21
  402b80:	mov	x0, x22
  402b84:	bl	404010 <ferror@plt+0x2890>
  402b88:	add	w19, w19, #0x1
  402b8c:	eor	w3, w0, #0xf000
  402b90:	mov	x2, x23
  402b94:	mov	x0, x20
  402b98:	mov	w1, #0x1                   	// #1
  402b9c:	bl	401620 <__fprintf_chk@plt>
  402ba0:	cmp	w19, #0x100
  402ba4:	b.eq	402bc0 <ferror@plt+0x1440>  // b.none
  402ba8:	tst	x19, #0x7
  402bac:	b.ne	402b78 <ferror@plt+0x13f8>  // b.any
  402bb0:	mov	x1, x20
  402bb4:	mov	w0, #0xa                   	// #10
  402bb8:	bl	401460 <fputc@plt>
  402bbc:	b	402b78 <ferror@plt+0x13f8>
  402bc0:	mov	x3, x20
  402bc4:	add	w21, w21, #0x1
  402bc8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402bcc:	mov	x2, #0x5                   	// #5
  402bd0:	add	x0, x0, #0x6c0
  402bd4:	mov	x1, #0x1                   	// #1
  402bd8:	bl	4016c0 <fwrite@plt>
  402bdc:	cmp	w21, #0x100
  402be0:	b.ne	402b28 <ferror@plt+0x13a8>  // b.any
  402be4:	mov	w19, #0xff                  	// #255
  402be8:	b	402bf4 <ferror@plt+0x1474>
  402bec:	subs	w19, w19, #0x1
  402bf0:	b.eq	402c04 <ferror@plt+0x1484>  // b.none
  402bf4:	mov	w1, w19
  402bf8:	mov	x0, x22
  402bfc:	bl	403e48 <ferror@plt+0x26c8>
  402c00:	cbz	w0, 402bec <ferror@plt+0x146c>
  402c04:	mov	x2, #0x24                  	// #36
  402c08:	mov	x3, x20
  402c0c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402c10:	mov	x1, #0x1                   	// #1
  402c14:	add	x0, x0, #0x6c8
  402c18:	bl	4016c0 <fwrite@plt>
  402c1c:	adrp	x23, 40c000 <ferror@plt+0xa880>
  402c20:	adrp	x25, 40c000 <ferror@plt+0xa880>
  402c24:	adrp	x24, 40c000 <ferror@plt+0xa880>
  402c28:	add	w26, w19, #0x1
  402c2c:	add	x2, x23, #0x5b0
  402c30:	add	x25, x25, #0x6f8
  402c34:	add	x24, x24, #0x6f0
  402c38:	mov	w21, #0x0                   	// #0
  402c3c:	b	402c78 <ferror@plt+0x14f8>
  402c40:	bl	402790 <ferror@plt+0x1010>
  402c44:	add	w21, w21, #0x1
  402c48:	mov	x3, x0
  402c4c:	mov	x2, x24
  402c50:	mov	x0, x20
  402c54:	mov	w1, #0x1                   	// #1
  402c58:	bl	401620 <__fprintf_chk@plt>
  402c5c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  402c60:	add	x2, x23, #0x5b0
  402c64:	add	x0, x0, #0x1f8
  402c68:	cmp	w21, w26
  402c6c:	b.eq	402cc8 <ferror@plt+0x1548>  // b.none
  402c70:	tst	x21, #0x3
  402c74:	csel	x2, x0, x2, ne  // ne = any
  402c78:	mov	w1, #0x1                   	// #1
  402c7c:	mov	x0, x20
  402c80:	bl	401620 <__fprintf_chk@plt>
  402c84:	mov	w1, w21
  402c88:	mov	x0, x22
  402c8c:	bl	403e48 <ferror@plt+0x26c8>
  402c90:	mov	w1, w0
  402c94:	mov	w0, w21
  402c98:	cbnz	w1, 402c40 <ferror@plt+0x14c0>
  402c9c:	mov	x2, #0x2                   	// #2
  402ca0:	mov	x3, x20
  402ca4:	mov	x0, x25
  402ca8:	add	w21, w21, #0x1
  402cac:	mov	x1, #0x1                   	// #1
  402cb0:	bl	4016c0 <fwrite@plt>
  402cb4:	adrp	x0, 40d000 <ferror@plt+0xb880>
  402cb8:	add	x2, x23, #0x5b0
  402cbc:	add	x0, x0, #0x1f8
  402cc0:	cmp	w21, w26
  402cc4:	b.ne	402c70 <ferror@plt+0x14f0>  // b.any
  402cc8:	cmp	w19, #0xff
  402ccc:	b.eq	402ce8 <ferror@plt+0x1568>  // b.none
  402cd0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402cd4:	mov	x3, x20
  402cd8:	add	x0, x0, #0x700
  402cdc:	mov	x2, #0x2                   	// #2
  402ce0:	mov	x1, #0x1                   	// #1
  402ce4:	bl	4016c0 <fwrite@plt>
  402ce8:	ldr	x3, [x22, #8]
  402cec:	mov	x0, x20
  402cf0:	mov	w1, #0x1                   	// #1
  402cf4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402cf8:	add	x2, x2, #0x708
  402cfc:	mov	x19, #0xff                  	// #255
  402d00:	ldr	w3, [x3, #16]
  402d04:	bl	401620 <__fprintf_chk@plt>
  402d08:	mov	x3, x20
  402d0c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402d10:	mov	x2, #0xd5                  	// #213
  402d14:	mov	x1, #0x1                   	// #1
  402d18:	add	x0, x0, #0x730
  402d1c:	bl	4016c0 <fwrite@plt>
  402d20:	b	402d2c <ferror@plt+0x15ac>
  402d24:	cmn	x19, #0x1
  402d28:	b.eq	4031a0 <ferror@plt+0x1a20>  // b.none
  402d2c:	ldr	x0, [x22, #16]
  402d30:	mov	x1, x19
  402d34:	add	w23, w19, #0x1
  402d38:	sub	x19, x19, #0x1
  402d3c:	bl	40b078 <ferror@plt+0x98f8>
  402d40:	cbz	x0, 402d24 <ferror@plt+0x15a4>
  402d44:	add	x24, sp, #0x60
  402d48:	mov	x3, x20
  402d4c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402d50:	mov	x2, #0x14                  	// #20
  402d54:	add	x0, x0, #0x808
  402d58:	mov	x1, #0x1                   	// #1
  402d5c:	mov	x25, x24
  402d60:	mov	x21, #0x0                   	// #0
  402d64:	mov	x26, #0x0                   	// #0
  402d68:	stp	x27, x28, [sp, #80]
  402d6c:	adrp	x27, 40c000 <ferror@plt+0xa880>
  402d70:	bl	4016c0 <fwrite@plt>
  402d74:	add	x27, x27, #0x820
  402d78:	b	402d8c <ferror@plt+0x160c>
  402d7c:	add	x21, x21, #0x1
  402d80:	add	x25, x25, #0x8
  402d84:	cmp	w23, w21
  402d88:	b.le	402e04 <ferror@plt+0x1684>
  402d8c:	ldr	x0, [x22, #16]
  402d90:	mov	x1, x21
  402d94:	bl	40b078 <ferror@plt+0x98f8>
  402d98:	mov	x19, x0
  402d9c:	cbz	x0, 402d7c <ferror@plt+0x15fc>
  402da0:	str	x26, [x25]
  402da4:	mov	x1, x20
  402da8:	mov	w0, #0x9                   	// #9
  402dac:	bl	401460 <fputc@plt>
  402db0:	ldrb	w1, [x19]
  402db4:	cbz	w1, 403234 <ferror@plt+0x1ab4>
  402db8:	mov	x28, x19
  402dbc:	nop
  402dc0:	mov	x0, x20
  402dc4:	mov	w2, #0x1                   	// #1
  402dc8:	bl	4023d0 <ferror@plt+0xc50>
  402dcc:	ldrb	w1, [x28, #1]!
  402dd0:	cbnz	w1, 402dc0 <ferror@plt+0x1640>
  402dd4:	sub	x0, x28, x19
  402dd8:	add	x0, x0, #0x1
  402ddc:	add	x26, x26, x0
  402de0:	mov	x3, x20
  402de4:	mov	x0, x27
  402de8:	add	x21, x21, #0x1
  402dec:	mov	x2, #0x4                   	// #4
  402df0:	mov	x1, #0x1                   	// #1
  402df4:	bl	4016c0 <fwrite@plt>
  402df8:	add	x25, x25, #0x8
  402dfc:	cmp	w23, w21
  402e00:	b.gt	402d8c <ferror@plt+0x160c>
  402e04:	mov	x3, x20
  402e08:	mov	x2, #0x4                   	// #4
  402e0c:	mov	x1, #0x1                   	// #1
  402e10:	adrp	x21, 40c000 <ferror@plt+0xa880>
  402e14:	add	x0, x21, #0x898
  402e18:	bl	4016c0 <fwrite@plt>
  402e1c:	mov	x3, x20
  402e20:	mov	x2, #0x71                  	// #113
  402e24:	mov	x1, #0x1                   	// #1
  402e28:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402e2c:	add	x0, x0, #0x900
  402e30:	bl	4016c0 <fwrite@plt>
  402e34:	mov	x3, x20
  402e38:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402e3c:	mov	x2, #0x22                  	// #34
  402e40:	add	x0, x0, #0x978
  402e44:	mov	x1, #0x1                   	// #1
  402e48:	adrp	x26, 40c000 <ferror@plt+0xa880>
  402e4c:	adrp	x25, 40c000 <ferror@plt+0xa880>
  402e50:	add	x26, x26, #0x840
  402e54:	add	x25, x25, #0x828
  402e58:	mov	x19, #0x0                   	// #0
  402e5c:	bl	4016c0 <fwrite@plt>
  402e60:	b	402e88 <ferror@plt+0x1708>
  402e64:	ldr	x3, [x24]
  402e68:	mov	x2, x25
  402e6c:	mov	x0, x20
  402e70:	add	x19, x19, #0x1
  402e74:	mov	w1, #0x1                   	// #1
  402e78:	add	x24, x24, #0x8
  402e7c:	bl	401620 <__fprintf_chk@plt>
  402e80:	cmp	w23, w19
  402e84:	b.le	402ebc <ferror@plt+0x173c>
  402e88:	ldr	x0, [x22, #16]
  402e8c:	mov	x1, x19
  402e90:	bl	40b078 <ferror@plt+0x98f8>
  402e94:	cbnz	x0, 402e64 <ferror@plt+0x16e4>
  402e98:	mov	x3, x20
  402e9c:	mov	x0, x26
  402ea0:	add	x19, x19, #0x1
  402ea4:	mov	x2, #0x4                   	// #4
  402ea8:	mov	x1, #0x1                   	// #1
  402eac:	bl	4016c0 <fwrite@plt>
  402eb0:	add	x24, x24, #0x8
  402eb4:	cmp	w23, w19
  402eb8:	b.gt	402e88 <ferror@plt+0x1708>
  402ebc:	cmp	w23, #0x100
  402ec0:	ldp	x27, x28, [sp, #80]
  402ec4:	b.ne	403218 <ferror@plt+0x1a98>  // b.any
  402ec8:	mov	x3, x20
  402ecc:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402ed0:	mov	x2, #0x3                   	// #3
  402ed4:	add	x0, x0, #0x848
  402ed8:	mov	x1, #0x1                   	// #1
  402edc:	bl	4016c0 <fwrite@plt>
  402ee0:	ldr	w0, [x22]
  402ee4:	tbz	w0, #4, 403070 <ferror@plt+0x18f0>
  402ee8:	mov	x1, #0x1                   	// #1
  402eec:	mov	x3, x20
  402ef0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402ef4:	mov	x2, #0x2e                  	// #46
  402ef8:	add	x0, x0, #0x850
  402efc:	bl	4016c0 <fwrite@plt>
  402f00:	ldr	x0, [x22, #24]
  402f04:	ldr	x1, [x0, #16]
  402f08:	cmp	x1, #0x0
  402f0c:	b.le	403020 <ferror@plt+0x18a0>
  402f10:	mov	x1, #0x0                   	// #0
  402f14:	bl	40b078 <ferror@plt+0x98f8>
  402f18:	mov	x23, x0
  402f1c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402f20:	add	x19, x0, #0x880
  402f24:	mov	x3, x20
  402f28:	mov	x2, #0x2                   	// #2
  402f2c:	mov	x1, #0x1                   	// #1
  402f30:	mov	x0, x19
  402f34:	bl	4016c0 <fwrite@plt>
  402f38:	ldr	w1, [x23]
  402f3c:	mov	x0, x20
  402f40:	mov	w2, #0x1                   	// #1
  402f44:	mov	x24, #0x1                   	// #1
  402f48:	bl	4023d0 <ferror@plt+0xc50>
  402f4c:	ldr	w1, [x23, #4]
  402f50:	mov	x0, x20
  402f54:	mov	w2, #0x1                   	// #1
  402f58:	bl	4023d0 <ferror@plt+0xc50>
  402f5c:	ldr	w3, [x23, #8]
  402f60:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402f64:	add	x2, x2, #0x888
  402f68:	mov	x0, x20
  402f6c:	mov	x26, x2
  402f70:	mov	w1, #0x1                   	// #1
  402f74:	bl	401620 <__fprintf_chk@plt>
  402f78:	ldr	x0, [x22, #24]
  402f7c:	mov	x1, x24
  402f80:	and	w25, w24, #0x1
  402f84:	ldr	x2, [x0, #16]
  402f88:	cmp	x24, x2
  402f8c:	add	x24, x24, #0x1
  402f90:	b.ge	403010 <ferror@plt+0x1890>  // b.tcont
  402f94:	bl	40b078 <ferror@plt+0x98f8>
  402f98:	mov	x23, x0
  402f9c:	mov	x3, x20
  402fa0:	mov	x2, #0x2                   	// #2
  402fa4:	mov	x1, #0x1                   	// #1
  402fa8:	mov	x0, x19
  402fac:	bl	4016c0 <fwrite@plt>
  402fb0:	ldr	w1, [x23]
  402fb4:	mov	x0, x20
  402fb8:	mov	w2, #0x1                   	// #1
  402fbc:	bl	4023d0 <ferror@plt+0xc50>
  402fc0:	ldr	w1, [x23, #4]
  402fc4:	mov	x0, x20
  402fc8:	mov	w2, #0x1                   	// #1
  402fcc:	bl	4023d0 <ferror@plt+0xc50>
  402fd0:	ldr	w3, [x23, #8]
  402fd4:	mov	x2, x26
  402fd8:	mov	x0, x20
  402fdc:	mov	w1, #0x1                   	// #1
  402fe0:	bl	401620 <__fprintf_chk@plt>
  402fe4:	cbz	w25, 402f78 <ferror@plt+0x17f8>
  402fe8:	mov	x1, x20
  402fec:	mov	w0, #0xa                   	// #10
  402ff0:	bl	401460 <fputc@plt>
  402ff4:	and	w25, w24, #0x1
  402ff8:	ldr	x0, [x22, #24]
  402ffc:	mov	x1, x24
  403000:	ldr	x2, [x0, #16]
  403004:	cmp	x24, x2
  403008:	add	x24, x24, #0x1
  40300c:	b.lt	402f94 <ferror@plt+0x1814>  // b.tstop
  403010:	cbz	w25, 403020 <ferror@plt+0x18a0>
  403014:	mov	x1, x20
  403018:	mov	w0, #0xa                   	// #10
  40301c:	bl	401460 <fputc@plt>
  403020:	mov	x3, x20
  403024:	mov	x2, #0x4                   	// #4
  403028:	mov	x1, #0x1                   	// #1
  40302c:	add	x0, x21, #0x898
  403030:	bl	4016c0 <fwrite@plt>
  403034:	ldr	x3, [x22, #24]
  403038:	mov	x0, x20
  40303c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403040:	mov	w1, #0x1                   	// #1
  403044:	add	x2, x2, #0x8a0
  403048:	ldr	w3, [x3, #16]
  40304c:	bl	401620 <__fprintf_chk@plt>
  403050:	ldp	x23, x24, [sp, #48]
  403054:	mov	w0, #0x0                   	// #0
  403058:	ldp	x25, x26, [sp, #64]
  40305c:	ldp	x29, x30, [sp]
  403060:	ldp	x19, x20, [sp, #16]
  403064:	ldp	x21, x22, [sp, #32]
  403068:	add	sp, sp, #0x860
  40306c:	ret
  403070:	mov	x1, #0x1                   	// #1
  403074:	mov	x3, x20
  403078:	adrp	x0, 40c000 <ferror@plt+0xa880>
  40307c:	mov	x2, #0x2c                  	// #44
  403080:	add	x0, x0, #0x8c8
  403084:	bl	4016c0 <fwrite@plt>
  403088:	ldr	x0, [x22, #24]
  40308c:	ldr	x1, [x0, #16]
  403090:	cmp	x1, #0x0
  403094:	b.le	403020 <ferror@plt+0x18a0>
  403098:	mov	x1, #0x0                   	// #0
  40309c:	bl	40b078 <ferror@plt+0x98f8>
  4030a0:	mov	x23, x0
  4030a4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4030a8:	add	x19, x0, #0x880
  4030ac:	mov	x3, x20
  4030b0:	mov	x2, #0x2                   	// #2
  4030b4:	mov	x1, #0x1                   	// #1
  4030b8:	mov	x0, x19
  4030bc:	bl	4016c0 <fwrite@plt>
  4030c0:	ldr	w1, [x23]
  4030c4:	mov	x0, x20
  4030c8:	mov	w2, #0x1                   	// #1
  4030cc:	mov	x24, #0x1                   	// #1
  4030d0:	bl	4023d0 <ferror@plt+0xc50>
  4030d4:	ldr	w1, [x23, #4]
  4030d8:	mov	x0, x20
  4030dc:	mov	w2, #0x1                   	// #1
  4030e0:	bl	4023d0 <ferror@plt+0xc50>
  4030e4:	ldr	w1, [x23, #8]
  4030e8:	mov	x0, x20
  4030ec:	mov	w2, #0x0                   	// #0
  4030f0:	bl	4023d0 <ferror@plt+0xc50>
  4030f4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4030f8:	add	x0, x0, #0x8f8
  4030fc:	mov	x3, x20
  403100:	mov	x26, x0
  403104:	mov	x1, x24
  403108:	mov	x2, #0x2                   	// #2
  40310c:	bl	4016c0 <fwrite@plt>
  403110:	ldr	x0, [x22, #24]
  403114:	mov	x1, x24
  403118:	and	w25, w24, #0x1
  40311c:	ldr	x2, [x0, #16]
  403120:	cmp	x24, x2
  403124:	add	x24, x24, #0x1
  403128:	b.ge	403010 <ferror@plt+0x1890>  // b.tcont
  40312c:	bl	40b078 <ferror@plt+0x98f8>
  403130:	mov	x23, x0
  403134:	mov	x3, x20
  403138:	mov	x2, #0x2                   	// #2
  40313c:	mov	x1, #0x1                   	// #1
  403140:	mov	x0, x19
  403144:	bl	4016c0 <fwrite@plt>
  403148:	ldr	w1, [x23]
  40314c:	mov	x0, x20
  403150:	mov	w2, #0x1                   	// #1
  403154:	bl	4023d0 <ferror@plt+0xc50>
  403158:	ldr	w1, [x23, #4]
  40315c:	mov	x0, x20
  403160:	mov	w2, #0x1                   	// #1
  403164:	bl	4023d0 <ferror@plt+0xc50>
  403168:	ldr	w1, [x23, #8]
  40316c:	mov	x0, x20
  403170:	mov	w2, #0x0                   	// #0
  403174:	bl	4023d0 <ferror@plt+0xc50>
  403178:	mov	x3, x20
  40317c:	mov	x0, x26
  403180:	mov	x2, #0x2                   	// #2
  403184:	mov	x1, #0x1                   	// #1
  403188:	bl	4016c0 <fwrite@plt>
  40318c:	cbz	w25, 403110 <ferror@plt+0x1990>
  403190:	mov	x1, x20
  403194:	mov	w0, #0xa                   	// #10
  403198:	bl	401460 <fputc@plt>
  40319c:	b	403110 <ferror@plt+0x1990>
  4031a0:	mov	x3, x20
  4031a4:	mov	x2, #0x14                  	// #20
  4031a8:	mov	x1, #0x1                   	// #1
  4031ac:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4031b0:	add	x0, x0, #0x808
  4031b4:	bl	4016c0 <fwrite@plt>
  4031b8:	mov	x3, x20
  4031bc:	mov	x2, #0x3                   	// #3
  4031c0:	mov	x1, #0x1                   	// #1
  4031c4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4031c8:	add	x0, x0, #0x9a0
  4031cc:	bl	4016c0 <fwrite@plt>
  4031d0:	mov	x3, x20
  4031d4:	mov	x2, #0x4                   	// #4
  4031d8:	mov	x1, #0x1                   	// #1
  4031dc:	adrp	x21, 40c000 <ferror@plt+0xa880>
  4031e0:	add	x0, x21, #0x898
  4031e4:	bl	4016c0 <fwrite@plt>
  4031e8:	mov	x3, x20
  4031ec:	mov	x2, #0x71                  	// #113
  4031f0:	mov	x1, #0x1                   	// #1
  4031f4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4031f8:	add	x0, x0, #0x900
  4031fc:	bl	4016c0 <fwrite@plt>
  403200:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403204:	mov	x3, x20
  403208:	add	x0, x0, #0x978
  40320c:	mov	x2, #0x22                  	// #34
  403210:	mov	x1, #0x1                   	// #1
  403214:	bl	4016c0 <fwrite@plt>
  403218:	mov	x3, x20
  40321c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403220:	mov	x2, #0x4                   	// #4
  403224:	mov	x1, #0x1                   	// #1
  403228:	add	x0, x0, #0x840
  40322c:	bl	4016c0 <fwrite@plt>
  403230:	b	402ec8 <ferror@plt+0x1748>
  403234:	mov	x0, #0x1                   	// #1
  403238:	b	402ddc <ferror@plt+0x165c>
  40323c:	mov	w0, #0xffffffff            	// #-1
  403240:	b	40305c <ferror@plt+0x18dc>
  403244:	nop
  403248:	stp	x29, x30, [sp, #-80]!
  40324c:	mov	x29, sp
  403250:	stp	x23, x24, [sp, #48]
  403254:	mov	x24, x0
  403258:	ldr	x0, [x0, #16]
  40325c:	stp	x21, x22, [sp, #32]
  403260:	mov	x21, x1
  403264:	ldr	x1, [x0, #24]
  403268:	cmp	x1, #0x0
  40326c:	b.le	40337c <ferror@plt+0x1bfc>
  403270:	mov	x22, #0x0                   	// #0
  403274:	stp	x19, x20, [sp, #16]
  403278:	stp	x25, x26, [sp, #64]
  40327c:	adrp	x26, 40c000 <ferror@plt+0xa880>
  403280:	adrp	x25, 40c000 <ferror@plt+0xa880>
  403284:	add	x26, x26, #0x9a8
  403288:	add	x25, x25, #0x9b8
  40328c:	b	4032a4 <ferror@plt+0x1b24>
  403290:	ldr	x0, [x24, #16]
  403294:	add	x22, x22, #0x1
  403298:	ldr	x1, [x0, #24]
  40329c:	cmp	x1, x22
  4032a0:	b.le	403374 <ferror@plt+0x1bf4>
  4032a4:	mov	x1, x22
  4032a8:	bl	40b078 <ferror@plt+0x98f8>
  4032ac:	mov	x20, x0
  4032b0:	cbz	x0, 403290 <ferror@plt+0x1b10>
  4032b4:	mov	w2, w22
  4032b8:	mov	w1, #0x1                   	// #1
  4032bc:	mov	x0, x24
  4032c0:	bl	409320 <ferror@plt+0x7ba0>
  4032c4:	mov	x2, x26
  4032c8:	mov	x3, x0
  4032cc:	mov	w1, #0x1                   	// #1
  4032d0:	mov	x0, x21
  4032d4:	bl	401620 <__fprintf_chk@plt>
  4032d8:	ldrb	w19, [x20]
  4032dc:	mov	w23, #0x5c                  	// #92
  4032e0:	cbnz	w19, 40331c <ferror@plt+0x1b9c>
  4032e4:	b	403348 <ferror@plt+0x1bc8>
  4032e8:	bl	401640 <__ctype_b_loc@plt>
  4032ec:	mov	x3, x0
  4032f0:	ubfiz	x2, x19, #1, #8
  4032f4:	cmp	w19, #0x20
  4032f8:	mov	x1, x21
  4032fc:	mov	w0, w19
  403300:	ldr	x3, [x3]
  403304:	ldrsh	w2, [x3, x2]
  403308:	ccmp	w2, #0x0, #0x1, ne  // ne = any
  40330c:	b.ge	40338c <ferror@plt+0x1c0c>  // b.tcont
  403310:	bl	401460 <fputc@plt>
  403314:	ldrb	w19, [x20, #1]!
  403318:	cbz	w19, 403348 <ferror@plt+0x1bc8>
  40331c:	cmp	w19, #0x22
  403320:	ccmp	w19, w23, #0x4, ne  // ne = any
  403324:	b.ne	4032e8 <ferror@plt+0x1b68>  // b.any
  403328:	mov	x1, x21
  40332c:	mov	w0, #0x5c                  	// #92
  403330:	bl	401460 <fputc@plt>
  403334:	ldrb	w0, [x20]
  403338:	mov	x1, x21
  40333c:	bl	401460 <fputc@plt>
  403340:	ldrb	w19, [x20, #1]!
  403344:	cbnz	w19, 40331c <ferror@plt+0x1b9c>
  403348:	mov	x1, x21
  40334c:	mov	w0, #0x22                  	// #34
  403350:	bl	401460 <fputc@plt>
  403354:	add	x22, x22, #0x1
  403358:	mov	x1, x21
  40335c:	mov	w0, #0xa                   	// #10
  403360:	bl	401460 <fputc@plt>
  403364:	ldr	x0, [x24, #16]
  403368:	ldr	x1, [x0, #24]
  40336c:	cmp	x1, x22
  403370:	b.gt	4032a4 <ferror@plt+0x1b24>
  403374:	ldp	x19, x20, [sp, #16]
  403378:	ldp	x25, x26, [sp, #64]
  40337c:	ldp	x21, x22, [sp, #32]
  403380:	ldp	x23, x24, [sp, #48]
  403384:	ldp	x29, x30, [sp], #80
  403388:	ret
  40338c:	mov	w3, w19
  403390:	mov	x2, x25
  403394:	mov	x0, x21
  403398:	mov	w1, #0x1                   	// #1
  40339c:	bl	401620 <__fprintf_chk@plt>
  4033a0:	b	403314 <ferror@plt+0x1b94>
  4033a4:	nop
  4033a8:	stp	x29, x30, [sp, #-64]!
  4033ac:	mov	x29, sp
  4033b0:	stp	x21, x22, [sp, #32]
  4033b4:	mov	x22, x0
  4033b8:	mov	x21, x1
  4033bc:	ldr	x0, [x0, #24]
  4033c0:	ldr	x1, [x0, #16]
  4033c4:	cmp	x1, #0x0
  4033c8:	b.le	4034bc <ferror@plt+0x1d3c>
  4033cc:	mov	x1, #0x0                   	// #0
  4033d0:	stp	x19, x20, [sp, #16]
  4033d4:	mov	w20, #0x0                   	// #0
  4033d8:	stp	x23, x24, [sp, #48]
  4033dc:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4033e0:	adrp	x24, 40c000 <ferror@plt+0xa880>
  4033e4:	add	x23, x23, #0x9c0
  4033e8:	add	x24, x24, #0x9f8
  4033ec:	b	403420 <ferror@plt+0x1ca0>
  4033f0:	mov	w3, w1
  4033f4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4033f8:	mov	x0, x21
  4033fc:	add	x2, x2, #0x9e8
  403400:	mov	w1, #0x1                   	// #1
  403404:	bl	401620 <__fprintf_chk@plt>
  403408:	ldr	x0, [x22, #24]
  40340c:	add	w1, w20, #0x1
  403410:	mov	x20, x1
  403414:	ldr	x2, [x0, #16]
  403418:	cmp	x2, w1, uxtw
  40341c:	b.le	4034b4 <ferror@plt+0x1d34>
  403420:	bl	40b078 <ferror@plt+0x98f8>
  403424:	mov	x19, x0
  403428:	cbz	x0, 403408 <ferror@plt+0x1c88>
  40342c:	mov	x3, x21
  403430:	mov	x2, #0x8                   	// #8
  403434:	mov	x1, #0x1                   	// #1
  403438:	mov	x0, x23
  40343c:	bl	4016c0 <fwrite@plt>
  403440:	ldr	w1, [x19]
  403444:	mov	x0, x21
  403448:	bl	402860 <ferror@plt+0x10e0>
  40344c:	mov	x1, x21
  403450:	mov	w0, #0x20                  	// #32
  403454:	bl	401460 <fputc@plt>
  403458:	ldr	w1, [x19, #4]
  40345c:	mov	x0, x21
  403460:	bl	402860 <ferror@plt+0x10e0>
  403464:	ldr	w0, [x22]
  403468:	ldr	w1, [x19, #8]
  40346c:	tbnz	w0, #4, 4034c8 <ferror@plt+0x1d48>
  403470:	cmp	w1, #0xff
  403474:	b.hi	4033f0 <ferror@plt+0x1c70>  // b.pmore
  403478:	mov	x0, x22
  40347c:	bl	409410 <ferror@plt+0x7c90>
  403480:	mov	x3, x0
  403484:	cbz	x0, 4034f8 <ferror@plt+0x1d78>
  403488:	mov	w1, #0x1                   	// #1
  40348c:	mov	x0, x21
  403490:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403494:	add	x2, x2, #0x9d0
  403498:	bl	401620 <__fprintf_chk@plt>
  40349c:	ldr	x0, [x22, #24]
  4034a0:	add	w1, w20, #0x1
  4034a4:	mov	x20, x1
  4034a8:	ldr	x2, [x0, #16]
  4034ac:	cmp	x2, w1, uxtw
  4034b0:	b.gt	403420 <ferror@plt+0x1ca0>
  4034b4:	ldp	x19, x20, [sp, #16]
  4034b8:	ldp	x23, x24, [sp, #48]
  4034bc:	ldp	x21, x22, [sp, #32]
  4034c0:	ldp	x29, x30, [sp], #64
  4034c4:	ret
  4034c8:	mov	x0, x22
  4034cc:	eor	w1, w1, #0xf000
  4034d0:	bl	409410 <ferror@plt+0x7c90>
  4034d4:	mov	x3, x0
  4034d8:	cbnz	x0, 403488 <ferror@plt+0x1d08>
  4034dc:	ldr	w3, [x19, #8]
  4034e0:	mov	x0, x21
  4034e4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4034e8:	mov	w1, #0x1                   	// #1
  4034ec:	add	x2, x2, #0x9d8
  4034f0:	bl	401620 <__fprintf_chk@plt>
  4034f4:	b	403408 <ferror@plt+0x1c88>
  4034f8:	mov	x3, x21
  4034fc:	mov	x2, #0x4                   	// #4
  403500:	mov	x0, x24
  403504:	mov	x1, #0x1                   	// #1
  403508:	bl	4016c0 <fwrite@plt>
  40350c:	ldr	w1, [x19, #8]
  403510:	mov	x0, x21
  403514:	bl	402860 <ferror@plt+0x10e0>
  403518:	mov	x1, x21
  40351c:	mov	w0, #0xa                   	// #10
  403520:	bl	401460 <fputc@plt>
  403524:	b	403408 <ferror@plt+0x1c88>
  403528:	stp	x29, x30, [sp, #-96]!
  40352c:	mov	x3, x1
  403530:	mov	x2, #0x7                   	// #7
  403534:	mov	x29, sp
  403538:	stp	x27, x28, [sp, #80]
  40353c:	mov	x27, x0
  403540:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403544:	add	x0, x0, #0xa00
  403548:	stp	x21, x22, [sp, #32]
  40354c:	mov	x22, x1
  403550:	mov	x1, #0x1                   	// #1
  403554:	bl	4016c0 <fwrite@plt>
  403558:	ldr	x2, [x27, #8]
  40355c:	ldr	x0, [x2, #24]
  403560:	cmp	x0, #0x0
  403564:	b.le	403670 <ferror@plt+0x1ef0>
  403568:	mov	w21, #0x0                   	// #0
  40356c:	stp	x19, x20, [sp, #16]
  403570:	mov	x19, #0x0                   	// #0
  403574:	mov	w20, #0x0                   	// #0
  403578:	stp	x23, x24, [sp, #48]
  40357c:	adrp	x24, 40c000 <ferror@plt+0xa880>
  403580:	mov	w23, #0x0                   	// #0
  403584:	add	x24, x24, #0xa10
  403588:	stp	x25, x26, [sp, #64]
  40358c:	adrp	x25, 40c000 <ferror@plt+0xa880>
  403590:	mov	w26, #0x2c                  	// #44
  403594:	add	x25, x25, #0xa08
  403598:	b	4035ec <ferror@plt+0x1e6c>
  40359c:	cbz	w21, 4036b0 <ferror@plt+0x1f30>
  4035a0:	cmp	w21, w20
  4035a4:	sub	w4, w20, #0x1
  4035a8:	b.eq	403688 <ferror@plt+0x1f08>  // b.none
  4035ac:	cmp	w23, #0x0
  4035b0:	sub	w5, w21, #0x1
  4035b4:	mov	x2, x24
  4035b8:	mov	x0, x22
  4035bc:	mov	w3, #0x20                  	// #32
  4035c0:	mov	w1, #0x1                   	// #1
  4035c4:	csel	w3, w26, w3, ne  // ne = any
  4035c8:	bl	401620 <__fprintf_chk@plt>
  4035cc:	ldr	x2, [x27, #8]
  4035d0:	mov	w21, #0x0                   	// #0
  4035d4:	mov	w20, #0x0                   	// #0
  4035d8:	mov	w23, #0x1                   	// #1
  4035dc:	ldr	x0, [x2, #24]
  4035e0:	add	x19, x19, #0x1
  4035e4:	cmp	x0, x19
  4035e8:	b.le	40362c <ferror@plt+0x1eac>
  4035ec:	ldr	w3, [x27, #4]
  4035f0:	mov	w1, w19
  4035f4:	add	w28, w19, #0x1
  4035f8:	mov	x0, x27
  4035fc:	tbz	w3, #2, 403604 <ferror@plt+0x1e84>
  403600:	tbnz	w19, #3, 4035dc <ferror@plt+0x1e5c>
  403604:	bl	403e48 <ferror@plt+0x26c8>
  403608:	cmp	w20, #0x0
  40360c:	cbz	w0, 40359c <ferror@plt+0x1e1c>
  403610:	ldr	x2, [x27, #8]
  403614:	add	x19, x19, #0x1
  403618:	csel	w20, w20, w28, ne  // ne = any
  40361c:	mov	w21, w28
  403620:	ldr	x0, [x2, #24]
  403624:	cmp	x0, x19
  403628:	b.gt	4035ec <ferror@plt+0x1e6c>
  40362c:	cbz	w21, 4036b8 <ferror@plt+0x1f38>
  403630:	cmp	w20, w21
  403634:	sub	w4, w20, #0x1
  403638:	b.eq	4036dc <ferror@plt+0x1f5c>  // b.none
  40363c:	cmp	w23, #0x0
  403640:	mov	w0, #0x20                  	// #32
  403644:	sub	w5, w21, #0x1
  403648:	mov	w3, #0x2c                  	// #44
  40364c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403650:	csel	w3, w3, w0, ne  // ne = any
  403654:	add	x2, x2, #0xa10
  403658:	mov	x0, x22
  40365c:	mov	w1, #0x1                   	// #1
  403660:	bl	401620 <__fprintf_chk@plt>
  403664:	ldp	x19, x20, [sp, #16]
  403668:	ldp	x23, x24, [sp, #48]
  40366c:	ldp	x25, x26, [sp, #64]
  403670:	mov	x1, x22
  403674:	ldp	x21, x22, [sp, #32]
  403678:	mov	w0, #0xa                   	// #10
  40367c:	ldp	x27, x28, [sp, #80]
  403680:	ldp	x29, x30, [sp], #96
  403684:	b	401460 <fputc@plt>
  403688:	cmp	w23, #0x0
  40368c:	mov	w21, #0x0                   	// #0
  403690:	mov	w20, #0x0                   	// #0
  403694:	mov	w23, #0x1                   	// #1
  403698:	mov	x2, x25
  40369c:	mov	x0, x22
  4036a0:	mov	w3, #0x20                  	// #32
  4036a4:	mov	w1, #0x1                   	// #1
  4036a8:	csel	w3, w26, w3, ne  // ne = any
  4036ac:	bl	401620 <__fprintf_chk@plt>
  4036b0:	ldr	x2, [x27, #8]
  4036b4:	b	4035dc <ferror@plt+0x1e5c>
  4036b8:	mov	x1, x22
  4036bc:	mov	w0, #0xa                   	// #10
  4036c0:	ldp	x19, x20, [sp, #16]
  4036c4:	ldp	x21, x22, [sp, #32]
  4036c8:	ldp	x23, x24, [sp, #48]
  4036cc:	ldp	x25, x26, [sp, #64]
  4036d0:	ldp	x27, x28, [sp, #80]
  4036d4:	ldp	x29, x30, [sp], #96
  4036d8:	b	401460 <fputc@plt>
  4036dc:	cmp	w23, #0x0
  4036e0:	mov	w0, #0x20                  	// #32
  4036e4:	mov	w1, #0x1                   	// #1
  4036e8:	mov	w3, #0x2c                  	// #44
  4036ec:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4036f0:	csel	w3, w3, w0, ne  // ne = any
  4036f4:	add	x2, x2, #0xa08
  4036f8:	mov	x0, x22
  4036fc:	bl	401620 <__fprintf_chk@plt>
  403700:	mov	x1, x22
  403704:	mov	w0, #0xa                   	// #10
  403708:	ldp	x19, x20, [sp, #16]
  40370c:	ldp	x21, x22, [sp, #32]
  403710:	ldp	x23, x24, [sp, #48]
  403714:	ldp	x25, x26, [sp, #64]
  403718:	ldp	x27, x28, [sp, #80]
  40371c:	ldp	x29, x30, [sp], #96
  403720:	b	401460 <fputc@plt>
  403724:	nop
  403728:	sub	sp, sp, #0x8f0
  40372c:	stp	x29, x30, [sp]
  403730:	mov	x29, sp
  403734:	stp	x19, x20, [sp, #16]
  403738:	mov	x19, x0
  40373c:	and	w0, w3, #0xff
  403740:	stp	x27, x28, [sp, #80]
  403744:	mov	x27, x1
  403748:	ldr	x1, [x19, #8]
  40374c:	stp	x21, x22, [sp, #32]
  403750:	str	w0, [sp, #116]
  403754:	ldr	x21, [x1, #24]
  403758:	str	w2, [sp, #144]
  40375c:	cbz	x21, 4039c8 <ferror@plt+0x2248>
  403760:	sub	w0, w2, #0x4
  403764:	stp	x23, x24, [sp, #48]
  403768:	ands	w0, w0, #0xfffffffb
  40376c:	stp	x25, x26, [sp, #64]
  403770:	str	w0, [sp, #152]
  403774:	b.eq	40385c <ferror@plt+0x20dc>  // b.none
  403778:	cmp	x21, #0x0
  40377c:	mov	x22, #0x0                   	// #0
  403780:	b.le	4037c4 <ferror@plt+0x2044>
  403784:	mov	w23, w22
  403788:	orr	w24, w22, #0x8
  40378c:	tbnz	w22, #3, 4037b4 <ferror@plt+0x2034>
  403790:	mov	w1, w22
  403794:	mov	x0, x19
  403798:	bl	403e48 <ferror@plt+0x26c8>
  40379c:	cbz	w0, 4037b0 <ferror@plt+0x2030>
  4037a0:	mov	w1, w24
  4037a4:	mov	x0, x19
  4037a8:	bl	403e48 <ferror@plt+0x26c8>
  4037ac:	cbnz	w0, 4037e8 <ferror@plt+0x2068>
  4037b0:	ldr	x1, [x19, #8]
  4037b4:	add	x22, x22, #0x1
  4037b8:	ldr	x0, [x1, #24]
  4037bc:	cmp	x0, x22
  4037c0:	b.gt	403784 <ferror@plt+0x2004>
  4037c4:	mov	w4, #0x1                   	// #1
  4037c8:	mov	x3, x27
  4037cc:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4037d0:	mov	x2, #0xc                   	// #12
  4037d4:	mov	x1, #0x1                   	// #1
  4037d8:	add	x0, x0, #0xa18
  4037dc:	str	w4, [sp, #156]
  4037e0:	bl	4016c0 <fwrite@plt>
  4037e4:	b	403860 <ferror@plt+0x20e0>
  4037e8:	mov	w25, #0x1                   	// #1
  4037ec:	b	4037fc <ferror@plt+0x207c>
  4037f0:	add	w25, w25, #0x1
  4037f4:	cmp	w25, #0x100
  4037f8:	b.eq	4037b0 <ferror@plt+0x2030>  // b.none
  4037fc:	mov	w2, w25
  403800:	mov	w1, w23
  403804:	mov	x0, x19
  403808:	bl	404010 <ferror@plt+0x2890>
  40380c:	mov	w20, w0
  403810:	cmn	w0, #0x1
  403814:	b.eq	4037b0 <ferror@plt+0x2030>  // b.none
  403818:	asr	w0, w0, #8
  40381c:	cmp	w0, #0x0
  403820:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403824:	b.ne	4037f0 <ferror@plt+0x2070>  // b.any
  403828:	tbnz	w20, #7, 4037f0 <ferror@plt+0x2070>
  40382c:	mov	w1, w24
  403830:	mov	x0, x19
  403834:	bl	403e48 <ferror@plt+0x26c8>
  403838:	cbz	w0, 40385c <ferror@plt+0x20dc>
  40383c:	mov	w1, w24
  403840:	mov	w2, w25
  403844:	mov	x0, x19
  403848:	bl	404010 <ferror@plt+0x2890>
  40384c:	and	w1, w20, #0xff
  403850:	orr	w1, w1, #0x800
  403854:	cmp	w1, w0
  403858:	b.eq	4037f0 <ferror@plt+0x2070>  // b.none
  40385c:	str	wzr, [sp, #156]
  403860:	ldr	w0, [sp, #144]
  403864:	add	x25, sp, #0xf0
  403868:	mov	w22, #0x1                   	// #1
  40386c:	cmp	w0, #0x4
  403870:	lsl	x0, x21, #2
  403874:	sub	x0, x0, #0x4
  403878:	str	x0, [sp, #128]
  40387c:	sub	x0, x21, #0x1
  403880:	cset	w1, ne  // ne = any
  403884:	str	x0, [sp, #120]
  403888:	add	x0, sp, #0x4f0
  40388c:	str	x0, [sp, #104]
  403890:	str	w1, [sp, #148]
  403894:	nop
  403898:	cmp	x21, #0x0
  40389c:	mov	w20, #0x1                   	// #1
  4038a0:	b.le	4038fc <ferror@plt+0x217c>
  4038a4:	add	x26, sp, #0xf0
  4038a8:	mov	w24, w21
  4038ac:	mov	w20, #0x1                   	// #1
  4038b0:	mov	w28, #0x0                   	// #0
  4038b4:	mov	w23, #0x200                 	// #512
  4038b8:	str	w23, [x26]
  4038bc:	mov	w1, w28
  4038c0:	mov	x0, x19
  4038c4:	bl	403e48 <ferror@plt+0x26c8>
  4038c8:	cbz	w0, 4038e8 <ferror@plt+0x2168>
  4038cc:	mov	w2, w22
  4038d0:	mov	w1, w28
  4038d4:	mov	x0, x19
  4038d8:	bl	404010 <ferror@plt+0x2890>
  4038dc:	cmp	w0, #0x200
  4038e0:	str	w0, [x26]
  4038e4:	csel	w20, w20, wzr, eq  // eq = none
  4038e8:	add	w28, w28, #0x1
  4038ec:	add	x26, x26, #0x4
  4038f0:	cmp	w28, w24
  4038f4:	b.ne	4038b8 <ferror@plt+0x2138>  // b.any
  4038f8:	and	w20, w20, #0x1
  4038fc:	ldr	w0, [sp, #148]
  403900:	cmp	w0, #0x0
  403904:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  403908:	b.ne	4039b4 <ferror@plt+0x2234>  // b.any
  40390c:	ldr	w0, [sp, #144]
  403910:	cmp	w0, #0x4
  403914:	b.eq	403d70 <ferror@plt+0x25f0>  // b.none
  403918:	ldr	w0, [sp, #152]
  40391c:	cbz	w0, 403bb0 <ferror@plt+0x2430>
  403920:	ldr	w20, [sp, #240]
  403924:	and	w23, w20, #0xff
  403928:	asr	w0, w20, #8
  40392c:	cmp	w0, #0x0
  403930:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403934:	b.ne	403948 <ferror@plt+0x21c8>  // b.any
  403938:	and	w0, w23, #0xffffffdf
  40393c:	sub	w0, w0, #0x41
  403940:	cmp	w0, #0x19
  403944:	b.ls	403cb0 <ferror@plt+0x2530>  // b.plast
  403948:	cmp	x21, #0x0
  40394c:	mov	w24, #0x0                   	// #0
  403950:	b.le	4039e0 <ferror@plt+0x2260>
  403954:	mov	x0, #0x1                   	// #1
  403958:	ldr	x1, [sp, #104]
  40395c:	cmp	x0, x21
  403960:	add	x1, x1, x0, lsl #2
  403964:	add	x0, x0, #0x1
  403968:	stur	wzr, [x1, #-4]
  40396c:	b.lt	403958 <ferror@plt+0x21d8>  // b.tstop
  403970:	ldr	w0, [sp, #156]
  403974:	cbnz	w0, 403bec <ferror@plt+0x246c>
  403978:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40397c:	mov	w3, w22
  403980:	add	x2, x2, #0x560
  403984:	mov	x0, x27
  403988:	mov	w1, #0x1                   	// #1
  40398c:	bl	401620 <__fprintf_chk@plt>
  403990:	cbz	w24, 403ab8 <ferror@plt+0x2338>
  403994:	ldrb	w3, [sp, #116]
  403998:	mov	w2, w23
  40399c:	mov	x1, x27
  4039a0:	mov	x0, x19
  4039a4:	bl	402478 <ferror@plt+0xcf8>
  4039a8:	mov	x1, x27
  4039ac:	mov	w0, #0xa                   	// #10
  4039b0:	bl	401460 <fputc@plt>
  4039b4:	add	w22, w22, #0x1
  4039b8:	cmp	w22, #0x100
  4039bc:	b.ne	403898 <ferror@plt+0x2118>  // b.any
  4039c0:	ldp	x23, x24, [sp, #48]
  4039c4:	ldp	x25, x26, [sp, #64]
  4039c8:	ldp	x29, x30, [sp]
  4039cc:	ldp	x19, x20, [sp, #16]
  4039d0:	ldp	x21, x22, [sp, #32]
  4039d4:	ldp	x27, x28, [sp, #80]
  4039d8:	add	sp, sp, #0x8f0
  4039dc:	ret
  4039e0:	mov	w3, w22
  4039e4:	mov	x0, x27
  4039e8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4039ec:	mov	w1, #0x1                   	// #1
  4039f0:	add	x2, x2, #0x560
  4039f4:	bl	401620 <__fprintf_chk@plt>
  4039f8:	cmp	x21, #0x1
  4039fc:	b.gt	403b14 <ferror@plt+0x2394>
  403a00:	cmp	x21, #0x0
  403a04:	b.le	4039a8 <ferror@plt+0x2228>
  403a08:	mov	x20, #0x0                   	// #0
  403a0c:	b	403a30 <ferror@plt+0x22b0>
  403a10:	ldrb	w3, [sp, #116]
  403a14:	mov	w2, w23
  403a18:	add	x20, x20, #0x1
  403a1c:	mov	x1, x27
  403a20:	mov	x0, x19
  403a24:	bl	402478 <ferror@plt+0xcf8>
  403a28:	cmp	x21, x20
  403a2c:	b.eq	4039a8 <ferror@plt+0x2228>  // b.none
  403a30:	ldr	w23, [x25, x20, lsl #2]
  403a34:	mov	w24, w20
  403a38:	cmp	w23, #0x200
  403a3c:	b.eq	403a5c <ferror@plt+0x22dc>  // b.none
  403a40:	ldr	w0, [sp, #144]
  403a44:	cmp	w0, #0x10
  403a48:	b.ne	403a10 <ferror@plt+0x2290>  // b.any
  403a4c:	mov	w1, w20
  403a50:	mov	x0, x19
  403a54:	bl	403e48 <ferror@plt+0x26c8>
  403a58:	cbnz	w0, 403a10 <ferror@plt+0x2290>
  403a5c:	mov	x1, x27
  403a60:	mov	w0, #0xa                   	// #10
  403a64:	bl	401460 <fputc@plt>
  403a68:	sxtw	x20, w24
  403a6c:	cmp	x21, w24, sxtw
  403a70:	b.gt	403a80 <ferror@plt+0x2300>
  403a74:	b	4039b4 <ferror@plt+0x2234>
  403a78:	ldr	w23, [x0, #4]
  403a7c:	add	x20, x20, #0x1
  403a80:	cmp	w23, #0x200
  403a84:	b.eq	403aa4 <ferror@plt+0x2324>  // b.none
  403a88:	ldrb	w5, [sp, #116]
  403a8c:	mov	w2, w23
  403a90:	mov	w4, w20
  403a94:	mov	w3, w22
  403a98:	mov	x1, x27
  403a9c:	mov	x0, x19
  403aa0:	bl	4026a8 <ferror@plt+0xf28>
  403aa4:	ldr	x1, [sp, #120]
  403aa8:	add	x0, x25, x20, lsl #2
  403aac:	cmp	x20, x1
  403ab0:	b.ne	403a78 <ferror@plt+0x22f8>  // b.any
  403ab4:	b	4039b4 <ferror@plt+0x2234>
  403ab8:	cmp	x21, #0x1
  403abc:	b.le	403a00 <ferror@plt+0x2280>
  403ac0:	mov	w3, #0x0                   	// #0
  403ac4:	mov	x0, #0x0                   	// #0
  403ac8:	ldr	x1, [sp, #104]
  403acc:	add	x2, x25, x0
  403ad0:	add	x1, x1, x0
  403ad4:	add	x0, x0, #0x4
  403ad8:	ldr	w1, [x1, #4]
  403adc:	cbnz	w1, 403af4 <ferror@plt+0x2374>
  403ae0:	ldr	w1, [x2, #4]
  403ae4:	cmp	w20, w1
  403ae8:	cinc	w24, w24, ne  // ne = any
  403aec:	cmp	w1, #0x200
  403af0:	cinc	w3, w3, ne  // ne = any
  403af4:	ldr	x1, [sp, #128]
  403af8:	cmp	x1, x0
  403afc:	b.ne	403ac8 <ferror@plt+0x2348>  // b.any
  403b00:	cmp	w24, w3
  403b04:	b.gt	403a08 <ferror@plt+0x2288>
  403b08:	ldr	x0, [sp, #120]
  403b0c:	cmp	x0, w24, sxtw
  403b10:	b.le	403a08 <ferror@plt+0x2288>
  403b14:	cmp	w20, #0x200
  403b18:	b.eq	403b30 <ferror@plt+0x23b0>  // b.none
  403b1c:	ldrb	w3, [sp, #116]
  403b20:	mov	w2, w20
  403b24:	mov	x1, x27
  403b28:	mov	x0, x19
  403b2c:	bl	402478 <ferror@plt+0xcf8>
  403b30:	mov	x1, x27
  403b34:	mov	w0, #0xa                   	// #10
  403b38:	bl	401460 <fputc@plt>
  403b3c:	cmp	x21, #0x1
  403b40:	b.le	4039b4 <ferror@plt+0x2234>
  403b44:	mov	x23, #0x0                   	// #0
  403b48:	b	403b58 <ferror@plt+0x23d8>
  403b4c:	ldr	x0, [sp, #120]
  403b50:	cmp	x0, x23
  403b54:	b.eq	4039b4 <ferror@plt+0x2234>  // b.none
  403b58:	add	w24, w23, #0x1
  403b5c:	mov	x0, x19
  403b60:	mov	w1, w24
  403b64:	bl	403e48 <ferror@plt+0x26c8>
  403b68:	lsl	x2, x23, #2
  403b6c:	add	x23, x23, #0x1
  403b70:	add	x1, x25, x2
  403b74:	cbz	w0, 403b4c <ferror@plt+0x23cc>
  403b78:	ldr	x0, [sp, #104]
  403b7c:	add	x0, x0, x2
  403b80:	ldr	w2, [x1, #4]
  403b84:	cmp	w20, w2
  403b88:	b.eq	403b4c <ferror@plt+0x23cc>  // b.none
  403b8c:	ldr	w0, [x0, #4]
  403b90:	cbnz	w0, 403b4c <ferror@plt+0x23cc>
  403b94:	ldrb	w5, [sp, #116]
  403b98:	mov	w4, w24
  403b9c:	mov	w3, w22
  403ba0:	mov	x1, x27
  403ba4:	mov	x0, x19
  403ba8:	bl	4026a8 <ferror@plt+0xf28>
  403bac:	b	403b4c <ferror@plt+0x23cc>
  403bb0:	cmp	x21, #0x0
  403bb4:	b.le	4039a8 <ferror@plt+0x2228>
  403bb8:	mov	x20, #0x0                   	// #0
  403bbc:	nop
  403bc0:	ldr	w2, [x25, x20, lsl #2]
  403bc4:	mov	w4, w20
  403bc8:	ldrb	w5, [sp, #116]
  403bcc:	mov	w3, w22
  403bd0:	add	x20, x20, #0x1
  403bd4:	mov	x1, x27
  403bd8:	mov	x0, x19
  403bdc:	bl	4026a8 <ferror@plt+0xf28>
  403be0:	cmp	x21, x20
  403be4:	b.ne	403bc0 <ferror@plt+0x2440>  // b.any
  403be8:	b	4039a8 <ferror@plt+0x2228>
  403bec:	cmp	x21, #0x0
  403bf0:	b.le	403978 <ferror@plt+0x21f8>
  403bf4:	adrp	x0, 432000 <ferror@plt+0x30880>
  403bf8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  403bfc:	mov	x3, #0x0                   	// #0
  403c00:	add	x1, x1, #0xa28
  403c04:	ldr	x0, [x0, #3992]
  403c08:	stp	x1, x0, [sp, #160]
  403c0c:	nop
  403c10:	orr	w26, w3, #0x8
  403c14:	tbnz	w3, #3, 403ca0 <ferror@plt+0x2520>
  403c18:	mov	w1, w26
  403c1c:	mov	x0, x19
  403c20:	str	x3, [sp, #136]
  403c24:	bl	403e48 <ferror@plt+0x26c8>
  403c28:	ldr	x3, [sp, #136]
  403c2c:	cbz	w0, 403ca0 <ferror@plt+0x2520>
  403c30:	ldr	w0, [x25, x3, lsl #2]
  403c34:	asr	w2, w0, #8
  403c38:	cmp	w2, #0x0
  403c3c:	ccmp	w2, #0xb, #0x4, ne  // ne = any
  403c40:	b.ne	403ca0 <ferror@plt+0x2520>  // b.any
  403c44:	and	w2, w0, #0xff
  403c48:	sxtw	x26, w26
  403c4c:	orr	w6, w2, #0x800
  403c50:	tbnz	w0, #7, 403ca0 <ferror@plt+0x2520>
  403c54:	ldr	w7, [x25, x26, lsl #2]
  403c58:	mov	w2, #0x5                   	// #5
  403c5c:	mov	x0, #0x0                   	// #0
  403c60:	cmp	w7, w6
  403c64:	ldr	x1, [sp, #160]
  403c68:	b.eq	403c8c <ferror@plt+0x250c>  // b.none
  403c6c:	ldr	x3, [sp, #168]
  403c70:	ldr	x28, [x3]
  403c74:	bl	401700 <dcgettext@plt>
  403c78:	mov	w1, #0x1                   	// #1
  403c7c:	mov	x2, x0
  403c80:	mov	x0, x28
  403c84:	bl	401620 <__fprintf_chk@plt>
  403c88:	ldr	x3, [sp, #136]
  403c8c:	mov	w1, #0x200                 	// #512
  403c90:	str	w1, [x25, x26, lsl #2]
  403c94:	mov	w0, #0x1                   	// #1
  403c98:	ldr	x1, [sp, #104]
  403c9c:	str	w0, [x1, x26, lsl #2]
  403ca0:	add	x3, x3, #0x1
  403ca4:	cmp	x3, x21
  403ca8:	b.ne	403c10 <ferror@plt+0x2490>  // b.any
  403cac:	b	403978 <ferror@plt+0x21f8>
  403cb0:	add	x28, sp, #0xb0
  403cb4:	mov	w4, #0xb00                 	// #2816
  403cb8:	mov	x0, x28
  403cbc:	add	x2, x28, #0x20
  403cc0:	orr	w4, w23, w4
  403cc4:	mov	w3, #0xb20                 	// #2848
  403cc8:	mov	w1, #0x9f                  	// #159
  403ccc:	eor	w3, w23, w3
  403cd0:	and	w1, w20, w1
  403cd4:	stp	w4, w3, [sp, #176]
  403cd8:	stp	w4, w3, [sp, #184]
  403cdc:	stp	w1, w1, [sp, #192]
  403ce0:	stp	w1, w1, [sp, #200]
  403ce4:	nop
  403ce8:	ldrb	w1, [x0]
  403cec:	add	x0, x0, #0x4
  403cf0:	orr	w1, w1, #0x800
  403cf4:	str	w1, [x0, #28]
  403cf8:	cmp	x0, x2
  403cfc:	b.ne	403ce8 <ferror@plt+0x2568>  // b.any
  403d00:	cmp	x21, #0x0
  403d04:	b.le	403dd8 <ferror@plt+0x2658>
  403d08:	mov	x24, #0x1                   	// #1
  403d0c:	b	403d28 <ferror@plt+0x25a8>
  403d10:	cmp	w0, #0x200
  403d14:	b.ne	403d60 <ferror@plt+0x25e0>  // b.any
  403d18:	add	x2, x24, #0x1
  403d1c:	cmp	x24, x21
  403d20:	mov	x24, x2
  403d24:	b.eq	403d68 <ferror@plt+0x25e8>  // b.none
  403d28:	sub	w26, w24, #0x1
  403d2c:	mov	x0, x19
  403d30:	mov	w1, w26
  403d34:	bl	403e48 <ferror@plt+0x26c8>
  403d38:	lsl	x3, x24, #2
  403d3c:	add	x4, x25, x3
  403d40:	cbz	w0, 403d18 <ferror@plt+0x2598>
  403d44:	ldur	w0, [x4, #-4]
  403d48:	cmp	w26, #0xf
  403d4c:	b.hi	403d10 <ferror@plt+0x2590>  // b.pmore
  403d50:	add	x3, x28, x3
  403d54:	ldur	w1, [x3, #-4]
  403d58:	cmp	w1, w0
  403d5c:	b.eq	403d18 <ferror@plt+0x2598>  // b.none
  403d60:	mov	w24, #0x0                   	// #0
  403d64:	b	403954 <ferror@plt+0x21d4>
  403d68:	mov	w24, #0x1                   	// #1
  403d6c:	b	403954 <ferror@plt+0x21d4>
  403d70:	mov	w3, w22
  403d74:	mov	x0, x27
  403d78:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403d7c:	mov	w1, #0x1                   	// #1
  403d80:	add	x2, x2, #0x560
  403d84:	bl	401620 <__fprintf_chk@plt>
  403d88:	add	x20, sp, #0xf0
  403d8c:	mov	w23, w21
  403d90:	cmp	x21, #0x0
  403d94:	mov	w24, #0x0                   	// #0
  403d98:	b.gt	403dac <ferror@plt+0x262c>
  403d9c:	b	4039a8 <ferror@plt+0x2228>
  403da0:	add	x20, x20, #0x4
  403da4:	cmp	w24, w23
  403da8:	b.eq	4039a8 <ferror@plt+0x2228>  // b.none
  403dac:	mov	w1, w24
  403db0:	mov	x0, x19
  403db4:	add	w24, w24, #0x1
  403db8:	bl	403e48 <ferror@plt+0x26c8>
  403dbc:	cbz	w0, 403da0 <ferror@plt+0x2620>
  403dc0:	ldrb	w3, [sp, #116]
  403dc4:	mov	x1, x27
  403dc8:	ldr	w2, [x20]
  403dcc:	mov	x0, x19
  403dd0:	bl	402478 <ferror@plt+0xcf8>
  403dd4:	b	403da0 <ferror@plt+0x2620>
  403dd8:	mov	w3, w22
  403ddc:	mov	x0, x27
  403de0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403de4:	mov	w1, #0x1                   	// #1
  403de8:	add	x2, x2, #0x560
  403dec:	bl	401620 <__fprintf_chk@plt>
  403df0:	b	403994 <ferror@plt+0x2214>
  403df4:	nop
  403df8:	stp	x29, x30, [sp, #-48]!
  403dfc:	mov	x29, sp
  403e00:	stp	x19, x20, [sp, #16]
  403e04:	mov	x19, x0
  403e08:	mov	x20, x1
  403e0c:	stp	x21, x22, [sp, #32]
  403e10:	mov	w21, w2
  403e14:	and	w22, w3, #0xff
  403e18:	bl	403528 <ferror@plt+0x1da8>
  403e1c:	mov	w3, w22
  403e20:	mov	w2, w21
  403e24:	mov	x1, x20
  403e28:	mov	x0, x19
  403e2c:	bl	403728 <ferror@plt+0x1fa8>
  403e30:	mov	x1, x20
  403e34:	mov	x0, x19
  403e38:	ldp	x19, x20, [sp, #16]
  403e3c:	ldp	x21, x22, [sp, #32]
  403e40:	ldp	x29, x30, [sp], #48
  403e44:	b	403248 <ferror@plt+0x1ac8>
  403e48:	stp	x29, x30, [sp, #-16]!
  403e4c:	sxtw	x1, w1
  403e50:	mov	x29, sp
  403e54:	ldr	x0, [x0, #8]
  403e58:	bl	40b078 <ferror@plt+0x98f8>
  403e5c:	cmp	x0, #0x0
  403e60:	cset	w0, ne  // ne = any
  403e64:	ldp	x29, x30, [sp], #16
  403e68:	ret
  403e6c:	nop
  403e70:	stp	x29, x30, [sp, #-16]!
  403e74:	sxtw	x1, w1
  403e78:	mov	x29, sp
  403e7c:	ldr	x0, [x0, #8]
  403e80:	bl	40b078 <ferror@plt+0x98f8>
  403e84:	cbz	x0, 403e9c <ferror@plt+0x271c>
  403e88:	ldr	x0, [x0, #24]
  403e8c:	ldp	x29, x30, [sp], #16
  403e90:	cmp	x0, #0xff
  403e94:	csinv	w0, w0, wzr, le
  403e98:	ret
  403e9c:	mov	w0, #0x0                   	// #0
  403ea0:	ldp	x29, x30, [sp], #16
  403ea4:	ret
  403ea8:	stp	x29, x30, [sp, #-32]!
  403eac:	sxtw	x1, w1
  403eb0:	mov	x29, sp
  403eb4:	ldr	x0, [x0, #8]
  403eb8:	str	x19, [sp, #16]
  403ebc:	mov	w19, w2
  403ec0:	bl	40b078 <ferror@plt+0x98f8>
  403ec4:	cbz	x0, 403eec <ferror@plt+0x276c>
  403ec8:	sxtw	x1, w19
  403ecc:	bl	40b030 <ferror@plt+0x98b0>
  403ed0:	cbz	x0, 403eec <ferror@plt+0x276c>
  403ed4:	ldr	w0, [x0]
  403ed8:	ldr	x19, [sp, #16]
  403edc:	cmp	w0, #0x0
  403ee0:	cset	w0, ne  // ne = any
  403ee4:	ldp	x29, x30, [sp], #32
  403ee8:	ret
  403eec:	mov	w0, #0x0                   	// #0
  403ef0:	ldr	x19, [sp, #16]
  403ef4:	ldp	x29, x30, [sp], #32
  403ef8:	ret
  403efc:	nop
  403f00:	stp	x29, x30, [sp, #-64]!
  403f04:	mov	x29, sp
  403f08:	stp	x19, x20, [sp, #16]
  403f0c:	mov	w20, w1
  403f10:	mov	w19, #0x0                   	// #0
  403f14:	str	x21, [sp, #32]
  403f18:	mov	x21, x0
  403f1c:	bl	403e48 <ferror@plt+0x26c8>
  403f20:	cbz	w0, 403f38 <ferror@plt+0x27b8>
  403f24:	mov	w0, w19
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldr	x21, [sp, #32]
  403f30:	ldp	x29, x30, [sp], #64
  403f34:	ret
  403f38:	mov	w19, w0
  403f3c:	mov	x0, #0x20                  	// #32
  403f40:	bl	4014b0 <malloc@plt>
  403f44:	str	x0, [sp, #56]
  403f48:	cbz	x0, 403fc8 <ferror@plt+0x2848>
  403f4c:	mov	x2, #0x0                   	// #0
  403f50:	mov	x1, #0x4                   	// #4
  403f54:	bl	40ae68 <ferror@plt+0x96e8>
  403f58:	ldr	x0, [x21, #8]
  403f5c:	sxtw	x1, w20
  403f60:	add	x2, sp, #0x38
  403f64:	bl	40b0c0 <ferror@plt+0x9940>
  403f68:	tbz	w0, #31, 403f24 <ferror@plt+0x27a4>
  403f6c:	ldr	x0, [sp, #56]
  403f70:	bl	401670 <free@plt>
  403f74:	ldr	w0, [x21, #56]
  403f78:	cmp	w0, #0x2
  403f7c:	b.gt	403f88 <ferror@plt+0x2808>
  403f80:	mov	w19, #0xffffffff            	// #-1
  403f84:	b	403f24 <ferror@plt+0x27a4>
  403f88:	mov	w2, #0x5                   	// #5
  403f8c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  403f90:	mov	x0, #0x0                   	// #0
  403f94:	add	x1, x1, #0x490
  403f98:	bl	401700 <dcgettext@plt>
  403f9c:	mov	w19, #0xffffffff            	// #-1
  403fa0:	mov	x5, x0
  403fa4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  403fa8:	mov	x0, x21
  403fac:	add	x4, x4, #0xb80
  403fb0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403fb4:	mov	w3, #0x45                  	// #69
  403fb8:	add	x2, x2, #0xa90
  403fbc:	mov	w1, #0x3                   	// #3
  403fc0:	bl	401f70 <ferror@plt+0x7f0>
  403fc4:	b	403f24 <ferror@plt+0x27a4>
  403fc8:	ldr	w1, [x21, #56]
  403fcc:	cmp	w1, #0x2
  403fd0:	b.le	403f80 <ferror@plt+0x2800>
  403fd4:	mov	w2, #0x5                   	// #5
  403fd8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  403fdc:	add	x1, x1, #0x490
  403fe0:	bl	401700 <dcgettext@plt>
  403fe4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  403fe8:	mov	x5, x0
  403fec:	add	x4, x4, #0xb80
  403ff0:	mov	x0, x21
  403ff4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403ff8:	mov	w3, #0x3d                  	// #61
  403ffc:	add	x2, x2, #0xa90
  404000:	mov	w1, #0x3                   	// #3
  404004:	mov	w19, #0xffffffff            	// #-1
  404008:	bl	401f70 <ferror@plt+0x7f0>
  40400c:	b	403f24 <ferror@plt+0x27a4>
  404010:	stp	x29, x30, [sp, #-48]!
  404014:	sxtw	x1, w1
  404018:	mov	x29, sp
  40401c:	stp	x19, x20, [sp, #16]
  404020:	mov	x20, x0
  404024:	mov	w19, w2
  404028:	ldr	x0, [x0, #8]
  40402c:	str	x21, [sp, #32]
  404030:	mov	x21, x1
  404034:	bl	40b078 <ferror@plt+0x98f8>
  404038:	cbz	x0, 404088 <ferror@plt+0x2908>
  40403c:	sxtw	x1, w19
  404040:	bl	40b030 <ferror@plt+0x98b0>
  404044:	cbz	x0, 404070 <ferror@plt+0x28f0>
  404048:	ldr	w1, [x0]
  40404c:	mov	w19, #0x200                 	// #512
  404050:	cmp	w1, #0x0
  404054:	sub	w1, w1, #0x1
  404058:	csel	w19, w1, w19, ne  // ne = any
  40405c:	mov	w0, w19
  404060:	ldp	x19, x20, [sp, #16]
  404064:	ldr	x21, [sp, #32]
  404068:	ldp	x29, x30, [sp], #48
  40406c:	ret
  404070:	mov	w19, #0x200                 	// #512
  404074:	mov	w0, w19
  404078:	ldp	x19, x20, [sp, #16]
  40407c:	ldr	x21, [sp, #32]
  404080:	ldp	x29, x30, [sp], #48
  404084:	ret
  404088:	ldr	w1, [x20, #56]
  40408c:	mov	w19, #0xffffffff            	// #-1
  404090:	cmp	w1, #0x2
  404094:	b.le	40405c <ferror@plt+0x28dc>
  404098:	mov	w2, #0x5                   	// #5
  40409c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4040a0:	add	x1, x1, #0xa98
  4040a4:	bl	401700 <dcgettext@plt>
  4040a8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4040ac:	add	x4, x4, #0xb80
  4040b0:	mov	x5, x0
  4040b4:	mov	w6, w21
  4040b8:	mov	x0, x20
  4040bc:	add	x4, x4, #0x10
  4040c0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4040c4:	mov	w3, #0x53                  	// #83
  4040c8:	add	x2, x2, #0xa90
  4040cc:	mov	w1, #0x3                   	// #3
  4040d0:	bl	401f70 <ferror@plt+0x7f0>
  4040d4:	b	40405c <ferror@plt+0x28dc>
  4040d8:	stp	x29, x30, [sp, #-64]!
  4040dc:	sxtw	x1, w1
  4040e0:	mov	x29, sp
  4040e4:	stp	x19, x20, [sp, #16]
  4040e8:	mov	x20, x0
  4040ec:	ldr	x0, [x0, #8]
  4040f0:	stp	x21, x22, [sp, #32]
  4040f4:	mov	x21, x1
  4040f8:	str	x23, [sp, #48]
  4040fc:	mov	w23, w2
  404100:	bl	40b078 <ferror@plt+0x98f8>
  404104:	cbz	x0, 4041a4 <ferror@plt+0x2a24>
  404108:	sxtw	x22, w23
  40410c:	mov	x19, x0
  404110:	mov	x1, x22
  404114:	bl	40afa8 <ferror@plt+0x9828>
  404118:	cbnz	w0, 404134 <ferror@plt+0x29b4>
  40411c:	mov	w0, #0x0                   	// #0
  404120:	ldp	x19, x20, [sp, #16]
  404124:	ldp	x21, x22, [sp, #32]
  404128:	ldr	x23, [sp, #48]
  40412c:	ldp	x29, x30, [sp], #64
  404130:	ret
  404134:	mov	x1, x22
  404138:	mov	x0, x19
  40413c:	bl	40b118 <ferror@plt+0x9998>
  404140:	tbz	w0, #31, 40411c <ferror@plt+0x299c>
  404144:	ldr	w0, [x20, #56]
  404148:	cmp	w0, #0x2
  40414c:	b.gt	404158 <ferror@plt+0x29d8>
  404150:	mov	w0, #0xffffffff            	// #-1
  404154:	b	404120 <ferror@plt+0x29a0>
  404158:	mov	w2, #0x5                   	// #5
  40415c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404160:	mov	x0, #0x0                   	// #0
  404164:	add	x1, x1, #0xab0
  404168:	bl	401700 <dcgettext@plt>
  40416c:	mov	x5, x0
  404170:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404174:	add	x4, x4, #0xb80
  404178:	mov	x0, x20
  40417c:	mov	w7, w21
  404180:	mov	w6, w23
  404184:	add	x4, x4, #0x20
  404188:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40418c:	mov	w3, #0x6d                  	// #109
  404190:	add	x2, x2, #0xa90
  404194:	mov	w1, #0x3                   	// #3
  404198:	bl	401f70 <ferror@plt+0x7f0>
  40419c:	mov	w0, #0xffffffff            	// #-1
  4041a0:	b	404120 <ferror@plt+0x29a0>
  4041a4:	ldr	w1, [x20, #56]
  4041a8:	cmp	w1, #0x2
  4041ac:	b.le	404150 <ferror@plt+0x29d0>
  4041b0:	mov	w2, #0x5                   	// #5
  4041b4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4041b8:	add	x1, x1, #0xa98
  4041bc:	bl	401700 <dcgettext@plt>
  4041c0:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4041c4:	add	x4, x4, #0xb80
  4041c8:	mov	x5, x0
  4041cc:	mov	w6, w21
  4041d0:	mov	x0, x20
  4041d4:	add	x4, x4, #0x20
  4041d8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4041dc:	mov	w3, #0x65                  	// #101
  4041e0:	add	x2, x2, #0xa90
  4041e4:	mov	w1, #0x3                   	// #3
  4041e8:	bl	401f70 <ferror@plt+0x7f0>
  4041ec:	mov	w0, #0xffffffff            	// #-1
  4041f0:	b	404120 <ferror@plt+0x29a0>
  4041f4:	nop
  4041f8:	stp	x29, x30, [sp, #-80]!
  4041fc:	mov	x29, sp
  404200:	stp	x19, x20, [sp, #16]
  404204:	mov	w19, w3
  404208:	add	w3, w3, #0x1
  40420c:	str	w3, [sp, #76]
  404210:	cmn	w19, #0x1
  404214:	mov	x20, x0
  404218:	b.eq	40433c <ferror@plt+0x2bbc>  // b.none
  40421c:	ldr	x0, [x0, #8]
  404220:	stp	x21, x22, [sp, #32]
  404224:	sxtw	x21, w1
  404228:	mov	w22, w1
  40422c:	mov	x1, x21
  404230:	str	x23, [sp, #48]
  404234:	mov	w23, w2
  404238:	bl	40b078 <ferror@plt+0x98f8>
  40423c:	cbz	x0, 4042a8 <ferror@plt+0x2b28>
  404240:	ldr	w0, [x20, #4]
  404244:	cmp	w19, #0x200
  404248:	and	w0, w0, #0x4
  40424c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404250:	b.ne	404324 <ferror@plt+0x2ba4>  // b.any
  404254:	ldr	x0, [x20, #8]
  404258:	mov	x1, x21
  40425c:	bl	40b078 <ferror@plt+0x98f8>
  404260:	add	x2, sp, #0x4c
  404264:	sxtw	x1, w23
  404268:	bl	40b0c0 <ferror@plt+0x9940>
  40426c:	tbnz	w0, #31, 404390 <ferror@plt+0x2c10>
  404270:	ldr	w0, [x20, #4]
  404274:	tbz	w0, #2, 404290 <ferror@plt+0x2b10>
  404278:	orr	w21, w22, #0x8
  40427c:	tbnz	w22, #3, 404290 <ferror@plt+0x2b10>
  404280:	mov	w1, w21
  404284:	mov	x0, x20
  404288:	bl	403e48 <ferror@plt+0x26c8>
  40428c:	cbnz	w0, 4042d0 <ferror@plt+0x2b50>
  404290:	ldp	x21, x22, [sp, #32]
  404294:	mov	w0, #0x0                   	// #0
  404298:	ldr	x23, [sp, #48]
  40429c:	ldp	x19, x20, [sp, #16]
  4042a0:	ldp	x29, x30, [sp], #80
  4042a4:	ret
  4042a8:	ldr	w1, [x20, #4]
  4042ac:	tbnz	w1, #1, 4043f0 <ferror@plt+0x2c70>
  4042b0:	mov	w1, w22
  4042b4:	mov	x0, x20
  4042b8:	bl	403f00 <ferror@plt+0x2780>
  4042bc:	tbz	w0, #31, 404240 <ferror@plt+0x2ac0>
  4042c0:	ldp	x21, x22, [sp, #32]
  4042c4:	ldr	x23, [sp, #48]
  4042c8:	mov	w0, #0xffffffff            	// #-1
  4042cc:	b	40429c <ferror@plt+0x2b1c>
  4042d0:	asr	w22, w19, #8
  4042d4:	mov	w2, w23
  4042d8:	mov	w1, w21
  4042dc:	mov	x0, x20
  4042e0:	bl	403ea8 <ferror@plt+0x2728>
  4042e4:	cmp	w22, #0x0
  4042e8:	ccmp	w22, #0xb, #0x4, ne  // ne = any
  4042ec:	b.ne	404290 <ferror@plt+0x2b10>  // b.any
  4042f0:	and	w1, w19, #0x80
  4042f4:	orr	w0, w1, w0
  4042f8:	cbnz	w0, 404290 <ferror@plt+0x2b10>
  4042fc:	and	w3, w19, #0xff
  404300:	mov	w2, w23
  404304:	mov	w1, w21
  404308:	orr	w3, w3, #0x800
  40430c:	mov	x0, x20
  404310:	bl	4041f8 <ferror@plt+0x2a78>
  404314:	asr	w0, w0, #31
  404318:	ldp	x21, x22, [sp, #32]
  40431c:	ldr	x23, [sp, #48]
  404320:	b	40429c <ferror@plt+0x2b1c>
  404324:	mov	w2, w23
  404328:	mov	w1, w22
  40432c:	mov	x0, x20
  404330:	bl	403ea8 <ferror@plt+0x2728>
  404334:	cbz	w0, 404254 <ferror@plt+0x2ad4>
  404338:	b	404290 <ferror@plt+0x2b10>
  40433c:	ldr	w0, [x0, #56]
  404340:	cmp	w0, #0x2
  404344:	b.le	4042c8 <ferror@plt+0x2b48>
  404348:	mov	w2, #0x5                   	// #5
  40434c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404350:	mov	x0, #0x0                   	// #0
  404354:	add	x1, x1, #0xad8
  404358:	bl	401700 <dcgettext@plt>
  40435c:	mov	x5, x0
  404360:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404364:	add	x4, x4, #0xb80
  404368:	mov	x0, x20
  40436c:	add	x4, x4, #0x30
  404370:	mov	w6, w19
  404374:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404378:	mov	w3, #0x7d                  	// #125
  40437c:	add	x2, x2, #0xa90
  404380:	mov	w1, #0x3                   	// #3
  404384:	bl	401f70 <ferror@plt+0x7f0>
  404388:	mov	w0, w19
  40438c:	b	40429c <ferror@plt+0x2b1c>
  404390:	ldr	w0, [x20, #56]
  404394:	cmp	w0, #0x2
  404398:	b.le	4042c0 <ferror@plt+0x2b40>
  40439c:	mov	w2, #0x5                   	// #5
  4043a0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4043a4:	mov	x0, #0x0                   	// #0
  4043a8:	add	x1, x1, #0xb30
  4043ac:	bl	401700 <dcgettext@plt>
  4043b0:	mov	x5, x0
  4043b4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4043b8:	add	x4, x4, #0xb80
  4043bc:	mov	w7, w22
  4043c0:	mov	w6, w23
  4043c4:	mov	x0, x20
  4043c8:	add	x4, x4, #0x30
  4043cc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4043d0:	mov	w3, #0x94                  	// #148
  4043d4:	add	x2, x2, #0xa90
  4043d8:	mov	w1, #0x3                   	// #3
  4043dc:	bl	401f70 <ferror@plt+0x7f0>
  4043e0:	mov	w0, #0xffffffff            	// #-1
  4043e4:	ldp	x21, x22, [sp, #32]
  4043e8:	ldr	x23, [sp, #48]
  4043ec:	b	40429c <ferror@plt+0x2b1c>
  4043f0:	ldr	w1, [x20, #56]
  4043f4:	cmp	w1, #0x2
  4043f8:	b.le	4042c0 <ferror@plt+0x2b40>
  4043fc:	mov	w2, #0x5                   	// #5
  404400:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404404:	add	x1, x1, #0xb00
  404408:	bl	401700 <dcgettext@plt>
  40440c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404410:	add	x4, x4, #0xb80
  404414:	mov	x5, x0
  404418:	mov	w6, w22
  40441c:	mov	x0, x20
  404420:	add	x4, x4, #0x30
  404424:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404428:	mov	w3, #0x84                  	// #132
  40442c:	add	x2, x2, #0xa90
  404430:	mov	w1, #0x3                   	// #3
  404434:	bl	401f70 <ferror@plt+0x7f0>
  404438:	mov	w0, #0xffffffff            	// #-1
  40443c:	ldp	x21, x22, [sp, #32]
  404440:	ldr	x23, [sp, #48]
  404444:	b	40429c <ferror@plt+0x2b1c>
  404448:	stp	x29, x30, [sp, #-160]!
  40444c:	mov	x29, sp
  404450:	stp	x19, x20, [sp, #16]
  404454:	mov	x19, x0
  404458:	ldr	w0, [x0, #4]
  40445c:	stp	x23, x24, [sp, #48]
  404460:	mov	w23, #0x0                   	// #0
  404464:	tbz	w0, #1, 404480 <ferror@plt+0x2d00>
  404468:	ldr	x0, [x19, #8]
  40446c:	mov	x20, #0x0                   	// #0
  404470:	ldr	x0, [x0, #24]
  404474:	cmp	x0, #0x0
  404478:	b.gt	404614 <ferror@plt+0x2e94>
  40447c:	nop
  404480:	ldr	x0, [x19, #64]
  404484:	ldr	x1, [x0, #24]
  404488:	cmp	x1, #0x0
  40448c:	b.le	4045e8 <ferror@plt+0x2e68>
  404490:	stp	x25, x26, [sp, #64]
  404494:	add	x25, sp, #0x60
  404498:	add	x24, x25, #0x20
  40449c:	stp	x21, x22, [sp, #32]
  4044a0:	mov	x21, #0x0                   	// #0
  4044a4:	stp	x27, x28, [sp, #80]
  4044a8:	mov	w27, #0xb00                 	// #2816
  4044ac:	nop
  4044b0:	mov	x1, x21
  4044b4:	mov	w22, w21
  4044b8:	bl	40b030 <ferror@plt+0x98b0>
  4044bc:	cbz	x0, 4045c8 <ferror@plt+0x2e48>
  4044c0:	ldrb	w0, [x0]
  4044c4:	cbz	w0, 4045c8 <ferror@plt+0x2e48>
  4044c8:	mov	w1, w23
  4044cc:	mov	x0, x19
  4044d0:	bl	403e48 <ferror@plt+0x26c8>
  4044d4:	cbz	w0, 4046b0 <ferror@plt+0x2f30>
  4044d8:	mov	w2, w21
  4044dc:	mov	w1, w23
  4044e0:	mov	x0, x19
  4044e4:	bl	404010 <ferror@plt+0x2890>
  4044e8:	mov	w28, w0
  4044ec:	asr	w0, w0, #8
  4044f0:	cmp	w0, #0x0
  4044f4:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4044f8:	b.ne	40462c <ferror@plt+0x2eac>  // b.any
  4044fc:	and	w0, w28, #0xff
  404500:	and	w1, w0, #0xffffffdf
  404504:	sub	w1, w1, #0x41
  404508:	cmp	w1, #0x19
  40450c:	b.hi	40462c <ferror@plt+0x2eac>  // b.pmore
  404510:	mov	w3, #0x9f                  	// #159
  404514:	mov	x1, x25
  404518:	orr	w2, w0, w27
  40451c:	and	w28, w28, w3
  404520:	mov	w3, #0xb20                 	// #2848
  404524:	eor	w0, w0, w3
  404528:	stp	w2, w0, [sp, #96]
  40452c:	stp	w2, w0, [sp, #104]
  404530:	stp	w28, w28, [sp, #112]
  404534:	stp	w28, w28, [sp, #120]
  404538:	ldrb	w0, [x1]
  40453c:	add	x1, x1, #0x4
  404540:	orr	w0, w0, #0x800
  404544:	str	w0, [x1, #28]
  404548:	cmp	x24, x1
  40454c:	b.ne	404538 <ferror@plt+0x2db8>  // b.any
  404550:	ldr	x0, [x19, #8]
  404554:	ldr	x0, [x0, #24]
  404558:	cmp	x0, #0x0
  40455c:	b.le	4045c8 <ferror@plt+0x2e48>
  404560:	mov	x20, #0x0                   	// #0
  404564:	nop
  404568:	mov	w1, w20
  40456c:	mov	x0, x19
  404570:	mov	w28, w20
  404574:	bl	403e48 <ferror@plt+0x26c8>
  404578:	cbz	w0, 4045b0 <ferror@plt+0x2e30>
  40457c:	cbz	x20, 404594 <ferror@plt+0x2e14>
  404580:	mov	w2, w22
  404584:	mov	w1, w20
  404588:	mov	x0, x19
  40458c:	bl	403ea8 <ferror@plt+0x2728>
  404590:	cbnz	w0, 4045b0 <ferror@plt+0x2e30>
  404594:	and	x3, x28, #0xf
  404598:	mov	w1, w28
  40459c:	mov	w2, w22
  4045a0:	mov	x0, x19
  4045a4:	ldr	w3, [x25, x3, lsl #2]
  4045a8:	bl	4041f8 <ferror@plt+0x2a78>
  4045ac:	tbnz	w0, #31, 4046f8 <ferror@plt+0x2f78>
  4045b0:	ldr	x0, [x19, #8]
  4045b4:	add	x20, x20, #0x1
  4045b8:	ldr	x0, [x0, #24]
  4045bc:	cmp	x0, x20
  4045c0:	b.gt	404568 <ferror@plt+0x2de8>
  4045c4:	nop
  4045c8:	ldr	x0, [x19, #64]
  4045cc:	add	x21, x21, #0x1
  4045d0:	ldr	x1, [x0, #24]
  4045d4:	cmp	x1, x21
  4045d8:	b.gt	4044b0 <ferror@plt+0x2d30>
  4045dc:	ldp	x21, x22, [sp, #32]
  4045e0:	ldp	x25, x26, [sp, #64]
  4045e4:	ldp	x27, x28, [sp, #80]
  4045e8:	mov	w0, #0x0                   	// #0
  4045ec:	ldp	x19, x20, [sp, #16]
  4045f0:	ldp	x23, x24, [sp, #48]
  4045f4:	ldp	x29, x30, [sp], #160
  4045f8:	ret
  4045fc:	ldr	x0, [x19, #8]
  404600:	add	w23, w20, #0x1
  404604:	add	x20, x20, #0x1
  404608:	ldr	x0, [x0, #24]
  40460c:	cmp	x0, x20
  404610:	b.le	404480 <ferror@plt+0x2d00>
  404614:	mov	w1, w20
  404618:	mov	x0, x19
  40461c:	mov	w23, w20
  404620:	bl	403e48 <ferror@plt+0x26c8>
  404624:	cbz	w0, 4045fc <ferror@plt+0x2e7c>
  404628:	b	404480 <ferror@plt+0x2d00>
  40462c:	ldr	x0, [x19, #8]
  404630:	mov	x20, #0x0                   	// #0
  404634:	ldr	x0, [x0, #24]
  404638:	cmp	x0, #0x1
  40463c:	b.le	4045c8 <ferror@plt+0x2e48>
  404640:	add	w26, w20, #0x1
  404644:	mov	x0, x19
  404648:	mov	w1, w26
  40464c:	bl	403e48 <ferror@plt+0x26c8>
  404650:	cbz	w0, 404680 <ferror@plt+0x2f00>
  404654:	mov	w2, w22
  404658:	mov	w1, w26
  40465c:	mov	x0, x19
  404660:	bl	403ea8 <ferror@plt+0x2728>
  404664:	cbnz	w0, 404680 <ferror@plt+0x2f00>
  404668:	mov	w1, w26
  40466c:	mov	w3, w28
  404670:	mov	w2, w22
  404674:	mov	x0, x19
  404678:	bl	4041f8 <ferror@plt+0x2a78>
  40467c:	tbnz	w0, #31, 4046f8 <ferror@plt+0x2f78>
  404680:	ldr	x0, [x19, #8]
  404684:	add	x1, x20, #0x2
  404688:	add	x20, x20, #0x1
  40468c:	ldr	x0, [x0, #24]
  404690:	cmp	x1, x0
  404694:	b.lt	404640 <ferror@plt+0x2ec0>  // b.tstop
  404698:	ldr	x0, [x19, #64]
  40469c:	add	x21, x21, #0x1
  4046a0:	ldr	x1, [x0, #24]
  4046a4:	cmp	x1, x21
  4046a8:	b.gt	4044b0 <ferror@plt+0x2d30>
  4046ac:	b	4045dc <ferror@plt+0x2e5c>
  4046b0:	ldr	w0, [x19, #56]
  4046b4:	cmp	w0, #0x2
  4046b8:	b.le	4046f8 <ferror@plt+0x2f78>
  4046bc:	mov	w2, #0x5                   	// #5
  4046c0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4046c4:	mov	x0, #0x0                   	// #0
  4046c8:	add	x1, x1, #0xb58
  4046cc:	bl	401700 <dcgettext@plt>
  4046d0:	mov	x5, x0
  4046d4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4046d8:	add	x4, x4, #0xb80
  4046dc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4046e0:	mov	x0, x19
  4046e4:	add	x4, x4, #0x40
  4046e8:	add	x2, x2, #0xa90
  4046ec:	mov	w3, #0xef                  	// #239
  4046f0:	mov	w1, #0x3                   	// #3
  4046f4:	bl	401f70 <ferror@plt+0x7f0>
  4046f8:	mov	w0, #0xffffffff            	// #-1
  4046fc:	ldp	x19, x20, [sp, #16]
  404700:	ldp	x21, x22, [sp, #32]
  404704:	ldp	x23, x24, [sp, #48]
  404708:	ldp	x25, x26, [sp, #64]
  40470c:	ldp	x27, x28, [sp, #80]
  404710:	ldp	x29, x30, [sp], #160
  404714:	ret
  404718:	sub	sp, sp, #0xc60
  40471c:	stp	x29, x30, [sp]
  404720:	mov	x29, sp
  404724:	stp	x19, x20, [sp, #16]
  404728:	mov	x20, x0
  40472c:	ldr	x0, [x0, #24]
  404730:	stp	x21, x22, [sp, #32]
  404734:	mov	w22, w1
  404738:	stp	x25, x26, [sp, #64]
  40473c:	ldr	x19, [x0, #16]
  404740:	cmp	x19, #0x100
  404744:	b.le	404818 <ferror@plt+0x3098>
  404748:	ldr	w1, [x20, #56]
  40474c:	mov	w21, #0x1                   	// #1
  404750:	mov	w19, #0x100                 	// #256
  404754:	cmp	w1, #0x2
  404758:	b.gt	404950 <ferror@plt+0x31d0>
  40475c:	ldr	x2, [x0, #24]
  404760:	ldr	w1, [x20]
  404764:	cmp	x2, #0x0
  404768:	str	w19, [sp, #88]
  40476c:	cset	w2, gt
  404770:	and	w25, w1, #0x10
  404774:	and	w21, w21, w2
  404778:	tbz	w1, #4, 404840 <ferror@plt+0x30c0>
  40477c:	mov	w25, #0x0                   	// #0
  404780:	mov	w26, #0x0                   	// #0
  404784:	mov	x1, #0x0                   	// #0
  404788:	cbz	w21, 4047e8 <ferror@plt+0x3068>
  40478c:	add	x21, sp, #0x64
  404790:	stp	x23, x24, [sp, #48]
  404794:	add	x24, sp, #0x5c
  404798:	add	x23, sp, #0x60
  40479c:	nop
  4047a0:	bl	40b078 <ferror@plt+0x98f8>
  4047a4:	add	w26, w26, #0x1
  4047a8:	ubfiz	x2, x25, #1, #32
  4047ac:	mov	w1, w26
  4047b0:	add	x2, x2, w25, uxtw
  4047b4:	cbz	x0, 4047d0 <ferror@plt+0x3050>
  4047b8:	ldp	w4, w3, [x0]
  4047bc:	add	w25, w25, #0x1
  4047c0:	ldr	w0, [x0, #8]
  4047c4:	str	w4, [x24, x2, lsl #2]
  4047c8:	str	w3, [x23, x2, lsl #2]
  4047cc:	str	w0, [x21, x2, lsl #2]
  4047d0:	ldr	x0, [x20, #24]
  4047d4:	ldr	x2, [x0, #24]
  4047d8:	cmp	x1, x2
  4047dc:	ccmp	w25, w19, #0x2, lt  // lt = tstop
  4047e0:	b.cc	4047a0 <ferror@plt+0x3020>  // b.lo, b.ul, b.last
  4047e4:	ldp	x23, x24, [sp, #48]
  4047e8:	mov	w0, w22
  4047ec:	add	x2, sp, #0x58
  4047f0:	mov	x1, #0x4bfb                	// #19451
  4047f4:	bl	401760 <ioctl@plt>
  4047f8:	cbnz	w0, 4049c4 <ferror@plt+0x3244>
  4047fc:	mov	w0, w19
  404800:	ldp	x29, x30, [sp]
  404804:	ldp	x19, x20, [sp, #16]
  404808:	ldp	x21, x22, [sp, #32]
  40480c:	ldp	x25, x26, [sp, #64]
  404810:	add	sp, sp, #0xc60
  404814:	ret
  404818:	ldr	x2, [x0, #24]
  40481c:	cmp	w19, #0x0
  404820:	ldr	w1, [x20]
  404824:	cset	w21, ne  // ne = any
  404828:	cmp	x2, #0x0
  40482c:	str	w19, [sp, #88]
  404830:	cset	w2, gt
  404834:	and	w25, w1, #0x10
  404838:	and	w21, w21, w2
  40483c:	tbnz	w1, #4, 40477c <ferror@plt+0x2ffc>
  404840:	mov	w26, #0x0                   	// #0
  404844:	mov	x1, #0x0                   	// #0
  404848:	cbz	w21, 4048c4 <ferror@plt+0x3144>
  40484c:	add	x21, sp, #0x5e
  404850:	stp	x23, x24, [sp, #48]
  404854:	add	x24, sp, #0x5c
  404858:	add	x23, sp, #0x5d
  40485c:	nop
  404860:	bl	40b078 <ferror@plt+0x98f8>
  404864:	add	w26, w26, #0x1
  404868:	ubfiz	x2, x25, #1, #32
  40486c:	mov	w1, w26
  404870:	add	x2, x2, w25, uxtw
  404874:	cbz	x0, 4048ac <ferror@plt+0x312c>
  404878:	ldr	w3, [x0]
  40487c:	add	w25, w25, #0x1
  404880:	cmp	w3, #0xff
  404884:	b.hi	404938 <ferror@plt+0x31b8>  // b.pmore
  404888:	ldr	w4, [x0, #4]
  40488c:	cmp	w4, #0xff
  404890:	b.hi	404938 <ferror@plt+0x31b8>  // b.pmore
  404894:	ldr	w0, [x0, #8]
  404898:	cmp	w0, #0xff
  40489c:	b.hi	404938 <ferror@plt+0x31b8>  // b.pmore
  4048a0:	strb	w3, [x24, x2]
  4048a4:	strb	w4, [x23, x2]
  4048a8:	strb	w0, [x21, x2]
  4048ac:	ldr	x0, [x20, #24]
  4048b0:	ldr	x2, [x0, #24]
  4048b4:	cmp	x1, x2
  4048b8:	ccmp	w25, w19, #0x2, lt  // lt = tstop
  4048bc:	b.cc	404860 <ferror@plt+0x30e0>  // b.lo, b.ul, b.last
  4048c0:	ldp	x23, x24, [sp, #48]
  4048c4:	mov	w0, w22
  4048c8:	add	x2, sp, #0x58
  4048cc:	mov	x1, #0x4b4b                	// #19275
  4048d0:	bl	401760 <ioctl@plt>
  4048d4:	cbz	w0, 4047fc <ferror@plt+0x307c>
  4048d8:	ldr	w0, [x20, #56]
  4048dc:	cmp	w0, #0x2
  4048e0:	b.le	40491c <ferror@plt+0x319c>
  4048e4:	bl	401730 <__errno_location@plt>
  4048e8:	ldr	w0, [x0]
  4048ec:	bl	4015a0 <strerror@plt>
  4048f0:	mov	x6, x0
  4048f4:	adrp	x5, 40c000 <ferror@plt+0xa880>
  4048f8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4048fc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404900:	mov	x0, x20
  404904:	add	x5, x5, #0xc68
  404908:	add	x4, x4, #0xf08
  40490c:	add	x2, x2, #0xbf8
  404910:	mov	w3, #0xf9                  	// #249
  404914:	mov	w1, #0x3                   	// #3
  404918:	bl	401f70 <ferror@plt+0x7f0>
  40491c:	mov	w0, #0xffffffff            	// #-1
  404920:	ldp	x29, x30, [sp]
  404924:	ldp	x19, x20, [sp, #16]
  404928:	ldp	x21, x22, [sp, #32]
  40492c:	ldp	x25, x26, [sp, #64]
  404930:	add	sp, sp, #0xc60
  404934:	ret
  404938:	ldr	w0, [x20, #56]
  40493c:	cmp	w0, #0x2
  404940:	b.gt	404990 <ferror@plt+0x3210>
  404944:	mov	w0, #0xffffffff            	// #-1
  404948:	ldp	x23, x24, [sp, #48]
  40494c:	b	404920 <ferror@plt+0x31a0>
  404950:	mov	w2, #0x5                   	// #5
  404954:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404958:	mov	x0, #0x0                   	// #0
  40495c:	add	x1, x1, #0xbd8
  404960:	bl	401700 <dcgettext@plt>
  404964:	mov	x5, x0
  404968:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40496c:	mov	x0, x20
  404970:	add	x4, x4, #0xf08
  404974:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404978:	mov	w3, #0xc6                  	// #198
  40497c:	add	x2, x2, #0xbf8
  404980:	mov	w1, #0x3                   	// #3
  404984:	bl	401f70 <ferror@plt+0x7f0>
  404988:	ldr	x0, [x20, #24]
  40498c:	b	40475c <ferror@plt+0x2fdc>
  404990:	mov	x0, x20
  404994:	adrp	x5, 40c000 <ferror@plt+0xa880>
  404998:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40499c:	add	x5, x5, #0xc20
  4049a0:	add	x4, x4, #0xf08
  4049a4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4049a8:	mov	w3, #0xee                  	// #238
  4049ac:	add	x2, x2, #0xbf8
  4049b0:	mov	w1, #0x3                   	// #3
  4049b4:	bl	401f70 <ferror@plt+0x7f0>
  4049b8:	mov	w0, #0xffffffff            	// #-1
  4049bc:	ldp	x23, x24, [sp, #48]
  4049c0:	b	404920 <ferror@plt+0x31a0>
  4049c4:	ldr	w0, [x20, #56]
  4049c8:	cmp	w0, #0x2
  4049cc:	b.le	40491c <ferror@plt+0x319c>
  4049d0:	bl	401730 <__errno_location@plt>
  4049d4:	ldr	w0, [x0]
  4049d8:	bl	4015a0 <strerror@plt>
  4049dc:	mov	x6, x0
  4049e0:	adrp	x5, 40c000 <ferror@plt+0xa880>
  4049e4:	mov	x0, x20
  4049e8:	add	x5, x5, #0xc08
  4049ec:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4049f0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4049f4:	add	x4, x4, #0xf08
  4049f8:	add	x2, x2, #0xbf8
  4049fc:	mov	w3, #0xdc                  	// #220
  404a00:	mov	w1, #0x3                   	// #3
  404a04:	bl	401f70 <ferror@plt+0x7f0>
  404a08:	mov	w0, #0xffffffff            	// #-1
  404a0c:	b	404920 <ferror@plt+0x31a0>
  404a10:	sub	sp, sp, #0x270
  404a14:	stp	x29, x30, [sp]
  404a18:	mov	x29, sp
  404a1c:	stp	x23, x24, [sp, #48]
  404a20:	add	x24, sp, #0x68
  404a24:	mov	w23, w1
  404a28:	stp	x25, x26, [sp, #64]
  404a2c:	adrp	x25, 40c000 <ferror@plt+0xa880>
  404a30:	add	x25, x25, #0xf08
  404a34:	add	x25, x25, #0x18
  404a38:	stp	x19, x20, [sp, #16]
  404a3c:	mov	x20, x0
  404a40:	stp	x21, x22, [sp, #32]
  404a44:	add	x22, x24, #0x1
  404a48:	mov	x19, #0x0                   	// #0
  404a4c:	mov	w21, #0x0                   	// #0
  404a50:	str	x27, [sp, #80]
  404a54:	nop
  404a58:	ldr	x0, [x20, #16]
  404a5c:	mov	x1, x19
  404a60:	strb	w19, [sp, #104]
  404a64:	bl	40b078 <ferror@plt+0x98f8>
  404a68:	mov	x1, x0
  404a6c:	cbz	x0, 404b54 <ferror@plt+0x33d4>
  404a70:	mov	x2, #0x200                 	// #512
  404a74:	mov	x0, x22
  404a78:	bl	4014d0 <__strcpy_chk@plt>
  404a7c:	mov	x2, x24
  404a80:	mov	w0, w23
  404a84:	mov	x1, #0x4b49                	// #19273
  404a88:	bl	401760 <ioctl@plt>
  404a8c:	cbnz	w0, 404ac4 <ferror@plt+0x3344>
  404a90:	add	w21, w21, #0x1
  404a94:	add	x19, x19, #0x1
  404a98:	cmp	x19, #0x100
  404a9c:	b.ne	404a58 <ferror@plt+0x32d8>  // b.any
  404aa0:	mov	w0, w21
  404aa4:	ldp	x29, x30, [sp]
  404aa8:	ldp	x19, x20, [sp, #16]
  404aac:	ldp	x21, x22, [sp, #32]
  404ab0:	ldp	x23, x24, [sp, #48]
  404ab4:	ldp	x25, x26, [sp, #64]
  404ab8:	ldr	x27, [sp, #80]
  404abc:	add	sp, sp, #0x270
  404ac0:	ret
  404ac4:	mov	x0, x22
  404ac8:	bl	401400 <strlen@plt>
  404acc:	lsl	x0, x0, #2
  404ad0:	add	x0, x0, #0x1
  404ad4:	bl	4014b0 <malloc@plt>
  404ad8:	mov	x26, x0
  404adc:	cbz	x0, 404c24 <ferror@plt+0x34a4>
  404ae0:	ldrb	w1, [sp, #105]
  404ae4:	mov	x2, x0
  404ae8:	mov	w0, #0x305c                	// #12380
  404aec:	mov	x4, x22
  404af0:	mov	w5, #0x6e5c                	// #28252
  404af4:	movk	w0, #0x3333, lsl #16
  404af8:	cbnz	w1, 404b0c <ferror@plt+0x338c>
  404afc:	b	404b30 <ferror@plt+0x33b0>
  404b00:	strb	w1, [x2], #1
  404b04:	ldrb	w1, [x4, #1]!
  404b08:	cbz	w1, 404b30 <ferror@plt+0x33b0>
  404b0c:	cmp	w1, #0xa
  404b10:	b.eq	404b4c <ferror@plt+0x33cc>  // b.none
  404b14:	mov	x3, x2
  404b18:	cmp	w1, #0x1b
  404b1c:	b.ne	404b00 <ferror@plt+0x3380>  // b.any
  404b20:	ldrb	w1, [x4, #1]!
  404b24:	str	w0, [x3], #4
  404b28:	mov	x2, x3
  404b2c:	cbnz	w1, 404b0c <ferror@plt+0x338c>
  404b30:	ldr	w0, [x20, #56]
  404b34:	strb	wzr, [x2]
  404b38:	cmp	w0, #0x2
  404b3c:	b.gt	404bd0 <ferror@plt+0x3450>
  404b40:	mov	x0, x26
  404b44:	bl	401670 <free@plt>
  404b48:	b	404a94 <ferror@plt+0x3314>
  404b4c:	strh	w5, [x2], #2
  404b50:	b	404b04 <ferror@plt+0x3384>
  404b54:	ldr	w0, [x20]
  404b58:	tbz	w0, #3, 404a94 <ferror@plt+0x3314>
  404b5c:	mov	x2, x24
  404b60:	mov	w0, w23
  404b64:	mov	x1, #0x4b49                	// #19273
  404b68:	strb	wzr, [sp, #105]
  404b6c:	bl	401760 <ioctl@plt>
  404b70:	cbz	w0, 404a90 <ferror@plt+0x3310>
  404b74:	ldr	w0, [x20, #56]
  404b78:	cmp	w0, #0x2
  404b7c:	b.le	404a94 <ferror@plt+0x3314>
  404b80:	mov	w2, #0x5                   	// #5
  404b84:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404b88:	mov	x0, #0x0                   	// #0
  404b8c:	add	x1, x1, #0xca8
  404b90:	bl	401700 <dcgettext@plt>
  404b94:	mov	x26, x0
  404b98:	ldrb	w2, [sp, #104]
  404b9c:	mov	x0, x20
  404ba0:	mov	w1, #0x1                   	// #1
  404ba4:	bl	409320 <ferror@plt+0x7ba0>
  404ba8:	mov	x6, x0
  404bac:	mov	x5, x26
  404bb0:	mov	x4, x25
  404bb4:	mov	x0, x20
  404bb8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404bbc:	mov	w3, #0xb4                  	// #180
  404bc0:	add	x2, x2, #0xbf8
  404bc4:	mov	w1, #0x3                   	// #3
  404bc8:	bl	401f70 <ferror@plt+0x7f0>
  404bcc:	b	404a94 <ferror@plt+0x3314>
  404bd0:	mov	w2, #0x5                   	// #5
  404bd4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404bd8:	mov	x0, #0x0                   	// #0
  404bdc:	add	x1, x1, #0xc78
  404be0:	bl	401700 <dcgettext@plt>
  404be4:	mov	x27, x0
  404be8:	ldrb	w2, [sp, #104]
  404bec:	mov	x0, x20
  404bf0:	mov	w1, #0x1                   	// #1
  404bf4:	bl	409320 <ferror@plt+0x7ba0>
  404bf8:	mov	x7, x0
  404bfc:	mov	x5, x27
  404c00:	mov	x6, x26
  404c04:	mov	x4, x25
  404c08:	mov	x0, x20
  404c0c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404c10:	mov	w3, #0xaa                  	// #170
  404c14:	add	x2, x2, #0xbf8
  404c18:	mov	w1, #0x3                   	// #3
  404c1c:	bl	401f70 <ferror@plt+0x7f0>
  404c20:	b	404b40 <ferror@plt+0x33c0>
  404c24:	ldr	w1, [x20, #56]
  404c28:	mov	w21, #0xffffffff            	// #-1
  404c2c:	cmp	w1, #0x2
  404c30:	b.le	404aa0 <ferror@plt+0x3320>
  404c34:	mov	w2, #0x5                   	// #5
  404c38:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404c3c:	add	x1, x1, #0x490
  404c40:	bl	401700 <dcgettext@plt>
  404c44:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404c48:	add	x4, x4, #0xf08
  404c4c:	mov	x5, x0
  404c50:	add	x4, x4, #0x10
  404c54:	mov	x0, x20
  404c58:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404c5c:	mov	w3, #0x7e                  	// #126
  404c60:	add	x2, x2, #0xbf8
  404c64:	mov	w1, #0x3                   	// #3
  404c68:	bl	401f70 <ferror@plt+0x7f0>
  404c6c:	b	404aa0 <ferror@plt+0x3320>
  404c70:	sub	sp, sp, #0x90
  404c74:	stp	x29, x30, [sp, #16]
  404c78:	add	x29, sp, #0x10
  404c7c:	stp	x19, x20, [sp, #32]
  404c80:	mov	x19, x0
  404c84:	stp	x23, x24, [sp, #64]
  404c88:	mov	w23, w1
  404c8c:	str	w2, [sp, #124]
  404c90:	bl	404448 <ferror@plt+0x2cc8>
  404c94:	tbnz	w0, #31, 405050 <ferror@plt+0x38d0>
  404c98:	ldr	w0, [x19]
  404c9c:	tbnz	w0, #1, 405190 <ferror@plt+0x3a10>
  404ca0:	stp	x21, x22, [sp, #48]
  404ca4:	adrp	x21, 40c000 <ferror@plt+0xa880>
  404ca8:	add	x21, x21, #0xf08
  404cac:	add	x21, x21, #0x28
  404cb0:	add	x24, sp, #0x88
  404cb4:	mov	w20, #0x0                   	// #0
  404cb8:	stp	x25, x26, [sp, #80]
  404cbc:	mov	w25, #0x0                   	// #0
  404cc0:	stp	x27, x28, [sp, #96]
  404cc4:	b	404d10 <ferror@plt+0x3590>
  404cc8:	ldr	w0, [x19, #4]
  404ccc:	tbz	w0, #1, 404d04 <ferror@plt+0x3584>
  404cd0:	mov	w0, #0x27f                 	// #639
  404cd4:	and	w28, w20, #0xff
  404cd8:	strb	w28, [sp, #136]
  404cdc:	strb	wzr, [sp, #137]
  404ce0:	strh	w0, [sp, #138]
  404ce4:	ldr	w0, [x19, #56]
  404ce8:	cmp	w0, #0x6
  404cec:	b.gt	4050a8 <ferror@plt+0x3928>
  404cf0:	mov	x2, x24
  404cf4:	mov	w0, w23
  404cf8:	mov	x1, #0x4b47                	// #19271
  404cfc:	bl	401760 <ioctl@plt>
  404d00:	cbnz	w0, 404fe0 <ferror@plt+0x3860>
  404d04:	add	w20, w20, #0x1
  404d08:	cmp	w20, #0x100
  404d0c:	b.eq	404ef8 <ferror@plt+0x3778>  // b.none
  404d10:	mov	w1, w20
  404d14:	mov	x0, x19
  404d18:	bl	403e48 <ferror@plt+0x26c8>
  404d1c:	mov	w22, w0
  404d20:	cbz	w0, 404cc8 <ferror@plt+0x3548>
  404d24:	mov	w22, #0x0                   	// #0
  404d28:	mov	w28, #0xffff                	// #65535
  404d2c:	b	404d4c <ferror@plt+0x35cc>
  404d30:	ldr	w0, [x19, #56]
  404d34:	cmp	w0, #0x3
  404d38:	b.gt	405068 <ferror@plt+0x38e8>
  404d3c:	nop
  404d40:	add	w22, w22, #0x1
  404d44:	cmp	w22, #0x100
  404d48:	b.eq	404d04 <ferror@plt+0x3584>  // b.none
  404d4c:	mov	w2, w22
  404d50:	mov	w1, w20
  404d54:	mov	x0, x19
  404d58:	bl	403ea8 <ferror@plt+0x2728>
  404d5c:	cbz	w0, 404d40 <ferror@plt+0x35c0>
  404d60:	mov	w2, w22
  404d64:	mov	w1, w20
  404d68:	mov	x0, x19
  404d6c:	bl	404010 <ferror@plt+0x2890>
  404d70:	mov	w26, w0
  404d74:	cmp	w0, w28
  404d78:	b.hi	404d30 <ferror@plt+0x35b0>  // b.pmore
  404d7c:	mov	x2, x24
  404d80:	mov	w0, w23
  404d84:	mov	x1, #0x4b47                	// #19271
  404d88:	strb	w20, [sp, #136]
  404d8c:	strb	w22, [sp, #137]
  404d90:	strh	w26, [sp, #138]
  404d94:	bl	401760 <ioctl@plt>
  404d98:	cbz	w0, 404f7c <ferror@plt+0x37fc>
  404d9c:	bl	401730 <__errno_location@plt>
  404da0:	ldr	w0, [x0]
  404da4:	ldr	w1, [x19, #56]
  404da8:	cmp	w0, #0x1
  404dac:	b.eq	404ea8 <ferror@plt+0x3728>  // b.none
  404db0:	cmp	w1, #0x2
  404db4:	b.gt	404e00 <ferror@plt+0x3680>
  404db8:	cmp	w1, #0x3
  404dbc:	b.le	404d40 <ferror@plt+0x35c0>
  404dc0:	mov	w2, #0x5                   	// #5
  404dc4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404dc8:	mov	x0, #0x0                   	// #0
  404dcc:	add	x1, x1, #0xd50
  404dd0:	bl	401700 <dcgettext@plt>
  404dd4:	mov	x5, x0
  404dd8:	ldrh	w7, [sp, #138]
  404ddc:	mov	w6, w22
  404de0:	mov	x4, x21
  404de4:	mov	x0, x19
  404de8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404dec:	mov	w3, #0x44                  	// #68
  404df0:	add	x2, x2, #0xbf8
  404df4:	mov	w1, #0x4                   	// #4
  404df8:	bl	401f70 <ferror@plt+0x7f0>
  404dfc:	b	404d40 <ferror@plt+0x35c0>
  404e00:	bl	4015a0 <strerror@plt>
  404e04:	mov	x6, x0
  404e08:	adrp	x7, 40c000 <ferror@plt+0xa880>
  404e0c:	add	x26, x7, #0xbf8
  404e10:	mov	w1, #0x3                   	// #3
  404e14:	mov	x2, x26
  404e18:	mov	x4, x21
  404e1c:	mov	x0, x19
  404e20:	adrp	x5, 416000 <ferror@plt+0x14880>
  404e24:	mov	w3, #0x3c                  	// #60
  404e28:	add	x5, x5, #0x128
  404e2c:	bl	401f70 <ferror@plt+0x7f0>
  404e30:	ldr	w1, [x19, #56]
  404e34:	cmp	w1, #0x5
  404e38:	b.le	404db8 <ferror@plt+0x3638>
  404e3c:	mov	w2, #0x5                   	// #5
  404e40:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404e44:	mov	x0, #0x0                   	// #0
  404e48:	add	x1, x1, #0xed8
  404e4c:	bl	401700 <dcgettext@plt>
  404e50:	mov	x27, x0
  404e54:	ldrh	w3, [sp, #138]
  404e58:	mov	w2, #0x5                   	// #5
  404e5c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404e60:	mov	x0, #0x0                   	// #0
  404e64:	add	x1, x1, #0xef8
  404e68:	str	w3, [sp, #120]
  404e6c:	bl	401700 <dcgettext@plt>
  404e70:	str	x0, [sp, #8]
  404e74:	ldr	w3, [sp, #120]
  404e78:	mov	w1, #0x6                   	// #6
  404e7c:	str	w3, [sp]
  404e80:	mov	x5, x27
  404e84:	mov	x2, x26
  404e88:	mov	w7, w20
  404e8c:	mov	w6, w22
  404e90:	mov	x4, x21
  404e94:	mov	x0, x19
  404e98:	mov	w3, #0x40                  	// #64
  404e9c:	bl	401f70 <ferror@plt+0x7f0>
  404ea0:	ldr	w1, [x19, #56]
  404ea4:	b	404db8 <ferror@plt+0x3638>
  404ea8:	cmp	w1, #0x2
  404eac:	b.le	404d04 <ferror@plt+0x3584>
  404eb0:	mov	w2, #0x5                   	// #5
  404eb4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404eb8:	mov	x0, #0x0                   	// #0
  404ebc:	add	x1, x1, #0xd30
  404ec0:	bl	401700 <dcgettext@plt>
  404ec4:	mov	x5, x0
  404ec8:	mov	w6, w20
  404ecc:	mov	x4, x21
  404ed0:	mov	x0, x19
  404ed4:	add	w20, w20, #0x1
  404ed8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404edc:	mov	w3, #0x38                  	// #56
  404ee0:	add	x2, x2, #0xbf8
  404ee4:	mov	w1, #0x3                   	// #3
  404ee8:	bl	401f70 <ferror@plt+0x7f0>
  404eec:	cmp	w20, #0x100
  404ef0:	b.ne	404d10 <ferror@plt+0x3590>  // b.any
  404ef4:	nop
  404ef8:	ldr	w0, [x19]
  404efc:	tbnz	w0, #1, 4052ac <ferror@plt+0x3b2c>
  404f00:	mov	w1, w23
  404f04:	mov	x0, x19
  404f08:	bl	404a10 <ferror@plt+0x3290>
  404f0c:	mov	w20, w0
  404f10:	tbnz	w0, #31, 405044 <ferror@plt+0x38c4>
  404f14:	ldr	w0, [x19, #56]
  404f18:	cmp	w0, #0x5
  404f1c:	b.gt	405208 <ferror@plt+0x3a88>
  404f20:	ldr	x0, [x19, #24]
  404f24:	ldr	x0, [x0, #16]
  404f28:	cmp	x0, #0x0
  404f2c:	b.gt	404f38 <ferror@plt+0x37b8>
  404f30:	ldr	w0, [x19]
  404f34:	tbz	w0, #2, 4050e4 <ferror@plt+0x3964>
  404f38:	mov	w1, w23
  404f3c:	mov	x0, x19
  404f40:	bl	404718 <ferror@plt+0x2f98>
  404f44:	mov	w20, w0
  404f48:	tbnz	w0, #31, 405044 <ferror@plt+0x38c4>
  404f4c:	ldr	w0, [x19, #56]
  404f50:	cmp	w0, #0x5
  404f54:	b.gt	405140 <ferror@plt+0x39c0>
  404f58:	ldp	x21, x22, [sp, #48]
  404f5c:	mov	w0, #0x0                   	// #0
  404f60:	ldp	x25, x26, [sp, #80]
  404f64:	ldp	x27, x28, [sp, #96]
  404f68:	ldp	x29, x30, [sp, #16]
  404f6c:	ldp	x19, x20, [sp, #32]
  404f70:	ldp	x23, x24, [sp, #64]
  404f74:	add	sp, sp, #0x90
  404f78:	ret
  404f7c:	ldr	w0, [x19, #56]
  404f80:	add	w25, w25, #0x1
  404f84:	cmp	w0, #0x5
  404f88:	b.le	404d40 <ferror@plt+0x35c0>
  404f8c:	mov	w2, #0x5                   	// #5
  404f90:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404f94:	mov	x0, #0x0                   	// #0
  404f98:	add	x1, x1, #0xed8
  404f9c:	bl	401700 <dcgettext@plt>
  404fa0:	mov	x5, x0
  404fa4:	ldrh	w2, [sp, #138]
  404fa8:	adrp	x1, 416000 <ferror@plt+0x14880>
  404fac:	add	x1, x1, #0x368
  404fb0:	str	w2, [sp]
  404fb4:	str	x1, [sp, #8]
  404fb8:	mov	w7, w20
  404fbc:	mov	w6, w22
  404fc0:	mov	x4, x21
  404fc4:	mov	x0, x19
  404fc8:	mov	w3, #0x40                  	// #64
  404fcc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404fd0:	mov	w1, #0x6                   	// #6
  404fd4:	add	x2, x2, #0xbf8
  404fd8:	bl	401f70 <ferror@plt+0x7f0>
  404fdc:	b	404d40 <ferror@plt+0x35c0>
  404fe0:	bl	401730 <__errno_location@plt>
  404fe4:	mov	x26, x0
  404fe8:	ldr	w0, [x0]
  404fec:	cmp	w0, #0x16
  404ff0:	b.ne	405374 <ferror@plt+0x3bf4>  // b.any
  404ff4:	mov	w27, #0x200                 	// #512
  404ff8:	b	405004 <ferror@plt+0x3884>
  404ffc:	cmp	w22, #0x100
  405000:	b.eq	404d04 <ferror@plt+0x3584>  // b.none
  405004:	mov	x2, x24
  405008:	mov	w0, w23
  40500c:	mov	x1, #0x4b47                	// #19271
  405010:	strb	w28, [sp, #136]
  405014:	strb	w22, [sp, #137]
  405018:	add	w22, w22, #0x1
  40501c:	strh	w27, [sp, #138]
  405020:	bl	401760 <ioctl@plt>
  405024:	cbz	w0, 404ffc <ferror@plt+0x387c>
  405028:	ldr	w0, [x26]
  40502c:	cmp	w0, #0x16
  405030:	ccmp	w20, #0xf, #0x4, eq  // eq = none
  405034:	b.gt	404d04 <ferror@plt+0x3584>
  405038:	ldr	w0, [x19, #56]
  40503c:	cmp	w0, #0x2
  405040:	b.gt	405314 <ferror@plt+0x3b94>
  405044:	ldp	x21, x22, [sp, #48]
  405048:	ldp	x25, x26, [sp, #80]
  40504c:	ldp	x27, x28, [sp, #96]
  405050:	mov	w0, #0xffffffff            	// #-1
  405054:	ldp	x29, x30, [sp, #16]
  405058:	ldp	x19, x20, [sp, #32]
  40505c:	ldp	x23, x24, [sp, #64]
  405060:	add	sp, sp, #0x90
  405064:	ret
  405068:	mov	w2, #0x5                   	// #5
  40506c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405070:	mov	x0, #0x0                   	// #0
  405074:	add	x1, x1, #0xcf8
  405078:	bl	401700 <dcgettext@plt>
  40507c:	mov	x5, x0
  405080:	mov	w7, w26
  405084:	mov	w6, w22
  405088:	mov	x4, x21
  40508c:	mov	x0, x19
  405090:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405094:	mov	w3, #0x2c                  	// #44
  405098:	add	x2, x2, #0xbf8
  40509c:	mov	w1, #0x4                   	// #4
  4050a0:	bl	401f70 <ferror@plt+0x7f0>
  4050a4:	b	404d40 <ferror@plt+0x35c0>
  4050a8:	mov	w2, #0x5                   	// #5
  4050ac:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4050b0:	mov	x0, #0x0                   	// #0
  4050b4:	add	x1, x1, #0xd90
  4050b8:	bl	401700 <dcgettext@plt>
  4050bc:	mov	x5, x0
  4050c0:	mov	w6, w20
  4050c4:	mov	x4, x21
  4050c8:	mov	x0, x19
  4050cc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4050d0:	mov	w3, #0x4e                  	// #78
  4050d4:	add	x2, x2, #0xbf8
  4050d8:	mov	w1, #0x7                   	// #7
  4050dc:	bl	401f70 <ferror@plt+0x7f0>
  4050e0:	b	404cf0 <ferror@plt+0x3570>
  4050e4:	ldr	w0, [x19, #56]
  4050e8:	cmp	w0, #0x5
  4050ec:	b.le	404f58 <ferror@plt+0x37d8>
  4050f0:	mov	w2, #0x5                   	// #5
  4050f4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4050f8:	mov	x0, #0x0                   	// #0
  4050fc:	add	x1, x1, #0xeb0
  405100:	bl	401700 <dcgettext@plt>
  405104:	mov	x5, x0
  405108:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40510c:	add	x4, x4, #0xf08
  405110:	mov	x0, x19
  405114:	add	x4, x4, #0x30
  405118:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40511c:	mov	w3, #0x119                 	// #281
  405120:	add	x2, x2, #0xbf8
  405124:	mov	w1, #0x6                   	// #6
  405128:	bl	401f70 <ferror@plt+0x7f0>
  40512c:	mov	w0, #0x0                   	// #0
  405130:	ldp	x21, x22, [sp, #48]
  405134:	ldp	x25, x26, [sp, #80]
  405138:	ldp	x27, x28, [sp, #96]
  40513c:	b	404f68 <ferror@plt+0x37e8>
  405140:	sxtw	x3, w20
  405144:	mov	w4, #0x5                   	// #5
  405148:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40514c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405150:	add	x2, x2, #0xe70
  405154:	add	x1, x1, #0xe90
  405158:	mov	x0, #0x0                   	// #0
  40515c:	bl	4016e0 <dcngettext@plt>
  405160:	adrp	x4, 40c000 <ferror@plt+0xa880>
  405164:	add	x4, x4, #0xf08
  405168:	mov	x5, x0
  40516c:	mov	w6, w20
  405170:	mov	x0, x19
  405174:	add	x4, x4, #0x30
  405178:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40517c:	mov	w3, #0x114                 	// #276
  405180:	add	x2, x2, #0xbf8
  405184:	mov	w1, #0x6                   	// #6
  405188:	bl	401f70 <ferror@plt+0x7f0>
  40518c:	b	404f58 <ferror@plt+0x37d8>
  405190:	mov	w0, w23
  405194:	mov	w2, #0x3                   	// #3
  405198:	mov	x1, #0x4b45                	// #19269
  40519c:	bl	401760 <ioctl@plt>
  4051a0:	cbz	w0, 404ca0 <ferror@plt+0x3520>
  4051a4:	ldr	w0, [x19, #56]
  4051a8:	cmp	w0, #0x2
  4051ac:	b.le	405050 <ferror@plt+0x38d0>
  4051b0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4051b4:	add	x1, x1, #0xcc8
  4051b8:	mov	w2, #0x5                   	// #5
  4051bc:	mov	x0, #0x0                   	// #0
  4051c0:	bl	401700 <dcgettext@plt>
  4051c4:	mov	x20, x0
  4051c8:	bl	401730 <__errno_location@plt>
  4051cc:	ldr	w0, [x0]
  4051d0:	bl	4015a0 <strerror@plt>
  4051d4:	mov	x6, x0
  4051d8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4051dc:	add	x4, x4, #0xf08
  4051e0:	mov	x0, x19
  4051e4:	mov	x5, x20
  4051e8:	add	x4, x4, #0x28
  4051ec:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4051f0:	mov	w3, #0x1b                  	// #27
  4051f4:	add	x2, x2, #0xbf8
  4051f8:	mov	w1, #0x3                   	// #3
  4051fc:	bl	401f70 <ferror@plt+0x7f0>
  405200:	mov	w0, #0xffffffff            	// #-1
  405204:	b	405054 <ferror@plt+0x38d4>
  405208:	adrp	x21, 40c000 <ferror@plt+0xa880>
  40520c:	add	x21, x21, #0xf08
  405210:	sxtw	x3, w25
  405214:	mov	w4, #0x5                   	// #5
  405218:	add	x21, x21, #0x30
  40521c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405220:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405224:	add	x2, x2, #0xe18
  405228:	add	x1, x1, #0xe30
  40522c:	mov	x0, #0x0                   	// #0
  405230:	adrp	x22, 40c000 <ferror@plt+0xa880>
  405234:	bl	4016e0 <dcngettext@plt>
  405238:	add	x22, x22, #0xbf8
  40523c:	mov	x5, x0
  405240:	mov	w6, w25
  405244:	mov	x0, x19
  405248:	mov	x4, x21
  40524c:	mov	x2, x22
  405250:	mov	w3, #0x10b                 	// #267
  405254:	mov	w1, #0x6                   	// #6
  405258:	bl	401f70 <ferror@plt+0x7f0>
  40525c:	ldr	w0, [x19, #56]
  405260:	cmp	w0, #0x5
  405264:	b.le	404f20 <ferror@plt+0x37a0>
  405268:	sxtw	x3, w20
  40526c:	mov	w4, #0x5                   	// #5
  405270:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405274:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405278:	add	x2, x2, #0xe40
  40527c:	add	x1, x1, #0xe58
  405280:	mov	x0, #0x0                   	// #0
  405284:	bl	4016e0 <dcngettext@plt>
  405288:	mov	w6, w20
  40528c:	mov	x5, x0
  405290:	mov	x4, x21
  405294:	mov	x2, x22
  405298:	mov	x0, x19
  40529c:	mov	w3, #0x10c                 	// #268
  4052a0:	mov	w1, #0x6                   	// #6
  4052a4:	bl	401f70 <ferror@plt+0x7f0>
  4052a8:	b	404f20 <ferror@plt+0x37a0>
  4052ac:	ldr	w2, [sp, #124]
  4052b0:	mov	w0, w23
  4052b4:	mov	x1, #0x4b45                	// #19269
  4052b8:	bl	401760 <ioctl@plt>
  4052bc:	cbz	w0, 404f00 <ferror@plt+0x3780>
  4052c0:	ldr	w0, [x19, #56]
  4052c4:	cmp	w0, #0x2
  4052c8:	b.le	405044 <ferror@plt+0x38c4>
  4052cc:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4052d0:	add	x1, x1, #0xdd8
  4052d4:	mov	w2, #0x5                   	// #5
  4052d8:	mov	x0, #0x0                   	// #0
  4052dc:	bl	401700 <dcgettext@plt>
  4052e0:	mov	x20, x0
  4052e4:	bl	401730 <__errno_location@plt>
  4052e8:	ldr	w0, [x0]
  4052ec:	bl	4015a0 <strerror@plt>
  4052f0:	mov	x6, x0
  4052f4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4052f8:	add	x4, x4, #0xf08
  4052fc:	mov	x5, x20
  405300:	mov	x0, x19
  405304:	add	x4, x4, #0x28
  405308:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40530c:	mov	w3, #0x6b                  	// #107
  405310:	b	405354 <ferror@plt+0x3bd4>
  405314:	mov	w2, #0x5                   	// #5
  405318:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40531c:	mov	x0, #0x0                   	// #0
  405320:	add	x1, x1, #0xda8
  405324:	bl	401700 <dcgettext@plt>
  405328:	mov	x20, x0
  40532c:	ldr	w0, [x26]
  405330:	bl	4015a0 <strerror@plt>
  405334:	mov	x6, x0
  405338:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40533c:	add	x4, x4, #0xf08
  405340:	mov	x5, x20
  405344:	mov	x0, x19
  405348:	add	x4, x4, #0x28
  40534c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405350:	mov	w3, #0x61                  	// #97
  405354:	add	x2, x2, #0xbf8
  405358:	mov	w1, #0x3                   	// #3
  40535c:	bl	401f70 <ferror@plt+0x7f0>
  405360:	mov	w0, #0xffffffff            	// #-1
  405364:	ldp	x21, x22, [sp, #48]
  405368:	ldp	x25, x26, [sp, #80]
  40536c:	ldp	x27, x28, [sp, #96]
  405370:	b	404f68 <ferror@plt+0x37e8>
  405374:	ldr	w0, [x19, #56]
  405378:	cmp	w0, #0x2
  40537c:	b.le	405044 <ferror@plt+0x38c4>
  405380:	mov	w2, #0x5                   	// #5
  405384:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405388:	mov	x0, #0x0                   	// #0
  40538c:	add	x1, x1, #0xd78
  405390:	bl	401700 <dcgettext@plt>
  405394:	mov	x21, x0
  405398:	ldr	w0, [x26]
  40539c:	bl	4015a0 <strerror@plt>
  4053a0:	mov	x6, x0
  4053a4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4053a8:	add	x4, x4, #0xf08
  4053ac:	mov	x5, x21
  4053b0:	mov	x0, x19
  4053b4:	mov	w7, w20
  4053b8:	add	x4, x4, #0x28
  4053bc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4053c0:	mov	w3, #0x52                  	// #82
  4053c4:	add	x2, x2, #0xbf8
  4053c8:	mov	w1, #0x3                   	// #3
  4053cc:	bl	401f70 <ferror@plt+0x7f0>
  4053d0:	mov	w0, #0xffffffff            	// #-1
  4053d4:	ldp	x21, x22, [sp, #48]
  4053d8:	ldp	x25, x26, [sp, #80]
  4053dc:	ldp	x27, x28, [sp, #96]
  4053e0:	b	404f68 <ferror@plt+0x37e8>
  4053e4:	nop
  4053e8:	stp	x29, x30, [sp, #-64]!
  4053ec:	mov	x2, #0x9                   	// #9
  4053f0:	mov	x29, sp
  4053f4:	stp	x21, x22, [sp, #32]
  4053f8:	adrp	x22, 432000 <ferror@plt+0x30880>
  4053fc:	ldr	x21, [x22, #3992]
  405400:	stp	x19, x20, [sp, #16]
  405404:	mov	x19, x0
  405408:	mov	x20, x1
  40540c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405410:	ldr	x3, [x21]
  405414:	add	x0, x0, #0x18
  405418:	mov	x1, #0x1                   	// #1
  40541c:	bl	4016c0 <fwrite@plt>
  405420:	cmp	x19, x20
  405424:	b.hi	405468 <ferror@plt+0x3ce8>  // b.pmore
  405428:	sub	x20, x20, x19
  40542c:	str	x23, [sp, #48]
  405430:	and	x20, x20, #0xfffffffffffffffe
  405434:	adrp	x23, 40c000 <ferror@plt+0xa880>
  405438:	add	x20, x20, #0x2
  40543c:	add	x23, x23, #0xad0
  405440:	add	x20, x19, x20
  405444:	nop
  405448:	ldrsh	w3, [x19], #2
  40544c:	mov	x2, x23
  405450:	ldr	x0, [x21]
  405454:	mov	w1, #0x1                   	// #1
  405458:	bl	401620 <__fprintf_chk@plt>
  40545c:	cmp	x19, x20
  405460:	b.ne	405448 <ferror@plt+0x3cc8>  // b.any
  405464:	ldr	x23, [sp, #48]
  405468:	mov	w0, #0xa                   	// #10
  40546c:	ldr	x22, [x22, #3992]
  405470:	ldp	x19, x20, [sp, #16]
  405474:	ldr	x1, [x22]
  405478:	ldp	x21, x22, [sp, #32]
  40547c:	ldp	x29, x30, [sp], #64
  405480:	b	401460 <fputc@plt>
  405484:	nop
  405488:	adrp	x2, 429000 <ferror@plt+0x27880>
  40548c:	add	x4, x2, #0xc8
  405490:	stp	x29, x30, [sp, #-32]!
  405494:	cmp	w1, #0x24
  405498:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40549c:	mov	x29, sp
  4054a0:	ldr	x4, [x4, w1, sxtw #3]
  4054a4:	add	x2, x2, #0x30
  4054a8:	adrp	x3, 40d000 <ferror@plt+0xb880>
  4054ac:	add	x3, x3, #0x28
  4054b0:	csel	x3, x3, x2, lt  // lt = tstop
  4054b4:	mov	w1, #0x1                   	// #1
  4054b8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4054bc:	add	x2, x2, #0x38
  4054c0:	str	x19, [sp, #16]
  4054c4:	mov	x19, x0
  4054c8:	bl	401620 <__fprintf_chk@plt>
  4054cc:	mov	x1, x19
  4054d0:	mov	w0, #0x29                  	// #41
  4054d4:	ldr	x19, [sp, #16]
  4054d8:	ldp	x29, x30, [sp], #32
  4054dc:	b	401460 <fputc@plt>
  4054e0:	stp	x29, x30, [sp, #-32]!
  4054e4:	adrp	x2, 432000 <ferror@plt+0x30880>
  4054e8:	mov	x29, sp
  4054ec:	ldr	x2, [x2, #3984]
  4054f0:	stp	x19, x20, [sp, #16]
  4054f4:	mov	w19, w1
  4054f8:	ldr	w1, [x2]
  4054fc:	cbnz	w1, 40550c <ferror@plt+0x3d8c>
  405500:	ldp	x19, x20, [sp, #16]
  405504:	ldp	x29, x30, [sp], #32
  405508:	ret
  40550c:	adrp	x20, 432000 <ferror@plt+0x30880>
  405510:	mov	x3, x0
  405514:	mov	w1, #0x1                   	// #1
  405518:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40551c:	ldr	x20, [x20, #3992]
  405520:	add	x2, x2, #0x40
  405524:	ldr	x0, [x20]
  405528:	bl	401620 <__fprintf_chk@plt>
  40552c:	ldr	x0, [x20]
  405530:	mov	w1, w19
  405534:	bl	405488 <ferror@plt+0x3d08>
  405538:	ldr	x1, [x20]
  40553c:	mov	w0, #0xa                   	// #10
  405540:	ldp	x19, x20, [sp, #16]
  405544:	ldp	x29, x30, [sp], #32
  405548:	b	401460 <fputc@plt>
  40554c:	nop
  405550:	stp	x29, x30, [sp, #-288]!
  405554:	mov	x29, sp
  405558:	stp	x19, x20, [sp, #16]
  40555c:	stp	x21, x22, [sp, #32]
  405560:	mov	x21, x0
  405564:	cbz	x1, 405580 <ferror@plt+0x3e00>
  405568:	mov	x19, x1
  40556c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405570:	mov	x0, x19
  405574:	add	x1, x1, #0x48
  405578:	bl	401630 <strcmp@plt>
  40557c:	cbnz	w0, 405618 <ferror@plt+0x3e98>
  405580:	add	x0, sp, #0x50
  405584:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405588:	add	x1, x1, #0x648
  40558c:	add	x22, sp, #0x40
  405590:	mov	x19, x0
  405594:	add	x1, x1, #0x18
  405598:	mov	x2, #0xcc                  	// #204
  40559c:	str	x23, [sp, #48]
  4055a0:	add	x23, x0, #0xcc
  4055a4:	bl	4013f0 <memcpy@plt>
  4055a8:	b	4055b4 <ferror@plt+0x3e34>
  4055ac:	cmp	x19, x23
  4055b0:	b.eq	4055fc <ferror@plt+0x3e7c>  // b.none
  4055b4:	ldrb	w3, [x19, #1]
  4055b8:	mov	x1, x22
  4055bc:	ldrb	w2, [x19, #2]
  4055c0:	mov	x0, x21
  4055c4:	ldrb	w4, [x19]
  4055c8:	add	x19, x19, #0x3
  4055cc:	stp	w4, w3, [sp, #64]
  4055d0:	str	w2, [sp, #72]
  4055d4:	bl	40b498 <ferror@plt+0x9d18>
  4055d8:	mov	w20, w0
  4055dc:	cmn	w0, #0x1
  4055e0:	b.ne	4055ac <ferror@plt+0x3e2c>  // b.any
  4055e4:	ldr	x23, [sp, #48]
  4055e8:	mov	w0, w20
  4055ec:	ldp	x19, x20, [sp, #16]
  4055f0:	ldp	x21, x22, [sp, #32]
  4055f4:	ldp	x29, x30, [sp], #288
  4055f8:	ret
  4055fc:	mov	w20, #0x0                   	// #0
  405600:	mov	w0, w20
  405604:	ldp	x19, x20, [sp, #16]
  405608:	ldp	x21, x22, [sp, #32]
  40560c:	ldr	x23, [sp, #48]
  405610:	ldp	x29, x30, [sp], #288
  405614:	ret
  405618:	ldr	w0, [x21, #56]
  40561c:	mov	w20, #0xffffffff            	// #-1
  405620:	cmp	w0, #0x2
  405624:	b.le	4055e8 <ferror@plt+0x3e68>
  405628:	mov	w2, #0x5                   	// #5
  40562c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405630:	mov	x0, #0x0                   	// #0
  405634:	add	x1, x1, #0x58
  405638:	bl	401700 <dcgettext@plt>
  40563c:	mov	x5, x0
  405640:	mov	x6, x19
  405644:	mov	x0, x21
  405648:	adrp	x4, 40d000 <ferror@plt+0xb880>
  40564c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405650:	add	x4, x4, #0x648
  405654:	add	x2, x2, #0x88
  405658:	mov	w3, #0x75                  	// #117
  40565c:	mov	w1, #0x3                   	// #3
  405660:	bl	401f70 <ferror@plt+0x7f0>
  405664:	b	4055e8 <ferror@plt+0x3e68>
  405668:	mov	x2, x0
  40566c:	ldrb	w0, [x1]
  405670:	cmp	w0, #0x22
  405674:	b.eq	405698 <ferror@plt+0x3f18>  // b.none
  405678:	mov	x0, x2
  40567c:	cbz	x2, 405708 <ferror@plt+0x3f88>
  405680:	mov	x3, x0
  405684:	ldrb	w4, [x1], #1
  405688:	strb	w4, [x3], #1
  40568c:	cbnz	w4, 405700 <ferror@plt+0x3f80>
  405690:	sub	x0, x0, x2
  405694:	ret
  405698:	mov	x4, x1
  40569c:	mov	x0, #0x0                   	// #0
  4056a0:	ldrb	w3, [x4, #1]
  4056a4:	cmp	w3, #0x2c
  4056a8:	b.eq	405678 <ferror@plt+0x3ef8>  // b.none
  4056ac:	b.hi	4056c4 <ferror@plt+0x3f44>  // b.pmore
  4056b0:	cmp	w3, #0x22
  4056b4:	b.ne	4056f0 <ferror@plt+0x3f70>  // b.any
  4056b8:	cbz	x2, 405694 <ferror@plt+0x3f14>
  4056bc:	strb	wzr, [x2, x0]
  4056c0:	ret
  4056c4:	cmp	w3, #0x5c
  4056c8:	b.ne	4056f8 <ferror@plt+0x3f78>  // b.any
  4056cc:	ldrb	w3, [x4, #2]
  4056d0:	add	x4, x4, #0x2
  4056d4:	cmp	w3, #0x5c
  4056d8:	b.ne	405678 <ferror@plt+0x3ef8>  // b.any
  4056dc:	cbz	x2, 4056e8 <ferror@plt+0x3f68>
  4056e0:	ldrb	w3, [x4]
  4056e4:	strb	w3, [x2, x0]
  4056e8:	add	x0, x0, #0x1
  4056ec:	b	4056a0 <ferror@plt+0x3f20>
  4056f0:	cmp	w3, #0x27
  4056f4:	b.eq	405678 <ferror@plt+0x3ef8>  // b.none
  4056f8:	add	x4, x4, #0x1
  4056fc:	b	4056dc <ferror@plt+0x3f5c>
  405700:	mov	x0, x3
  405704:	b	405680 <ferror@plt+0x3f00>
  405708:	mov	x0, x1
  40570c:	b	401400 <strlen@plt>
  405710:	stp	x29, x30, [sp, #-144]!
  405714:	mov	x29, sp
  405718:	stp	x19, x20, [sp, #16]
  40571c:	mov	w19, w3
  405720:	mov	x20, x0
  405724:	stp	x21, x22, [sp, #32]
  405728:	adrp	x22, 429000 <ferror@plt+0x27880>
  40572c:	mov	x21, x1
  405730:	stp	x27, x28, [sp, #80]
  405734:	add	x28, x22, #0xc8
  405738:	mov	x0, #0x0                   	// #0
  40573c:	stp	x25, x26, [sp, #64]
  405740:	ldr	x25, [x28, w19, sxtw #3]
  405744:	stp	x23, x24, [sp, #48]
  405748:	mov	x23, x2
  40574c:	mov	x1, x25
  405750:	bl	405668 <ferror@plt+0x3ee8>
  405754:	cmn	w19, #0x2
  405758:	mov	x24, x0
  40575c:	b.eq	4058d8 <ferror@plt+0x4158>  // b.none
  405760:	ldrsh	w2, [x23]
  405764:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405768:	add	x0, x0, #0x648
  40576c:	str	x25, [sp, #104]
  405770:	add	x1, x0, #0xe8
  405774:	ldrsb	w23, [x1, w2, sxtw]
  405778:	cmn	w23, #0x1f
  40577c:	b.eq	405828 <ferror@plt+0x40a8>  // b.none
  405780:	cmp	w23, #0x0
  405784:	mov	w26, #0x56                  	// #86
  405788:	sub	w26, w26, w23
  40578c:	csneg	w19, wzr, w23, ge  // ge = tcont
  405790:	cmp	w26, #0x24
  405794:	mov	w1, #0x24                  	// #36
  405798:	csel	w26, w26, w1, le
  40579c:	cmp	w19, w26
  4057a0:	b.ge	405828 <ferror@plt+0x40a8>  // b.tcont
  4057a4:	add	x0, x0, #0x148
  4057a8:	sxtw	x19, w19
  4057ac:	add	x23, x0, w23, sxtb
  4057b0:	mov	x27, x24
  4057b4:	add	x25, sp, #0x68
  4057b8:	mov	w22, #0x1                   	// #1
  4057bc:	b	4057cc <ferror@plt+0x404c>
  4057c0:	add	x19, x19, #0x1
  4057c4:	cmp	w26, w19
  4057c8:	b.le	4058f0 <ferror@plt+0x4170>
  4057cc:	ldrb	w1, [x23, x19]
  4057d0:	cmp	w1, w19
  4057d4:	ccmp	w19, #0x1, #0x4, eq  // eq = none
  4057d8:	b.eq	4057c0 <ferror@plt+0x4040>  // b.none
  4057dc:	cmp	w22, #0x5
  4057e0:	mov	x0, #0x0                   	// #0
  4057e4:	b.eq	405828 <ferror@plt+0x40a8>  // b.none
  4057e8:	ldr	x1, [x28, x19, lsl #3]
  4057ec:	str	x1, [x25, w22, sxtw #3]
  4057f0:	add	w22, w22, #0x1
  4057f4:	bl	405668 <ferror@plt+0x3ee8>
  4057f8:	adds	x0, x0, x27
  4057fc:	mov	x27, x0
  405800:	b.cc	4057c0 <ferror@plt+0x4040>  // b.lo, b.ul, b.last
  405804:	mov	w0, #0x2                   	// #2
  405808:	ldp	x19, x20, [sp, #16]
  40580c:	ldp	x21, x22, [sp, #32]
  405810:	ldp	x23, x24, [sp, #48]
  405814:	ldp	x25, x26, [sp, #64]
  405818:	ldp	x27, x28, [sp, #80]
  40581c:	ldp	x29, x30, [sp], #144
  405820:	ret
  405824:	mov	x24, x27
  405828:	adrp	x19, 40d000 <ferror@plt+0xb880>
  40582c:	mov	x27, x24
  405830:	add	x19, x19, #0xa8
  405834:	mov	x0, #0x1b                  	// #27
  405838:	mov	w22, #0x1                   	// #1
  40583c:	nop
  405840:	adds	x0, x0, x27
  405844:	b.cs	405804 <ferror@plt+0x4084>  // b.hs, b.nlast
  405848:	ldr	x1, [x20]
  40584c:	cmp	x1, x0
  405850:	b.cc	405954 <ferror@plt+0x41d4>  // b.lo, b.ul, b.last
  405854:	ldrb	w0, [x19]
  405858:	add	x23, sp, #0x68
  40585c:	mov	w2, #0x0                   	// #0
  405860:	ldr	x20, [x21]
  405864:	b	405870 <ferror@plt+0x40f0>
  405868:	add	x20, x20, #0x1
  40586c:	add	x19, x19, #0x1
  405870:	strb	w0, [x20]
  405874:	cbz	w0, 4058b8 <ferror@plt+0x4138>
  405878:	cmp	w0, #0x25
  40587c:	ldrb	w0, [x19, #1]
  405880:	b.ne	405868 <ferror@plt+0x40e8>  // b.any
  405884:	cmp	w0, #0x73
  405888:	ccmp	w22, w2, #0x4, eq  // eq = none
  40588c:	b.le	405868 <ferror@plt+0x40e8>
  405890:	ldr	x1, [x23, w2, sxtw #3]
  405894:	add	w21, w2, #0x1
  405898:	mov	x0, x20
  40589c:	add	x19, x19, #0x2
  4058a0:	bl	405668 <ferror@plt+0x3ee8>
  4058a4:	add	x20, x20, x0
  4058a8:	ldrb	w0, [x19]
  4058ac:	mov	w2, w21
  4058b0:	strb	w0, [x20]
  4058b4:	cbnz	w0, 405878 <ferror@plt+0x40f8>
  4058b8:	mov	w0, #0x0                   	// #0
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldp	x21, x22, [sp, #32]
  4058c4:	ldp	x23, x24, [sp, #48]
  4058c8:	ldp	x25, x26, [sp, #64]
  4058cc:	ldp	x27, x28, [sp, #80]
  4058d0:	ldp	x29, x30, [sp], #144
  4058d4:	ret
  4058d8:	mov	x27, x0
  4058dc:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4058e0:	mov	x0, #0xc                   	// #12
  4058e4:	add	x19, x19, #0x98
  4058e8:	mov	w22, #0x0                   	// #0
  4058ec:	b	405840 <ferror@plt+0x40c0>
  4058f0:	cmp	w22, #0x4
  4058f4:	b.eq	4059bc <ferror@plt+0x423c>  // b.none
  4058f8:	b.gt	40593c <ferror@plt+0x41bc>
  4058fc:	cmp	w22, #0x3
  405900:	b.eq	4059ac <ferror@plt+0x422c>  // b.none
  405904:	cmp	w22, #0x4
  405908:	b.ne	40591c <ferror@plt+0x419c>  // b.any
  40590c:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405910:	mov	x0, #0xc                   	// #12
  405914:	add	x19, x19, #0x98
  405918:	b	405840 <ferror@plt+0x40c0>
  40591c:	cmp	w22, #0x1
  405920:	b.eq	405824 <ferror@plt+0x40a4>  // b.none
  405924:	cmp	w22, #0x2
  405928:	b.ne	40590c <ferror@plt+0x418c>  // b.any
  40592c:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405930:	mov	x0, #0x29                  	// #41
  405934:	add	x19, x19, #0x108
  405938:	b	405840 <ferror@plt+0x40c0>
  40593c:	cmp	w22, #0x5
  405940:	b.ne	40590c <ferror@plt+0x418c>  // b.any
  405944:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405948:	mov	x0, #0x3b                  	// #59
  40594c:	add	x19, x19, #0xc8
  405950:	b	405840 <ferror@plt+0x40c0>
  405954:	cmp	x0, x0, lsl #1
  405958:	lsl	x27, x0, #1
  40595c:	b.ls	405988 <ferror@plt+0x4208>  // b.plast
  405960:	mov	x1, #0xffffffffffffffff    	// #-1
  405964:	str	x1, [x20]
  405968:	mov	w0, #0x1                   	// #1
  40596c:	ldp	x19, x20, [sp, #16]
  405970:	ldp	x21, x22, [sp, #32]
  405974:	ldp	x23, x24, [sp, #48]
  405978:	ldp	x25, x26, [sp, #64]
  40597c:	ldp	x27, x28, [sp, #80]
  405980:	ldp	x29, x30, [sp], #144
  405984:	ret
  405988:	str	x27, [x20]
  40598c:	mov	w0, #0x1                   	// #1
  405990:	ldp	x19, x20, [sp, #16]
  405994:	ldp	x21, x22, [sp, #32]
  405998:	ldp	x23, x24, [sp, #48]
  40599c:	ldp	x25, x26, [sp, #64]
  4059a0:	ldp	x27, x28, [sp, #80]
  4059a4:	ldp	x29, x30, [sp], #144
  4059a8:	ret
  4059ac:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4059b0:	mov	x0, #0x2f                  	// #47
  4059b4:	add	x19, x19, #0x138
  4059b8:	b	405840 <ferror@plt+0x40c0>
  4059bc:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4059c0:	mov	x0, #0x35                  	// #53
  4059c4:	add	x19, x19, #0x168
  4059c8:	b	405840 <ferror@plt+0x40c0>
  4059cc:	nop
  4059d0:	sub	sp, sp, #0x60
  4059d4:	mov	x3, #0x80                  	// #128
  4059d8:	sub	sp, sp, #0x1a, lsl #12
  4059dc:	add	x2, sp, #0x108
  4059e0:	stp	x29, x30, [sp]
  4059e4:	mov	x29, sp
  4059e8:	stp	x25, x26, [sp, #64]
  4059ec:	adrp	x26, 432000 <ferror@plt+0x30880>
  4059f0:	str	x2, [sp, #184]
  4059f4:	stp	x2, x3, [sp, #248]
  4059f8:	ldr	x2, [x26, #3984]
  4059fc:	str	x0, [sp, #200]
  405a00:	stp	x19, x20, [sp, #16]
  405a04:	ldr	w0, [x2]
  405a08:	stp	x21, x22, [sp, #32]
  405a0c:	stp	x23, x24, [sp, #48]
  405a10:	stp	x27, x28, [sp, #80]
  405a14:	str	x1, [sp, #144]
  405a18:	cbnz	w0, 4062d8 <ferror@plt+0x4b58>
  405a1c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405a20:	add	x27, x0, #0x648
  405a24:	add	x0, sp, #0x278
  405a28:	add	x1, sp, #0x408
  405a2c:	mov	x28, x0
  405a30:	mov	x19, x0
  405a34:	add	x0, sp, #0x409
  405a38:	stp	x1, x0, [sp, #208]
  405a3c:	mov	w0, #0xfffffffe            	// #-2
  405a40:	str	w0, [sp, #96]
  405a44:	add	x0, sp, #0x610
  405a48:	add	x20, sp, #0xa20
  405a4c:	add	x2, x27, #0x148
  405a50:	mov	w21, #0x0                   	// #0
  405a54:	mov	x25, #0x190                 	// #400
  405a58:	strh	w21, [x19]
  405a5c:	mov	x23, #0xc8                  	// #200
  405a60:	stp	x2, x20, [sp, #112]
  405a64:	str	x28, [sp, #128]
  405a68:	str	wzr, [sp, #136]
  405a6c:	str	x0, [sp, #192]
  405a70:	sub	x0, x25, #0x2
  405a74:	add	x0, x28, x0
  405a78:	cmp	x19, x0
  405a7c:	b.cc	405c3c <ferror@plt+0x44bc>  // b.lo, b.ul, b.last
  405a80:	sub	x22, x19, x28
  405a84:	mov	x0, #0x270f                	// #9999
  405a88:	cmp	x23, x0
  405a8c:	asr	x20, x22, #1
  405a90:	add	x20, x20, #0x1
  405a94:	b.hi	405f30 <ferror@plt+0x47b0>  // b.pmore
  405a98:	mov	x23, #0x2710                	// #10000
  405a9c:	cmp	x25, x23
  405aa0:	csel	x23, x25, x23, ls  // ls = plast
  405aa4:	add	x0, x23, x23, lsl #6
  405aa8:	add	x0, x23, x0, lsl #2
  405aac:	lsl	x0, x0, #1
  405ab0:	add	x0, x0, #0x207
  405ab4:	bl	4014b0 <malloc@plt>
  405ab8:	cbz	x0, 405f30 <ferror@plt+0x47b0>
  405abc:	add	x2, x22, #0x2
  405ac0:	mov	x1, x28
  405ac4:	str	x0, [sp, #104]
  405ac8:	bl	4013f0 <memcpy@plt>
  405acc:	mov	x0, #0xfc1                 	// #4033
  405ad0:	lsl	x25, x23, #1
  405ad4:	movk	x0, #0xc0fc, lsl #16
  405ad8:	add	x24, x25, #0x207
  405adc:	movk	x0, #0xfc0f, lsl #32
  405ae0:	add	x20, x20, x20, lsl #6
  405ae4:	movk	x0, #0xfc0, lsl #48
  405ae8:	ldr	x4, [sp, #104]
  405aec:	umulh	x24, x24, x0
  405af0:	ldr	x1, [sp, #120]
  405af4:	lsl	x20, x20, #3
  405af8:	lsr	x24, x24, #5
  405afc:	mov	x2, x20
  405b00:	add	x24, x24, x24, lsl #6
  405b04:	add	x24, x4, x24, lsl #3
  405b08:	mov	x0, x24
  405b0c:	bl	4013f0 <memcpy@plt>
  405b10:	ldr	x0, [sp, #128]
  405b14:	ldr	x4, [sp, #104]
  405b18:	cmp	x28, x0
  405b1c:	b.eq	405b2c <ferror@plt+0x43ac>  // b.none
  405b20:	mov	x0, x28
  405b24:	bl	401670 <free@plt>
  405b28:	ldr	x4, [sp, #104]
  405b2c:	sub	x0, x25, #0x2
  405b30:	ldr	x1, [x26, #3984]
  405b34:	add	x19, x4, x22
  405b38:	add	x22, x4, x0
  405b3c:	sub	x20, x20, #0x208
  405b40:	add	x20, x24, x20
  405b44:	ldr	w0, [x1]
  405b48:	cbnz	w0, 406098 <ferror@plt+0x4918>
  405b4c:	cmp	x19, x22
  405b50:	b.cs	4069d4 <ferror@plt+0x5254>  // b.hs, b.nlast
  405b54:	mov	x28, x4
  405b58:	str	x24, [sp, #120]
  405b5c:	cmp	w21, #0x2
  405b60:	b.eq	406868 <ferror@plt+0x50e8>  // b.none
  405b64:	add	x0, x27, #0xe8
  405b68:	sxtw	x7, w21
  405b6c:	ldrsb	w24, [x0, w21, sxtw]
  405b70:	cmn	w24, #0x1f
  405b74:	mov	w22, w24
  405b78:	b.eq	405db0 <ferror@plt+0x4630>  // b.none
  405b7c:	ldr	x0, [x26, #3984]
  405b80:	ldr	w1, [sp, #96]
  405b84:	ldr	w0, [x0]
  405b88:	cmn	w1, #0x2
  405b8c:	b.eq	405d30 <ferror@plt+0x45b0>  // b.none
  405b90:	ldr	w1, [sp, #96]
  405b94:	cmp	w1, #0x0
  405b98:	b.le	405cf0 <ferror@plt+0x4570>
  405b9c:	ldr	w2, [sp, #96]
  405ba0:	mov	w4, #0x2                   	// #2
  405ba4:	cmp	w2, #0x122
  405ba8:	b.gt	405bb4 <ferror@plt+0x4434>
  405bac:	add	x1, x27, #0x1a0
  405bb0:	ldrb	w4, [x1, w2, sxtw]
  405bb4:	add	w22, w24, w4
  405bb8:	cbnz	w0, 406210 <ferror@plt+0x4a90>
  405bbc:	cmp	w22, #0x55
  405bc0:	b.hi	405c6c <ferror@plt+0x44ec>  // b.pmore
  405bc4:	ldr	x0, [sp, #112]
  405bc8:	ldrb	w0, [x0, w22, sxtw]
  405bcc:	cmp	w0, w4
  405bd0:	b.ne	405c6c <ferror@plt+0x44ec>  // b.any
  405bd4:	add	x0, x27, #0x2c8
  405bd8:	ldrb	w21, [x0, w22, sxtw]
  405bdc:	cbz	w21, 405e70 <ferror@plt+0x46f0>
  405be0:	ldr	x0, [x26, #3984]
  405be4:	ldr	w2, [sp, #136]
  405be8:	ldr	w0, [x0]
  405bec:	cmp	w2, #0x0
  405bf0:	cset	w1, ne  // ne = any
  405bf4:	sub	w1, w2, w1
  405bf8:	str	w1, [sp, #136]
  405bfc:	cbnz	w0, 4063f4 <ferror@plt+0x4c74>
  405c00:	ldr	x1, [sp, #192]
  405c04:	add	x0, x20, #0x208
  405c08:	mov	x20, x0
  405c0c:	mov	x2, #0x208                 	// #520
  405c10:	str	x19, [sp, #104]
  405c14:	bl	4013f0 <memcpy@plt>
  405c18:	mov	w0, #0xfffffffe            	// #-2
  405c1c:	str	w0, [sp, #96]
  405c20:	ldr	x0, [sp, #104]
  405c24:	add	x19, x0, #0x2
  405c28:	sub	x0, x25, #0x2
  405c2c:	strh	w21, [x19]
  405c30:	add	x0, x28, x0
  405c34:	cmp	x19, x0
  405c38:	b.cs	405a80 <ferror@plt+0x4300>  // b.hs, b.nlast
  405c3c:	ldr	x0, [x26, #3984]
  405c40:	ldr	w0, [x0]
  405c44:	cbz	w0, 405b5c <ferror@plt+0x43dc>
  405c48:	adrp	x0, 432000 <ferror@plt+0x30880>
  405c4c:	mov	w3, w21
  405c50:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405c54:	mov	w1, #0x1                   	// #1
  405c58:	ldr	x0, [x0, #3992]
  405c5c:	add	x2, x2, #0x1d0
  405c60:	ldr	x0, [x0]
  405c64:	bl	401620 <__fprintf_chk@plt>
  405c68:	b	405b5c <ferror@plt+0x43dc>
  405c6c:	add	x0, x27, #0x320
  405c70:	ldrb	w21, [x0, x7]
  405c74:	cbz	w21, 405d54 <ferror@plt+0x45d4>
  405c78:	add	x0, x27, #0x380
  405c7c:	mov	w22, #0x1                   	// #1
  405c80:	mov	w1, #0x208                 	// #520
  405c84:	ldrb	w5, [x0, w21, sxtw]
  405c88:	sub	w22, w22, w5
  405c8c:	ubfiz	x0, x5, #6, #8
  405c90:	sub	x2, x19, w5, uxtb #1
  405c94:	add	x0, x0, w5, uxtb
  405c98:	str	x2, [sp, #104]
  405c9c:	smull	x22, w22, w1
  405ca0:	sub	x0, x20, x0, lsl #3
  405ca4:	str	x0, [sp, #168]
  405ca8:	add	x0, sp, #0x818
  405cac:	add	x1, x20, x22
  405cb0:	mov	x2, #0x208                 	// #520
  405cb4:	str	w5, [sp, #160]
  405cb8:	str	x0, [sp, #176]
  405cbc:	bl	4013f0 <memcpy@plt>
  405cc0:	ldr	w0, [x20, x22]
  405cc4:	str	w0, [sp, #152]
  405cc8:	ldr	x0, [x26, #3984]
  405ccc:	ldr	w5, [sp, #160]
  405cd0:	ldr	w0, [x0]
  405cd4:	cbnz	w0, 4060d4 <ferror@plt+0x4954>
  405cd8:	sub	w0, w21, #0xd
  405cdc:	cmp	w0, #0x25
  405ce0:	b.ls	405e58 <ferror@plt+0x46d8>  // b.plast
  405ce4:	add	x0, x27, #0x488
  405ce8:	ldrb	w19, [x0, w21, sxtw]
  405cec:	b	4061b4 <ferror@plt+0x4a34>
  405cf0:	str	wzr, [sp, #96]
  405cf4:	mov	w4, #0x0                   	// #0
  405cf8:	cbz	w0, 405bbc <ferror@plt+0x443c>
  405cfc:	adrp	x3, 432000 <ferror@plt+0x30880>
  405d00:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405d04:	mov	x2, #0x15                  	// #21
  405d08:	add	x0, x0, #0x200
  405d0c:	ldr	x3, [x3, #3992]
  405d10:	mov	x1, #0x1                   	// #1
  405d14:	str	w4, [sp, #104]
  405d18:	str	x7, [sp, #152]
  405d1c:	ldr	x3, [x3]
  405d20:	bl	4016c0 <fwrite@plt>
  405d24:	ldr	w4, [sp, #104]
  405d28:	ldr	x7, [sp, #152]
  405d2c:	b	405bbc <ferror@plt+0x443c>
  405d30:	cbnz	w0, 405e84 <ferror@plt+0x4704>
  405d34:	ldp	x0, x1, [sp, #192]
  405d38:	str	x7, [sp, #104]
  405d3c:	bl	407e78 <ferror@plt+0x66f8>
  405d40:	str	w0, [sp, #96]
  405d44:	ldr	x1, [x26, #3984]
  405d48:	ldr	x7, [sp, #104]
  405d4c:	ldr	w0, [x1]
  405d50:	b	405b90 <ferror@plt+0x4410>
  405d54:	ldr	w1, [sp, #96]
  405d58:	mov	w22, #0x2                   	// #2
  405d5c:	cmp	w1, #0x122
  405d60:	b.hi	405d6c <ferror@plt+0x45ec>  // b.pmore
  405d64:	add	x0, x27, #0x1a0
  405d68:	ldrb	w22, [x0, w1, sxtw]
  405d6c:	ldr	w0, [sp, #136]
  405d70:	cbz	w0, 405ed0 <ferror@plt+0x4750>
  405d74:	ldr	w0, [sp, #136]
  405d78:	cmp	w0, #0x3
  405d7c:	b.ne	405dd0 <ferror@plt+0x4650>  // b.any
  405d80:	ldr	w0, [sp, #96]
  405d84:	cmp	w0, #0x0
  405d88:	b.le	4062fc <ferror@plt+0x4b7c>
  405d8c:	mov	w1, w22
  405d90:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405d94:	add	x0, x0, #0x2f8
  405d98:	str	x7, [sp, #104]
  405d9c:	bl	4054e0 <ferror@plt+0x3d60>
  405da0:	mov	w0, #0xfffffffe            	// #-2
  405da4:	str	w0, [sp, #96]
  405da8:	ldr	x7, [sp, #104]
  405dac:	b	405dd0 <ferror@plt+0x4650>
  405db0:	add	x0, x27, #0x320
  405db4:	ldrb	w21, [x0, w21, sxtw]
  405db8:	cbnz	w21, 405c78 <ferror@plt+0x44f8>
  405dbc:	ldr	w0, [sp, #96]
  405dc0:	cmn	w0, #0x2
  405dc4:	b.ne	405d54 <ferror@plt+0x45d4>  // b.any
  405dc8:	ldr	w0, [sp, #136]
  405dcc:	cbz	w0, 405ecc <ferror@plt+0x474c>
  405dd0:	add	x22, x27, #0x2c8
  405dd4:	adrp	x21, 40d000 <ferror@plt+0xb880>
  405dd8:	add	x21, x21, #0x310
  405ddc:	str	x25, [sp, #104]
  405de0:	mov	x25, x23
  405de4:	mov	x23, x22
  405de8:	ldr	x22, [sp, #112]
  405dec:	b	405dfc <ferror@plt+0x467c>
  405df0:	add	x0, x27, #0xe8
  405df4:	sxtw	x7, w24
  405df8:	ldrsb	w24, [x0, w24, sxtw]
  405dfc:	cmn	w24, #0x1f
  405e00:	b.eq	405e1c <ferror@plt+0x469c>  // b.none
  405e04:	add	w24, w24, #0x1
  405e08:	cmp	w24, #0x55
  405e0c:	b.hi	405e1c <ferror@plt+0x469c>  // b.pmore
  405e10:	ldrb	w3, [x22, w24, sxtw]
  405e14:	cmp	w3, #0x1
  405e18:	b.eq	405f7c <ferror@plt+0x47fc>  // b.none
  405e1c:	cmp	x19, x28
  405e20:	b.eq	405fc8 <ferror@plt+0x4848>  // b.none
  405e24:	add	x1, x27, #0x420
  405e28:	mov	x0, x21
  405e2c:	sub	x20, x20, #0x208
  405e30:	ldrb	w1, [x1, x7]
  405e34:	bl	4054e0 <ferror@plt+0x3d60>
  405e38:	ldrsh	w24, [x19, #-2]!
  405e3c:	ldr	x0, [x26, #3984]
  405e40:	ldr	w0, [x0]
  405e44:	cbz	w0, 405df0 <ferror@plt+0x4670>
  405e48:	mov	x1, x19
  405e4c:	mov	x0, x28
  405e50:	bl	4053e8 <ferror@plt+0x3c68>
  405e54:	b	405df0 <ferror@plt+0x4670>
  405e58:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405e5c:	add	x1, x1, #0x5b0
  405e60:	ldrh	w0, [x1, w0, uxtw #1]
  405e64:	adr	x1, 405e70 <ferror@plt+0x46f0>
  405e68:	add	x0, x1, w0, sxth #2
  405e6c:	br	x0
  405e70:	mov	w5, #0x0                   	// #0
  405e74:	mov	x22, #0x208                 	// #520
  405e78:	str	x19, [sp, #104]
  405e7c:	str	x20, [sp, #168]
  405e80:	b	405ca8 <ferror@plt+0x4528>
  405e84:	adrp	x3, 432000 <ferror@plt+0x30880>
  405e88:	mov	x2, #0x11                  	// #17
  405e8c:	mov	x1, #0x1                   	// #1
  405e90:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405e94:	ldr	x3, [x3, #3992]
  405e98:	add	x0, x0, #0x1e8
  405e9c:	str	x7, [sp, #96]
  405ea0:	ldr	x3, [x3]
  405ea4:	bl	4016c0 <fwrite@plt>
  405ea8:	ldp	x0, x1, [sp, #192]
  405eac:	ldr	x7, [sp, #96]
  405eb0:	str	x7, [sp, #104]
  405eb4:	bl	407e78 <ferror@plt+0x66f8>
  405eb8:	str	w0, [sp, #96]
  405ebc:	ldr	x1, [x26, #3984]
  405ec0:	ldr	x7, [sp, #104]
  405ec4:	ldr	w0, [x1]
  405ec8:	b	405b90 <ferror@plt+0x4410>
  405ecc:	ldr	w22, [sp, #96]
  405ed0:	add	x4, sp, #0x100
  405ed4:	add	x1, sp, #0xf8
  405ed8:	mov	x0, x4
  405edc:	mov	w3, w22
  405ee0:	mov	x2, x19
  405ee4:	str	x4, [sp, #104]
  405ee8:	str	x1, [sp, #136]
  405eec:	str	x7, [sp, #152]
  405ef0:	bl	405710 <ferror@plt+0x3f90>
  405ef4:	mov	w21, w0
  405ef8:	ldr	x4, [sp, #104]
  405efc:	ldr	x1, [sp, #136]
  405f00:	ldr	x7, [sp, #152]
  405f04:	cbz	w0, 406324 <ferror@plt+0x4ba4>
  405f08:	adrp	x6, 40d000 <ferror@plt+0xb880>
  405f0c:	cmp	w0, #0x1
  405f10:	add	x6, x6, #0x98
  405f14:	b.eq	4067f0 <ferror@plt+0x5070>  // b.none
  405f18:	ldr	x0, [sp, #144]
  405f1c:	ldr	w0, [x0, #56]
  405f20:	cmp	w0, #0x2
  405f24:	b.gt	406338 <ferror@plt+0x4bb8>
  405f28:	cmp	w21, #0x2
  405f2c:	b.ne	405dd0 <ferror@plt+0x4650>  // b.any
  405f30:	ldr	x0, [sp, #144]
  405f34:	ldr	w0, [x0, #56]
  405f38:	cmp	w0, #0x2
  405f3c:	mov	w21, #0x2                   	// #2
  405f40:	b.le	405fcc <ferror@plt+0x484c>
  405f44:	ldr	x0, [sp, #144]
  405f48:	adrp	x20, 40d000 <ferror@plt+0xb880>
  405f4c:	add	x4, x20, #0x648
  405f50:	adrp	x6, 40d000 <ferror@plt+0xb880>
  405f54:	add	x4, x4, #0x4f0
  405f58:	add	x6, x6, #0x320
  405f5c:	adrp	x5, 416000 <ferror@plt+0x14880>
  405f60:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405f64:	add	x5, x5, #0x128
  405f68:	add	x2, x2, #0x88
  405f6c:	mov	w3, #0x4b                  	// #75
  405f70:	mov	w1, #0x3                   	// #3
  405f74:	bl	401f70 <ferror@plt+0x7f0>
  405f78:	b	405fcc <ferror@plt+0x484c>
  405f7c:	ldrb	w24, [x23, w24, sxtw]
  405f80:	cbz	w24, 405e1c <ferror@plt+0x469c>
  405f84:	ldr	x1, [sp, #192]
  405f88:	add	x20, x20, #0x208
  405f8c:	mov	x23, x25
  405f90:	mov	x0, x20
  405f94:	mov	x2, #0x208                 	// #520
  405f98:	str	w3, [sp, #136]
  405f9c:	ldr	x25, [sp, #104]
  405fa0:	bl	4013f0 <memcpy@plt>
  405fa4:	ldr	x0, [x26, #3984]
  405fa8:	ldr	w3, [sp, #136]
  405fac:	ldr	w0, [x0]
  405fb0:	cbnz	w0, 406880 <ferror@plt+0x5100>
  405fb4:	mov	w0, #0x3                   	// #3
  405fb8:	mov	w21, w24
  405fbc:	str	x19, [sp, #104]
  405fc0:	str	w0, [sp, #136]
  405fc4:	b	405c20 <ferror@plt+0x44a0>
  405fc8:	mov	w21, #0x1                   	// #1
  405fcc:	ldr	w0, [sp, #96]
  405fd0:	cmn	w0, #0x2
  405fd4:	b.eq	406008 <ferror@plt+0x4888>  // b.none
  405fd8:	ldr	w1, [sp, #96]
  405fdc:	cmp	w1, #0x122
  405fe0:	b.hi	4062cc <ferror@plt+0x4b4c>  // b.pmore
  405fe4:	adrp	x20, 40d000 <ferror@plt+0xb880>
  405fe8:	add	x0, x20, #0x648
  405fec:	add	x0, x0, #0x1a0
  405ff0:	ldrb	w0, [x0, w1, sxtw]
  405ff4:	str	w0, [sp, #96]
  405ff8:	ldr	w1, [sp, #96]
  405ffc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  406000:	add	x0, x0, #0x338
  406004:	bl	4054e0 <ferror@plt+0x3d60>
  406008:	ldr	x0, [x26, #3984]
  40600c:	ldr	w0, [x0]
  406010:	cbnz	w0, 4062bc <ferror@plt+0x4b3c>
  406014:	adrp	x20, 40d000 <ferror@plt+0xb880>
  406018:	add	x20, x20, #0x648
  40601c:	adrp	x22, 40d000 <ferror@plt+0xb880>
  406020:	cmp	x19, x28
  406024:	add	x20, x20, #0x420
  406028:	add	x22, x22, #0x358
  40602c:	b.eq	406048 <ferror@plt+0x48c8>  // b.none
  406030:	ldrsh	w1, [x19], #-2
  406034:	mov	x0, x22
  406038:	ldrb	w1, [x20, w1, sxtw]
  40603c:	bl	4054e0 <ferror@plt+0x3d60>
  406040:	cmp	x28, x19
  406044:	b.ne	406030 <ferror@plt+0x48b0>  // b.any
  406048:	ldr	x0, [sp, #128]
  40604c:	cmp	x28, x0
  406050:	b.eq	40605c <ferror@plt+0x48dc>  // b.none
  406054:	mov	x0, x28
  406058:	bl	401670 <free@plt>
  40605c:	ldr	x1, [sp, #184]
  406060:	ldr	x0, [sp, #248]
  406064:	cmp	x0, x1
  406068:	b.eq	406070 <ferror@plt+0x48f0>  // b.none
  40606c:	bl	401670 <free@plt>
  406070:	mov	w0, w21
  406074:	ldp	x29, x30, [sp]
  406078:	ldp	x19, x20, [sp, #16]
  40607c:	ldp	x21, x22, [sp, #32]
  406080:	ldp	x23, x24, [sp, #48]
  406084:	ldp	x25, x26, [sp, #64]
  406088:	ldp	x27, x28, [sp, #80]
  40608c:	add	sp, sp, #0x60
  406090:	add	sp, sp, #0x1a, lsl #12
  406094:	ret
  406098:	adrp	x0, 432000 <ferror@plt+0x30880>
  40609c:	mov	x3, x23
  4060a0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4060a4:	mov	w1, #0x1                   	// #1
  4060a8:	ldr	x0, [x0, #3992]
  4060ac:	add	x2, x2, #0x1b0
  4060b0:	str	x4, [sp, #104]
  4060b4:	ldr	x0, [x0]
  4060b8:	bl	401620 <__fprintf_chk@plt>
  4060bc:	cmp	x19, x22
  4060c0:	ldr	x4, [sp, #104]
  4060c4:	b.cs	406aa8 <ferror@plt+0x5328>  // b.hs, b.nlast
  4060c8:	mov	x28, x4
  4060cc:	str	x24, [sp, #120]
  4060d0:	b	405c3c <ferror@plt+0x44bc>
  4060d4:	adrp	x22, 432000 <ferror@plt+0x30880>
  4060d8:	add	x0, x27, #0x3b8
  4060dc:	sub	w3, w21, #0x1
  4060e0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4060e4:	ldr	x22, [x22, #3992]
  4060e8:	add	x2, x2, #0x238
  4060ec:	ldrh	w4, [x0, w21, sxtw #1]
  4060f0:	mov	w1, #0x1                   	// #1
  4060f4:	str	w5, [sp, #160]
  4060f8:	ldr	x0, [x22]
  4060fc:	bl	401620 <__fprintf_chk@plt>
  406100:	ldr	w5, [sp, #160]
  406104:	cbz	w5, 406190 <ferror@plt+0x4a10>
  406108:	sub	w0, w5, #0x1
  40610c:	sub	x1, x19, w5, sxtw #1
  406110:	add	x0, x0, #0x2
  406114:	mov	x19, #0x1                   	// #1
  406118:	add	x3, x27, #0x420
  40611c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406120:	add	x24, x2, #0x260
  406124:	str	x28, [sp, #160]
  406128:	mov	x28, x0
  40612c:	str	x20, [sp, #224]
  406130:	mov	x20, x19
  406134:	mov	x19, x1
  406138:	str	w21, [sp, #236]
  40613c:	mov	x21, x24
  406140:	mov	x24, x3
  406144:	nop
  406148:	ldr	x0, [x22]
  40614c:	mov	w3, w20
  406150:	mov	x2, x21
  406154:	mov	w1, #0x1                   	// #1
  406158:	bl	401620 <__fprintf_chk@plt>
  40615c:	ldrsh	w1, [x19, x20, lsl #1]
  406160:	add	x20, x20, #0x1
  406164:	ldr	x0, [x22]
  406168:	ldrb	w1, [x24, w1, sxtw]
  40616c:	bl	405488 <ferror@plt+0x3d08>
  406170:	ldr	x1, [x22]
  406174:	mov	w0, #0xa                   	// #10
  406178:	bl	401460 <fputc@plt>
  40617c:	cmp	x28, x20
  406180:	b.ne	406148 <ferror@plt+0x49c8>  // b.any
  406184:	ldr	w21, [sp, #236]
  406188:	ldr	x28, [sp, #160]
  40618c:	ldr	x20, [sp, #224]
  406190:	sub	w0, w21, #0xd
  406194:	cmp	w0, #0x25
  406198:	b.ls	40630c <ferror@plt+0x4b8c>  // b.plast
  40619c:	nop
  4061a0:	ldr	x20, [x26, #3984]
  4061a4:	add	x0, x27, #0x488
  4061a8:	ldr	w1, [x20]
  4061ac:	ldrb	w19, [x0, w21, sxtw]
  4061b0:	cbnz	w1, 406268 <ferror@plt+0x4ae8>
  4061b4:	ldp	x0, x1, [sp, #168]
  4061b8:	sub	w19, w19, #0x24
  4061bc:	ldr	w2, [sp, #152]
  4061c0:	str	w2, [sp, #2072]
  4061c4:	mov	x2, #0x208                 	// #520
  4061c8:	add	x20, x0, #0x208
  4061cc:	mov	x0, x20
  4061d0:	bl	4013f0 <memcpy@plt>
  4061d4:	ldr	x1, [sp, #104]
  4061d8:	add	x0, x27, #0x4c0
  4061dc:	ldrsh	w1, [x1]
  4061e0:	ldrsb	w0, [x0, w19, sxtw]
  4061e4:	add	w0, w0, w1
  4061e8:	cmp	w0, #0x55
  4061ec:	b.hi	406200 <ferror@plt+0x4a80>  // b.pmore
  4061f0:	ldr	x2, [sp, #112]
  4061f4:	ldrb	w2, [x2, w0, sxtw]
  4061f8:	cmp	w1, w2
  4061fc:	b.eq	4063e4 <ferror@plt+0x4c64>  // b.none
  406200:	add	x0, x27, #0x4d8
  406204:	ldrsb	w0, [x0, w19, sxtw]
  406208:	mov	w21, w0
  40620c:	b	405c20 <ferror@plt+0x44a0>
  406210:	adrp	x21, 432000 <ferror@plt+0x30880>
  406214:	mov	w1, #0x1                   	// #1
  406218:	adrp	x3, 40d000 <ferror@plt+0xb880>
  40621c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406220:	ldr	x21, [x21, #3992]
  406224:	add	x3, x3, #0x218
  406228:	add	x2, x2, #0x40
  40622c:	str	w4, [sp, #104]
  406230:	str	x7, [sp, #152]
  406234:	ldr	x0, [x21]
  406238:	bl	401620 <__fprintf_chk@plt>
  40623c:	ldr	w4, [sp, #104]
  406240:	ldr	x0, [x21]
  406244:	mov	w1, w4
  406248:	str	w4, [sp, #104]
  40624c:	bl	405488 <ferror@plt+0x3d08>
  406250:	ldr	x1, [x21]
  406254:	mov	w0, #0xa                   	// #10
  406258:	bl	401460 <fputc@plt>
  40625c:	ldr	w4, [sp, #104]
  406260:	ldr	x7, [sp, #152]
  406264:	b	405bbc <ferror@plt+0x443c>
  406268:	adrp	x21, 432000 <ferror@plt+0x30880>
  40626c:	mov	w1, #0x1                   	// #1
  406270:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406274:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406278:	ldr	x21, [x21, #3992]
  40627c:	add	x3, x3, #0x2f0
  406280:	add	x2, x2, #0x40
  406284:	ldr	x0, [x21]
  406288:	bl	401620 <__fprintf_chk@plt>
  40628c:	ldr	x0, [x21]
  406290:	mov	w1, w19
  406294:	bl	405488 <ferror@plt+0x3d08>
  406298:	ldr	x1, [x21]
  40629c:	mov	w0, #0xa                   	// #10
  4062a0:	bl	401460 <fputc@plt>
  4062a4:	ldr	w0, [x20]
  4062a8:	cbz	w0, 4061b4 <ferror@plt+0x4a34>
  4062ac:	ldr	x1, [sp, #104]
  4062b0:	mov	x0, x28
  4062b4:	bl	4053e8 <ferror@plt+0x3c68>
  4062b8:	b	4061b4 <ferror@plt+0x4a34>
  4062bc:	mov	x1, x19
  4062c0:	mov	x0, x28
  4062c4:	bl	4053e8 <ferror@plt+0x3c68>
  4062c8:	b	406014 <ferror@plt+0x4894>
  4062cc:	mov	w0, #0x2                   	// #2
  4062d0:	str	w0, [sp, #96]
  4062d4:	b	405ff8 <ferror@plt+0x4878>
  4062d8:	adrp	x3, 432000 <ferror@plt+0x30880>
  4062dc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4062e0:	mov	x2, #0xf                   	// #15
  4062e4:	mov	x1, #0x1                   	// #1
  4062e8:	ldr	x3, [x3, #3992]
  4062ec:	add	x0, x0, #0x1a0
  4062f0:	ldr	x3, [x3]
  4062f4:	bl	4016c0 <fwrite@plt>
  4062f8:	b	405a1c <ferror@plt+0x429c>
  4062fc:	b.eq	406aa0 <ferror@plt+0x5320>  // b.none
  406300:	mov	w0, #0xffffffff            	// #-1
  406304:	str	w0, [sp, #96]
  406308:	b	405dd0 <ferror@plt+0x4650>
  40630c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406310:	add	x1, x1, #0x5fc
  406314:	ldrh	w0, [x1, w0, uxtw #1]
  406318:	adr	x1, 406324 <ferror@plt+0x4ba4>
  40631c:	add	x0, x1, w0, sxth #2
  406320:	br	x0
  406324:	ldr	x0, [sp, #144]
  406328:	ldr	x6, [sp, #248]
  40632c:	ldr	w0, [x0, #56]
  406330:	cmp	w0, #0x2
  406334:	b.le	405dd0 <ferror@plt+0x4650>
  406338:	ldr	x0, [sp, #144]
  40633c:	add	x4, x27, #0x4f0
  406340:	adrp	x5, 416000 <ferror@plt+0x14880>
  406344:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406348:	add	x5, x5, #0x128
  40634c:	add	x2, x2, #0x88
  406350:	mov	w3, #0x4b                  	// #75
  406354:	mov	w1, #0x3                   	// #3
  406358:	str	x7, [sp, #104]
  40635c:	bl	401f70 <ferror@plt+0x7f0>
  406360:	ldr	x7, [sp, #104]
  406364:	b	405f28 <ferror@plt+0x47a8>
  406368:	ldr	w0, [x20]
  40636c:	str	w0, [sp, #152]
  406370:	b	4061a0 <ferror@plt+0x4a20>
  406374:	sub	x0, x20, #0x800
  406378:	sub	x2, x20, #0x820
  40637c:	sub	x20, x20, #0x400
  406380:	ldr	x1, [sp, #208]
  406384:	ldr	w0, [x0, #488]
  406388:	ldr	w3, [x2]
  40638c:	ldr	w2, [x20, #504]
  406390:	str	w0, [sp, #1036]
  406394:	ldr	x0, [sp, #144]
  406398:	str	w3, [sp, #1032]
  40639c:	str	w2, [sp, #1040]
  4063a0:	bl	40b498 <ferror@plt+0x9d18>
  4063a4:	cmn	w0, #0x1
  4063a8:	b.ne	4061a0 <ferror@plt+0x4a20>  // b.any
  4063ac:	ldr	x0, [x26, #3984]
  4063b0:	ldr	w0, [x0]
  4063b4:	cbnz	w0, 406870 <ferror@plt+0x50f0>
  4063b8:	ldr	x19, [sp, #104]
  4063bc:	add	x0, x27, #0xe8
  4063c0:	ldr	x20, [sp, #168]
  4063c4:	ldrsh	x7, [x19]
  4063c8:	ldrsb	w24, [x0, w7, sxtw]
  4063cc:	b	405dd0 <ferror@plt+0x4650>
  4063d0:	ldr	w1, [x20]
  4063d4:	ldr	x0, [sp, #144]
  4063d8:	bl	409cd0 <ferror@plt+0x8550>
  4063dc:	str	w0, [sp, #152]
  4063e0:	b	4061a0 <ferror@plt+0x4a20>
  4063e4:	add	x1, x27, #0x2c8
  4063e8:	ldrb	w0, [x1, w0, sxtw]
  4063ec:	mov	w21, w0
  4063f0:	b	405c20 <ferror@plt+0x44a0>
  4063f4:	adrp	x22, 432000 <ferror@plt+0x30880>
  4063f8:	mov	w1, #0x1                   	// #1
  4063fc:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406400:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406404:	ldr	x22, [x22, #3992]
  406408:	add	x3, x3, #0x228
  40640c:	add	x2, x2, #0x40
  406410:	str	w4, [sp, #96]
  406414:	ldr	x0, [x22]
  406418:	bl	401620 <__fprintf_chk@plt>
  40641c:	ldr	w4, [sp, #96]
  406420:	ldr	x0, [x22]
  406424:	mov	w1, w4
  406428:	bl	405488 <ferror@plt+0x3d08>
  40642c:	ldr	x1, [x22]
  406430:	mov	w0, #0xa                   	// #10
  406434:	bl	401460 <fputc@plt>
  406438:	b	405c00 <ferror@plt+0x4480>
  40643c:	sub	x19, x20, #0x800
  406440:	ldr	w0, [x19, #488]
  406444:	asr	w1, w0, #8
  406448:	cmp	w1, #0x1
  40644c:	b.ne	4069ec <ferror@plt+0x526c>  // b.any
  406450:	strb	w0, [sp, #1032]
  406454:	sub	x1, x20, #0x200
  406458:	ldr	x0, [sp, #216]
  40645c:	mov	x2, #0x200                 	// #512
  406460:	bl	401710 <strncpy@plt>
  406464:	strb	wzr, [sp, #1544]
  406468:	ldr	x0, [sp, #144]
  40646c:	ldr	x1, [sp, #208]
  406470:	bl	40b5e0 <ferror@plt+0x9e60>
  406474:	cmn	w0, #0x1
  406478:	b.ne	4061a0 <ferror@plt+0x4a20>  // b.any
  40647c:	b	4063ac <ferror@plt+0x4c2c>
  406480:	ldr	x0, [sp, #144]
  406484:	sub	x20, x20, #0x200
  406488:	mov	x1, x20
  40648c:	bl	4091f8 <ferror@plt+0x7a78>
  406490:	cbnz	w0, 406a54 <ferror@plt+0x52d4>
  406494:	ldr	x22, [sp, #144]
  406498:	ldp	w19, w0, [x22]
  40649c:	orr	w0, w0, #0x8
  4064a0:	str	w0, [x22, #4]
  4064a4:	tbz	w19, #4, 4061a0 <ferror@plt+0x4a20>
  4064a8:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4064ac:	mov	x0, x20
  4064b0:	add	x1, x1, #0x48
  4064b4:	bl	401560 <strcasecmp@plt>
  4064b8:	cbnz	w0, 4061a0 <ferror@plt+0x4a20>
  4064bc:	eor	w19, w19, #0x10
  4064c0:	str	w19, [x22]
  4064c4:	b	4061a0 <ferror@plt+0x4a20>
  4064c8:	ldr	x0, [sp, #144]
  4064cc:	ldr	w2, [x20]
  4064d0:	ldr	x1, [sp, #208]
  4064d4:	str	w2, [sp, #1032]
  4064d8:	ldr	x0, [x0, #72]
  4064dc:	bl	40b198 <ferror@plt+0x9a18>
  4064e0:	b	4061a0 <ferror@plt+0x4a20>
  4064e4:	ldr	x1, [sp, #144]
  4064e8:	ldr	w0, [x1, #4]
  4064ec:	orr	w0, w0, #0x4
  4064f0:	str	w0, [x1, #4]
  4064f4:	b	4061a0 <ferror@plt+0x4a20>
  4064f8:	add	x0, sp, #0x188
  4064fc:	adrp	x1, 433000 <ferror@plt+0x31880>
  406500:	mov	x20, x0
  406504:	add	x1, x1, #0x1e0
  406508:	mov	x2, #0xf0                  	// #240
  40650c:	bl	4013f0 <memcpy@plt>
  406510:	str	w21, [sp, #160]
  406514:	mov	x21, x20
  406518:	ldr	x22, [sp, #144]
  40651c:	mov	w19, #0x0                   	// #0
  406520:	ldr	x24, [sp, #208]
  406524:	ldr	x20, [sp, #216]
  406528:	ldr	x1, [x21]
  40652c:	cbz	x1, 406558 <ferror@plt+0x4dd8>
  406530:	mov	x2, #0x200                 	// #512
  406534:	mov	x0, x20
  406538:	strb	w19, [sp, #1032]
  40653c:	bl	401710 <strncpy@plt>
  406540:	mov	x1, x24
  406544:	mov	x0, x22
  406548:	strb	wzr, [sp, #1544]
  40654c:	bl	40b5e0 <ferror@plt+0x9e60>
  406550:	cmn	w0, #0x1
  406554:	b.eq	4063ac <ferror@plt+0x4c2c>  // b.none
  406558:	add	w19, w19, #0x1
  40655c:	add	x21, x21, #0x8
  406560:	and	w19, w19, #0xff
  406564:	cmp	w19, #0x1e
  406568:	b.ne	406528 <ferror@plt+0x4da8>  // b.any
  40656c:	ldr	x1, [sp, #144]
  406570:	ldr	w21, [sp, #160]
  406574:	ldr	w0, [x1, #4]
  406578:	orr	w0, w0, #0x10
  40657c:	str	w0, [x1, #4]
  406580:	b	4061a0 <ferror@plt+0x4a20>
  406584:	ldr	x0, [sp, #144]
  406588:	sub	x1, x20, #0x200
  40658c:	bl	405550 <ferror@plt+0x3dd0>
  406590:	cmn	w0, #0x1
  406594:	b.ne	4061a0 <ferror@plt+0x4a20>  // b.any
  406598:	b	4063ac <ferror@plt+0x4c2c>
  40659c:	ldr	x1, [sp, #144]
  4065a0:	ldr	w0, [x1, #80]
  4065a4:	orr	w0, w0, #0x10
  4065a8:	str	w0, [x1, #80]
  4065ac:	b	4061a0 <ferror@plt+0x4a20>
  4065b0:	ldr	x1, [sp, #144]
  4065b4:	ldr	w0, [x1, #80]
  4065b8:	orr	w0, w0, #0x20
  4065bc:	str	w0, [x1, #80]
  4065c0:	b	4061a0 <ferror@plt+0x4a20>
  4065c4:	ldr	x1, [sp, #144]
  4065c8:	ldr	w0, [x1, #80]
  4065cc:	orr	w0, w0, #0x40
  4065d0:	str	w0, [x1, #80]
  4065d4:	b	4061a0 <ferror@plt+0x4a20>
  4065d8:	ldr	x1, [sp, #144]
  4065dc:	ldr	w0, [x1, #80]
  4065e0:	orr	w0, w0, #0x80
  4065e4:	str	w0, [x1, #80]
  4065e8:	b	4061a0 <ferror@plt+0x4a20>
  4065ec:	ldr	x1, [sp, #144]
  4065f0:	ldr	w0, [x1, #80]
  4065f4:	orr	w0, w0, #0x100
  4065f8:	str	w0, [x1, #80]
  4065fc:	b	4061a0 <ferror@plt+0x4a20>
  406600:	ldr	x1, [sp, #144]
  406604:	ldr	w0, [x1, #80]
  406608:	orr	w0, w0, #0x4
  40660c:	str	w0, [x1, #80]
  406610:	b	4061a0 <ferror@plt+0x4a20>
  406614:	ldr	x1, [sp, #144]
  406618:	ldr	w0, [x1, #80]
  40661c:	orr	w0, w0, #0x8
  406620:	str	w0, [x1, #80]
  406624:	b	4061a0 <ferror@plt+0x4a20>
  406628:	ldr	x1, [sp, #144]
  40662c:	ldr	w0, [x1, #80]
  406630:	orr	w0, w0, #0x2
  406634:	str	w0, [x1, #80]
  406638:	b	4061a0 <ferror@plt+0x4a20>
  40663c:	ldr	x0, [sp, #144]
  406640:	mov	x1, #0x0                   	// #0
  406644:	bl	405550 <ferror@plt+0x3dd0>
  406648:	cmn	w0, #0x1
  40664c:	b.ne	4061a0 <ferror@plt+0x4a20>  // b.any
  406650:	b	4063ac <ferror@plt+0x4c2c>
  406654:	ldr	x1, [sp, #144]
  406658:	ldr	w0, [x1, #4]
  40665c:	orr	w0, w0, #0x2
  406660:	str	w0, [x1, #4]
  406664:	b	4061a0 <ferror@plt+0x4a20>
  406668:	sub	x0, x20, #0x410
  40666c:	ldr	w1, [x20]
  406670:	ldr	w19, [x0]
  406674:	cmp	w1, w19
  406678:	b.lt	4061a0 <ferror@plt+0x4a20>  // b.tstop
  40667c:	ldr	x22, [sp, #144]
  406680:	b	406694 <ferror@plt+0x4f14>
  406684:	ldr	w0, [x20]
  406688:	add	w19, w19, #0x1
  40668c:	cmp	w0, w19
  406690:	b.lt	4061a0 <ferror@plt+0x4a20>  // b.tstop
  406694:	mov	w1, w19
  406698:	mov	x0, x22
  40669c:	bl	403f00 <ferror@plt+0x2780>
  4066a0:	cmn	w0, #0x1
  4066a4:	b.ne	406684 <ferror@plt+0x4f04>  // b.any
  4066a8:	b	4063ac <ferror@plt+0x4c2c>
  4066ac:	ldr	w1, [x20]
  4066b0:	ldr	x0, [sp, #144]
  4066b4:	bl	403f00 <ferror@plt+0x2780>
  4066b8:	cmn	w0, #0x1
  4066bc:	b.ne	4061a0 <ferror@plt+0x4a20>  // b.any
  4066c0:	b	4063ac <ferror@plt+0x4c2c>
  4066c4:	ldr	x0, [sp, #144]
  4066c8:	mov	w2, #0xffffffff            	// #-1
  4066cc:	ldr	w1, [x20]
  4066d0:	eor	w1, w1, #0xf000
  4066d4:	bl	409bb8 <ferror@plt+0x8438>
  4066d8:	str	w0, [sp, #152]
  4066dc:	b	4061a0 <ferror@plt+0x4a20>
  4066e0:	ldr	x0, [sp, #144]
  4066e4:	ldr	x0, [x0, #72]
  4066e8:	ldr	x1, [x0, #16]
  4066ec:	cmp	x1, #0x1
  4066f0:	b.eq	406ab4 <ferror@plt+0x5334>  // b.none
  4066f4:	ldr	x1, [sp, #144]
  4066f8:	ldr	w0, [x1, #4]
  4066fc:	tbnz	w0, #1, 4068d4 <ferror@plt+0x5154>
  406700:	ldr	x0, [x1, #72]
  406704:	sub	x19, x20, #0x800
  406708:	mov	x20, #0x0                   	// #0
  40670c:	ldr	x1, [x0, #16]
  406710:	cmp	x1, #0x0
  406714:	b.le	4061a0 <ferror@plt+0x4a20>
  406718:	ldr	x22, [sp, #144]
  40671c:	b	406734 <ferror@plt+0x4fb4>
  406720:	ldr	x0, [x22, #72]
  406724:	add	x20, x20, #0x1
  406728:	ldr	x1, [x0, #16]
  40672c:	cmp	x1, x20
  406730:	b.le	4061a0 <ferror@plt+0x4a20>
  406734:	mov	x1, x20
  406738:	bl	40b030 <ferror@plt+0x98b0>
  40673c:	mov	x3, x0
  406740:	ldr	w2, [x19, #488]
  406744:	mov	w1, w20
  406748:	mov	x0, x22
  40674c:	ldr	w3, [x3]
  406750:	bl	4041f8 <ferror@plt+0x2a78>
  406754:	tbz	w0, #31, 406720 <ferror@plt+0x4fa0>
  406758:	b	4063ac <ferror@plt+0x4c2c>
  40675c:	ldr	x19, [sp, #144]
  406760:	sub	x3, x20, #0x400
  406764:	sub	x20, x20, #0x800
  406768:	ldr	w1, [x19, #80]
  40676c:	ldr	w3, [x3, #504]
  406770:	mov	x0, x19
  406774:	ldr	w2, [x20, #488]
  406778:	bl	4041f8 <ferror@plt+0x2a78>
  40677c:	tbnz	w0, #31, 4063ac <ferror@plt+0x4c2c>
  406780:	str	wzr, [x19, #80]
  406784:	b	4061a0 <ferror@plt+0x4a20>
  406788:	ldr	x0, [sp, #144]
  40678c:	ldr	w1, [x20]
  406790:	eor	w1, w1, #0xf000
  406794:	bl	409cd0 <ferror@plt+0x8550>
  406798:	str	w0, [sp, #152]
  40679c:	b	4061a0 <ferror@plt+0x4a20>
  4067a0:	ldr	w0, [x20]
  4067a4:	eor	w0, w0, #0xf000
  4067a8:	str	w0, [sp, #152]
  4067ac:	b	4061a0 <ferror@plt+0x4a20>
  4067b0:	ldr	w1, [x20]
  4067b4:	mov	w2, #0xffffffff            	// #-1
  4067b8:	ldr	x0, [sp, #144]
  4067bc:	bl	409bb8 <ferror@plt+0x8438>
  4067c0:	str	w0, [sp, #152]
  4067c4:	b	4061a0 <ferror@plt+0x4a20>
  4067c8:	sub	x3, x20, #0x400
  4067cc:	mov	w1, #0x0                   	// #0
  4067d0:	sub	x20, x20, #0x800
  4067d4:	ldr	x19, [sp, #144]
  4067d8:	b	40676c <ferror@plt+0x4fec>
  4067dc:	ldr	x1, [sp, #144]
  4067e0:	ldr	w0, [x1, #80]
  4067e4:	orr	w0, w0, #0x1
  4067e8:	str	w0, [x1, #80]
  4067ec:	b	4061a0 <ferror@plt+0x4a20>
  4067f0:	ldr	x2, [sp, #184]
  4067f4:	ldr	x0, [sp, #248]
  4067f8:	cmp	x0, x2
  4067fc:	b.eq	40681c <ferror@plt+0x509c>  // b.none
  406800:	str	x7, [sp, #104]
  406804:	str	x1, [sp, #136]
  406808:	str	x4, [sp, #152]
  40680c:	bl	401670 <free@plt>
  406810:	ldr	x7, [sp, #104]
  406814:	ldr	x1, [sp, #136]
  406818:	ldr	x4, [sp, #152]
  40681c:	str	x7, [sp, #104]
  406820:	ldr	x0, [sp, #256]
  406824:	str	x1, [sp, #136]
  406828:	str	x4, [sp, #152]
  40682c:	bl	4014b0 <malloc@plt>
  406830:	str	x0, [sp, #248]
  406834:	ldr	x7, [sp, #104]
  406838:	ldr	x1, [sp, #136]
  40683c:	ldr	x4, [sp, #152]
  406840:	cbz	x0, 406b2c <ferror@plt+0x53ac>
  406844:	mov	w3, w22
  406848:	mov	x0, x4
  40684c:	mov	x2, x19
  406850:	str	x7, [sp, #104]
  406854:	bl	405710 <ferror@plt+0x3f90>
  406858:	mov	w21, w0
  40685c:	ldr	x7, [sp, #104]
  406860:	ldr	x6, [sp, #248]
  406864:	b	405f18 <ferror@plt+0x4798>
  406868:	mov	w21, #0x0                   	// #0
  40686c:	b	405fcc <ferror@plt+0x484c>
  406870:	ldr	x1, [sp, #104]
  406874:	mov	x0, x28
  406878:	bl	4053e8 <ferror@plt+0x3c68>
  40687c:	b	4063b8 <ferror@plt+0x4c38>
  406880:	adrp	x22, 432000 <ferror@plt+0x30880>
  406884:	mov	w4, #0x3                   	// #3
  406888:	mov	w1, w3
  40688c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406890:	ldr	x22, [x22, #3992]
  406894:	add	x2, x2, #0x40
  406898:	adrp	x3, 40d000 <ferror@plt+0xb880>
  40689c:	add	x3, x3, #0x228
  4068a0:	str	x19, [sp, #104]
  4068a4:	mov	w21, w24
  4068a8:	ldr	x0, [x22]
  4068ac:	str	w4, [sp, #136]
  4068b0:	bl	401620 <__fprintf_chk@plt>
  4068b4:	add	x1, x27, #0x420
  4068b8:	ldr	x0, [x22]
  4068bc:	ldrb	w1, [x1, w24, sxtw]
  4068c0:	bl	405488 <ferror@plt+0x3d08>
  4068c4:	ldr	x1, [x22]
  4068c8:	mov	w0, #0xa                   	// #10
  4068cc:	bl	401460 <fputc@plt>
  4068d0:	b	405c20 <ferror@plt+0x44a0>
  4068d4:	ldr	x24, [sp, #144]
  4068d8:	ldr	x0, [x24, #8]
  4068dc:	ldr	x0, [x0, #24]
  4068e0:	cmp	x0, #0x0
  4068e4:	b.le	406b24 <ferror@plt+0x53a4>
  4068e8:	sub	x20, x20, #0x800
  4068ec:	mov	x22, #0x0                   	// #0
  4068f0:	mov	w19, #0x0                   	// #0
  4068f4:	str	w21, [sp, #160]
  4068f8:	mov	w1, w22
  4068fc:	mov	x0, x24
  406900:	mov	w21, w22
  406904:	bl	403e48 <ferror@plt+0x26c8>
  406908:	cbz	w0, 406948 <ferror@plt+0x51c8>
  40690c:	ldr	x0, [x24, #72]
  406910:	cmp	w19, #0x0
  406914:	ldr	x1, [x0, #16]
  406918:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40691c:	b.eq	406944 <ferror@plt+0x51c4>  // b.none
  406920:	cmp	x1, w19, sxtw
  406924:	mov	w3, #0x200                 	// #512
  406928:	sxtw	x1, w19
  40692c:	b.gt	4069c8 <ferror@plt+0x5248>
  406930:	ldr	w2, [x20, #488]
  406934:	mov	w1, w21
  406938:	mov	x0, x24
  40693c:	bl	4041f8 <ferror@plt+0x2a78>
  406940:	tbnz	w0, #31, 4063ac <ferror@plt+0x4c2c>
  406944:	add	w19, w19, #0x1
  406948:	ldr	x0, [x24, #8]
  40694c:	add	x22, x22, #0x1
  406950:	ldr	x0, [x0, #24]
  406954:	cmp	x0, x22
  406958:	b.gt	4068f8 <ferror@plt+0x5178>
  40695c:	ldr	w21, [sp, #160]
  406960:	ldr	x0, [sp, #144]
  406964:	ldr	x0, [x0, #72]
  406968:	ldr	x0, [x0, #16]
  40696c:	cmp	x0, w19, sxtw
  406970:	b.le	4061a0 <ferror@plt+0x4a20>
  406974:	ldr	x0, [sp, #144]
  406978:	ldr	w0, [x0, #56]
  40697c:	cmp	w0, #0x2
  406980:	b.le	4063ac <ferror@plt+0x4c2c>
  406984:	mov	w2, #0x5                   	// #5
  406988:	adrp	x1, 40d000 <ferror@plt+0xb880>
  40698c:	mov	x0, #0x0                   	// #0
  406990:	add	x1, x1, #0x2c8
  406994:	bl	401700 <dcgettext@plt>
  406998:	mov	x5, x0
  40699c:	ldr	x7, [sp, #144]
  4069a0:	add	x4, x27, #0x480
  4069a4:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4069a8:	mov	w3, #0x159                 	// #345
  4069ac:	add	x2, x2, #0x88
  4069b0:	mov	x0, x7
  4069b4:	ldr	x1, [x7, #72]
  4069b8:	ldr	x6, [x1, #16]
  4069bc:	mov	w1, #0x3                   	// #3
  4069c0:	bl	401f70 <ferror@plt+0x7f0>
  4069c4:	b	4063ac <ferror@plt+0x4c2c>
  4069c8:	bl	40b030 <ferror@plt+0x98b0>
  4069cc:	ldr	w3, [x0]
  4069d0:	b	406930 <ferror@plt+0x51b0>
  4069d4:	ldr	w0, [sp, #96]
  4069d8:	mov	x28, x4
  4069dc:	mov	w21, #0x1                   	// #1
  4069e0:	cmn	w0, #0x2
  4069e4:	b.ne	405fd8 <ferror@plt+0x4858>  // b.any
  4069e8:	b	406014 <ferror@plt+0x4894>
  4069ec:	ldr	x0, [sp, #144]
  4069f0:	ldr	w0, [x0, #56]
  4069f4:	cmp	w0, #0x2
  4069f8:	b.le	4063ac <ferror@plt+0x4c2c>
  4069fc:	mov	w2, #0x5                   	// #5
  406a00:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406a04:	mov	x0, #0x0                   	// #0
  406a08:	add	x1, x1, #0x2a0
  406a0c:	bl	401700 <dcgettext@plt>
  406a10:	ldr	w1, [x19, #488]
  406a14:	mov	x19, x0
  406a18:	ldr	x20, [sp, #144]
  406a1c:	and	w2, w1, #0xff
  406a20:	asr	w1, w1, #8
  406a24:	mov	x0, x20
  406a28:	bl	409320 <ferror@plt+0x7ba0>
  406a2c:	mov	x5, x19
  406a30:	mov	x6, x0
  406a34:	add	x4, x27, #0x480
  406a38:	mov	x0, x20
  406a3c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406a40:	mov	w3, #0x102                 	// #258
  406a44:	add	x2, x2, #0x88
  406a48:	mov	w1, #0x3                   	// #3
  406a4c:	bl	401f70 <ferror@plt+0x7f0>
  406a50:	b	4063ac <ferror@plt+0x4c2c>
  406a54:	ldr	x0, [sp, #144]
  406a58:	ldr	w0, [x0, #56]
  406a5c:	cmp	w0, #0x2
  406a60:	b.le	4063ac <ferror@plt+0x4c2c>
  406a64:	mov	w2, #0x5                   	// #5
  406a68:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406a6c:	mov	x0, #0x0                   	// #0
  406a70:	add	x1, x1, #0x270
  406a74:	bl	401700 <dcgettext@plt>
  406a78:	mov	x5, x0
  406a7c:	ldr	x0, [sp, #144]
  406a80:	mov	x6, x20
  406a84:	add	x4, x27, #0x480
  406a88:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406a8c:	mov	w3, #0xc2                  	// #194
  406a90:	add	x2, x2, #0x88
  406a94:	mov	w1, #0x3                   	// #3
  406a98:	bl	401f70 <ferror@plt+0x7f0>
  406a9c:	b	4063ac <ferror@plt+0x4c2c>
  406aa0:	mov	w21, #0x1                   	// #1
  406aa4:	b	405ff8 <ferror@plt+0x4878>
  406aa8:	mov	x28, x4
  406aac:	mov	w21, #0x1                   	// #1
  406ab0:	b	405fcc <ferror@plt+0x484c>
  406ab4:	ldr	x24, [sp, #144]
  406ab8:	sub	x19, x20, #0x800
  406abc:	strb	w1, [sp, #1032]
  406ac0:	mov	x22, #0x0                   	// #0
  406ac4:	ldr	x2, [sp, #208]
  406ac8:	ldrsw	x1, [x19, #488]
  406acc:	ldr	x0, [x24, #64]
  406ad0:	bl	40b0c0 <ferror@plt+0x9940>
  406ad4:	ldr	x0, [x24, #8]
  406ad8:	ldr	x0, [x0, #24]
  406adc:	cmp	x0, #0x0
  406ae0:	b.gt	406afc <ferror@plt+0x537c>
  406ae4:	b	4066f4 <ferror@plt+0x4f74>
  406ae8:	ldr	x0, [x24, #8]
  406aec:	add	x22, x22, #0x1
  406af0:	ldr	x0, [x0, #24]
  406af4:	cmp	x0, x22
  406af8:	b.le	4066f4 <ferror@plt+0x4f74>
  406afc:	mov	w1, w22
  406b00:	mov	x0, x24
  406b04:	bl	403e48 <ferror@plt+0x26c8>
  406b08:	cbz	w0, 406ae8 <ferror@plt+0x5368>
  406b0c:	ldr	w2, [x19, #488]
  406b10:	mov	w1, w22
  406b14:	mov	x0, x24
  406b18:	bl	4040d8 <ferror@plt+0x2958>
  406b1c:	tbz	w0, #31, 406ae8 <ferror@plt+0x5368>
  406b20:	b	4063ac <ferror@plt+0x4c2c>
  406b24:	mov	w19, #0x0                   	// #0
  406b28:	b	406960 <ferror@plt+0x51e0>
  406b2c:	mov	x0, #0x80                  	// #128
  406b30:	ldr	x1, [sp, #184]
  406b34:	stp	x1, x0, [sp, #248]
  406b38:	ldr	x0, [sp, #144]
  406b3c:	ldr	w0, [x0, #56]
  406b40:	cmp	w0, #0x2
  406b44:	b.le	405f38 <ferror@plt+0x47b8>
  406b48:	adrp	x6, 40d000 <ferror@plt+0xb880>
  406b4c:	mov	w21, #0x2                   	// #2
  406b50:	add	x6, x6, #0x98
  406b54:	b	406338 <ferror@plt+0x4bb8>
  406b58:	stp	x29, x30, [sp, #-64]!
  406b5c:	mov	x29, sp
  406b60:	stp	x19, x20, [sp, #16]
  406b64:	mov	x19, x0
  406b68:	mov	x20, x1
  406b6c:	str	wzr, [x0, #80]
  406b70:	add	x1, sp, #0x38
  406b74:	bl	407608 <ferror@plt+0x5e88>
  406b78:	ldr	w0, [x19, #56]
  406b7c:	cmp	w0, #0x5
  406b80:	b.gt	406bd8 <ferror@plt+0x5458>
  406b84:	ldr	x2, [sp, #56]
  406b88:	mov	x1, x20
  406b8c:	mov	x0, x19
  406b90:	bl	407b78 <ferror@plt+0x63f8>
  406b94:	mov	w20, w0
  406b98:	cmn	w0, #0x1
  406b9c:	b.eq	406bb4 <ferror@plt+0x5434>  // b.none
  406ba0:	ldr	x0, [sp, #56]
  406ba4:	mov	x1, x19
  406ba8:	bl	4059d0 <ferror@plt+0x4250>
  406bac:	cmp	w0, #0x0
  406bb0:	csetm	w20, ne  // ne = any
  406bb4:	ldr	x1, [sp, #56]
  406bb8:	mov	x0, x19
  406bbc:	bl	407e00 <ferror@plt+0x6680>
  406bc0:	ldr	x0, [sp, #56]
  406bc4:	bl	408f78 <ferror@plt+0x77f8>
  406bc8:	mov	w0, w20
  406bcc:	ldp	x19, x20, [sp, #16]
  406bd0:	ldp	x29, x30, [sp], #64
  406bd4:	ret
  406bd8:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406bdc:	add	x1, x1, #0x370
  406be0:	mov	w2, #0x5                   	// #5
  406be4:	mov	x0, #0x0                   	// #0
  406be8:	str	x21, [sp, #32]
  406bec:	bl	401700 <dcgettext@plt>
  406bf0:	mov	x21, x0
  406bf4:	mov	x0, x20
  406bf8:	bl	40a8c0 <ferror@plt+0x9140>
  406bfc:	mov	x6, x0
  406c00:	adrp	x4, 40d000 <ferror@plt+0xb880>
  406c04:	add	x4, x4, #0x648
  406c08:	mov	x5, x21
  406c0c:	add	x4, x4, #0x4f8
  406c10:	mov	x0, x19
  406c14:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406c18:	mov	w3, #0x19f                 	// #415
  406c1c:	add	x2, x2, #0x88
  406c20:	mov	w1, #0x6                   	// #6
  406c24:	bl	401f70 <ferror@plt+0x7f0>
  406c28:	ldr	x21, [sp, #32]
  406c2c:	b	406b84 <ferror@plt+0x5404>
  406c30:	mov	x11, x0
  406c34:	ldr	w0, [x0, #76]
  406c38:	ldr	x14, [x11, #64]
  406c3c:	ldr	x9, [x11, #128]
  406c40:	cmp	x9, x14
  406c44:	b.cs	406cf0 <ferror@plt+0x5570>  // b.hs, b.nlast
  406c48:	adrp	x13, 40e000 <ferror@plt+0xc880>
  406c4c:	adrp	x12, 40f000 <ferror@plt+0xd880>
  406c50:	add	x13, x13, #0x18
  406c54:	add	x12, x12, #0x118
  406c58:	add	x10, x12, #0x238
  406c5c:	add	x15, x13, #0x100
  406c60:	add	x7, x13, #0x4f0
  406c64:	add	x6, x13, #0x900
  406c68:	add	x8, x13, #0xf28
  406c6c:	add	x12, x12, #0x278
  406c70:	ldrb	w1, [x9]
  406c74:	cbz	w1, 406cf4 <ferror@plt+0x5574>
  406c78:	ldrb	w2, [x13, w1, sxtw]
  406c7c:	mov	w4, w2
  406c80:	ldrsh	w1, [x15, w0, sxtw #1]
  406c84:	sxtw	x3, w0
  406c88:	cbz	w1, 406c94 <ferror@plt+0x5514>
  406c8c:	str	w0, [x11, #104]
  406c90:	str	x9, [x11, #112]
  406c94:	ldrsh	w1, [x7, x3, lsl #1]
  406c98:	add	w1, w1, w4
  406c9c:	sxtw	x5, w1
  406ca0:	ldrsh	w1, [x6, w1, sxtw #1]
  406ca4:	cmp	w1, w0
  406ca8:	b.eq	406ce0 <ferror@plt+0x5560>  // b.none
  406cac:	nop
  406cb0:	ldrsh	w0, [x8, x3, lsl #1]
  406cb4:	cmp	w0, #0x1f7
  406cb8:	b.le	406cc0 <ferror@plt+0x5540>
  406cbc:	ldrb	w2, [x10, w4, sxtw]
  406cc0:	ldrsh	w1, [x7, w0, sxtw #1]
  406cc4:	sxtw	x3, w0
  406cc8:	mov	w4, w2
  406ccc:	add	w1, w1, w2
  406cd0:	sxtw	x5, w1
  406cd4:	ldrsh	w1, [x6, w1, sxtw #1]
  406cd8:	cmp	w1, w0
  406cdc:	b.ne	406cb0 <ferror@plt+0x5530>  // b.any
  406ce0:	add	x9, x9, #0x1
  406ce4:	ldrsh	w0, [x12, x5, lsl #1]
  406ce8:	cmp	x9, x14
  406cec:	b.ne	406c70 <ferror@plt+0x54f0>  // b.any
  406cf0:	ret
  406cf4:	mov	w4, #0x1                   	// #1
  406cf8:	mov	w2, w4
  406cfc:	b	406c80 <ferror@plt+0x5500>
  406d00:	stp	x29, x30, [sp, #-64]!
  406d04:	mov	x29, sp
  406d08:	stp	x19, x20, [sp, #16]
  406d0c:	mov	x20, x2
  406d10:	stp	x21, x22, [sp, #32]
  406d14:	mov	w21, w3
  406d18:	mov	x22, x0
  406d1c:	stp	x23, x24, [sp, #48]
  406d20:	mov	x23, x1
  406d24:	mov	x24, x4
  406d28:	bl	401730 <__errno_location@plt>
  406d2c:	mov	x19, x0
  406d30:	mov	w2, w21
  406d34:	mov	x0, x20
  406d38:	mov	x1, #0x0                   	// #0
  406d3c:	str	wzr, [x19]
  406d40:	bl	401650 <strtol@plt>
  406d44:	ldr	w19, [x19]
  406d48:	cbnz	w19, 406d78 <ferror@plt+0x55f8>
  406d4c:	tbnz	x0, #63, 406e24 <ferror@plt+0x56a4>
  406d50:	mov	x20, #0x7fffffff            	// #2147483647
  406d54:	cmp	x0, x20
  406d58:	b.gt	406dcc <ferror@plt+0x564c>
  406d5c:	str	w0, [x24]
  406d60:	mov	w0, w19
  406d64:	ldp	x19, x20, [sp, #16]
  406d68:	ldp	x21, x22, [sp, #32]
  406d6c:	ldp	x23, x24, [sp, #48]
  406d70:	ldp	x29, x30, [sp], #64
  406d74:	ret
  406d78:	ldr	w0, [x22, #56]
  406d7c:	mov	w19, #0xffffffff            	// #-1
  406d80:	cmp	w0, #0x2
  406d84:	b.le	406d60 <ferror@plt+0x55e0>
  406d88:	mov	w2, #0x5                   	// #5
  406d8c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406d90:	mov	x0, #0x0                   	// #0
  406d94:	add	x1, x1, #0xb50
  406d98:	bl	401700 <dcgettext@plt>
  406d9c:	mov	x5, x0
  406da0:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406da4:	add	x4, x4, #0x118
  406da8:	mov	x6, x23
  406dac:	mov	x0, x22
  406db0:	add	x4, x4, #0x8a0
  406db4:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406db8:	mov	w3, #0x116                 	// #278
  406dbc:	add	x2, x2, #0xb70
  406dc0:	mov	w1, #0x3                   	// #3
  406dc4:	bl	401f70 <ferror@plt+0x7f0>
  406dc8:	b	406d60 <ferror@plt+0x55e0>
  406dcc:	ldr	w0, [x22, #56]
  406dd0:	mov	w19, #0xffffffff            	// #-1
  406dd4:	cmp	w0, #0x2
  406dd8:	b.le	406d60 <ferror@plt+0x55e0>
  406ddc:	mov	w2, #0x5                   	// #5
  406de0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406de4:	mov	x0, #0x0                   	// #0
  406de8:	add	x1, x1, #0xba8
  406dec:	bl	401700 <dcgettext@plt>
  406df0:	mov	x5, x0
  406df4:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406df8:	add	x4, x4, #0x118
  406dfc:	mov	x7, x23
  406e00:	mov	w6, w20
  406e04:	mov	x0, x22
  406e08:	add	x4, x4, #0x8a0
  406e0c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406e10:	mov	w3, #0x120                 	// #288
  406e14:	add	x2, x2, #0xb70
  406e18:	mov	w1, #0x3                   	// #3
  406e1c:	bl	401f70 <ferror@plt+0x7f0>
  406e20:	b	406d60 <ferror@plt+0x55e0>
  406e24:	ldr	w0, [x22, #56]
  406e28:	mov	w19, #0xffffffff            	// #-1
  406e2c:	cmp	w0, #0x2
  406e30:	b.le	406d60 <ferror@plt+0x55e0>
  406e34:	mov	w2, #0x5                   	// #5
  406e38:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406e3c:	mov	x0, #0x0                   	// #0
  406e40:	add	x1, x1, #0xb80
  406e44:	bl	401700 <dcgettext@plt>
  406e48:	mov	x5, x0
  406e4c:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406e50:	add	x4, x4, #0x118
  406e54:	mov	x6, x23
  406e58:	mov	x0, x22
  406e5c:	add	x4, x4, #0x8a0
  406e60:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406e64:	mov	w3, #0x11b                 	// #283
  406e68:	add	x2, x2, #0xb70
  406e6c:	mov	w1, #0x3                   	// #3
  406e70:	bl	401f70 <ferror@plt+0x7f0>
  406e74:	b	406d60 <ferror@plt+0x55e0>
  406e78:	stp	x29, x30, [sp, #-112]!
  406e7c:	mov	x29, sp
  406e80:	stp	x19, x20, [sp, #16]
  406e84:	mov	w20, #0x1                   	// #1
  406e88:	stp	xzr, xzr, [sp, #80]
  406e8c:	stp	xzr, xzr, [sp, #96]
  406e90:	cbz	x2, 406fa4 <ferror@plt+0x5824>
  406e94:	stp	x23, x24, [sp, #48]
  406e98:	mov	x23, x1
  406e9c:	mov	x24, x3
  406ea0:	stp	x25, x26, [sp, #64]
  406ea4:	mov	x25, x0
  406ea8:	mov	x0, x2
  406eac:	bl	401590 <strdup@plt>
  406eb0:	mov	x19, x0
  406eb4:	cbz	x0, 406fbc <ferror@plt+0x583c>
  406eb8:	mov	w1, #0x2f                  	// #47
  406ebc:	bl	4015c0 <strrchr@plt>
  406ec0:	cbz	x0, 406fb4 <ferror@plt+0x5834>
  406ec4:	add	x26, sp, #0x50
  406ec8:	stp	x21, x22, [sp, #32]
  406ecc:	strb	wzr, [x0, #1]
  406ed0:	mov	x0, x19
  406ed4:	bl	401400 <strlen@plt>
  406ed8:	mov	x20, x0
  406edc:	add	x0, x0, #0xc
  406ee0:	str	x19, [x26]
  406ee4:	bl	4014b0 <malloc@plt>
  406ee8:	mov	x22, x0
  406eec:	add	x0, x20, #0xf
  406ef0:	str	x22, [x26, #8]
  406ef4:	bl	4014b0 <malloc@plt>
  406ef8:	str	x0, [x26, #16]
  406efc:	cmp	x22, #0x0
  406f00:	mov	x21, x0
  406f04:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406f08:	b.eq	406fd8 <ferror@plt+0x5858>  // b.none
  406f0c:	mov	x2, x20
  406f10:	mov	x1, x19
  406f14:	mov	x0, x22
  406f18:	bl	4013f0 <memcpy@plt>
  406f1c:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406f20:	add	x3, x3, #0xbc8
  406f24:	add	x4, x22, x20
  406f28:	mov	x2, x20
  406f2c:	mov	x1, x19
  406f30:	mov	x0, x21
  406f34:	ldr	x5, [x3]
  406f38:	str	x5, [x22, x20]
  406f3c:	ldr	w3, [x3, #8]
  406f40:	str	w3, [x4, #8]
  406f44:	bl	4013f0 <memcpy@plt>
  406f48:	adrp	x0, 40d000 <ferror@plt+0xb880>
  406f4c:	add	x0, x0, #0xbd8
  406f50:	add	x4, x21, x20
  406f54:	mov	x3, x24
  406f58:	mov	x1, x26
  406f5c:	adrp	x2, 429000 <ferror@plt+0x27880>
  406f60:	ldr	x5, [x0]
  406f64:	str	x5, [x21, x20]
  406f68:	ldur	x0, [x0, #7]
  406f6c:	add	x2, x2, #0x288
  406f70:	stur	x0, [x4, #7]
  406f74:	mov	x0, x23
  406f78:	bl	40a9b8 <ferror@plt+0x9238>
  406f7c:	mov	w20, w0
  406f80:	mov	x0, x22
  406f84:	bl	401670 <free@plt>
  406f88:	mov	x0, x21
  406f8c:	bl	401670 <free@plt>
  406f90:	ldp	x21, x22, [sp, #32]
  406f94:	mov	x0, x19
  406f98:	bl	401670 <free@plt>
  406f9c:	ldp	x23, x24, [sp, #48]
  406fa0:	ldp	x25, x26, [sp, #64]
  406fa4:	mov	w0, w20
  406fa8:	ldp	x19, x20, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #112
  406fb0:	ret
  406fb4:	mov	w20, #0x1                   	// #1
  406fb8:	b	406f94 <ferror@plt+0x5814>
  406fbc:	ldr	w0, [x25, #56]
  406fc0:	cmp	w0, #0x2
  406fc4:	b.gt	40701c <ferror@plt+0x589c>
  406fc8:	mov	w20, #0xffffffff            	// #-1
  406fcc:	ldp	x23, x24, [sp, #48]
  406fd0:	ldp	x25, x26, [sp, #64]
  406fd4:	b	406fa4 <ferror@plt+0x5824>
  406fd8:	ldr	w0, [x25, #56]
  406fdc:	cmp	w0, #0x2
  406fe0:	b.gt	407028 <ferror@plt+0x58a8>
  406fe4:	cbz	x22, 406ff0 <ferror@plt+0x5870>
  406fe8:	mov	x0, x22
  406fec:	bl	401670 <free@plt>
  406ff0:	cbz	x21, 406ffc <ferror@plt+0x587c>
  406ff4:	mov	x0, x21
  406ff8:	bl	401670 <free@plt>
  406ffc:	cbz	x19, 407068 <ferror@plt+0x58e8>
  407000:	mov	x0, x19
  407004:	mov	w20, #0xffffffff            	// #-1
  407008:	bl	401670 <free@plt>
  40700c:	ldp	x21, x22, [sp, #32]
  407010:	ldp	x23, x24, [sp, #48]
  407014:	ldp	x25, x26, [sp, #64]
  407018:	b	406fa4 <ferror@plt+0x5824>
  40701c:	stp	x21, x22, [sp, #32]
  407020:	mov	x21, #0x0                   	// #0
  407024:	mov	x22, #0x0                   	// #0
  407028:	mov	w2, #0x5                   	// #5
  40702c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  407030:	mov	x0, #0x0                   	// #0
  407034:	add	x1, x1, #0x490
  407038:	bl	401700 <dcgettext@plt>
  40703c:	mov	x5, x0
  407040:	adrp	x4, 40f000 <ferror@plt+0xd880>
  407044:	add	x4, x4, #0x118
  407048:	mov	x0, x25
  40704c:	add	x4, x4, #0x8b0
  407050:	adrp	x2, 40d000 <ferror@plt+0xb880>
  407054:	mov	w3, #0x94                  	// #148
  407058:	add	x2, x2, #0xb70
  40705c:	mov	w1, #0x3                   	// #3
  407060:	bl	401f70 <ferror@plt+0x7f0>
  407064:	b	406fe4 <ferror@plt+0x5864>
  407068:	ldp	x21, x22, [sp, #32]
  40706c:	b	406fc8 <ferror@plt+0x5848>
  407070:	mov	x12, #0x2050                	// #8272
  407074:	sub	sp, sp, x12
  407078:	mov	x5, x0
  40707c:	stp	x29, x30, [sp]
  407080:	mov	x29, sp
  407084:	stp	x19, x20, [sp, #16]
  407088:	mov	x19, x0
  40708c:	ldr	x0, [x5, #88]!
  407090:	cbz	x0, 407214 <ferror@plt+0x5a94>
  407094:	mov	x20, x1
  407098:	stp	x21, x22, [sp, #32]
  40709c:	mov	x21, x2
  4070a0:	mov	x3, #0x0                   	// #0
  4070a4:	stp	x23, x24, [sp, #48]
  4070a8:	mov	w6, w3
  4070ac:	add	x3, x3, #0x1
  4070b0:	ldr	x4, [x5, x3, lsl #3]
  4070b4:	cbnz	x4, 4070a8 <ferror@plt+0x5928>
  4070b8:	add	x6, x19, w6, sxtw #3
  4070bc:	adrp	x24, 429000 <ferror@plt+0x27880>
  4070c0:	ldr	x0, [x6, #88]
  4070c4:	bl	40a8c0 <ferror@plt+0x9140>
  4070c8:	mov	x22, x0
  4070cc:	add	x2, x24, #0x288
  4070d0:	mov	x3, x21
  4070d4:	add	x1, x2, #0x18
  4070d8:	mov	x0, x20
  4070dc:	bl	40a9b8 <ferror@plt+0x9238>
  4070e0:	cbz	w0, 407124 <ferror@plt+0x59a4>
  4070e4:	mov	x3, x21
  4070e8:	mov	x2, x22
  4070ec:	mov	x1, x20
  4070f0:	mov	x0, x19
  4070f4:	bl	406e78 <ferror@plt+0x56f8>
  4070f8:	cmn	w0, #0x1
  4070fc:	b.eq	40720c <ferror@plt+0x5a8c>  // b.none
  407100:	cbnz	w0, 407124 <ferror@plt+0x59a4>
  407104:	mov	w0, #0x0                   	// #0
  407108:	mov	x12, #0x2050                	// #8272
  40710c:	ldp	x29, x30, [sp]
  407110:	ldp	x19, x20, [sp, #16]
  407114:	ldp	x21, x22, [sp, #32]
  407118:	ldp	x23, x24, [sp, #48]
  40711c:	add	sp, sp, x12
  407120:	ret
  407124:	str	x25, [sp, #64]
  407128:	add	x25, sp, #0x50
  40712c:	mov	x0, x22
  407130:	mov	x1, x25
  407134:	mov	x2, #0x1000                	// #4096
  407138:	bl	401450 <readlink@plt>
  40713c:	mov	x23, x0
  407140:	sub	x0, x0, #0x1
  407144:	cmp	x0, #0xffe
  407148:	b.hi	407170 <ferror@plt+0x59f0>  // b.pmore
  40714c:	strb	wzr, [x25, x23]
  407150:	ldrb	w0, [sp, #80]
  407154:	cmp	w0, #0x2f
  407158:	b.eq	40722c <ferror@plt+0x5aac>  // b.none
  40715c:	mov	x0, x22
  407160:	bl	401400 <strlen@plt>
  407164:	add	x23, x23, x0
  407168:	cmp	x23, #0xfff
  40716c:	b.ls	4071a4 <ferror@plt+0x5a24>  // b.plast
  407170:	add	x2, x24, #0x288
  407174:	mov	x3, x21
  407178:	mov	x0, x20
  40717c:	add	x1, x2, #0x38
  407180:	bl	40a9b8 <ferror@plt+0x9238>
  407184:	mov	x12, #0x2050                	// #8272
  407188:	ldp	x29, x30, [sp]
  40718c:	ldp	x19, x20, [sp, #16]
  407190:	ldp	x21, x22, [sp, #32]
  407194:	ldp	x23, x24, [sp, #48]
  407198:	ldr	x25, [sp, #64]
  40719c:	add	sp, sp, x12
  4071a0:	ret
  4071a4:	add	x2, x0, #0x1
  4071a8:	mov	x0, #0x1050                	// #4176
  4071ac:	add	x23, sp, x0
  4071b0:	mov	x1, x22
  4071b4:	mov	x0, x23
  4071b8:	mov	x3, #0x1000                	// #4096
  4071bc:	bl	401470 <__memcpy_chk@plt>
  4071c0:	add	x2, sp, #0x2, lsl #12
  4071c4:	mov	x0, x23
  4071c8:	mov	w1, #0x2f                  	// #47
  4071cc:	strb	wzr, [x2, #79]
  4071d0:	bl	4015c0 <strrchr@plt>
  4071d4:	cbz	x0, 4071dc <ferror@plt+0x5a5c>
  4071d8:	strb	wzr, [x0, #1]
  4071dc:	mov	x1, x25
  4071e0:	mov	x2, #0x1000                	// #4096
  4071e4:	mov	x0, x23
  4071e8:	bl	401680 <__strcat_chk@plt>
  4071ec:	mov	x3, x21
  4071f0:	mov	x2, x23
  4071f4:	mov	x1, x20
  4071f8:	mov	x0, x19
  4071fc:	bl	406e78 <ferror@plt+0x56f8>
  407200:	cbnz	w0, 407170 <ferror@plt+0x59f0>
  407204:	ldr	x25, [sp, #64]
  407208:	b	407104 <ferror@plt+0x5984>
  40720c:	ldp	x21, x22, [sp, #32]
  407210:	ldp	x23, x24, [sp, #48]
  407214:	mov	w0, #0xffffffff            	// #-1
  407218:	mov	x12, #0x2050                	// #8272
  40721c:	ldp	x29, x30, [sp]
  407220:	ldp	x19, x20, [sp, #16]
  407224:	add	sp, sp, x12
  407228:	ret
  40722c:	mov	x2, x25
  407230:	mov	x0, x19
  407234:	mov	x3, x21
  407238:	mov	x1, x20
  40723c:	bl	406e78 <ferror@plt+0x56f8>
  407240:	b	407200 <ferror@plt+0x5a80>
  407244:	nop
  407248:	stp	x29, x30, [sp, #-16]!
  40724c:	adrp	x1, 432000 <ferror@plt+0x30880>
  407250:	mov	x3, x0
  407254:	mov	x29, sp
  407258:	ldr	x0, [x1, #3992]
  40725c:	adrp	x2, 416000 <ferror@plt+0x14880>
  407260:	add	x2, x2, #0x410
  407264:	mov	w1, #0x1                   	// #1
  407268:	ldr	x0, [x0]
  40726c:	bl	401620 <__fprintf_chk@plt>
  407270:	mov	w0, #0x2                   	// #2
  407274:	bl	401430 <exit@plt>
  407278:	ldr	w1, [x0, #84]
  40727c:	sub	w1, w1, #0x1
  407280:	str	w1, [x0, #84]
  407284:	tbnz	w1, #31, 4072a0 <ferror@plt+0x5b20>
  407288:	ldr	x2, [x0, #96]
  40728c:	ldr	w1, [x2, w1, sxtw #2]
  407290:	lsl	w1, w1, #1
  407294:	add	w1, w1, #0x1
  407298:	str	w1, [x0, #76]
  40729c:	ret
  4072a0:	stp	x29, x30, [sp, #-16]!
  4072a4:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4072a8:	add	x0, x0, #0xbe8
  4072ac:	mov	x29, sp
  4072b0:	bl	407248 <ferror@plt+0x5ac8>
  4072b4:	nop
  4072b8:	cbz	x0, 4072fc <ferror@plt+0x5b7c>
  4072bc:	ldr	x3, [x0, #8]
  4072c0:	str	wzr, [x0, #28]
  4072c4:	mov	w2, #0x1                   	// #1
  4072c8:	strb	wzr, [x3]
  4072cc:	ldr	x3, [x0, #8]
  4072d0:	strb	wzr, [x3, #1]
  4072d4:	ldr	x3, [x1, #40]
  4072d8:	str	w2, [x0, #40]
  4072dc:	ldr	x2, [x0, #8]
  4072e0:	str	x2, [x0, #16]
  4072e4:	str	wzr, [x0, #56]
  4072e8:	cbz	x3, 4072fc <ferror@plt+0x5b7c>
  4072ec:	ldr	x4, [x1, #24]
  4072f0:	ldr	x3, [x3, x4, lsl #3]
  4072f4:	cmp	x0, x3
  4072f8:	b.eq	407300 <ferror@plt+0x5b80>  // b.none
  4072fc:	ret
  407300:	ldr	x3, [x0]
  407304:	ldr	w0, [x0, #28]
  407308:	str	x3, [x1, #8]
  40730c:	str	w0, [x1, #52]
  407310:	str	x2, [x1, #64]
  407314:	str	x2, [x1, #128]
  407318:	ldrb	w0, [x2]
  40731c:	strb	w0, [x1, #48]
  407320:	ret
  407324:	nop
  407328:	stp	x29, x30, [sp, #-64]!
  40732c:	mov	x29, sp
  407330:	stp	x19, x20, [sp, #16]
  407334:	mov	x19, x0
  407338:	mov	x20, x2
  40733c:	stp	x21, x22, [sp, #32]
  407340:	mov	x22, x1
  407344:	str	x23, [sp, #48]
  407348:	bl	401730 <__errno_location@plt>
  40734c:	mov	x21, x0
  407350:	mov	x1, x20
  407354:	mov	x0, x19
  407358:	ldr	w23, [x21]
  40735c:	bl	4072b8 <ferror@plt+0x5b38>
  407360:	ldr	x0, [x20, #40]
  407364:	mov	w1, #0x1                   	// #1
  407368:	str	x22, [x19]
  40736c:	str	w1, [x19, #52]
  407370:	cbz	x0, 407384 <ferror@plt+0x5c04>
  407374:	ldr	x1, [x20, #24]
  407378:	ldr	x0, [x0, x1, lsl #3]
  40737c:	cmp	x19, x0
  407380:	b.eq	40738c <ferror@plt+0x5c0c>  // b.none
  407384:	mov	x0, #0x1                   	// #1
  407388:	stur	x0, [x19, #44]
  40738c:	str	wzr, [x19, #36]
  407390:	ldp	x19, x20, [sp, #16]
  407394:	str	w23, [x21]
  407398:	ldp	x21, x22, [sp, #32]
  40739c:	ldr	x23, [sp, #48]
  4073a0:	ldp	x29, x30, [sp], #64
  4073a4:	ret
  4073a8:	ldr	x0, [x0]
  4073ac:	ret
  4073b0:	ldr	x1, [x0, #40]
  4073b4:	cbz	x1, 4073cc <ferror@plt+0x5c4c>
  4073b8:	ldr	x0, [x0, #24]
  4073bc:	ldr	x0, [x1, x0, lsl #3]
  4073c0:	cbz	x0, 4073cc <ferror@plt+0x5c4c>
  4073c4:	ldr	w0, [x0, #44]
  4073c8:	ret
  4073cc:	mov	w0, #0x0                   	// #0
  4073d0:	ret
  4073d4:	nop
  4073d8:	ldr	x1, [x0, #40]
  4073dc:	cbz	x1, 4073f4 <ferror@plt+0x5c74>
  4073e0:	ldr	x0, [x0, #24]
  4073e4:	ldr	x0, [x1, x0, lsl #3]
  4073e8:	cbz	x0, 4073f4 <ferror@plt+0x5c74>
  4073ec:	ldr	w0, [x0, #48]
  4073f0:	ret
  4073f4:	mov	w0, #0x0                   	// #0
  4073f8:	ret
  4073fc:	nop
  407400:	ldr	x0, [x0, #8]
  407404:	ret
  407408:	ldr	x0, [x0, #16]
  40740c:	ret
  407410:	ldr	w0, [x0, #56]
  407414:	ret
  407418:	ldr	x0, [x0, #128]
  40741c:	ret
  407420:	str	x0, [x1]
  407424:	ret
  407428:	ldr	x2, [x1, #40]
  40742c:	cbz	x2, 407444 <ferror@plt+0x5cc4>
  407430:	ldr	x1, [x1, #24]
  407434:	ldr	x1, [x2, x1, lsl #3]
  407438:	cbz	x1, 407444 <ferror@plt+0x5cc4>
  40743c:	str	w0, [x1, #44]
  407440:	ret
  407444:	stp	x29, x30, [sp, #-16]!
  407448:	adrp	x0, 40d000 <ferror@plt+0xb880>
  40744c:	add	x0, x0, #0xc08
  407450:	mov	x29, sp
  407454:	bl	407248 <ferror@plt+0x5ac8>
  407458:	ldr	x2, [x1, #40]
  40745c:	cbz	x2, 407474 <ferror@plt+0x5cf4>
  407460:	ldr	x1, [x1, #24]
  407464:	ldr	x1, [x2, x1, lsl #3]
  407468:	cbz	x1, 407474 <ferror@plt+0x5cf4>
  40746c:	str	w0, [x1, #48]
  407470:	ret
  407474:	stp	x29, x30, [sp, #-16]!
  407478:	adrp	x0, 40d000 <ferror@plt+0xb880>
  40747c:	add	x0, x0, #0xc30
  407480:	mov	x29, sp
  407484:	bl	407248 <ferror@plt+0x5ac8>
  407488:	str	x0, [x1, #8]
  40748c:	ret
  407490:	str	x0, [x1, #16]
  407494:	ret
  407498:	ldr	w0, [x0, #124]
  40749c:	ret
  4074a0:	str	w0, [x1, #124]
  4074a4:	ret
  4074a8:	ldr	x0, [x0, #144]
  4074ac:	ret
  4074b0:	str	x0, [x1, #144]
  4074b4:	ret
  4074b8:	b	4014b0 <malloc@plt>
  4074bc:	nop
  4074c0:	stp	x29, x30, [sp, #-48]!
  4074c4:	mov	x29, sp
  4074c8:	stp	x19, x20, [sp, #16]
  4074cc:	mov	x20, x2
  4074d0:	stp	x21, x22, [sp, #32]
  4074d4:	mov	x22, x0
  4074d8:	mov	w21, w1
  4074dc:	mov	x0, #0x40                  	// #64
  4074e0:	mov	x1, x2
  4074e4:	bl	4074b8 <ferror@plt+0x5d38>
  4074e8:	cbz	x0, 407538 <ferror@plt+0x5db8>
  4074ec:	mov	x19, x0
  4074f0:	add	w0, w21, #0x2
  4074f4:	mov	x1, x20
  4074f8:	sxtw	x0, w0
  4074fc:	str	w21, [x19, #24]
  407500:	bl	4074b8 <ferror@plt+0x5d38>
  407504:	str	x0, [x19, #8]
  407508:	cbz	x0, 407538 <ferror@plt+0x5db8>
  40750c:	mov	w0, #0x1                   	// #1
  407510:	str	w0, [x19, #32]
  407514:	mov	x2, x20
  407518:	mov	x1, x22
  40751c:	mov	x0, x19
  407520:	bl	407328 <ferror@plt+0x5ba8>
  407524:	mov	x0, x19
  407528:	ldp	x19, x20, [sp, #16]
  40752c:	ldp	x21, x22, [sp, #32]
  407530:	ldp	x29, x30, [sp], #48
  407534:	ret
  407538:	adrp	x0, 40d000 <ferror@plt+0xb880>
  40753c:	add	x0, x0, #0xc58
  407540:	bl	407248 <ferror@plt+0x5ac8>
  407544:	nop
  407548:	stp	x29, x30, [sp, #-32]!
  40754c:	mov	x29, sp
  407550:	cbz	x0, 4075e8 <ferror@plt+0x5e68>
  407554:	str	x19, [sp, #16]
  407558:	mov	x19, x0
  40755c:	mov	x1, #0x0                   	// #0
  407560:	mov	x0, #0x98                  	// #152
  407564:	bl	4074b8 <ferror@plt+0x5d38>
  407568:	mov	x1, x0
  40756c:	str	x0, [x19]
  407570:	cbz	x0, 4075c8 <ferror@plt+0x5e48>
  407574:	stp	xzr, xzr, [x0]
  407578:	mov	w0, #0x0                   	// #0
  40757c:	stp	xzr, xzr, [x1, #16]
  407580:	stp	xzr, xzr, [x1, #32]
  407584:	stp	xzr, xzr, [x1, #48]
  407588:	stp	xzr, xzr, [x1, #64]
  40758c:	stp	xzr, xzr, [x1, #80]
  407590:	stp	xzr, xzr, [x1, #96]
  407594:	stp	xzr, xzr, [x1, #112]
  407598:	stp	xzr, xzr, [x1, #128]
  40759c:	str	xzr, [x1, #144]
  4075a0:	ldr	x1, [x19]
  4075a4:	ldr	x19, [sp, #16]
  4075a8:	stp	xzr, xzr, [x1, #8]
  4075ac:	stp	xzr, xzr, [x1, #24]
  4075b0:	str	xzr, [x1, #40]
  4075b4:	stp	xzr, xzr, [x1, #64]
  4075b8:	stur	xzr, [x1, #84]
  4075bc:	str	xzr, [x1, #96]
  4075c0:	ldp	x29, x30, [sp], #32
  4075c4:	ret
  4075c8:	bl	401730 <__errno_location@plt>
  4075cc:	mov	x1, x0
  4075d0:	mov	w2, #0xc                   	// #12
  4075d4:	mov	w0, #0x1                   	// #1
  4075d8:	ldr	x19, [sp, #16]
  4075dc:	str	w2, [x1]
  4075e0:	ldp	x29, x30, [sp], #32
  4075e4:	ret
  4075e8:	bl	401730 <__errno_location@plt>
  4075ec:	mov	x1, x0
  4075f0:	mov	w2, #0x16                  	// #22
  4075f4:	mov	w0, #0x1                   	// #1
  4075f8:	str	w2, [x1]
  4075fc:	ldp	x29, x30, [sp], #32
  407600:	ret
  407604:	nop
  407608:	stp	x29, x30, [sp, #-208]!
  40760c:	mov	x29, sp
  407610:	str	x21, [sp, #32]
  407614:	add	x21, sp, #0x38
  407618:	stp	x19, x20, [sp, #16]
  40761c:	mov	x19, x1
  407620:	mov	x20, x0
  407624:	mov	x1, x21
  407628:	bl	407420 <ferror@plt+0x5ca0>
  40762c:	cbz	x19, 4076d0 <ferror@plt+0x5f50>
  407630:	mov	x1, x21
  407634:	mov	x0, #0x98                  	// #152
  407638:	bl	4074b8 <ferror@plt+0x5d38>
  40763c:	str	x0, [x19]
  407640:	mov	x2, x0
  407644:	cbz	x0, 4076ac <ferror@plt+0x5f2c>
  407648:	stp	xzr, xzr, [x0]
  40764c:	mov	x0, x20
  407650:	stp	xzr, xzr, [x2, #16]
  407654:	stp	xzr, xzr, [x2, #32]
  407658:	stp	xzr, xzr, [x2, #48]
  40765c:	stp	xzr, xzr, [x2, #64]
  407660:	stp	xzr, xzr, [x2, #80]
  407664:	stp	xzr, xzr, [x2, #96]
  407668:	stp	xzr, xzr, [x2, #112]
  40766c:	stp	xzr, xzr, [x2, #128]
  407670:	str	xzr, [x2, #144]
  407674:	ldr	x1, [x19]
  407678:	bl	407420 <ferror@plt+0x5ca0>
  40767c:	ldr	x1, [x19]
  407680:	mov	w0, #0x0                   	// #0
  407684:	ldp	x19, x20, [sp, #16]
  407688:	stp	xzr, xzr, [x1, #8]
  40768c:	stp	xzr, xzr, [x1, #24]
  407690:	str	xzr, [x1, #40]
  407694:	stp	xzr, xzr, [x1, #64]
  407698:	stur	xzr, [x1, #84]
  40769c:	str	xzr, [x1, #96]
  4076a0:	ldr	x21, [sp, #32]
  4076a4:	ldp	x29, x30, [sp], #208
  4076a8:	ret
  4076ac:	bl	401730 <__errno_location@plt>
  4076b0:	mov	x1, x0
  4076b4:	mov	w2, #0xc                   	// #12
  4076b8:	mov	w0, #0x1                   	// #1
  4076bc:	ldp	x19, x20, [sp, #16]
  4076c0:	str	w2, [x1]
  4076c4:	ldr	x21, [sp, #32]
  4076c8:	ldp	x29, x30, [sp], #208
  4076cc:	ret
  4076d0:	bl	401730 <__errno_location@plt>
  4076d4:	mov	x1, x0
  4076d8:	mov	w2, #0x16                  	// #22
  4076dc:	mov	w0, #0x1                   	// #1
  4076e0:	ldp	x19, x20, [sp, #16]
  4076e4:	str	w2, [x1]
  4076e8:	ldr	x21, [sp, #32]
  4076ec:	ldp	x29, x30, [sp], #208
  4076f0:	ret
  4076f4:	nop
  4076f8:	b	401570 <realloc@plt>
  4076fc:	nop
  407700:	stp	x29, x30, [sp, #-32]!
  407704:	mov	x29, sp
  407708:	stp	x19, x20, [sp, #16]
  40770c:	mov	x19, x0
  407710:	ldr	x0, [x0, #40]
  407714:	cbz	x0, 407774 <ferror@plt+0x5ff4>
  407718:	ldp	x3, x1, [x19, #24]
  40771c:	sub	x2, x1, #0x1
  407720:	cmp	x3, x2
  407724:	b.cs	407734 <ferror@plt+0x5fb4>  // b.hs, b.nlast
  407728:	ldp	x19, x20, [sp, #16]
  40772c:	ldp	x29, x30, [sp], #32
  407730:	ret
  407734:	add	x20, x1, #0x8
  407738:	mov	x2, x19
  40773c:	lsl	x1, x20, #3
  407740:	bl	4076f8 <ferror@plt+0x5f78>
  407744:	str	x0, [x19, #40]
  407748:	cbz	x0, 4077a0 <ferror@plt+0x6020>
  40774c:	ldr	x1, [x19, #32]
  407750:	add	x0, x0, x1, lsl #3
  407754:	stp	xzr, xzr, [x0]
  407758:	stp	xzr, xzr, [x0, #16]
  40775c:	stp	xzr, xzr, [x0, #32]
  407760:	stp	xzr, xzr, [x0, #48]
  407764:	str	x20, [x19, #32]
  407768:	ldp	x19, x20, [sp, #16]
  40776c:	ldp	x29, x30, [sp], #32
  407770:	ret
  407774:	mov	x1, x19
  407778:	mov	x0, #0x8                   	// #8
  40777c:	bl	4074b8 <ferror@plt+0x5d38>
  407780:	str	x0, [x19, #40]
  407784:	cbz	x0, 4077a0 <ferror@plt+0x6020>
  407788:	str	xzr, [x0]
  40778c:	mov	x0, #0x1                   	// #1
  407790:	stp	xzr, x0, [x19, #24]
  407794:	ldp	x19, x20, [sp, #16]
  407798:	ldp	x29, x30, [sp], #32
  40779c:	ret
  4077a0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4077a4:	add	x0, x0, #0xc88
  4077a8:	bl	407248 <ferror@plt+0x5ac8>
  4077ac:	nop
  4077b0:	stp	x29, x30, [sp, #-48]!
  4077b4:	mov	x29, sp
  4077b8:	stp	x19, x20, [sp, #16]
  4077bc:	mov	x20, x0
  4077c0:	mov	x19, x1
  4077c4:	ldr	x0, [x1, #40]
  4077c8:	cbz	x0, 407820 <ferror@plt+0x60a0>
  4077cc:	ldr	x1, [x1, #24]
  4077d0:	ldr	x0, [x0, x1, lsl #3]
  4077d4:	cbz	x0, 407820 <ferror@plt+0x60a0>
  4077d8:	mov	x1, x20
  4077dc:	mov	x2, x19
  4077e0:	bl	407328 <ferror@plt+0x5ba8>
  4077e4:	ldr	x1, [x19, #24]
  4077e8:	ldr	x0, [x19, #40]
  4077ec:	ldr	x1, [x0, x1, lsl #3]
  4077f0:	ldr	x0, [x1, #16]
  4077f4:	ldr	x2, [x1]
  4077f8:	ldr	w1, [x1, #28]
  4077fc:	str	x2, [x19, #8]
  407800:	str	w1, [x19, #52]
  407804:	str	x0, [x19, #64]
  407808:	str	x0, [x19, #128]
  40780c:	ldrb	w0, [x0]
  407810:	strb	w0, [x19, #48]
  407814:	ldp	x19, x20, [sp, #16]
  407818:	ldp	x29, x30, [sp], #48
  40781c:	ret
  407820:	mov	x0, x19
  407824:	stp	x21, x22, [sp, #32]
  407828:	bl	407700 <ferror@plt+0x5f80>
  40782c:	ldr	x0, [x19, #8]
  407830:	mov	w1, #0x4000                	// #16384
  407834:	ldr	x22, [x19, #24]
  407838:	mov	x2, x19
  40783c:	ldr	x21, [x19, #40]
  407840:	bl	4074c0 <ferror@plt+0x5d40>
  407844:	mov	x1, x0
  407848:	ldr	x0, [x19, #40]
  40784c:	str	x1, [x21, x22, lsl #3]
  407850:	cbnz	x0, 40785c <ferror@plt+0x60dc>
  407854:	ldp	x21, x22, [sp, #32]
  407858:	b	4077d8 <ferror@plt+0x6058>
  40785c:	ldr	x1, [x19, #24]
  407860:	ldp	x21, x22, [sp, #32]
  407864:	ldr	x0, [x0, x1, lsl #3]
  407868:	b	4077d8 <ferror@plt+0x6058>
  40786c:	nop
  407870:	stp	x29, x30, [sp, #-32]!
  407874:	mov	x29, sp
  407878:	stp	x19, x20, [sp, #16]
  40787c:	mov	x19, x1
  407880:	mov	x20, x0
  407884:	mov	x0, x1
  407888:	bl	407700 <ferror@plt+0x5f80>
  40788c:	ldr	x1, [x19, #40]
  407890:	cbz	x1, 407914 <ferror@plt+0x6194>
  407894:	ldr	x0, [x19, #24]
  407898:	ldr	x2, [x1, x0, lsl #3]
  40789c:	add	x0, x1, x0, lsl #3
  4078a0:	cmp	x2, x20
  4078a4:	b.eq	407908 <ferror@plt+0x6188>  // b.none
  4078a8:	cbz	x2, 4078d8 <ferror@plt+0x6158>
  4078ac:	ldr	x0, [x19, #64]
  4078b0:	ldrb	w1, [x19, #48]
  4078b4:	strb	w1, [x0]
  4078b8:	ldr	x2, [x19, #24]
  4078bc:	ldr	x1, [x19, #40]
  4078c0:	ldr	w3, [x19, #52]
  4078c4:	ldr	x4, [x19, #64]
  4078c8:	add	x0, x1, x2, lsl #3
  4078cc:	ldr	x1, [x1, x2, lsl #3]
  4078d0:	str	x4, [x1, #16]
  4078d4:	str	w3, [x1, #28]
  4078d8:	ldr	x1, [x20, #16]
  4078dc:	ldr	w2, [x20, #28]
  4078e0:	ldr	x3, [x20]
  4078e4:	str	x20, [x0]
  4078e8:	str	x3, [x19, #8]
  4078ec:	mov	w0, #0x1                   	// #1
  4078f0:	str	w2, [x19, #52]
  4078f4:	str	x1, [x19, #64]
  4078f8:	str	x1, [x19, #128]
  4078fc:	ldrb	w1, [x1]
  407900:	strb	w1, [x19, #48]
  407904:	str	w0, [x19, #80]
  407908:	ldp	x19, x20, [sp, #16]
  40790c:	ldp	x29, x30, [sp], #32
  407910:	ret
  407914:	cbz	x20, 407908 <ferror@plt+0x6188>
  407918:	ldr	x0, [x19, #24]
  40791c:	lsl	x0, x0, #3
  407920:	b	4078d8 <ferror@plt+0x6158>
  407924:	nop
  407928:	stp	x29, x30, [sp, #-48]!
  40792c:	cmp	x1, #0x1
  407930:	mov	x29, sp
  407934:	stp	x19, x20, [sp, #16]
  407938:	b.ls	4079c8 <ferror@plt+0x6248>  // b.plast
  40793c:	stp	x21, x22, [sp, #32]
  407940:	mov	x21, x0
  407944:	add	x0, x0, x1
  407948:	mov	x20, x1
  40794c:	ldurb	w1, [x0, #-2]
  407950:	cbnz	w1, 4079b0 <ferror@plt+0x6230>
  407954:	ldurb	w0, [x0, #-1]
  407958:	cbnz	w0, 4079b0 <ferror@plt+0x6230>
  40795c:	mov	x22, x2
  407960:	mov	x1, x2
  407964:	mov	x0, #0x40                  	// #64
  407968:	bl	4074b8 <ferror@plt+0x5d38>
  40796c:	mov	x19, x0
  407970:	cbz	x0, 4079dc <ferror@plt+0x625c>
  407974:	mov	w2, #0x1                   	// #1
  407978:	sub	w20, w20, #0x2
  40797c:	stp	xzr, x21, [x0]
  407980:	mov	x1, x22
  407984:	str	x21, [x0, #16]
  407988:	stp	w20, w20, [x0, #24]
  40798c:	str	xzr, [x0, #32]
  407990:	str	w2, [x0, #40]
  407994:	stur	xzr, [x0, #52]
  407998:	bl	407870 <ferror@plt+0x60f0>
  40799c:	mov	x0, x19
  4079a0:	ldp	x19, x20, [sp, #16]
  4079a4:	ldp	x21, x22, [sp, #32]
  4079a8:	ldp	x29, x30, [sp], #48
  4079ac:	ret
  4079b0:	mov	x19, #0x0                   	// #0
  4079b4:	mov	x0, x19
  4079b8:	ldp	x19, x20, [sp, #16]
  4079bc:	ldp	x21, x22, [sp, #32]
  4079c0:	ldp	x29, x30, [sp], #48
  4079c4:	ret
  4079c8:	mov	x19, #0x0                   	// #0
  4079cc:	mov	x0, x19
  4079d0:	ldp	x19, x20, [sp, #16]
  4079d4:	ldp	x29, x30, [sp], #48
  4079d8:	ret
  4079dc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4079e0:	add	x0, x0, #0xcc0
  4079e4:	bl	407248 <ferror@plt+0x5ac8>
  4079e8:	stp	x29, x30, [sp, #-48]!
  4079ec:	mov	x29, sp
  4079f0:	stp	x21, x22, [sp, #32]
  4079f4:	add	w21, w1, #0x2
  4079f8:	mov	x22, x2
  4079fc:	sxtw	x21, w21
  407a00:	stp	x19, x20, [sp, #16]
  407a04:	mov	w19, w1
  407a08:	mov	x20, x0
  407a0c:	mov	x1, x2
  407a10:	mov	x0, x21
  407a14:	bl	4074b8 <ferror@plt+0x5d38>
  407a18:	cbz	x0, 407a70 <ferror@plt+0x62f0>
  407a1c:	cmp	w19, #0x0
  407a20:	mov	x3, #0x0                   	// #0
  407a24:	b.le	407a3c <ferror@plt+0x62bc>
  407a28:	ldrb	w4, [x20, x3]
  407a2c:	strb	w4, [x0, x3]
  407a30:	add	x3, x3, #0x1
  407a34:	cmp	w19, w3
  407a38:	b.gt	407a28 <ferror@plt+0x62a8>
  407a3c:	add	x3, x0, w19, sxtw
  407a40:	mov	x2, x22
  407a44:	mov	x1, x21
  407a48:	strb	wzr, [x3, #1]
  407a4c:	strb	wzr, [x0, w19, sxtw]
  407a50:	bl	407928 <ferror@plt+0x61a8>
  407a54:	cbz	x0, 407a7c <ferror@plt+0x62fc>
  407a58:	mov	w2, #0x1                   	// #1
  407a5c:	ldp	x19, x20, [sp, #16]
  407a60:	ldp	x21, x22, [sp, #32]
  407a64:	str	w2, [x0, #32]
  407a68:	ldp	x29, x30, [sp], #48
  407a6c:	ret
  407a70:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407a74:	add	x0, x0, #0xcf0
  407a78:	bl	407248 <ferror@plt+0x5ac8>
  407a7c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407a80:	add	x0, x0, #0xd20
  407a84:	bl	407248 <ferror@plt+0x5ac8>
  407a88:	stp	x29, x30, [sp, #-32]!
  407a8c:	mov	x29, sp
  407a90:	stp	x19, x20, [sp, #16]
  407a94:	mov	x20, x1
  407a98:	mov	x19, x0
  407a9c:	bl	401400 <strlen@plt>
  407aa0:	mov	w1, w0
  407aa4:	mov	x2, x20
  407aa8:	mov	x0, x19
  407aac:	ldp	x19, x20, [sp, #16]
  407ab0:	ldp	x29, x30, [sp], #32
  407ab4:	b	4079e8 <ferror@plt+0x6268>
  407ab8:	cbz	x0, 407b70 <ferror@plt+0x63f0>
  407abc:	stp	x29, x30, [sp, #-32]!
  407ac0:	mov	x29, sp
  407ac4:	stp	x19, x20, [sp, #16]
  407ac8:	mov	x19, x1
  407acc:	mov	x20, x0
  407ad0:	mov	x0, x1
  407ad4:	bl	407700 <ferror@plt+0x5f80>
  407ad8:	ldr	x1, [x19, #40]
  407adc:	ldr	x0, [x19, #24]
  407ae0:	cbz	x1, 407b68 <ferror@plt+0x63e8>
  407ae4:	ldr	x2, [x1, x0, lsl #3]
  407ae8:	add	x0, x1, x0, lsl #3
  407aec:	cbz	x2, 407b2c <ferror@plt+0x63ac>
  407af0:	ldr	x0, [x19, #64]
  407af4:	ldrb	w1, [x19, #48]
  407af8:	strb	w1, [x0]
  407afc:	ldr	x1, [x19, #24]
  407b00:	ldr	x2, [x19, #40]
  407b04:	ldr	w4, [x19, #52]
  407b08:	ldr	x5, [x19, #64]
  407b0c:	add	x0, x2, x1, lsl #3
  407b10:	ldr	x3, [x2, x1, lsl #3]
  407b14:	str	x5, [x3, #16]
  407b18:	str	w4, [x3, #28]
  407b1c:	cbz	x2, 407b2c <ferror@plt+0x63ac>
  407b20:	add	x0, x1, #0x1
  407b24:	str	x0, [x19, #24]
  407b28:	add	x0, x2, x0, lsl #3
  407b2c:	ldr	x1, [x20, #16]
  407b30:	ldr	w2, [x20, #28]
  407b34:	ldr	x3, [x20]
  407b38:	str	x20, [x0]
  407b3c:	str	x3, [x19, #8]
  407b40:	mov	w0, #0x1                   	// #1
  407b44:	str	w2, [x19, #52]
  407b48:	str	x1, [x19, #64]
  407b4c:	str	x1, [x19, #128]
  407b50:	ldrb	w1, [x1]
  407b54:	strb	w1, [x19, #48]
  407b58:	str	w0, [x19, #80]
  407b5c:	ldp	x19, x20, [sp, #16]
  407b60:	ldp	x29, x30, [sp], #32
  407b64:	ret
  407b68:	lsl	x0, x0, #3
  407b6c:	b	407b2c <ferror@plt+0x63ac>
  407b70:	ret
  407b74:	nop
  407b78:	stp	x29, x30, [sp, #-48]!
  407b7c:	mov	x29, sp
  407b80:	stp	x19, x20, [sp, #16]
  407b84:	mov	x19, x0
  407b88:	mov	x20, x2
  407b8c:	ldr	x0, [x0, #88]
  407b90:	str	x21, [sp, #32]
  407b94:	cbz	x0, 407bf4 <ferror@plt+0x6474>
  407b98:	add	x6, x19, #0x50
  407b9c:	mov	x3, #0x1                   	// #1
  407ba0:	mov	w5, w3
  407ba4:	add	x3, x3, #0x1
  407ba8:	ldr	x4, [x6, x3, lsl #3]
  407bac:	cbnz	x4, 407ba0 <ferror@plt+0x6420>
  407bb0:	cmp	w5, #0x14
  407bb4:	b.eq	407bfc <ferror@plt+0x647c>  // b.none
  407bb8:	add	x5, x19, w5, sxtw #3
  407bbc:	mov	x0, x1
  407bc0:	mov	w21, #0x0                   	// #0
  407bc4:	str	x1, [x5, #88]
  407bc8:	bl	40a8f0 <ferror@plt+0x9170>
  407bcc:	mov	x2, x20
  407bd0:	mov	w1, #0x4000                	// #16384
  407bd4:	bl	4074c0 <ferror@plt+0x5d40>
  407bd8:	mov	x1, x20
  407bdc:	bl	407ab8 <ferror@plt+0x6338>
  407be0:	mov	w0, w21
  407be4:	ldp	x19, x20, [sp, #16]
  407be8:	ldr	x21, [sp, #32]
  407bec:	ldp	x29, x30, [sp], #48
  407bf0:	ret
  407bf4:	mov	w5, #0x0                   	// #0
  407bf8:	b	407bb8 <ferror@plt+0x6438>
  407bfc:	ldr	w0, [x19, #56]
  407c00:	mov	w21, #0xffffffff            	// #-1
  407c04:	cmp	w0, #0x2
  407c08:	b.le	407be0 <ferror@plt+0x6460>
  407c0c:	mov	w2, #0x5                   	// #5
  407c10:	adrp	x1, 40d000 <ferror@plt+0xb880>
  407c14:	mov	x0, #0x0                   	// #0
  407c18:	add	x1, x1, #0xd40
  407c1c:	bl	401700 <dcgettext@plt>
  407c20:	mov	x5, x0
  407c24:	adrp	x4, 40f000 <ferror@plt+0xd880>
  407c28:	add	x4, x4, #0x118
  407c2c:	mov	x0, x19
  407c30:	add	x4, x4, #0x8c8
  407c34:	adrp	x2, 40d000 <ferror@plt+0xb880>
  407c38:	mov	w3, #0x2b                  	// #43
  407c3c:	add	x2, x2, #0xb70
  407c40:	mov	w1, #0x3                   	// #3
  407c44:	bl	401f70 <ferror@plt+0x7f0>
  407c48:	b	407be0 <ferror@plt+0x6460>
  407c4c:	nop
  407c50:	stp	x29, x30, [sp, #-32]!
  407c54:	mov	x29, sp
  407c58:	ldp	w3, w2, [x1, #84]
  407c5c:	stp	x19, x20, [sp, #16]
  407c60:	mov	w20, w0
  407c64:	mov	x19, x1
  407c68:	cmp	w3, w2
  407c6c:	ldr	x0, [x1, #96]
  407c70:	b.lt	407c9c <ferror@plt+0x651c>  // b.tstop
  407c74:	add	w2, w2, #0x19
  407c78:	str	w2, [x1, #88]
  407c7c:	sbfiz	x2, x2, #2, #32
  407c80:	cbz	x0, 407cd0 <ferror@plt+0x6550>
  407c84:	mov	x1, x2
  407c88:	mov	x2, x19
  407c8c:	bl	4076f8 <ferror@plt+0x5f78>
  407c90:	str	x0, [x19, #96]
  407c94:	cbz	x0, 407ce0 <ferror@plt+0x6560>
  407c98:	ldr	w3, [x19, #84]
  407c9c:	ldr	w1, [x19, #76]
  407ca0:	add	w2, w3, #0x1
  407ca4:	str	w2, [x19, #84]
  407ca8:	lsl	w20, w20, #1
  407cac:	sub	w1, w1, #0x1
  407cb0:	add	w20, w20, #0x1
  407cb4:	add	w1, w1, w1, lsr #31
  407cb8:	asr	w1, w1, #1
  407cbc:	str	w1, [x0, w3, sxtw #2]
  407cc0:	str	w20, [x19, #76]
  407cc4:	ldp	x19, x20, [sp, #16]
  407cc8:	ldp	x29, x30, [sp], #32
  407ccc:	ret
  407cd0:	mov	x0, x2
  407cd4:	bl	4074b8 <ferror@plt+0x5d38>
  407cd8:	str	x0, [x19, #96]
  407cdc:	b	407c94 <ferror@plt+0x6514>
  407ce0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407ce4:	add	x0, x0, #0xd60
  407ce8:	bl	407248 <ferror@plt+0x5ac8>
  407cec:	nop
  407cf0:	b	401670 <free@plt>
  407cf4:	nop
  407cf8:	cbz	x0, 407d68 <ferror@plt+0x65e8>
  407cfc:	stp	x29, x30, [sp, #-48]!
  407d00:	mov	x29, sp
  407d04:	str	x19, [sp, #16]
  407d08:	mov	x19, x0
  407d0c:	ldr	x0, [x1, #40]
  407d10:	cbz	x0, 407d24 <ferror@plt+0x65a4>
  407d14:	ldr	x2, [x1, #24]
  407d18:	ldr	x3, [x0, x2, lsl #3]
  407d1c:	cmp	x19, x3
  407d20:	b.eq	407d3c <ferror@plt+0x65bc>  // b.none
  407d24:	ldr	w0, [x19, #32]
  407d28:	cbnz	w0, 407d48 <ferror@plt+0x65c8>
  407d2c:	mov	x0, x19
  407d30:	ldr	x19, [sp, #16]
  407d34:	ldp	x29, x30, [sp], #48
  407d38:	b	407cf0 <ferror@plt+0x6570>
  407d3c:	str	xzr, [x0, x2, lsl #3]
  407d40:	ldr	w0, [x19, #32]
  407d44:	cbz	w0, 407d2c <ferror@plt+0x65ac>
  407d48:	ldr	x0, [x19, #8]
  407d4c:	str	x1, [sp, #40]
  407d50:	bl	407cf0 <ferror@plt+0x6570>
  407d54:	mov	x0, x19
  407d58:	ldr	x19, [sp, #16]
  407d5c:	ldr	x1, [sp, #40]
  407d60:	ldp	x29, x30, [sp], #48
  407d64:	b	407cf0 <ferror@plt+0x6570>
  407d68:	ret
  407d6c:	nop
  407d70:	stp	x29, x30, [sp, #-32]!
  407d74:	mov	x29, sp
  407d78:	str	x19, [sp, #16]
  407d7c:	mov	x19, x0
  407d80:	ldr	x0, [x0, #40]
  407d84:	cbz	x0, 407df0 <ferror@plt+0x6670>
  407d88:	ldr	x1, [x19, #24]
  407d8c:	ldr	x0, [x0, x1, lsl #3]
  407d90:	cbz	x0, 407df0 <ferror@plt+0x6670>
  407d94:	mov	x1, x19
  407d98:	bl	407cf8 <ferror@plt+0x6578>
  407d9c:	ldr	x0, [x19, #24]
  407da0:	ldr	x1, [x19, #40]
  407da4:	str	xzr, [x1, x0, lsl #3]
  407da8:	cbz	x0, 407db4 <ferror@plt+0x6634>
  407dac:	sub	x0, x0, #0x1
  407db0:	str	x0, [x19, #24]
  407db4:	cbz	x1, 407df0 <ferror@plt+0x6670>
  407db8:	ldr	x0, [x19, #24]
  407dbc:	ldr	x0, [x1, x0, lsl #3]
  407dc0:	cbz	x0, 407df0 <ferror@plt+0x6670>
  407dc4:	ldr	x1, [x0, #16]
  407dc8:	mov	w2, #0x1                   	// #1
  407dcc:	ldr	x3, [x0]
  407dd0:	ldr	w0, [x0, #28]
  407dd4:	str	x3, [x19, #8]
  407dd8:	str	w0, [x19, #52]
  407ddc:	str	x1, [x19, #64]
  407de0:	str	x1, [x19, #128]
  407de4:	ldrb	w0, [x1]
  407de8:	strb	w0, [x19, #48]
  407dec:	str	w2, [x19, #80]
  407df0:	ldr	x19, [sp, #16]
  407df4:	ldp	x29, x30, [sp], #32
  407df8:	ret
  407dfc:	nop
  407e00:	stp	x29, x30, [sp, #-48]!
  407e04:	mov	x29, sp
  407e08:	stp	x19, x20, [sp, #16]
  407e0c:	mov	x19, x0
  407e10:	ldr	x0, [x0, #88]
  407e14:	cbz	x0, 407e54 <ferror@plt+0x66d4>
  407e18:	mov	x20, x1
  407e1c:	add	x5, x19, #0x58
  407e20:	mov	x2, #0x0                   	// #0
  407e24:	str	x21, [sp, #32]
  407e28:	mov	w4, w2
  407e2c:	add	x2, x2, #0x1
  407e30:	ldr	x3, [x5, x2, lsl #3]
  407e34:	cbnz	x3, 407e28 <ferror@plt+0x66a8>
  407e38:	mov	x21, #0x0                   	// #0
  407e3c:	cbnz	w4, 407e64 <ferror@plt+0x66e4>
  407e40:	add	x19, x19, x21, lsl #3
  407e44:	mov	x0, x20
  407e48:	str	xzr, [x19, #88]
  407e4c:	bl	407d70 <ferror@plt+0x65f0>
  407e50:	ldr	x21, [sp, #32]
  407e54:	mov	w0, #0x0                   	// #0
  407e58:	ldp	x19, x20, [sp, #16]
  407e5c:	ldp	x29, x30, [sp], #48
  407e60:	ret
  407e64:	add	x0, x19, w4, sxtw #3
  407e68:	sxtw	x21, w4
  407e6c:	ldr	x0, [x0, #88]
  407e70:	bl	40a960 <ferror@plt+0x91e0>
  407e74:	b	407e40 <ferror@plt+0x66c0>
  407e78:	stp	x29, x30, [sp, #-352]!
  407e7c:	mov	x29, sp
  407e80:	stp	x25, x26, [sp, #64]
  407e84:	mov	x26, x1
  407e88:	ldr	w1, [x1, #72]
  407e8c:	stp	x19, x20, [sp, #16]
  407e90:	stp	x21, x22, [sp, #32]
  407e94:	stp	x23, x24, [sp, #48]
  407e98:	stp	x27, x28, [sp, #80]
  407e9c:	str	x0, [x26, #144]
  407ea0:	cbz	w1, 407fb4 <ferror@plt+0x6834>
  407ea4:	ldrb	w2, [x26, #48]
  407ea8:	ldr	x12, [x26, #64]
  407eac:	adrp	x19, 40f000 <ferror@plt+0xd880>
  407eb0:	add	x21, x19, #0x118
  407eb4:	add	x0, sp, #0x98
  407eb8:	add	x27, x21, #0x238
  407ebc:	adrp	x22, 40e000 <ferror@plt+0xc880>
  407ec0:	str	x0, [sp, #96]
  407ec4:	strb	w2, [x12]
  407ec8:	mov	x24, x12
  407ecc:	add	x25, x22, #0x18
  407ed0:	ldr	w0, [x26, #76]
  407ed4:	add	x14, x25, #0x100
  407ed8:	add	x10, x25, #0x4f0
  407edc:	add	x5, x25, #0x900
  407ee0:	add	x11, x25, #0xf28
  407ee4:	add	x13, x21, #0x278
  407ee8:	ldrsh	w1, [x14, w0, sxtw #1]
  407eec:	sxtw	x4, w0
  407ef0:	ldrb	w3, [x25, w2, sxtw]
  407ef4:	cbz	w1, 407f00 <ferror@plt+0x6780>
  407ef8:	str	w0, [x26, #104]
  407efc:	str	x12, [x26, #112]
  407f00:	ldrsh	w2, [x10, x4, lsl #1]
  407f04:	add	w2, w2, w3
  407f08:	sxtw	x1, w2
  407f0c:	ldrsh	w2, [x5, w2, sxtw #1]
  407f10:	cmp	w0, w2
  407f14:	b.eq	407f44 <ferror@plt+0x67c4>  // b.none
  407f18:	ldrsh	w0, [x11, x4, lsl #1]
  407f1c:	cmp	w0, #0x1f7
  407f20:	b.le	407f28 <ferror@plt+0x67a8>
  407f24:	ldrb	w3, [x27, w3, sxtw]
  407f28:	ldrsh	w2, [x10, w0, sxtw #1]
  407f2c:	sxtw	x4, w0
  407f30:	add	w2, w2, w3
  407f34:	sxtw	x1, w2
  407f38:	ldrsh	w2, [x5, w2, sxtw #1]
  407f3c:	cmp	w2, w0
  407f40:	b.ne	407f18 <ferror@plt+0x6798>  // b.any
  407f44:	ldrsh	w0, [x13, x1, lsl #1]
  407f48:	add	x12, x12, #0x1
  407f4c:	cmp	w0, #0x1f7
  407f50:	b.eq	407f5c <ferror@plt+0x67dc>  // b.none
  407f54:	ldrb	w2, [x12]
  407f58:	b	407ee8 <ferror@plt+0x6768>
  407f5c:	ldr	w2, [x26, #104]
  407f60:	adrp	x20, 40d000 <ferror@plt+0xb880>
  407f64:	ldr	x23, [x26, #112]
  407f68:	add	x20, x20, #0xfa8
  407f6c:	sub	x1, x23, x24
  407f70:	add	x0, x25, #0x100
  407f74:	str	w1, [x26, #56]
  407f78:	str	x24, [x26, #128]
  407f7c:	ldrsh	w0, [x0, w2, sxtw #1]
  407f80:	ldrb	w1, [x23]
  407f84:	strb	w1, [x26, #48]
  407f88:	strb	wzr, [x23]
  407f8c:	str	x23, [x26, #64]
  407f90:	cmp	w0, #0x35
  407f94:	b.ls	407fa4 <ferror@plt+0x6824>  // b.plast
  407f98:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407f9c:	add	x0, x0, #0xf00
  407fa0:	bl	407248 <ferror@plt+0x5ac8>
  407fa4:	ldrh	w0, [x20, w0, uxtw #1]
  407fa8:	adr	x1, 407fb4 <ferror@plt+0x6834>
  407fac:	add	x0, x1, w0, sxth #2
  407fb0:	br	x0
  407fb4:	ldr	w1, [x26, #76]
  407fb8:	mov	w0, #0x1                   	// #1
  407fbc:	str	w0, [x26, #72]
  407fc0:	cbnz	w1, 407fc8 <ferror@plt+0x6848>
  407fc4:	str	w0, [x26, #76]
  407fc8:	ldr	x0, [x26, #8]
  407fcc:	cbz	x0, 408064 <ferror@plt+0x68e4>
  407fd0:	ldr	x0, [x26, #16]
  407fd4:	cbz	x0, 408048 <ferror@plt+0x68c8>
  407fd8:	ldr	x0, [x26, #40]
  407fdc:	cbz	x0, 408014 <ferror@plt+0x6894>
  407fe0:	ldr	x1, [x26, #24]
  407fe4:	ldr	x0, [x0, x1, lsl #3]
  407fe8:	cbz	x0, 408014 <ferror@plt+0x6894>
  407fec:	ldr	x12, [x0, #16]
  407ff0:	ldr	x1, [x0]
  407ff4:	ldr	w0, [x0, #28]
  407ff8:	str	x1, [x26, #8]
  407ffc:	str	w0, [x26, #52]
  408000:	str	x12, [x26, #64]
  408004:	str	x12, [x26, #128]
  408008:	ldrb	w2, [x12]
  40800c:	strb	w2, [x26, #48]
  408010:	b	407eac <ferror@plt+0x672c>
  408014:	mov	x0, x26
  408018:	bl	407700 <ferror@plt+0x5f80>
  40801c:	ldr	x0, [x26, #8]
  408020:	mov	w1, #0x4000                	// #16384
  408024:	ldr	x20, [x26, #24]
  408028:	mov	x2, x26
  40802c:	ldr	x19, [x26, #40]
  408030:	bl	4074c0 <ferror@plt+0x5d40>
  408034:	ldr	x1, [x26, #24]
  408038:	str	x0, [x19, x20, lsl #3]
  40803c:	ldr	x0, [x26, #40]
  408040:	ldr	x0, [x0, x1, lsl #3]
  408044:	b	407fec <ferror@plt+0x686c>
  408048:	adrp	x0, 432000 <ferror@plt+0x30880>
  40804c:	ldr	x0, [x0, #4008]
  408050:	ldr	x0, [x0]
  408054:	str	x0, [x26, #16]
  408058:	ldr	x0, [x26, #40]
  40805c:	cbnz	x0, 407fe0 <ferror@plt+0x6860>
  408060:	b	408014 <ferror@plt+0x6894>
  408064:	adrp	x0, 432000 <ferror@plt+0x30880>
  408068:	ldr	x0, [x0, #4024]
  40806c:	ldr	x0, [x0]
  408070:	str	x0, [x26, #8]
  408074:	ldr	x0, [x26, #16]
  408078:	cbnz	x0, 407fd8 <ferror@plt+0x6858>
  40807c:	b	408048 <ferror@plt+0x68c8>
  408080:	ldr	x20, [x26]
  408084:	ldr	w0, [x20, #56]
  408088:	cmp	w0, #0x2
  40808c:	b.le	4080c8 <ferror@plt+0x6948>
  408090:	mov	w2, #0x5                   	// #5
  408094:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408098:	mov	x0, #0x0                   	// #0
  40809c:	add	x1, x1, #0xe20
  4080a0:	bl	401700 <dcgettext@plt>
  4080a4:	mov	x5, x0
  4080a8:	add	x4, x19, #0x118
  4080ac:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4080b0:	add	x4, x4, #0x8d8
  4080b4:	mov	x0, x20
  4080b8:	add	x2, x2, #0xb70
  4080bc:	mov	w3, #0x1c7                 	// #455
  4080c0:	mov	w1, #0x3                   	// #3
  4080c4:	bl	401f70 <ferror@plt+0x7f0>
  4080c8:	mov	w0, #0x11a                 	// #282
  4080cc:	ldp	x19, x20, [sp, #16]
  4080d0:	ldp	x21, x22, [sp, #32]
  4080d4:	ldp	x23, x24, [sp, #48]
  4080d8:	ldp	x25, x26, [sp, #64]
  4080dc:	ldp	x27, x28, [sp, #80]
  4080e0:	ldp	x29, x30, [sp], #352
  4080e4:	ret
  4080e8:	ldr	x0, [x26]
  4080ec:	mov	x1, x26
  4080f0:	bl	407e00 <ferror@plt+0x6680>
  4080f4:	ldr	x0, [x26, #40]
  4080f8:	cbz	x0, 408f60 <ferror@plt+0x77e0>
  4080fc:	ldr	x1, [x26, #24]
  408100:	ldr	x0, [x0, x1, lsl #3]
  408104:	cbz	x0, 408f60 <ferror@plt+0x77e0>
  408108:	ldr	x12, [x26, #64]
  40810c:	ldrb	w2, [x26, #48]
  408110:	b	407ec4 <ferror@plt+0x6744>
  408114:	mov	w0, #0x120                 	// #288
  408118:	b	4080cc <ferror@plt+0x694c>
  40811c:	mov	w0, #0x11f                 	// #287
  408120:	b	4080cc <ferror@plt+0x694c>
  408124:	mov	w0, #0x117                 	// #279
  408128:	b	4080cc <ferror@plt+0x694c>
  40812c:	mov	w0, #0x11e                 	// #286
  408130:	b	4080cc <ferror@plt+0x694c>
  408134:	ldrb	w1, [x26, #48]
  408138:	ldr	x0, [x26, #128]
  40813c:	strb	w1, [x23]
  408140:	ldr	x3, [x26, #24]
  408144:	sub	x0, x23, x0
  408148:	ldr	x2, [x26, #40]
  40814c:	sub	w0, w0, #0x1
  408150:	str	w0, [sp, #116]
  408154:	ldr	x5, [x2, x3, lsl #3]
  408158:	ldr	w0, [x5, #56]
  40815c:	cbz	w0, 4089d0 <ferror@plt+0x7250>
  408160:	ldr	w0, [x26, #52]
  408164:	ldr	x11, [x5, #8]
  408168:	sxtw	x0, w0
  40816c:	ldr	x10, [x26, #64]
  408170:	add	x12, x11, x0
  408174:	ldr	x1, [x26, #128]
  408178:	cmp	x10, x12
  40817c:	b.ls	408b20 <ferror@plt+0x73a0>  // b.plast
  408180:	add	x0, x0, #0x1
  408184:	add	x0, x11, x0
  408188:	cmp	x10, x0
  40818c:	b.hi	408b14 <ferror@plt+0x7394>  // b.pmore
  408190:	ldr	w0, [x5, #52]
  408194:	sub	x10, x10, x1
  408198:	cbnz	w0, 408850 <ferror@plt+0x70d0>
  40819c:	cmp	x10, #0x1
  4081a0:	b.ne	4087e8 <ferror@plt+0x7068>  // b.any
  4081a4:	ldr	w0, [x26, #76]
  4081a8:	str	x1, [x26, #64]
  4081ac:	sub	w0, w0, #0x1
  4081b0:	str	wzr, [x26, #80]
  4081b4:	add	w0, w0, w0, lsr #31
  4081b8:	asr	w0, w0, #1
  4081bc:	add	w0, w0, #0x32
  4081c0:	b	407f90 <ferror@plt+0x6810>
  4081c4:	ldrb	w0, [x26, #48]
  4081c8:	strb	w0, [x23]
  4081cc:	ldr	w2, [x26, #104]
  4081d0:	ldr	x23, [x26, #112]
  4081d4:	b	407f6c <ferror@plt+0x67ec>
  4081d8:	mov	x1, x26
  4081dc:	mov	w0, #0x3                   	// #3
  4081e0:	bl	407c50 <ferror@plt+0x64d0>
  4081e4:	ldrb	w2, [x26, #48]
  4081e8:	ldr	x12, [x26, #64]
  4081ec:	b	407ec4 <ferror@plt+0x6744>
  4081f0:	ldrb	w2, [x26, #48]
  4081f4:	ldr	x12, [x26, #64]
  4081f8:	b	407ec4 <ferror@plt+0x6744>
  4081fc:	ldr	x20, [x26, #128]
  408200:	mov	x0, x20
  408204:	bl	401400 <strlen@plt>
  408208:	mov	x1, x0
  40820c:	add	x0, x20, #0x1
  408210:	sub	x1, x1, #0x2
  408214:	bl	4016a0 <strndup@plt>
  408218:	ldr	x23, [x26]
  40821c:	mov	x20, x0
  408220:	ldr	w1, [x23, #56]
  408224:	cbz	x0, 408d80 <ferror@plt+0x7600>
  408228:	cmp	w1, #0x5
  40822c:	b.gt	408814 <ferror@plt+0x7094>
  408230:	ldr	x0, [x23, #32]
  408234:	bl	40a850 <ferror@plt+0x90d0>
  408238:	mov	x24, x0
  40823c:	cbz	x0, 408dc4 <ferror@plt+0x7644>
  408240:	ldrb	w0, [x20]
  408244:	cbz	w0, 4082bc <ferror@plt+0x6b3c>
  408248:	cmp	w0, #0x2f
  40824c:	b.eq	408ea4 <ferror@plt+0x7724>  // b.none
  408250:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408254:	add	x0, x0, #0xda0
  408258:	bl	401740 <getenv@plt>
  40825c:	mov	x28, x0
  408260:	cbz	x0, 408788 <ferror@plt+0x7008>
  408264:	adrp	x25, 429000 <ferror@plt+0x27880>
  408268:	add	x0, x25, #0x288
  40826c:	str	x0, [sp, #104]
  408270:	stp	xzr, xzr, [sp, #152]
  408274:	mov	x0, x28
  408278:	mov	w1, #0x3a                  	// #58
  40827c:	bl	4016b0 <strchr@plt>
  408280:	mov	x25, x0
  408284:	cbz	x0, 408e9c <ferror@plt+0x771c>
  408288:	ldrb	w0, [x25]
  40828c:	strb	wzr, [x25]
  408290:	str	w0, [sp, #112]
  408294:	str	x28, [sp, #152]
  408298:	ldrb	w0, [x28]
  40829c:	cbz	w0, 408774 <ferror@plt+0x6ff4>
  4082a0:	ldp	x1, x2, [sp, #96]
  4082a4:	mov	x3, x24
  4082a8:	mov	x0, x20
  4082ac:	bl	40a9b8 <ferror@plt+0x9238>
  4082b0:	cmp	w0, #0x0
  4082b4:	b.le	4087a0 <ferror@plt+0x7020>
  4082b8:	cbnz	x25, 408d70 <ferror@plt+0x75f0>
  4082bc:	ldr	w0, [x23, #56]
  4082c0:	cmp	w0, #0x2
  4082c4:	b.gt	408e0c <ferror@plt+0x768c>
  4082c8:	mov	x0, x20
  4082cc:	bl	401670 <free@plt>
  4082d0:	mov	w0, #0x11a                 	// #282
  4082d4:	b	4080cc <ferror@plt+0x694c>
  4082d8:	mov	x0, x26
  4082dc:	bl	4073b0 <ferror@plt+0x5c30>
  4082e0:	mov	x1, x26
  4082e4:	add	w0, w0, #0x1
  4082e8:	bl	407428 <ferror@plt+0x5ca8>
  4082ec:	ldr	w0, [x26, #84]
  4082f0:	cbz	w0, 408304 <ferror@plt+0x6b84>
  4082f4:	mov	x0, x26
  4082f8:	bl	407278 <ferror@plt+0x5af8>
  4082fc:	ldr	w0, [x26, #84]
  408300:	cbnz	w0, 4082f4 <ferror@plt+0x6b74>
  408304:	mov	w0, #0x102                 	// #258
  408308:	b	4080cc <ferror@plt+0x694c>
  40830c:	ldr	x0, [x26]
  408310:	mov	w2, #0xffffffff            	// #-1
  408314:	ldr	x1, [x26, #128]
  408318:	ldr	x19, [x26, #144]
  40831c:	bl	409558 <ferror@plt+0x7dd8>
  408320:	mov	w1, w0
  408324:	cmn	w1, #0x1
  408328:	mov	w0, #0x104                 	// #260
  40832c:	str	w1, [x19]
  408330:	b.ne	4080cc <ferror@plt+0x694c>  // b.any
  408334:	b	4080c8 <ferror@plt+0x6948>
  408338:	ldr	x0, [x26]
  40833c:	mov	w3, #0x0                   	// #0
  408340:	ldr	x2, [x26, #128]
  408344:	ldr	x4, [x26, #144]
  408348:	mov	x1, x2
  40834c:	bl	406d00 <ferror@plt+0x5580>
  408350:	tbnz	w0, #31, 4080c8 <ferror@plt+0x6948>
  408354:	mov	w0, #0x103                 	// #259
  408358:	b	4080cc <ferror@plt+0x694c>
  40835c:	ldr	x0, [x26]
  408360:	mov	w3, #0x10                  	// #16
  408364:	ldr	x1, [x26, #128]
  408368:	ldr	x4, [x26, #144]
  40836c:	add	x2, x1, #0x1
  408370:	bl	406d00 <ferror@plt+0x5580>
  408374:	tbnz	w0, #31, 4080c8 <ferror@plt+0x6948>
  408378:	ldr	x2, [x26, #144]
  40837c:	mov	w1, #0xefff                	// #61439
  408380:	mov	w0, #0x11c                 	// #284
  408384:	ldr	w2, [x2]
  408388:	cmp	w2, w1
  40838c:	b.le	4080cc <ferror@plt+0x694c>
  408390:	ldr	x20, [x26]
  408394:	ldr	w0, [x20, #56]
  408398:	cmp	w0, #0x2
  40839c:	b.le	4080c8 <ferror@plt+0x6948>
  4083a0:	mov	w2, #0x5                   	// #5
  4083a4:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4083a8:	mov	x0, #0x0                   	// #0
  4083ac:	add	x1, x1, #0xe00
  4083b0:	bl	401700 <dcgettext@plt>
  4083b4:	mov	x5, x0
  4083b8:	ldr	x6, [x26, #128]
  4083bc:	add	x4, x19, #0x118
  4083c0:	mov	x0, x20
  4083c4:	add	x4, x4, #0x8d8
  4083c8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4083cc:	mov	w3, #0x18b                 	// #395
  4083d0:	add	x2, x2, #0xb70
  4083d4:	mov	w1, #0x3                   	// #3
  4083d8:	bl	401f70 <ferror@plt+0x7f0>
  4083dc:	mov	w0, #0x11a                 	// #282
  4083e0:	b	4080cc <ferror@plt+0x694c>
  4083e4:	ldr	x1, [x26, #144]
  4083e8:	ldr	x0, [x1]
  4083ec:	cmp	x0, #0x200
  4083f0:	b.eq	408c84 <ferror@plt+0x7504>  // b.none
  4083f4:	add	x2, x1, x0
  4083f8:	add	x0, x0, #0x1
  4083fc:	ldr	x12, [x26, #64]
  408400:	str	x0, [x1]
  408404:	mov	w0, #0x22                  	// #34
  408408:	strb	w0, [x2, #8]
  40840c:	ldrb	w2, [x26, #48]
  408410:	b	407ec4 <ferror@plt+0x6744>
  408414:	ldr	x20, [x26]
  408418:	ldr	w0, [x20, #56]
  40841c:	cmp	w0, #0x2
  408420:	b.le	4080c8 <ferror@plt+0x6948>
  408424:	mov	w2, #0x5                   	// #5
  408428:	adrp	x1, 40d000 <ferror@plt+0xb880>
  40842c:	mov	x0, #0x0                   	// #0
  408430:	add	x1, x1, #0xdd8
  408434:	bl	401700 <dcgettext@plt>
  408438:	mov	x5, x0
  40843c:	add	x4, x19, #0x118
  408440:	mov	x0, x20
  408444:	add	x4, x4, #0x8d8
  408448:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40844c:	mov	w3, #0x164                 	// #356
  408450:	add	x2, x2, #0xb70
  408454:	mov	w1, #0x3                   	// #3
  408458:	bl	401f70 <ferror@plt+0x7f0>
  40845c:	mov	w0, #0x11a                 	// #282
  408460:	b	4080cc <ferror@plt+0x694c>
  408464:	mov	x0, x26
  408468:	bl	4073b0 <ferror@plt+0x5c30>
  40846c:	mov	x1, x26
  408470:	add	w0, w0, #0x1
  408474:	bl	407428 <ferror@plt+0x5ca8>
  408478:	ldrb	w2, [x26, #48]
  40847c:	ldr	x12, [x26, #64]
  408480:	b	407ec4 <ferror@plt+0x6744>
  408484:	mov	w0, #0x114                 	// #276
  408488:	b	4080cc <ferror@plt+0x694c>
  40848c:	ldr	x0, [x26, #144]
  408490:	ldr	x0, [x0]
  408494:	cmp	x0, #0x200
  408498:	b.eq	408080 <ferror@plt+0x6900>  // b.none
  40849c:	ldr	x0, [x26, #128]
  4084a0:	mov	x1, #0x0                   	// #0
  4084a4:	mov	w2, #0x8                   	// #8
  4084a8:	add	x0, x0, #0x1
  4084ac:	bl	401650 <strtol@plt>
  4084b0:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4084b4:	add	x1, x0, x1
  4084b8:	cmn	x1, #0x3
  4084bc:	b.hi	408d24 <ferror@plt+0x75a4>  // b.pmore
  4084c0:	cmp	x0, #0xff
  4084c4:	b.gt	408cd4 <ferror@plt+0x7554>
  4084c8:	ldr	x2, [x26, #144]
  4084cc:	ldr	x12, [x26, #64]
  4084d0:	ldr	x1, [x2]
  4084d4:	add	x3, x2, x1
  4084d8:	add	x1, x1, #0x1
  4084dc:	str	x1, [x2]
  4084e0:	strb	w0, [x3, #8]
  4084e4:	ldrb	w2, [x26, #48]
  4084e8:	b	407ec4 <ferror@plt+0x6744>
  4084ec:	ldr	x2, [x26, #144]
  4084f0:	mov	x1, x26
  4084f4:	mov	w0, #0x2                   	// #2
  4084f8:	str	xzr, [x2]
  4084fc:	strb	wzr, [x2, #8]
  408500:	bl	407c50 <ferror@plt+0x64d0>
  408504:	ldrb	w2, [x26, #48]
  408508:	ldr	x12, [x26, #64]
  40850c:	b	407ec4 <ferror@plt+0x6744>
  408510:	ldr	x2, [x26, #128]
  408514:	mov	w0, #0x119                 	// #281
  408518:	ldr	x1, [x26, #144]
  40851c:	ldrb	w2, [x2, #1]
  408520:	str	w2, [x1]
  408524:	b	4080cc <ferror@plt+0x694c>
  408528:	ldr	x2, [x26, #128]
  40852c:	mov	w0, #0x119                 	// #281
  408530:	ldr	x1, [x26, #144]
  408534:	ldrb	w2, [x2, #2]
  408538:	str	w2, [x1]
  40853c:	b	4080cc <ferror@plt+0x694c>
  408540:	mov	w0, #0x1                   	// #1
  408544:	mov	x1, x26
  408548:	bl	407c50 <ferror@plt+0x64d0>
  40854c:	mov	w0, #0x115                 	// #277
  408550:	b	4080cc <ferror@plt+0x694c>
  408554:	mov	x1, x26
  408558:	mov	w0, #0x1                   	// #1
  40855c:	bl	407c50 <ferror@plt+0x64d0>
  408560:	ldr	x0, [x26]
  408564:	ldr	x0, [x0, #72]
  408568:	bl	40af50 <ferror@plt+0x97d0>
  40856c:	mov	w0, #0x108                 	// #264
  408570:	b	4080cc <ferror@plt+0x694c>
  408574:	mov	x12, x23
  408578:	ldrb	w0, [x26, #48]
  40857c:	strb	w0, [x12], #-1
  408580:	str	x24, [x26, #128]
  408584:	sub	x9, x12, x24
  408588:	str	w9, [x26, #56]
  40858c:	str	x12, [x26, #64]
  408590:	ldurb	w0, [x23, #-1]
  408594:	strb	w0, [x26, #48]
  408598:	sturb	wzr, [x23, #-1]
  40859c:	str	x12, [x26, #64]
  4085a0:	ldrb	w2, [x26, #48]
  4085a4:	b	407ec4 <ferror@plt+0x6744>
  4085a8:	mov	w0, #0x11d                 	// #285
  4085ac:	b	4080cc <ferror@plt+0x694c>
  4085b0:	mov	w0, #0x112                 	// #274
  4085b4:	b	4080cc <ferror@plt+0x694c>
  4085b8:	mov	w0, #0x111                 	// #273
  4085bc:	b	4080cc <ferror@plt+0x694c>
  4085c0:	mov	w0, #0x110                 	// #272
  4085c4:	b	4080cc <ferror@plt+0x694c>
  4085c8:	mov	w0, #0x10f                 	// #271
  4085cc:	b	4080cc <ferror@plt+0x694c>
  4085d0:	mov	w0, #0x10e                 	// #270
  4085d4:	b	4080cc <ferror@plt+0x694c>
  4085d8:	mov	w0, #0x10d                 	// #269
  4085dc:	b	4080cc <ferror@plt+0x694c>
  4085e0:	mov	w0, #0x10c                 	// #268
  4085e4:	b	4080cc <ferror@plt+0x694c>
  4085e8:	mov	w0, #0x10b                 	// #267
  4085ec:	b	4080cc <ferror@plt+0x694c>
  4085f0:	mov	w0, #0x10a                 	// #266
  4085f4:	b	4080cc <ferror@plt+0x694c>
  4085f8:	mov	w0, #0x109                 	// #265
  4085fc:	b	4080cc <ferror@plt+0x694c>
  408600:	mov	w0, #0x107                 	// #263
  408604:	b	4080cc <ferror@plt+0x694c>
  408608:	ldrsw	x1, [x26, #56]
  40860c:	mov	x2, #0x1                   	// #1
  408610:	ldr	x3, [x26, #16]
  408614:	ldr	x0, [x26, #128]
  408618:	bl	4016c0 <fwrite@plt>
  40861c:	ldrb	w2, [x26, #48]
  408620:	ldr	x12, [x26, #64]
  408624:	b	407ec4 <ferror@plt+0x6744>
  408628:	ldr	x23, [x26, #128]
  40862c:	mov	x0, x23
  408630:	bl	401400 <strlen@plt>
  408634:	ldr	x2, [x26, #144]
  408638:	mov	x20, x0
  40863c:	ldr	x0, [x2]
  408640:	add	x1, x0, x20
  408644:	cmp	x1, #0x1ff
  408648:	b.hi	408e4c <ferror@plt+0x76cc>  // b.pmore
  40864c:	add	x2, x2, #0x8
  408650:	mov	x1, x23
  408654:	add	x0, x2, x0
  408658:	add	x2, x20, #0x1
  40865c:	bl	4013f0 <memcpy@plt>
  408660:	ldr	x1, [x26, #144]
  408664:	ldr	x12, [x26, #64]
  408668:	ldr	x0, [x1]
  40866c:	add	x20, x0, x20
  408670:	str	x20, [x1]
  408674:	ldrb	w2, [x26, #48]
  408678:	b	407ec4 <ferror@plt+0x6744>
  40867c:	ldr	x1, [x26, #144]
  408680:	ldr	x0, [x1]
  408684:	cmp	x0, #0x200
  408688:	b.eq	408ec0 <ferror@plt+0x7740>  // b.none
  40868c:	add	x2, x1, x0
  408690:	add	x0, x0, #0x1
  408694:	ldr	x12, [x26, #64]
  408698:	str	x0, [x1]
  40869c:	mov	w0, #0xa                   	// #10
  4086a0:	strb	w0, [x2, #8]
  4086a4:	ldrb	w2, [x26, #48]
  4086a8:	b	407ec4 <ferror@plt+0x6744>
  4086ac:	ldr	x1, [x26, #144]
  4086b0:	ldr	x0, [x1]
  4086b4:	cmp	x0, #0x200
  4086b8:	b.eq	408f10 <ferror@plt+0x7790>  // b.none
  4086bc:	add	x2, x1, x0
  4086c0:	add	x0, x0, #0x1
  4086c4:	ldr	x12, [x26, #64]
  4086c8:	str	x0, [x1]
  4086cc:	mov	w0, #0x5c                  	// #92
  4086d0:	strb	w0, [x2, #8]
  4086d4:	ldrb	w2, [x26, #48]
  4086d8:	b	407ec4 <ferror@plt+0x6744>
  4086dc:	mov	w0, #0x106                 	// #262
  4086e0:	b	4080cc <ferror@plt+0x694c>
  4086e4:	mov	w0, #0x105                 	// #261
  4086e8:	b	4080cc <ferror@plt+0x694c>
  4086ec:	mov	w0, #0x11b                 	// #283
  4086f0:	b	4080cc <ferror@plt+0x694c>
  4086f4:	mov	w0, #0x113                 	// #275
  4086f8:	b	4080cc <ferror@plt+0x694c>
  4086fc:	mov	w0, #0x1                   	// #1
  408700:	mov	x1, x26
  408704:	bl	407c50 <ferror@plt+0x64d0>
  408708:	mov	w0, #0x118                 	// #280
  40870c:	b	4080cc <ferror@plt+0x694c>
  408710:	ldr	x0, [x26]
  408714:	mov	w3, #0x8                   	// #8
  408718:	ldr	x1, [x26, #128]
  40871c:	ldr	x4, [x26, #144]
  408720:	add	x2, x1, #0x2
  408724:	bl	406d00 <ferror@plt+0x5580>
  408728:	tbnz	w0, #31, 4080c8 <ferror@plt+0x6948>
  40872c:	mov	w0, #0x119                 	// #281
  408730:	b	4080cc <ferror@plt+0x694c>
  408734:	mov	w0, #0x122                 	// #290
  408738:	b	4080cc <ferror@plt+0x694c>
  40873c:	mov	w0, #0x121                 	// #289
  408740:	b	4080cc <ferror@plt+0x694c>
  408744:	ldr	x0, [x26, #144]
  408748:	ldr	w1, [x26, #84]
  40874c:	ldr	x2, [x0]
  408750:	add	x0, x0, x2
  408754:	strb	wzr, [x0, #8]
  408758:	cbz	w1, 40876c <ferror@plt+0x6fec>
  40875c:	mov	x0, x26
  408760:	bl	407278 <ferror@plt+0x5af8>
  408764:	ldr	w0, [x26, #84]
  408768:	cbnz	w0, 40875c <ferror@plt+0x6fdc>
  40876c:	mov	w0, #0x116                 	// #278
  408770:	b	4080cc <ferror@plt+0x694c>
  408774:	mov	x2, x24
  408778:	mov	x1, x20
  40877c:	mov	x0, x23
  408780:	bl	407070 <ferror@plt+0x58f0>
  408784:	b	4082b0 <ferror@plt+0x6b30>
  408788:	mov	x2, x24
  40878c:	mov	x1, x20
  408790:	mov	x0, x23
  408794:	bl	407070 <ferror@plt+0x58f0>
  408798:	cmp	w0, #0x0
  40879c:	b.gt	4082bc <ferror@plt+0x6b3c>
  4087a0:	cmn	w0, #0x1
  4087a4:	mov	x0, x20
  4087a8:	b.eq	408f68 <ferror@plt+0x77e8>  // b.none
  4087ac:	bl	401670 <free@plt>
  4087b0:	mov	x2, x26
  4087b4:	mov	x1, x24
  4087b8:	mov	x0, x23
  4087bc:	bl	407b78 <ferror@plt+0x63f8>
  4087c0:	cmn	w0, #0x1
  4087c4:	b.eq	4080c8 <ferror@plt+0x6948>  // b.none
  4087c8:	ldr	w0, [x26, #84]
  4087cc:	cbz	w0, 408108 <ferror@plt+0x6988>
  4087d0:	mov	x0, x26
  4087d4:	bl	407278 <ferror@plt+0x5af8>
  4087d8:	ldr	w0, [x26, #84]
  4087dc:	cbnz	w0, 4087d0 <ferror@plt+0x7050>
  4087e0:	ldr	x12, [x26, #64]
  4087e4:	b	40810c <ferror@plt+0x698c>
  4087e8:	ldr	x1, [x2, x3, lsl #3]
  4087ec:	mov	x0, x26
  4087f0:	ldrsw	x2, [x26, #52]
  4087f4:	ldr	x1, [x1, #8]
  4087f8:	add	x1, x1, x2
  4087fc:	str	x1, [x26, #64]
  408800:	bl	406c30 <ferror@plt+0x54b0>
  408804:	mov	w2, w0
  408808:	ldr	x23, [x26, #64]
  40880c:	ldr	x24, [x26, #128]
  408810:	b	407f6c <ferror@plt+0x67ec>
  408814:	mov	w2, #0x5                   	// #5
  408818:	adrp	x1, 40d000 <ferror@plt+0xb880>
  40881c:	mov	x0, #0x0                   	// #0
  408820:	add	x1, x1, #0xd90
  408824:	bl	401700 <dcgettext@plt>
  408828:	mov	x5, x0
  40882c:	mov	x6, x20
  408830:	add	x4, x21, #0x8e0
  408834:	mov	x0, x23
  408838:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40883c:	mov	w3, #0xf6                  	// #246
  408840:	add	x2, x2, #0xb70
  408844:	mov	w1, #0x6                   	// #6
  408848:	bl	401f70 <ferror@plt+0x7f0>
  40884c:	b	408230 <ferror@plt+0x6ab0>
  408850:	sub	w0, w10, #0x1
  408854:	str	w0, [sp, #112]
  408858:	cmp	w0, #0x0
  40885c:	b.le	408888 <ferror@plt+0x7108>
  408860:	mov	x0, #0x0                   	// #0
  408864:	ldrb	w2, [x1, x0]
  408868:	strb	w2, [x11, x0]
  40886c:	add	x0, x0, #0x1
  408870:	ldr	w2, [sp, #112]
  408874:	cmp	w2, w0
  408878:	b.gt	408864 <ferror@plt+0x70e4>
  40887c:	ldr	x3, [x26, #24]
  408880:	ldr	x2, [x26, #40]
  408884:	ldr	x5, [x2, x3, lsl #3]
  408888:	ldr	w0, [x5, #56]
  40888c:	cmp	w0, #0x2
  408890:	b.eq	4089ec <ferror@plt+0x726c>  // b.none
  408894:	ldr	w0, [x5, #24]
  408898:	ldr	w1, [sp, #112]
  40889c:	sub	w0, w0, w1
  4088a0:	sub	w0, w0, #0x1
  4088a4:	cmp	w0, #0x0
  4088a8:	b.gt	408940 <ferror@plt+0x71c0>
  4088ac:	ldr	x1, [x26, #64]
  4088b0:	b	408920 <ferror@plt+0x71a0>
  4088b4:	ldr	w3, [x5, #24]
  4088b8:	mov	x2, x26
  4088bc:	str	x5, [sp, #104]
  4088c0:	cmp	w3, #0x0
  4088c4:	add	w1, w3, #0x7
  4088c8:	csel	w1, w1, w3, lt  // lt = tstop
  4088cc:	lsl	w10, w3, #1
  4088d0:	add	w1, w3, w1, asr #3
  4088d4:	csel	w1, w1, w10, le
  4088d8:	str	w1, [x5, #24]
  4088dc:	add	w1, w1, #0x2
  4088e0:	sxtw	x1, w1
  4088e4:	bl	4076f8 <ferror@plt+0x5f78>
  4088e8:	ldr	x5, [sp, #104]
  4088ec:	str	x0, [x5, #8]
  4088f0:	cbz	x0, 408934 <ferror@plt+0x71b4>
  4088f4:	add	x1, x0, w28, sxtw
  4088f8:	ldr	x2, [x26, #24]
  4088fc:	ldr	x0, [x26, #40]
  408900:	ldr	x5, [x0, x2, lsl #3]
  408904:	ldr	w2, [sp, #112]
  408908:	ldr	w0, [x5, #24]
  40890c:	str	x1, [x26, #64]
  408910:	sub	w0, w0, w2
  408914:	sub	w0, w0, #0x1
  408918:	cmp	w0, #0x0
  40891c:	b.gt	408940 <ferror@plt+0x71c0>
  408920:	ldr	w2, [x5, #32]
  408924:	ldr	x0, [x5, #8]
  408928:	sub	x28, x1, x0
  40892c:	cbnz	w2, 4088b4 <ferror@plt+0x7134>
  408930:	str	xzr, [x5, #8]
  408934:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408938:	add	x0, x0, #0xe80
  40893c:	bl	407248 <ferror@plt+0x5ac8>
  408940:	ldr	w2, [x5, #36]
  408944:	cmp	w0, #0x2, lsl #12
  408948:	mov	w1, #0x2000                	// #8192
  40894c:	csel	w0, w0, w1, le
  408950:	str	w2, [sp, #104]
  408954:	str	w0, [sp, #120]
  408958:	cbz	w2, 408bd4 <ferror@plt+0x7454>
  40895c:	ldrsw	x28, [sp, #112]
  408960:	mov	w1, #0x0                   	// #0
  408964:	ldr	x0, [x26, #8]
  408968:	str	w1, [sp, #104]
  40896c:	bl	401580 <getc@plt>
  408970:	cmn	w0, #0x1
  408974:	ldr	w1, [sp, #104]
  408978:	b.eq	408bb4 <ferror@plt+0x7434>  // b.none
  40897c:	ldr	x3, [x26, #24]
  408980:	add	w1, w1, #0x1
  408984:	ldr	x2, [x26, #40]
  408988:	cmp	w0, #0xa
  40898c:	ldr	x2, [x2, x3, lsl #3]
  408990:	ldr	x2, [x2, #8]
  408994:	add	x3, x2, x28
  408998:	b.eq	408c64 <ferror@plt+0x74e4>  // b.none
  40899c:	strb	w0, [x2, x28]
  4089a0:	add	x28, x28, #0x1
  4089a4:	ldr	w0, [sp, #120]
  4089a8:	cmp	w0, w1
  4089ac:	b.ne	408964 <ferror@plt+0x71e4>  // b.any
  4089b0:	str	w1, [x26, #52]
  4089b4:	ldr	x3, [x26, #24]
  4089b8:	str	wzr, [sp, #104]
  4089bc:	ldr	x2, [x26, #40]
  4089c0:	ldr	x28, [x2, x3, lsl #3]
  4089c4:	str	w1, [x28, #28]
  4089c8:	cbnz	w1, 408a10 <ferror@plt+0x7290>
  4089cc:	b	4089f4 <ferror@plt+0x7274>
  4089d0:	ldr	w0, [x5, #28]
  4089d4:	ldr	x1, [x26, #8]
  4089d8:	str	w0, [x26, #52]
  4089dc:	str	x1, [x5]
  4089e0:	mov	w1, #0x1                   	// #1
  4089e4:	str	w1, [x5, #56]
  4089e8:	b	408164 <ferror@plt+0x69e4>
  4089ec:	str	wzr, [x26, #52]
  4089f0:	str	wzr, [x5, #28]
  4089f4:	ldr	w0, [sp, #112]
  4089f8:	cbz	w0, 408ae0 <ferror@plt+0x7360>
  4089fc:	ldr	x28, [x2, x3, lsl #3]
  408a00:	mov	w0, #0x2                   	// #2
  408a04:	ldr	w1, [x26, #52]
  408a08:	str	w0, [sp, #104]
  408a0c:	str	w0, [x28, #56]
  408a10:	ldr	w0, [sp, #112]
  408a14:	ldr	w3, [x28, #24]
  408a18:	add	w2, w0, w1
  408a1c:	cmp	w2, w3
  408a20:	ldr	x0, [x28, #8]
  408a24:	b.gt	408a98 <ferror@plt+0x7318>
  408a28:	str	w2, [x26, #52]
  408a2c:	strb	wzr, [x0, w2, sxtw]
  408a30:	ldr	w4, [sp, #104]
  408a34:	ldr	x2, [x26, #24]
  408a38:	cmp	w4, #0x1
  408a3c:	ldr	x0, [x26, #40]
  408a40:	ldrsw	x1, [x26, #52]
  408a44:	ldr	x0, [x0, x2, lsl #3]
  408a48:	ldr	x0, [x0, #8]
  408a4c:	add	x0, x0, x1
  408a50:	strb	wzr, [x0, #1]
  408a54:	ldr	x3, [x26, #24]
  408a58:	ldr	x2, [x26, #40]
  408a5c:	ldr	x0, [x2, x3, lsl #3]
  408a60:	ldr	x1, [x0, #8]
  408a64:	str	x1, [x26, #128]
  408a68:	b.eq	4081a4 <ferror@plt+0x6a24>  // b.none
  408a6c:	cmp	w4, #0x2
  408a70:	b.eq	4087e8 <ferror@plt+0x7068>  // b.none
  408a74:	ldr	w0, [sp, #116]
  408a78:	add	x1, x1, w0, sxtw
  408a7c:	str	x1, [x26, #64]
  408a80:	mov	x0, x26
  408a84:	bl	406c30 <ferror@plt+0x54b0>
  408a88:	ldr	x12, [x26, #64]
  408a8c:	ldr	x24, [x26, #128]
  408a90:	ldrb	w2, [x12]
  408a94:	b	407ed4 <ferror@plt+0x6754>
  408a98:	add	w3, w2, w1, asr #1
  408a9c:	mov	x2, x26
  408aa0:	str	w3, [sp, #120]
  408aa4:	sxtw	x1, w3
  408aa8:	bl	4076f8 <ferror@plt+0x5f78>
  408aac:	ldr	x1, [x26, #24]
  408ab0:	str	x0, [x28, #8]
  408ab4:	ldr	x0, [x26, #40]
  408ab8:	ldr	w3, [sp, #120]
  408abc:	ldr	x5, [x0, x1, lsl #3]
  408ac0:	ldr	x0, [x5, #8]
  408ac4:	cbz	x0, 408b08 <ferror@plt+0x7388>
  408ac8:	sub	w1, w3, #0x2
  408acc:	ldr	w2, [x26, #52]
  408ad0:	str	w1, [x5, #24]
  408ad4:	ldr	w1, [sp, #112]
  408ad8:	add	w2, w1, w2
  408adc:	b	408a28 <ferror@plt+0x72a8>
  408ae0:	ldr	x0, [x26, #8]
  408ae4:	mov	w2, #0x1                   	// #1
  408ae8:	mov	x1, x26
  408aec:	str	w2, [sp, #104]
  408af0:	bl	4077b0 <ferror@plt+0x6030>
  408af4:	ldr	x2, [x26, #24]
  408af8:	ldr	x0, [x26, #40]
  408afc:	ldr	w1, [x26, #52]
  408b00:	ldr	x28, [x0, x2, lsl #3]
  408b04:	b	408a10 <ferror@plt+0x7290>
  408b08:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408b0c:	add	x0, x0, #0xed0
  408b10:	bl	407248 <ferror@plt+0x5ac8>
  408b14:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408b18:	add	x0, x0, #0xe48
  408b1c:	bl	407248 <ferror@plt+0x5ac8>
  408b20:	ldr	w0, [sp, #116]
  408b24:	add	x1, x1, w0, sxtw
  408b28:	str	x1, [x26, #64]
  408b2c:	mov	x0, x26
  408b30:	bl	406c30 <ferror@plt+0x54b0>
  408b34:	sxtw	x4, w0
  408b38:	add	x1, x25, #0x100
  408b3c:	ldr	x12, [x26, #64]
  408b40:	ldrsh	w1, [x1, w0, sxtw #1]
  408b44:	cbz	w1, 408b50 <ferror@plt+0x73d0>
  408b48:	str	w0, [x26, #104]
  408b4c:	str	x12, [x26, #112]
  408b50:	add	x3, x25, #0x4f0
  408b54:	add	x2, x25, #0x900
  408b58:	ldrsh	w1, [x3, x4, lsl #1]
  408b5c:	add	w1, w1, #0x1
  408b60:	sxtw	x5, w1
  408b64:	ldrsh	w1, [x2, w1, sxtw #1]
  408b68:	cmp	w0, w1
  408b6c:	b.eq	408b90 <ferror@plt+0x7410>  // b.none
  408b70:	add	x9, x25, #0xf28
  408b74:	ldrsh	x4, [x9, x4, lsl #1]
  408b78:	ldrsh	w1, [x3, w4, sxtw #1]
  408b7c:	add	w1, w1, #0x1
  408b80:	sxtw	x5, w1
  408b84:	ldrsh	w1, [x2, w1, sxtw #1]
  408b88:	cmp	w4, w1
  408b8c:	b.ne	408b74 <ferror@plt+0x73f4>  // b.any
  408b90:	add	x0, x21, #0x278
  408b94:	ldr	x24, [x26, #128]
  408b98:	ldrsh	w0, [x0, x5, lsl #1]
  408b9c:	cmp	w0, #0x1f7
  408ba0:	b.eq	408ba8 <ferror@plt+0x7428>  // b.none
  408ba4:	cbnz	w0, 408c6c <ferror@plt+0x74ec>
  408ba8:	ldr	w2, [x26, #104]
  408bac:	ldr	x23, [x26, #112]
  408bb0:	b	407f6c <ferror@plt+0x67ec>
  408bb4:	ldr	x0, [x26, #8]
  408bb8:	str	w1, [sp, #104]
  408bbc:	bl	401780 <ferror@plt>
  408bc0:	ldr	w1, [sp, #104]
  408bc4:	cbz	w0, 4089b0 <ferror@plt+0x7230>
  408bc8:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408bcc:	add	x0, x0, #0xeb0
  408bd0:	bl	407248 <ferror@plt+0x5ac8>
  408bd4:	str	x5, [sp, #136]
  408bd8:	bl	401730 <__errno_location@plt>
  408bdc:	mov	x28, x0
  408be0:	ldrsw	x0, [sp, #120]
  408be4:	str	x0, [sp, #128]
  408be8:	ldrsw	x0, [sp, #112]
  408bec:	str	wzr, [x28]
  408bf0:	str	x0, [sp, #120]
  408bf4:	ldr	x5, [sp, #136]
  408bf8:	b	408c2c <ferror@plt+0x74ac>
  408bfc:	ldr	x0, [x26, #8]
  408c00:	bl	401780 <ferror@plt>
  408c04:	cbz	w0, 408c7c <ferror@plt+0x74fc>
  408c08:	ldr	w0, [x28]
  408c0c:	cmp	w0, #0x4
  408c10:	b.ne	408bc8 <ferror@plt+0x7448>  // b.any
  408c14:	ldr	x0, [x26, #8]
  408c18:	str	wzr, [x28]
  408c1c:	bl	4016d0 <clearerr@plt>
  408c20:	ldr	x1, [x26, #24]
  408c24:	ldr	x0, [x26, #40]
  408c28:	ldr	x5, [x0, x1, lsl #3]
  408c2c:	mov	x1, #0x1                   	// #1
  408c30:	ldp	x4, x2, [sp, #120]
  408c34:	ldr	x3, [x26, #8]
  408c38:	ldr	x0, [x5, #8]
  408c3c:	add	x0, x0, x4
  408c40:	bl	401660 <fread@plt>
  408c44:	str	w0, [x26, #52]
  408c48:	mov	w1, w0
  408c4c:	cbz	w0, 408bfc <ferror@plt+0x747c>
  408c50:	ldr	x3, [x26, #24]
  408c54:	ldr	x2, [x26, #40]
  408c58:	ldr	x28, [x2, x3, lsl #3]
  408c5c:	str	w0, [x28, #28]
  408c60:	b	408a10 <ferror@plt+0x7290>
  408c64:	strb	w0, [x3]
  408c68:	b	4089b0 <ferror@plt+0x7230>
  408c6c:	add	x12, x12, #0x1
  408c70:	str	x12, [x26, #64]
  408c74:	ldrb	w2, [x12]
  408c78:	b	407ed4 <ferror@plt+0x6754>
  408c7c:	ldr	w1, [x26, #52]
  408c80:	b	4089b4 <ferror@plt+0x7234>
  408c84:	ldr	x20, [x26]
  408c88:	ldr	w0, [x20, #56]
  408c8c:	cmp	w0, #0x2
  408c90:	b.le	4080c8 <ferror@plt+0x6948>
  408c94:	mov	w2, #0x5                   	// #5
  408c98:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408c9c:	mov	x0, #0x0                   	// #0
  408ca0:	add	x1, x1, #0xe20
  408ca4:	bl	401700 <dcgettext@plt>
  408ca8:	mov	x5, x0
  408cac:	add	x4, x19, #0x118
  408cb0:	mov	x0, x20
  408cb4:	add	x4, x4, #0x8d8
  408cb8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408cbc:	mov	w3, #0x1df                 	// #479
  408cc0:	add	x2, x2, #0xb70
  408cc4:	mov	w1, #0x3                   	// #3
  408cc8:	bl	401f70 <ferror@plt+0x7f0>
  408ccc:	mov	w0, #0x11a                 	// #282
  408cd0:	b	4080cc <ferror@plt+0x694c>
  408cd4:	ldr	x20, [x26]
  408cd8:	ldr	w0, [x20, #56]
  408cdc:	cmp	w0, #0x2
  408ce0:	b.le	4080c8 <ferror@plt+0x6948>
  408ce4:	mov	w2, #0x5                   	// #5
  408ce8:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408cec:	mov	x0, #0x0                   	// #0
  408cf0:	add	x1, x1, #0xe30
  408cf4:	bl	401700 <dcgettext@plt>
  408cf8:	mov	x5, x0
  408cfc:	add	x4, x19, #0x118
  408d00:	mov	x0, x20
  408d04:	add	x4, x4, #0x8d8
  408d08:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408d0c:	mov	w3, #0x1d7                 	// #471
  408d10:	add	x2, x2, #0xb70
  408d14:	mov	w1, #0x3                   	// #3
  408d18:	bl	401f70 <ferror@plt+0x7f0>
  408d1c:	mov	w0, #0x11a                 	// #282
  408d20:	b	4080cc <ferror@plt+0x694c>
  408d24:	bl	401730 <__errno_location@plt>
  408d28:	ldr	w0, [x0]
  408d2c:	add	x20, sp, #0x98
  408d30:	mov	x2, #0xc8                  	// #200
  408d34:	mov	x1, x20
  408d38:	bl	401440 <__xpg_strerror_r@plt>
  408d3c:	ldr	x0, [x26]
  408d40:	ldr	w1, [x0, #56]
  408d44:	cmp	w1, #0x2
  408d48:	b.le	4080c8 <ferror@plt+0x6948>
  408d4c:	add	x4, x19, #0x118
  408d50:	mov	x5, x20
  408d54:	add	x4, x4, #0x8d8
  408d58:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408d5c:	mov	w3, #0x1d2                 	// #466
  408d60:	add	x2, x2, #0xb70
  408d64:	mov	w1, #0x3                   	// #3
  408d68:	bl	401f70 <ferror@plt+0x7f0>
  408d6c:	b	4080c8 <ferror@plt+0x6948>
  408d70:	mov	x28, x25
  408d74:	ldrb	w0, [sp, #112]
  408d78:	strb	w0, [x28], #1
  408d7c:	b	408274 <ferror@plt+0x6af4>
  408d80:	cmp	w1, #0x2
  408d84:	b.le	4080c8 <ferror@plt+0x6948>
  408d88:	mov	w2, #0x5                   	// #5
  408d8c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  408d90:	add	x1, x1, #0x490
  408d94:	bl	401700 <dcgettext@plt>
  408d98:	add	x4, x19, #0x118
  408d9c:	mov	x5, x0
  408da0:	add	x4, x4, #0x8d8
  408da4:	mov	x0, x23
  408da8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408dac:	mov	w3, #0x158                 	// #344
  408db0:	add	x2, x2, #0xb70
  408db4:	mov	w1, #0x3                   	// #3
  408db8:	bl	401f70 <ferror@plt+0x7f0>
  408dbc:	mov	w0, #0x11a                 	// #282
  408dc0:	b	4080cc <ferror@plt+0x694c>
  408dc4:	ldr	w1, [x23, #56]
  408dc8:	cmp	w1, #0x2
  408dcc:	b.le	4080c8 <ferror@plt+0x6948>
  408dd0:	mov	w2, #0x5                   	// #5
  408dd4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  408dd8:	add	x1, x1, #0x490
  408ddc:	bl	401700 <dcgettext@plt>
  408de0:	add	x4, x19, #0x118
  408de4:	mov	x5, x0
  408de8:	add	x4, x4, #0x8e0
  408dec:	mov	x0, x23
  408df0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408df4:	mov	w3, #0xfa                  	// #250
  408df8:	add	x2, x2, #0xb70
  408dfc:	mov	w1, #0x3                   	// #3
  408e00:	bl	401f70 <ferror@plt+0x7f0>
  408e04:	mov	w0, #0x11a                 	// #282
  408e08:	b	4080cc <ferror@plt+0x694c>
  408e0c:	mov	w2, #0x5                   	// #5
  408e10:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408e14:	mov	x0, #0x0                   	// #0
  408e18:	add	x1, x1, #0xdb8
  408e1c:	bl	401700 <dcgettext@plt>
  408e20:	mov	x5, x0
  408e24:	add	x4, x19, #0x118
  408e28:	mov	x0, x23
  408e2c:	add	x4, x4, #0x8e0
  408e30:	mov	x6, x20
  408e34:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408e38:	mov	w3, #0x100                 	// #256
  408e3c:	add	x2, x2, #0xb70
  408e40:	mov	w1, #0x3                   	// #3
  408e44:	bl	401f70 <ferror@plt+0x7f0>
  408e48:	b	4082c8 <ferror@plt+0x6b48>
  408e4c:	ldr	x20, [x26]
  408e50:	ldr	w0, [x20, #56]
  408e54:	cmp	w0, #0x2
  408e58:	b.le	4080c8 <ferror@plt+0x6948>
  408e5c:	mov	w2, #0x5                   	// #5
  408e60:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408e64:	mov	x0, #0x0                   	// #0
  408e68:	add	x1, x1, #0xe20
  408e6c:	bl	401700 <dcgettext@plt>
  408e70:	mov	x5, x0
  408e74:	add	x4, x19, #0x118
  408e78:	mov	x0, x20
  408e7c:	add	x4, x4, #0x8d8
  408e80:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408e84:	mov	w3, #0x1f6                 	// #502
  408e88:	add	x2, x2, #0xb70
  408e8c:	mov	w1, #0x3                   	// #3
  408e90:	bl	401f70 <ferror@plt+0x7f0>
  408e94:	mov	w0, #0x11a                 	// #282
  408e98:	b	4080cc <ferror@plt+0x694c>
  408e9c:	str	wzr, [sp, #112]
  408ea0:	b	408294 <ferror@plt+0x6b14>
  408ea4:	adrp	x2, 429000 <ferror@plt+0x27880>
  408ea8:	add	x2, x2, #0x288
  408eac:	add	x1, x2, #0x58
  408eb0:	mov	x3, x24
  408eb4:	mov	x0, x20
  408eb8:	bl	40a9b8 <ferror@plt+0x9238>
  408ebc:	b	408798 <ferror@plt+0x7018>
  408ec0:	ldr	x20, [x26]
  408ec4:	ldr	w0, [x20, #56]
  408ec8:	cmp	w0, #0x2
  408ecc:	b.le	4080c8 <ferror@plt+0x6948>
  408ed0:	mov	w2, #0x5                   	// #5
  408ed4:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408ed8:	mov	x0, #0x0                   	// #0
  408edc:	add	x1, x1, #0xe20
  408ee0:	bl	401700 <dcgettext@plt>
  408ee4:	mov	x5, x0
  408ee8:	add	x4, x19, #0x118
  408eec:	mov	x0, x20
  408ef0:	add	x4, x4, #0x8d8
  408ef4:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408ef8:	mov	w3, #0x1ed                 	// #493
  408efc:	add	x2, x2, #0xb70
  408f00:	mov	w1, #0x3                   	// #3
  408f04:	bl	401f70 <ferror@plt+0x7f0>
  408f08:	mov	w0, #0x11a                 	// #282
  408f0c:	b	4080cc <ferror@plt+0x694c>
  408f10:	ldr	x20, [x26]
  408f14:	ldr	w0, [x20, #56]
  408f18:	cmp	w0, #0x2
  408f1c:	b.le	4080c8 <ferror@plt+0x6948>
  408f20:	mov	w2, #0x5                   	// #5
  408f24:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408f28:	mov	x0, #0x0                   	// #0
  408f2c:	add	x1, x1, #0xe20
  408f30:	bl	401700 <dcgettext@plt>
  408f34:	mov	x5, x0
  408f38:	add	x4, x19, #0x118
  408f3c:	mov	x0, x20
  408f40:	add	x4, x4, #0x8d8
  408f44:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408f48:	mov	w3, #0x1e6                 	// #486
  408f4c:	add	x2, x2, #0xb70
  408f50:	mov	w1, #0x3                   	// #3
  408f54:	bl	401f70 <ferror@plt+0x7f0>
  408f58:	mov	w0, #0x11a                 	// #282
  408f5c:	b	4080cc <ferror@plt+0x694c>
  408f60:	mov	w0, #0x0                   	// #0
  408f64:	b	4080cc <ferror@plt+0x694c>
  408f68:	bl	401670 <free@plt>
  408f6c:	mov	w0, #0x11a                 	// #282
  408f70:	b	4080cc <ferror@plt+0x694c>
  408f74:	nop
  408f78:	stp	x29, x30, [sp, #-32]!
  408f7c:	mov	x29, sp
  408f80:	ldr	x2, [x0, #40]
  408f84:	str	x19, [sp, #16]
  408f88:	mov	x19, x0
  408f8c:	cbnz	x2, 408fb4 <ferror@plt+0x7834>
  408f90:	b	409014 <ferror@plt+0x7894>
  408f94:	bl	407cf8 <ferror@plt+0x6578>
  408f98:	ldr	x2, [x19, #24]
  408f9c:	mov	x0, x19
  408fa0:	ldr	x1, [x19, #40]
  408fa4:	str	xzr, [x1, x2, lsl #3]
  408fa8:	bl	407d70 <ferror@plt+0x65f0>
  408fac:	ldr	x2, [x19, #40]
  408fb0:	cbz	x2, 409014 <ferror@plt+0x7894>
  408fb4:	ldr	x0, [x19, #24]
  408fb8:	mov	x1, x19
  408fbc:	ldr	x0, [x2, x0, lsl #3]
  408fc0:	cbnz	x0, 408f94 <ferror@plt+0x7814>
  408fc4:	mov	x0, x2
  408fc8:	mov	x1, x19
  408fcc:	bl	407cf0 <ferror@plt+0x6570>
  408fd0:	str	xzr, [x19, #40]
  408fd4:	ldr	x0, [x19, #96]
  408fd8:	mov	x1, x19
  408fdc:	bl	407cf0 <ferror@plt+0x6570>
  408fe0:	stp	xzr, xzr, [x19, #8]
  408fe4:	mov	x1, x19
  408fe8:	str	xzr, [x19, #24]
  408fec:	mov	x0, x19
  408ff0:	stp	xzr, xzr, [x19, #32]
  408ff4:	stp	xzr, xzr, [x19, #64]
  408ff8:	stur	xzr, [x19, #84]
  408ffc:	str	xzr, [x19, #96]
  409000:	bl	407cf0 <ferror@plt+0x6570>
  409004:	mov	w0, #0x0                   	// #0
  409008:	ldr	x19, [sp, #16]
  40900c:	ldp	x29, x30, [sp], #32
  409010:	ret
  409014:	mov	x2, #0x0                   	// #0
  409018:	b	408fc4 <ferror@plt+0x7844>
  40901c:	nop
  409020:	stp	x29, x30, [sp, #-128]!
  409024:	mov	x29, sp
  409028:	stp	x21, x22, [sp, #32]
  40902c:	mov	x22, x0
  409030:	adrp	x0, 432000 <ferror@plt+0x30880>
  409034:	stp	x23, x24, [sp, #48]
  409038:	ldr	x1, [x0, #4064]
  40903c:	stp	x25, x26, [sp, #64]
  409040:	adrp	x26, 40f000 <ferror@plt+0xd880>
  409044:	add	x24, x1, #0x1b0
  409048:	add	x26, x26, #0xa68
  40904c:	str	x1, [sp, #96]
  409050:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409054:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409058:	add	x23, x1, #0xa40
  40905c:	add	x0, x0, #0xa60
  409060:	add	x1, sp, #0x70
  409064:	mov	x25, #0x0                   	// #0
  409068:	stp	x19, x20, [sp, #16]
  40906c:	stp	x27, x28, [sp, #80]
  409070:	str	x1, [sp, #104]
  409074:	str	x0, [sp, #120]
  409078:	mov	x3, x23
  40907c:	mov	x2, x26
  409080:	mov	w1, #0x1                   	// #1
  409084:	mov	x0, x22
  409088:	bl	401620 <__fprintf_chk@plt>
  40908c:	mov	w21, #0x0                   	// #0
  409090:	ldr	x1, [sp, #96]
  409094:	mov	x0, x23
  409098:	add	x19, x1, #0x30
  40909c:	bl	401400 <strlen@plt>
  4090a0:	mov	x20, x0
  4090a4:	adrp	x0, 40f000 <ferror@plt+0xd880>
  4090a8:	add	x28, x0, #0xa50
  4090ac:	b	4090cc <ferror@plt+0x794c>
  4090b0:	mov	w21, w27
  4090b4:	add	x0, x28, x20
  4090b8:	mov	x1, x22
  4090bc:	bl	401410 <fputs@plt>
  4090c0:	cmp	x24, x19
  4090c4:	b.eq	4090f8 <ferror@plt+0x7978>  // b.none
  4090c8:	ldr	x28, [x19], #24
  4090cc:	mov	x2, x20
  4090d0:	mov	x1, x23
  4090d4:	mov	x0, x28
  4090d8:	bl	4014f0 <strncmp@plt>
  4090dc:	cbnz	w0, 4090c0 <ferror@plt+0x7940>
  4090e0:	add	w27, w21, #0x1
  4090e4:	cbz	w21, 4090b0 <ferror@plt+0x7930>
  4090e8:	mov	x1, x22
  4090ec:	mov	w0, #0x2c                  	// #44
  4090f0:	bl	401460 <fputc@plt>
  4090f4:	b	4090b0 <ferror@plt+0x7930>
  4090f8:	add	x25, x25, #0x8
  4090fc:	mov	x1, x22
  409100:	mov	w0, #0x7d                  	// #125
  409104:	bl	401460 <fputc@plt>
  409108:	cmp	x25, #0x10
  40910c:	b.ne	4091ac <ferror@plt+0x7a2c>  // b.any
  409110:	adrp	x0, 432000 <ferror@plt+0x30880>
  409114:	adrp	x20, 40d000 <ferror@plt+0xb880>
  409118:	adrp	x23, 40f000 <ferror@plt+0xd880>
  40911c:	add	x20, x20, #0x48
  409120:	ldr	x21, [x0, #4064]
  409124:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409128:	add	x23, x23, #0xa70
  40912c:	add	x24, x0, #0xa40
  409130:	add	x21, x21, #0x18
  409134:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409138:	add	x25, x0, #0xa60
  40913c:	b	409144 <ferror@plt+0x79c4>
  409140:	ldr	x20, [x21], #24
  409144:	mov	x1, x24
  409148:	mov	x0, x20
  40914c:	mov	x2, #0x9                   	// #9
  409150:	bl	4014f0 <strncmp@plt>
  409154:	cbz	w0, 409180 <ferror@plt+0x7a00>
  409158:	mov	x1, x25
  40915c:	mov	x0, x20
  409160:	mov	x2, #0x5                   	// #5
  409164:	bl	4014f0 <strncmp@plt>
  409168:	cbz	w0, 409180 <ferror@plt+0x7a00>
  40916c:	mov	x3, x20
  409170:	mov	x2, x23
  409174:	mov	x0, x22
  409178:	mov	w1, #0x1                   	// #1
  40917c:	bl	401620 <__fprintf_chk@plt>
  409180:	cmp	x21, x19
  409184:	b.ne	409140 <ferror@plt+0x79c0>  // b.any
  409188:	mov	x1, x22
  40918c:	mov	w0, #0xa                   	// #10
  409190:	ldp	x19, x20, [sp, #16]
  409194:	ldp	x21, x22, [sp, #32]
  409198:	ldp	x23, x24, [sp, #48]
  40919c:	ldp	x25, x26, [sp, #64]
  4091a0:	ldp	x27, x28, [sp, #80]
  4091a4:	ldp	x29, x30, [sp], #128
  4091a8:	b	401460 <fputc@plt>
  4091ac:	mov	x1, x22
  4091b0:	mov	w0, #0x2c                  	// #44
  4091b4:	bl	401460 <fputc@plt>
  4091b8:	ldr	x0, [sp, #104]
  4091bc:	ldr	x23, [x25, x0]
  4091c0:	b	409078 <ferror@plt+0x78f8>
  4091c4:	nop
  4091c8:	cbz	x0, 4091f0 <ferror@plt+0x7a70>
  4091cc:	ldrh	w0, [x0, #60]
  4091d0:	cmp	w0, #0x11
  4091d4:	b.hi	4091f0 <ferror@plt+0x7a70>  // b.pmore
  4091d8:	adrp	x1, 432000 <ferror@plt+0x30880>
  4091dc:	sbfiz	x2, x0, #1, #32
  4091e0:	add	x0, x2, w0, sxtw
  4091e4:	ldr	x1, [x1, #4064]
  4091e8:	ldr	x0, [x1, x0, lsl #3]
  4091ec:	ret
  4091f0:	mov	x0, #0x0                   	// #0
  4091f4:	ret
  4091f8:	stp	x29, x30, [sp, #-48]!
  4091fc:	adrp	x2, 40d000 <ferror@plt+0xb880>
  409200:	mov	x29, sp
  409204:	stp	x19, x20, [sp, #16]
  409208:	adrp	x20, 432000 <ferror@plt+0x30880>
  40920c:	mov	w19, #0x0                   	// #0
  409210:	ldr	x20, [x20, #4064]
  409214:	stp	x21, x22, [sp, #32]
  409218:	mov	x21, x0
  40921c:	mov	x22, x1
  409220:	add	x0, x2, #0x48
  409224:	add	x20, x20, #0x18
  409228:	b	409230 <ferror@plt+0x7ab0>
  40922c:	ldr	x0, [x20], #24
  409230:	mov	x1, x22
  409234:	bl	401560 <strcasecmp@plt>
  409238:	add	w2, w19, #0x1
  40923c:	cbz	w0, 409260 <ferror@plt+0x7ae0>
  409240:	and	w19, w2, #0xffff
  409244:	cmp	w19, #0x12
  409248:	b.ne	40922c <ferror@plt+0x7aac>  // b.any
  40924c:	mov	w0, #0x1                   	// #1
  409250:	ldp	x19, x20, [sp, #16]
  409254:	ldp	x21, x22, [sp, #32]
  409258:	ldp	x29, x30, [sp], #48
  40925c:	ret
  409260:	strh	w19, [x21, #60]
  409264:	ldp	x19, x20, [sp, #16]
  409268:	ldp	x21, x22, [sp, #32]
  40926c:	ldp	x29, x30, [sp], #48
  409270:	ret
  409274:	nop
  409278:	stp	x29, x30, [sp, #-48]!
  40927c:	cmp	w1, #0xe
  409280:	mov	x29, sp
  409284:	stp	x19, x20, [sp, #16]
  409288:	mov	w19, w1
  40928c:	str	x21, [sp, #32]
  409290:	b.gt	4092b8 <ferror@plt+0x7b38>
  409294:	adrp	x6, 432000 <ferror@plt+0x30880>
  409298:	ldr	x6, [x6, #4048]
  40929c:	add	x19, x6, w1, sxtw #4
  4092a0:	ldrh	w21, [x19, #8]
  4092a4:	mov	w0, w21
  4092a8:	ldp	x19, x20, [sp, #16]
  4092ac:	ldr	x21, [sp, #32]
  4092b0:	ldp	x29, x30, [sp], #48
  4092b4:	ret
  4092b8:	mov	x20, x0
  4092bc:	ldr	w0, [x0, #56]
  4092c0:	mov	w21, #0x0                   	// #0
  4092c4:	cmp	w0, #0x2
  4092c8:	b.le	4092a4 <ferror@plt+0x7b24>
  4092cc:	mov	w2, #0x5                   	// #5
  4092d0:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4092d4:	mov	x0, #0x0                   	// #0
  4092d8:	add	x1, x1, #0xa78
  4092dc:	bl	401700 <dcgettext@plt>
  4092e0:	mov	x5, x0
  4092e4:	mov	w6, w19
  4092e8:	mov	x0, x20
  4092ec:	mov	w3, #0x97                  	// #151
  4092f0:	mov	w1, #0x3                   	// #3
  4092f4:	adrp	x4, 416000 <ferror@plt+0x14880>
  4092f8:	adrp	x2, 40f000 <ferror@plt+0xd880>
  4092fc:	add	x4, x4, #0x30
  409300:	add	x2, x2, #0xaa0
  409304:	bl	401f70 <ferror@plt+0x7f0>
  409308:	mov	w0, w21
  40930c:	ldp	x19, x20, [sp, #16]
  409310:	ldr	x21, [sp, #32]
  409314:	ldp	x29, x30, [sp], #48
  409318:	ret
  40931c:	nop
  409320:	stp	x29, x30, [sp, #-48]!
  409324:	mov	x29, sp
  409328:	stp	x19, x20, [sp, #16]
  40932c:	mov	w19, w2
  409330:	mov	w20, w1
  409334:	stp	x21, x22, [sp, #32]
  409338:	mov	x21, x0
  40933c:	bl	409278 <ferror@plt+0x7af8>
  409340:	cbz	w0, 40937c <ferror@plt+0x7bfc>
  409344:	adrp	x2, 432000 <ferror@plt+0x30880>
  409348:	sbfiz	x3, x20, #4, #32
  40934c:	ldr	x2, [x2, #4048]
  409350:	add	x0, x2, x3
  409354:	ldrh	w0, [x0, #8]
  409358:	cmp	w0, w19
  40935c:	b.le	409394 <ferror@plt+0x7c14>
  409360:	ldr	x0, [x2, x3]
  409364:	ldr	x22, [x0, w19, sxtw #3]
  409368:	mov	x0, x22
  40936c:	ldp	x19, x20, [sp, #16]
  409370:	ldp	x21, x22, [sp, #32]
  409374:	ldp	x29, x30, [sp], #48
  409378:	ret
  40937c:	mov	x22, #0x0                   	// #0
  409380:	mov	x0, x22
  409384:	ldp	x19, x20, [sp, #16]
  409388:	ldp	x21, x22, [sp, #32]
  40938c:	ldp	x29, x30, [sp], #48
  409390:	ret
  409394:	ldr	w0, [x21, #56]
  409398:	mov	x22, #0x0                   	// #0
  40939c:	cmp	w0, #0x2
  4093a0:	b.le	409368 <ferror@plt+0x7be8>
  4093a4:	mov	w2, #0x5                   	// #5
  4093a8:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4093ac:	mov	x0, #0x0                   	// #0
  4093b0:	add	x1, x1, #0xaa8
  4093b4:	bl	401700 <dcgettext@plt>
  4093b8:	mov	x5, x0
  4093bc:	adrp	x4, 416000 <ferror@plt+0x14880>
  4093c0:	add	x4, x4, #0x30
  4093c4:	mov	w7, w19
  4093c8:	mov	w6, w20
  4093cc:	mov	x0, x21
  4093d0:	add	x4, x4, #0x10
  4093d4:	adrp	x2, 40f000 <ferror@plt+0xd880>
  4093d8:	mov	w3, #0xa5                  	// #165
  4093dc:	add	x2, x2, #0xaa0
  4093e0:	mov	w1, #0x3                   	// #3
  4093e4:	bl	401f70 <ferror@plt+0x7f0>
  4093e8:	b	409368 <ferror@plt+0x7be8>
  4093ec:	nop
  4093f0:	stp	x29, x30, [sp, #-16]!
  4093f4:	mov	x29, sp
  4093f8:	bl	409320 <ferror@plt+0x7ba0>
  4093fc:	cbz	x0, 409408 <ferror@plt+0x7c88>
  409400:	ldp	x29, x30, [sp], #16
  409404:	b	401590 <strdup@plt>
  409408:	ldp	x29, x30, [sp], #16
  40940c:	ret
  409410:	mov	x2, x0
  409414:	tbnz	w1, #31, 409508 <ferror@plt+0x7d88>
  409418:	cmp	w1, #0xfff
  40941c:	b.gt	409484 <ferror@plt+0x7d04>
  409420:	cmp	w1, #0x7f
  409424:	b.le	409524 <ferror@plt+0x7da4>
  409428:	asr	w3, w1, #8
  40942c:	cmp	w3, #0x8
  409430:	b.eq	409508 <ferror@plt+0x7d88>  // b.none
  409434:	cmp	w3, #0xb
  409438:	b.eq	40951c <ferror@plt+0x7d9c>  // b.none
  40943c:	cbnz	w3, 409510 <ferror@plt+0x7d90>
  409440:	adrp	x3, 432000 <ferror@plt+0x30880>
  409444:	ldrh	w0, [x2, #60]
  409448:	ldr	x2, [x3, #4064]
  40944c:	add	x0, x0, x0, lsl #1
  409450:	add	x2, x2, x0, lsl #3
  409454:	ldr	x0, [x2, #8]
  409458:	cbz	x0, 409480 <ferror@plt+0x7d00>
  40945c:	ldrh	w2, [x2, #16]
  409460:	cmp	w2, w1
  409464:	b.gt	409508 <ferror@plt+0x7d88>
  409468:	sub	w1, w1, w2
  40946c:	add	x1, x0, w1, sxtw #4
  409470:	ldr	x0, [x1, #8]
  409474:	ldrb	w1, [x0]
  409478:	cmp	w1, #0x0
  40947c:	csel	x0, x0, xzr, ne  // ne = any
  409480:	ret
  409484:	eor	w2, w1, #0xf000
  409488:	cmp	w2, #0x7f
  40948c:	b.le	409530 <ferror@plt+0x7db0>
  409490:	adrp	x6, 432000 <ferror@plt+0x30880>
  409494:	adrp	x1, 429000 <ferror@plt+0x27880>
  409498:	mov	w7, #0xff                  	// #255
  40949c:	add	x1, x1, #0x390
  4094a0:	ldr	x6, [x6, #4064]
  4094a4:	add	x4, x6, #0x10
  4094a8:	add	x6, x6, #0x1c0
  4094ac:	cbnz	x1, 4094c4 <ferror@plt+0x7d44>
  4094b0:	add	x4, x4, #0x18
  4094b4:	cmp	x4, x6
  4094b8:	b.eq	409508 <ferror@plt+0x7d88>  // b.none
  4094bc:	ldur	x1, [x4, #-8]
  4094c0:	cbz	x1, 4094b0 <ferror@plt+0x7d30>
  4094c4:	ldrh	w0, [x4]
  4094c8:	cmp	w0, #0xff
  4094cc:	b.hi	4094b0 <ferror@plt+0x7d30>  // b.pmore
  4094d0:	sub	w3, w7, w0
  4094d4:	add	x3, x3, #0x1
  4094d8:	add	x3, x1, x3, lsl #4
  4094dc:	b	4094ec <ferror@plt+0x7d6c>
  4094e0:	add	x1, x1, #0x10
  4094e4:	cmp	x3, x1
  4094e8:	b.eq	4094b0 <ferror@plt+0x7d30>  // b.none
  4094ec:	ldrh	w0, [x1]
  4094f0:	cmp	w0, w2
  4094f4:	b.ne	4094e0 <ferror@plt+0x7d60>  // b.any
  4094f8:	ldr	x0, [x1, #8]
  4094fc:	ldrb	w5, [x0]
  409500:	cbz	w5, 4094e0 <ferror@plt+0x7d60>
  409504:	ret
  409508:	mov	x0, #0x0                   	// #0
  40950c:	ret
  409510:	and	w2, w1, #0xff
  409514:	mov	w1, w3
  409518:	b	409320 <ferror@plt+0x7ba0>
  40951c:	and	w1, w1, #0xff
  409520:	b	409440 <ferror@plt+0x7cc0>
  409524:	mov	w2, w1
  409528:	mov	w1, #0x0                   	// #0
  40952c:	b	409320 <ferror@plt+0x7ba0>
  409530:	mov	w1, #0x0                   	// #0
  409534:	b	409320 <ferror@plt+0x7ba0>
  409538:	stp	x29, x30, [sp, #-16]!
  40953c:	mov	x29, sp
  409540:	bl	409410 <ferror@plt+0x7c90>
  409544:	cbz	x0, 409550 <ferror@plt+0x7dd0>
  409548:	ldp	x29, x30, [sp], #16
  40954c:	b	401590 <strdup@plt>
  409550:	ldp	x29, x30, [sp], #16
  409554:	ret
  409558:	stp	x29, x30, [sp, #-96]!
  40955c:	mov	x29, sp
  409560:	stp	x23, x24, [sp, #48]
  409564:	adrp	x23, 432000 <ferror@plt+0x30880>
  409568:	adrp	x24, 40f000 <ferror@plt+0xd880>
  40956c:	ldr	x23, [x23, #4048]
  409570:	add	x24, x24, #0xb00
  409574:	stp	x19, x20, [sp, #16]
  409578:	mov	x20, x1
  40957c:	add	x23, x23, #0x8
  409580:	stp	x21, x22, [sp, #32]
  409584:	mov	x21, x0
  409588:	mov	w22, w2
  40958c:	stp	x25, x26, [sp, #64]
  409590:	stp	x27, x28, [sp, #80]
  409594:	cmn	w22, #0x1
  409598:	b.ne	4095a4 <ferror@plt+0x7e24>  // b.any
  40959c:	ldr	w22, [x21]
  4095a0:	ubfx	x22, x22, #4, #1
  4095a4:	mov	x1, x24
  4095a8:	mov	x0, x20
  4095ac:	mov	x2, #0x5                   	// #5
  4095b0:	bl	4014f0 <strncmp@plt>
  4095b4:	mov	w19, w0
  4095b8:	cbnz	w0, 4096e0 <ferror@plt+0x7f60>
  4095bc:	add	x1, x20, #0x5
  4095c0:	mov	x0, x21
  4095c4:	mov	w2, #0x0                   	// #0
  4095c8:	bl	409558 <ferror@plt+0x7dd8>
  4095cc:	cmp	wzr, w0, lsr #8
  4095d0:	b.eq	409844 <ferror@plt+0x80c4>  // b.none
  4095d4:	cmp	w22, #0x1
  4095d8:	b.eq	4096c0 <ferror@plt+0x7f40>  // b.none
  4095dc:	adrp	x25, 432000 <ferror@plt+0x30880>
  4095e0:	ldrh	w0, [x21, #60]
  4095e4:	ldr	x1, [x25, #4064]
  4095e8:	add	x0, x0, x0, lsl #1
  4095ec:	add	x0, x1, x0, lsl #3
  4095f0:	ldrh	w26, [x0, #16]
  4095f4:	ldr	x19, [x0, #8]
  4095f8:	cmp	w26, #0xff
  4095fc:	mov	w27, #0x100                 	// #256
  409600:	b.hi	40963c <ferror@plt+0x7ebc>  // b.pmore
  409604:	nop
  409608:	ldr	x1, [x19, #8]
  40960c:	mov	x0, x20
  409610:	add	x19, x19, #0x10
  409614:	ldrb	w2, [x1]
  409618:	cbz	w2, 409624 <ferror@plt+0x7ea4>
  40961c:	bl	401630 <strcmp@plt>
  409620:	cbz	w0, 409730 <ferror@plt+0x7fb0>
  409624:	add	w1, w26, #0x1
  409628:	and	w26, w1, #0xffff
  40962c:	cmp	w27, w1, uxth
  409630:	b.hi	409608 <ferror@plt+0x7e88>  // b.pmore
  409634:	cmp	w22, #0x1
  409638:	b.eq	409710 <ferror@plt+0x7f90>  // b.none
  40963c:	mov	w27, #0x100                 	// #256
  409640:	mov	w26, #0x0                   	// #0
  409644:	nop
  409648:	mov	w2, w26
  40964c:	mov	w1, #0x0                   	// #0
  409650:	mov	x0, x21
  409654:	bl	409320 <ferror@plt+0x7ba0>
  409658:	mov	w19, w26
  40965c:	mov	x1, x0
  409660:	add	w26, w26, #0x1
  409664:	mov	x0, x20
  409668:	bl	401630 <strcmp@plt>
  40966c:	cbz	w0, 4096c0 <ferror@plt+0x7f40>
  409670:	cmp	w26, w27
  409674:	b.ne	409648 <ferror@plt+0x7ec8>  // b.any
  409678:	mov	x28, #0x1                   	// #1
  40967c:	mov	w27, #0x100                 	// #256
  409680:	mov	w26, w28
  409684:	mov	w19, #0x0                   	// #0
  409688:	cbnz	w27, 40969c <ferror@plt+0x7f1c>
  40968c:	b	409718 <ferror@plt+0x7f98>
  409690:	add	w19, w19, #0x1
  409694:	cmp	w27, w19, uxth
  409698:	b.ls	409718 <ferror@plt+0x7f98>  // b.plast
  40969c:	mov	w2, w19
  4096a0:	mov	w1, w26
  4096a4:	mov	x0, x21
  4096a8:	bl	409320 <ferror@plt+0x7ba0>
  4096ac:	mov	x1, x0
  4096b0:	mov	x0, x20
  4096b4:	bl	401630 <strcmp@plt>
  4096b8:	cbnz	w0, 409690 <ferror@plt+0x7f10>
  4096bc:	orr	w19, w19, w26, lsl #8
  4096c0:	mov	w0, w19
  4096c4:	ldp	x19, x20, [sp, #16]
  4096c8:	ldp	x21, x22, [sp, #32]
  4096cc:	ldp	x23, x24, [sp, #48]
  4096d0:	ldp	x25, x26, [sp, #64]
  4096d4:	ldp	x27, x28, [sp, #80]
  4096d8:	ldp	x29, x30, [sp], #96
  4096dc:	ret
  4096e0:	adrp	x25, 432000 <ferror@plt+0x30880>
  4096e4:	ldrh	w0, [x21, #60]
  4096e8:	cmp	w22, #0x1
  4096ec:	ldr	x1, [x25, #4064]
  4096f0:	add	x0, x0, x0, lsl #1
  4096f4:	add	x0, x1, x0, lsl #3
  4096f8:	ldrh	w26, [x0, #16]
  4096fc:	ldr	x19, [x0, #8]
  409700:	b.ne	4095f8 <ferror@plt+0x7e78>  // b.any
  409704:	cmp	w26, #0x7f
  409708:	mov	w27, #0x80                  	// #128
  40970c:	b.ls	409608 <ferror@plt+0x7e88>  // b.plast
  409710:	mov	w27, #0x80                  	// #128
  409714:	b	409640 <ferror@plt+0x7ec0>
  409718:	add	x28, x28, #0x1
  40971c:	cmp	x28, #0xf
  409720:	b.eq	409754 <ferror@plt+0x7fd4>  // b.none
  409724:	lsl	x0, x28, #4
  409728:	ldrh	w27, [x0, x23]
  40972c:	b	409680 <ferror@plt+0x7f00>
  409730:	mov	w19, w26
  409734:	mov	w0, w19
  409738:	ldp	x19, x20, [sp, #16]
  40973c:	ldp	x21, x22, [sp, #32]
  409740:	ldp	x23, x24, [sp, #48]
  409744:	ldp	x25, x26, [sp, #64]
  409748:	ldp	x27, x28, [sp, #80]
  40974c:	ldp	x29, x30, [sp], #96
  409750:	ret
  409754:	adrp	x26, 432000 <ferror@plt+0x30880>
  409758:	adrp	x1, 40f000 <ferror@plt+0xd880>
  40975c:	mov	x19, #0x0                   	// #0
  409760:	add	x1, x1, #0xae0
  409764:	ldr	x26, [x26, #4032]
  409768:	b	409778 <ferror@plt+0x7ff8>
  40976c:	cmp	x19, #0x40
  409770:	b.eq	4097a4 <ferror@plt+0x8024>  // b.none
  409774:	ldr	x1, [x1, x26]
  409778:	and	w27, w19, #0xffff
  40977c:	add	x19, x19, #0x1
  409780:	mov	x0, x20
  409784:	bl	401630 <strcmp@plt>
  409788:	lsl	x1, x19, #4
  40978c:	cbnz	w0, 40976c <ferror@plt+0x7fec>
  409790:	adrp	x0, 432000 <ferror@plt+0x30880>
  409794:	ldr	x0, [x0, #4032]
  409798:	add	x27, x0, w27, sxtw #4
  40979c:	ldr	x20, [x27, #8]
  4097a0:	b	409594 <ferror@plt+0x7e14>
  4097a4:	cmp	w22, #0x1
  4097a8:	b.eq	40984c <ferror@plt+0x80cc>  // b.none
  4097ac:	adrp	x24, 40f000 <ferror@plt+0xd880>
  4097b0:	adrp	x23, 429000 <ferror@plt+0x27880>
  4097b4:	add	x1, x24, #0xaf0
  4097b8:	add	x23, x23, #0x390
  4097bc:	mov	x22, #0x0                   	// #0
  4097c0:	b	4097d0 <ferror@plt+0x8050>
  4097c4:	cmp	x22, #0x60
  4097c8:	b.eq	409984 <ferror@plt+0x8204>  // b.none
  4097cc:	ldr	x1, [x1, #8]
  4097d0:	and	w19, w22, #0xffff
  4097d4:	add	x22, x22, #0x1
  4097d8:	mov	x0, x20
  4097dc:	bl	401630 <strcmp@plt>
  4097e0:	add	x1, x23, x22, lsl #4
  4097e4:	cbnz	w0, 4097c4 <ferror@plt+0x8044>
  4097e8:	ldr	w0, [x21, #56]
  4097ec:	cmp	w0, #0x5
  4097f0:	b.gt	4097fc <ferror@plt+0x807c>
  4097f4:	add	w19, w19, #0xa0
  4097f8:	b	4096c0 <ferror@plt+0x7f40>
  4097fc:	mov	w2, #0x5                   	// #5
  409800:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409804:	mov	x0, #0x0                   	// #0
  409808:	add	x1, x1, #0xb08
  40980c:	bl	401700 <dcgettext@plt>
  409810:	add	w19, w19, #0xa0
  409814:	adrp	x4, 416000 <ferror@plt+0x14880>
  409818:	add	x4, x4, #0x30
  40981c:	mov	x5, x0
  409820:	mov	x6, x20
  409824:	mov	x0, x21
  409828:	add	x4, x4, #0x18
  40982c:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409830:	mov	w3, #0x154                 	// #340
  409834:	add	x2, x2, #0xaa0
  409838:	mov	w1, #0x6                   	// #6
  40983c:	bl	401f70 <ferror@plt+0x7f0>
  409840:	b	4096c0 <ferror@plt+0x7f40>
  409844:	orr	w19, w0, #0x800
  409848:	b	4096c0 <ferror@plt+0x7f40>
  40984c:	ldrh	w24, [x21, #60]
  409850:	ldr	x1, [x25, #4064]
  409854:	sbfiz	x0, x24, #1, #32
  409858:	add	x0, x0, w24, sxtw
  40985c:	add	x0, x1, x0, lsl #3
  409860:	ldr	x19, [x0, #8]
  409864:	cbz	x19, 4098b4 <ferror@plt+0x8134>
  409868:	ldrh	w0, [x0, #16]
  40986c:	cmp	w0, #0xff
  409870:	b.hi	4098b4 <ferror@plt+0x8134>  // b.pmore
  409874:	mov	w22, #0xff                  	// #255
  409878:	sub	w22, w22, w0
  40987c:	ubfiz	x22, x22, #4, #16
  409880:	add	x22, x22, #0x10
  409884:	add	x22, x19, x22
  409888:	b	409898 <ferror@plt+0x8118>
  40988c:	add	x19, x19, #0x10
  409890:	cmp	x19, x22
  409894:	b.eq	4098b4 <ferror@plt+0x8134>  // b.none
  409898:	ldr	x1, [x19, #8]
  40989c:	mov	x0, x20
  4098a0:	bl	401630 <strcmp@plt>
  4098a4:	cbnz	w0, 40988c <ferror@plt+0x810c>
  4098a8:	ldrh	w19, [x19]
  4098ac:	eor	w19, w19, #0xf000
  4098b0:	b	4096c0 <ferror@plt+0x7f40>
  4098b4:	ldr	x19, [x25, #4064]
  4098b8:	mov	w26, #0xff                  	// #255
  4098bc:	mov	w25, #0x0                   	// #0
  4098c0:	add	x19, x19, #0x8
  4098c4:	cmp	w24, w25
  4098c8:	b.eq	4098d4 <ferror@plt+0x8154>  // b.none
  4098cc:	ldr	x22, [x19]
  4098d0:	cbnz	x22, 40993c <ferror@plt+0x81bc>
  4098d4:	add	w25, w25, #0x1
  4098d8:	add	x19, x19, #0x18
  4098dc:	and	w25, w25, #0xffff
  4098e0:	cmp	w25, #0x12
  4098e4:	b.ne	4098c4 <ferror@plt+0x8144>  // b.any
  4098e8:	ldr	w0, [x21, #56]
  4098ec:	mov	w19, #0xffffffff            	// #-1
  4098f0:	cmp	w0, #0x2
  4098f4:	b.le	4096c0 <ferror@plt+0x7f40>
  4098f8:	mov	w2, #0x5                   	// #5
  4098fc:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409900:	mov	x0, #0x0                   	// #0
  409904:	add	x1, x1, #0xb80
  409908:	bl	401700 <dcgettext@plt>
  40990c:	mov	x5, x0
  409910:	adrp	x4, 416000 <ferror@plt+0x14880>
  409914:	add	x4, x4, #0x30
  409918:	mov	x6, x20
  40991c:	mov	x0, x21
  409920:	add	x4, x4, #0x18
  409924:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409928:	mov	w3, #0x171                 	// #369
  40992c:	add	x2, x2, #0xaa0
  409930:	mov	w1, #0x3                   	// #3
  409934:	bl	401f70 <ferror@plt+0x7f0>
  409938:	b	4096c0 <ferror@plt+0x7f40>
  40993c:	ldrh	w0, [x19, #8]
  409940:	cmp	w0, #0xff
  409944:	b.hi	4098d4 <ferror@plt+0x8154>  // b.pmore
  409948:	sub	w23, w26, w0
  40994c:	ubfiz	x23, x23, #4, #16
  409950:	add	x23, x23, #0x10
  409954:	add	x23, x22, x23
  409958:	b	409968 <ferror@plt+0x81e8>
  40995c:	add	x22, x22, #0x10
  409960:	cmp	x22, x23
  409964:	b.eq	4098d4 <ferror@plt+0x8154>  // b.none
  409968:	ldr	x1, [x22, #8]
  40996c:	mov	x0, x20
  409970:	bl	401630 <strcmp@plt>
  409974:	cbnz	w0, 40995c <ferror@plt+0x81dc>
  409978:	ldrh	w19, [x22]
  40997c:	eor	w19, w19, #0xf000
  409980:	b	4096c0 <ferror@plt+0x7f40>
  409984:	adrp	x23, 429000 <ferror@plt+0x27880>
  409988:	add	x23, x23, #0x390
  40998c:	add	x1, x24, #0xaf0
  409990:	add	x23, x23, #0x600
  409994:	mov	x22, #0x0                   	// #0
  409998:	b	4099a8 <ferror@plt+0x8228>
  40999c:	cmp	x22, #0x60
  4099a0:	b.eq	409a14 <ferror@plt+0x8294>  // b.none
  4099a4:	ldr	x1, [x1, #8]
  4099a8:	and	w19, w22, #0xffff
  4099ac:	add	x22, x22, #0x1
  4099b0:	mov	x0, x20
  4099b4:	bl	401630 <strcmp@plt>
  4099b8:	add	x1, x23, x22, lsl #4
  4099bc:	cbnz	w0, 40999c <ferror@plt+0x821c>
  4099c0:	ldr	w0, [x21, #56]
  4099c4:	cmp	w0, #0x5
  4099c8:	b.le	4097f4 <ferror@plt+0x8074>
  4099cc:	mov	w2, #0x5                   	// #5
  4099d0:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4099d4:	mov	x0, #0x0                   	// #0
  4099d8:	add	x1, x1, #0xb20
  4099dc:	bl	401700 <dcgettext@plt>
  4099e0:	add	w19, w19, #0xa0
  4099e4:	adrp	x4, 416000 <ferror@plt+0x14880>
  4099e8:	add	x4, x4, #0x30
  4099ec:	mov	x5, x0
  4099f0:	mov	x6, x20
  4099f4:	mov	x0, x21
  4099f8:	add	x4, x4, #0x18
  4099fc:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409a00:	mov	w3, #0x15a                 	// #346
  409a04:	add	x2, x2, #0xaa0
  409a08:	mov	w1, #0x6                   	// #6
  409a0c:	bl	401f70 <ferror@plt+0x7f0>
  409a10:	b	4096c0 <ferror@plt+0x7f40>
  409a14:	adrp	x23, 429000 <ferror@plt+0x27880>
  409a18:	add	x23, x23, #0x390
  409a1c:	add	x23, x23, #0xc00
  409a20:	mov	x22, #0x0                   	// #0
  409a24:	b	409a30 <ferror@plt+0x82b0>
  409a28:	cmp	x22, #0x60
  409a2c:	b.eq	409aa0 <ferror@plt+0x8320>  // b.none
  409a30:	add	x1, x23, x22, lsl #4
  409a34:	mov	w19, w22
  409a38:	mov	x0, x20
  409a3c:	add	x22, x22, #0x1
  409a40:	ldr	x1, [x1, #8]
  409a44:	bl	401630 <strcmp@plt>
  409a48:	cbnz	w0, 409a28 <ferror@plt+0x82a8>
  409a4c:	ldr	w0, [x21, #56]
  409a50:	cmp	w0, #0x5
  409a54:	b.le	4097f4 <ferror@plt+0x8074>
  409a58:	mov	w2, #0x5                   	// #5
  409a5c:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409a60:	mov	x0, #0x0                   	// #0
  409a64:	add	x1, x1, #0xb38
  409a68:	bl	401700 <dcgettext@plt>
  409a6c:	add	w19, w19, #0xa0
  409a70:	adrp	x4, 416000 <ferror@plt+0x14880>
  409a74:	add	x4, x4, #0x30
  409a78:	mov	x5, x0
  409a7c:	mov	x6, x20
  409a80:	mov	x0, x21
  409a84:	add	x4, x4, #0x18
  409a88:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409a8c:	mov	w3, #0x160                 	// #352
  409a90:	add	x2, x2, #0xaa0
  409a94:	mov	w1, #0x6                   	// #6
  409a98:	bl	401f70 <ferror@plt+0x7f0>
  409a9c:	b	4096c0 <ferror@plt+0x7f40>
  409aa0:	adrp	x22, 42a000 <ferror@plt+0x28880>
  409aa4:	add	x22, x22, #0x490
  409aa8:	add	x24, x22, #0x100
  409aac:	mov	x23, #0x0                   	// #0
  409ab0:	b	409abc <ferror@plt+0x833c>
  409ab4:	cmp	x23, #0x60
  409ab8:	b.eq	409b2c <ferror@plt+0x83ac>  // b.none
  409abc:	add	x1, x24, x23, lsl #4
  409ac0:	mov	w19, w23
  409ac4:	mov	x0, x20
  409ac8:	add	x23, x23, #0x1
  409acc:	ldr	x1, [x1, #8]
  409ad0:	bl	401630 <strcmp@plt>
  409ad4:	cbnz	w0, 409ab4 <ferror@plt+0x8334>
  409ad8:	ldr	w0, [x21, #56]
  409adc:	cmp	w0, #0x5
  409ae0:	b.le	4097f4 <ferror@plt+0x8074>
  409ae4:	mov	w2, #0x5                   	// #5
  409ae8:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409aec:	mov	x0, #0x0                   	// #0
  409af0:	add	x1, x1, #0xb50
  409af4:	bl	401700 <dcgettext@plt>
  409af8:	add	w19, w19, #0xa0
  409afc:	adrp	x4, 416000 <ferror@plt+0x14880>
  409b00:	add	x4, x4, #0x30
  409b04:	mov	x5, x0
  409b08:	mov	x6, x20
  409b0c:	mov	x0, x21
  409b10:	add	x4, x4, #0x18
  409b14:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409b18:	mov	w3, #0x166                 	// #358
  409b1c:	add	x2, x2, #0xaa0
  409b20:	mov	w1, #0x6                   	// #6
  409b24:	bl	401f70 <ferror@plt+0x7f0>
  409b28:	b	4096c0 <ferror@plt+0x7f40>
  409b2c:	add	x22, x22, #0x700
  409b30:	mov	w19, #0x0                   	// #0
  409b34:	b	409b44 <ferror@plt+0x83c4>
  409b38:	add	w19, w19, #0x1
  409b3c:	cmp	w19, #0x60
  409b40:	b.eq	4098e8 <ferror@plt+0x8168>  // b.none
  409b44:	ldr	x1, [x22, #8]
  409b48:	mov	x0, x20
  409b4c:	add	x22, x22, #0x10
  409b50:	bl	401630 <strcmp@plt>
  409b54:	cbnz	w0, 409b38 <ferror@plt+0x83b8>
  409b58:	ldr	w0, [x21, #56]
  409b5c:	cmp	w0, #0x5
  409b60:	b.le	4097f4 <ferror@plt+0x8074>
  409b64:	mov	w2, #0x5                   	// #5
  409b68:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409b6c:	mov	x0, #0x0                   	// #0
  409b70:	add	x1, x1, #0xb68
  409b74:	bl	401700 <dcgettext@plt>
  409b78:	add	w19, w19, #0xa0
  409b7c:	adrp	x4, 416000 <ferror@plt+0x14880>
  409b80:	add	x4, x4, #0x30
  409b84:	mov	x5, x0
  409b88:	mov	x6, x20
  409b8c:	mov	x0, x21
  409b90:	add	x4, x4, #0x18
  409b94:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409b98:	mov	w3, #0x16c                 	// #364
  409b9c:	add	x2, x2, #0xaa0
  409ba0:	mov	w1, #0x6                   	// #6
  409ba4:	bl	401f70 <ferror@plt+0x7f0>
  409ba8:	b	4096c0 <ferror@plt+0x7f40>
  409bac:	nop
  409bb0:	mov	w2, #0x1                   	// #1
  409bb4:	b	409558 <ferror@plt+0x7dd8>
  409bb8:	stp	x29, x30, [sp, #-64]!
  409bbc:	cmn	w2, #0x1
  409bc0:	mov	x29, sp
  409bc4:	stp	x19, x20, [sp, #16]
  409bc8:	mov	w20, w2
  409bcc:	mov	w19, w1
  409bd0:	stp	x21, x22, [sp, #32]
  409bd4:	mov	x22, x0
  409bd8:	stp	x23, x24, [sp, #48]
  409bdc:	mov	w23, w2
  409be0:	b.ne	409bec <ferror@plt+0x846c>  // b.any
  409be4:	ldr	w23, [x0]
  409be8:	ubfx	x23, x23, #4, #1
  409bec:	asr	w24, w19, #8
  409bf0:	cmp	w24, #0x8
  409bf4:	cset	w21, eq  // eq = none
  409bf8:	cmp	w19, #0x7f
  409bfc:	cset	w0, le
  409c00:	orr	w21, w21, w0
  409c04:	cbnz	w21, 409c38 <ferror@plt+0x84b8>
  409c08:	cmp	w19, #0xfff
  409c0c:	b.le	409c50 <ferror@plt+0x84d0>
  409c10:	eor	w0, w19, #0xf000
  409c14:	cmp	w0, #0x7f
  409c18:	b.le	409c98 <ferror@plt+0x8518>
  409c1c:	cmp	w23, #0x1
  409c20:	mov	w0, #0x1                   	// #1
  409c24:	b.ne	409cb8 <ferror@plt+0x8538>  // b.any
  409c28:	cmp	w0, #0x0
  409c2c:	eor	w0, w19, #0xf000
  409c30:	ccmp	w20, #0x1, #0x0, ne  // ne = any
  409c34:	csel	w19, w0, w19, eq  // eq = none
  409c38:	mov	w0, w19
  409c3c:	ldp	x19, x20, [sp, #16]
  409c40:	ldp	x21, x22, [sp, #32]
  409c44:	ldp	x23, x24, [sp, #48]
  409c48:	ldp	x29, x30, [sp], #64
  409c4c:	ret
  409c50:	cbz	w23, 409c38 <ferror@plt+0x84b8>
  409c54:	cmp	w23, #0x1
  409c58:	mov	w1, w19
  409c5c:	cset	w21, eq  // eq = none
  409c60:	mov	x0, x22
  409c64:	bl	409410 <ferror@plt+0x7c90>
  409c68:	mov	x1, x0
  409c6c:	cbz	x0, 409c80 <ferror@plt+0x8500>
  409c70:	mov	w2, w23
  409c74:	mov	x0, x22
  409c78:	bl	409558 <ferror@plt+0x7dd8>
  409c7c:	mov	w19, w0
  409c80:	cmp	w21, #0x0
  409c84:	ccmp	w24, #0xb, #0x0, ne  // ne = any
  409c88:	b.eq	409ca0 <ferror@plt+0x8520>  // b.none
  409c8c:	cmp	w19, #0xfff
  409c90:	cset	w0, gt
  409c94:	b	409c28 <ferror@plt+0x84a8>
  409c98:	mov	w19, w0
  409c9c:	b	409c38 <ferror@plt+0x84b8>
  409ca0:	eor	w0, w19, #0xf000
  409ca4:	cmp	w0, #0xff
  409ca8:	b.gt	409c8c <ferror@plt+0x850c>
  409cac:	mov	w19, #0xb00                 	// #2816
  409cb0:	orr	w19, w0, w19
  409cb4:	b	409c8c <ferror@plt+0x850c>
  409cb8:	mov	w1, w19
  409cbc:	mov	x0, x22
  409cc0:	bl	409410 <ferror@plt+0x7c90>
  409cc4:	mov	x1, x0
  409cc8:	cbnz	x0, 409c70 <ferror@plt+0x84f0>
  409ccc:	b	409c8c <ferror@plt+0x850c>
  409cd0:	cmp	wzr, w1, lsr #8
  409cd4:	b.ne	409cf8 <ferror@plt+0x8578>  // b.any
  409cd8:	ldr	w2, [x0]
  409cdc:	cmp	w1, #0x7f
  409ce0:	and	w2, w2, #0x10
  409ce4:	ccmp	w2, #0x0, #0x4, gt
  409ce8:	b.ne	409d10 <ferror@plt+0x8590>  // b.any
  409cec:	mov	w0, #0xb00                 	// #2816
  409cf0:	orr	w0, w1, w0
  409cf4:	ret
  409cf8:	eor	w2, w1, #0xf000
  409cfc:	cmp	w2, #0xff
  409d00:	b.gt	409d10 <ferror@plt+0x8590>
  409d04:	mov	w1, #0xb00                 	// #2816
  409d08:	orr	w0, w2, w1
  409d0c:	ret
  409d10:	mov	w2, #0xffffffff            	// #-1
  409d14:	b	409bb8 <ferror@plt+0x8438>
  409d18:	stp	x29, x30, [sp, #-96]!
  409d1c:	mov	x2, x5
  409d20:	mov	w1, #0x1                   	// #1
  409d24:	mov	x29, sp
  409d28:	ldp	x4, x5, [x6]
  409d2c:	stp	x4, x5, [sp, #32]
  409d30:	add	x3, sp, #0x20
  409d34:	ldp	x4, x5, [x6, #16]
  409d38:	str	x19, [sp, #16]
  409d3c:	mov	x19, x0
  409d40:	stp	x4, x5, [sp, #48]
  409d44:	bl	401540 <__vfprintf_chk@plt>
  409d48:	mov	x1, x19
  409d4c:	mov	w0, #0xa                   	// #10
  409d50:	ldr	x19, [sp, #16]
  409d54:	ldp	x29, x30, [sp], #96
  409d58:	b	401460 <fputc@plt>
  409d5c:	nop
  409d60:	stp	x29, x30, [sp, #-224]!
  409d64:	mov	x29, sp
  409d68:	str	q0, [sp, #80]
  409d6c:	str	q1, [sp, #96]
  409d70:	ldr	x8, [x0]
  409d74:	str	q2, [sp, #112]
  409d78:	str	q3, [sp, #128]
  409d7c:	str	q4, [sp, #144]
  409d80:	str	q5, [sp, #160]
  409d84:	str	q6, [sp, #176]
  409d88:	str	q7, [sp, #192]
  409d8c:	stp	x6, x7, [sp, #208]
  409d90:	cbz	x8, 409dcc <ferror@plt+0x864c>
  409d94:	add	x6, sp, #0xe0
  409d98:	stp	x6, x6, [sp, #48]
  409d9c:	add	x10, sp, #0xd0
  409da0:	mov	w9, #0xfffffff0            	// #-16
  409da4:	mov	w7, #0xffffff80            	// #-128
  409da8:	str	x10, [sp, #64]
  409dac:	add	x6, sp, #0x10
  409db0:	stp	w9, w7, [sp, #72]
  409db4:	ldp	x10, x11, [sp, #48]
  409db8:	ldr	x0, [x0, #8]
  409dbc:	stp	x10, x11, [sp, #16]
  409dc0:	ldp	x10, x11, [sp, #64]
  409dc4:	stp	x10, x11, [sp, #32]
  409dc8:	blr	x8
  409dcc:	ldp	x29, x30, [sp], #224
  409dd0:	ret
  409dd4:	nop
  409dd8:	cbz	x0, 409de4 <ferror@plt+0x8664>
  409ddc:	ldr	x0, [x0]
  409de0:	ret
  409de4:	mov	x0, #0x0                   	// #0
  409de8:	ret
  409dec:	nop
  409df0:	mov	x3, x0
  409df4:	cbz	x0, 409e04 <ferror@plt+0x8684>
  409df8:	mov	w0, #0x0                   	// #0
  409dfc:	stp	x1, x2, [x3]
  409e00:	ret
  409e04:	mov	w0, #0xffffffff            	// #-1
  409e08:	ret
  409e0c:	nop
  409e10:	cbz	x0, 409e1c <ferror@plt+0x869c>
  409e14:	ldr	x0, [x0, #8]
  409e18:	ret
  409e1c:	mov	x0, #0x0                   	// #0
  409e20:	ret
  409e24:	nop
  409e28:	mov	x2, x0
  409e2c:	cbz	x0, 409e3c <ferror@plt+0x86bc>
  409e30:	mov	w0, #0x0                   	// #0
  409e34:	str	x1, [x2, #8]
  409e38:	ret
  409e3c:	mov	w0, #0xffffffff            	// #-1
  409e40:	ret
  409e44:	nop
  409e48:	cbz	x0, 409e54 <ferror@plt+0x86d4>
  409e4c:	ldr	w0, [x0, #16]
  409e50:	ret
  409e54:	mov	w0, #0xffffffff            	// #-1
  409e58:	ret
  409e5c:	nop
  409e60:	mov	x2, x0
  409e64:	cbz	x0, 409e74 <ferror@plt+0x86f4>
  409e68:	mov	w0, #0x0                   	// #0
  409e6c:	str	w1, [x2, #16]
  409e70:	ret
  409e74:	mov	w0, #0xffffffff            	// #-1
  409e78:	ret
  409e7c:	nop
  409e80:	stp	x29, x30, [sp, #-32]!
  409e84:	mov	x1, #0x18                  	// #24
  409e88:	mov	x0, #0x1                   	// #1
  409e8c:	mov	x29, sp
  409e90:	str	x19, [sp, #16]
  409e94:	bl	401550 <calloc@plt>
  409e98:	mov	x19, x0
  409e9c:	cbz	x0, 409ec4 <ferror@plt+0x8744>
  409ea0:	adrp	x2, 432000 <ferror@plt+0x30880>
  409ea4:	adrp	x1, 409000 <ferror@plt+0x7880>
  409ea8:	add	x1, x1, #0xd18
  409eac:	ldr	x2, [x2, #3992]
  409eb0:	ldr	x2, [x2]
  409eb4:	bl	409df0 <ferror@plt+0x8670>
  409eb8:	mov	x0, x19
  409ebc:	mov	w1, #0x3                   	// #3
  409ec0:	bl	409e60 <ferror@plt+0x86e0>
  409ec4:	mov	x0, x19
  409ec8:	ldr	x19, [sp, #16]
  409ecc:	ldp	x29, x30, [sp], #32
  409ed0:	ret
  409ed4:	nop
  409ed8:	cbz	x0, 409ef4 <ferror@plt+0x8774>
  409edc:	stp	x29, x30, [sp, #-16]!
  409ee0:	mov	x29, sp
  409ee4:	bl	401670 <free@plt>
  409ee8:	mov	x0, #0x0                   	// #0
  409eec:	ldp	x29, x30, [sp], #16
  409ef0:	ret
  409ef4:	mov	x0, #0x0                   	// #0
  409ef8:	ret
  409efc:	nop
  409f00:	stp	x29, x30, [sp, #-256]!
  409f04:	mov	x29, sp
  409f08:	stp	x19, x20, [sp, #16]
  409f0c:	mov	x19, x1
  409f10:	stp	x21, x22, [sp, #32]
  409f14:	add	x22, x1, #0x18
  409f18:	mov	x21, x0
  409f1c:	bl	401400 <strlen@plt>
  409f20:	mov	x20, x0
  409f24:	mov	x0, x22
  409f28:	bl	401400 <strlen@plt>
  409f2c:	add	x0, x20, x0
  409f30:	add	x0, x0, #0x2
  409f34:	bl	4014b0 <malloc@plt>
  409f38:	cbz	x0, 409ff4 <ferror@plt+0x8874>
  409f3c:	mov	x4, x21
  409f40:	mov	x5, x22
  409f44:	adrp	x3, 416000 <ferror@plt+0x14880>
  409f48:	add	x3, x3, #0x60
  409f4c:	mov	x2, #0xffffffffffffffff    	// #-1
  409f50:	mov	x20, x0
  409f54:	mov	w1, #0x1                   	// #1
  409f58:	bl	401420 <__sprintf_chk@plt>
  409f5c:	mov	x0, x20
  409f60:	adrp	x1, 410000 <ferror@plt+0xe880>
  409f64:	add	x1, x1, #0xe88
  409f68:	bl	4014e0 <popen@plt>
  409f6c:	ldr	w1, [x19, #8]
  409f70:	mov	x21, x0
  409f74:	str	x21, [x19, #16]
  409f78:	mov	x0, x20
  409f7c:	orr	w1, w1, #0x2
  409f80:	str	w1, [x19, #8]
  409f84:	bl	401670 <free@plt>
  409f88:	mov	w0, #0x0                   	// #0
  409f8c:	cbz	x21, 409fa0 <ferror@plt+0x8820>
  409f90:	ldp	x19, x20, [sp, #16]
  409f94:	ldp	x21, x22, [sp, #32]
  409f98:	ldp	x29, x30, [sp], #256
  409f9c:	ret
  409fa0:	bl	401730 <__errno_location@plt>
  409fa4:	ldr	w0, [x0]
  409fa8:	add	x21, sp, #0x38
  409fac:	mov	x2, #0xc8                  	// #200
  409fb0:	mov	x1, x21
  409fb4:	bl	401440 <__xpg_strerror_r@plt>
  409fb8:	ldr	x0, [x19]
  409fbc:	ldr	w1, [x0, #16]
  409fc0:	cmp	w1, #0x2
  409fc4:	b.le	409ff4 <ferror@plt+0x8874>
  409fc8:	adrp	x5, 416000 <ferror@plt+0x14880>
  409fcc:	adrp	x4, 416000 <ferror@plt+0x14880>
  409fd0:	adrp	x2, 416000 <ferror@plt+0x14880>
  409fd4:	mov	x7, x21
  409fd8:	mov	x6, x20
  409fdc:	add	x5, x5, #0x68
  409fe0:	add	x4, x4, #0x190
  409fe4:	add	x2, x2, #0x78
  409fe8:	mov	w3, #0x7b                  	// #123
  409fec:	mov	w1, #0x3                   	// #3
  409ff0:	bl	409d60 <ferror@plt+0x85e0>
  409ff4:	mov	w0, #0xffffffff            	// #-1
  409ff8:	b	409f90 <ferror@plt+0x8810>
  409ffc:	nop
  40a000:	stp	x29, x30, [sp, #-400]!
  40a004:	mov	x29, sp
  40a008:	stp	x21, x22, [sp, #32]
  40a00c:	mov	x22, x0
  40a010:	add	x2, sp, #0x48
  40a014:	str	x23, [sp, #48]
  40a018:	add	x23, x22, #0x18
  40a01c:	mov	x1, x23
  40a020:	mov	w0, #0x0                   	// #0
  40a024:	bl	401750 <__xstat@plt>
  40a028:	cmn	w0, #0x1
  40a02c:	b.eq	40a0f4 <ferror@plt+0x8974>  // b.none
  40a030:	ldr	w0, [sp, #88]
  40a034:	and	w0, w0, #0xf000
  40a038:	cmp	w0, #0x8, lsl #12
  40a03c:	b.ne	40a0f4 <ferror@plt+0x8974>  // b.any
  40a040:	mov	x0, x23
  40a044:	mov	w1, #0x4                   	// #4
  40a048:	bl	4015f0 <access@plt>
  40a04c:	cmn	w0, #0x1
  40a050:	b.eq	40a0f4 <ferror@plt+0x8974>  // b.none
  40a054:	mov	x0, x23
  40a058:	mov	w1, #0x2e                  	// #46
  40a05c:	bl	4015c0 <strrchr@plt>
  40a060:	mov	x21, x0
  40a064:	cbz	x0, 40a098 <ferror@plt+0x8918>
  40a068:	stp	x19, x20, [sp, #16]
  40a06c:	adrp	x19, 433000 <ferror@plt+0x31880>
  40a070:	add	x19, x19, #0x2d0
  40a074:	b	40a08c <ferror@plt+0x890c>
  40a078:	ldr	x1, [x19]
  40a07c:	mov	x0, x21
  40a080:	add	x19, x19, #0x10
  40a084:	bl	401630 <strcmp@plt>
  40a088:	cbz	w0, 40a0d4 <ferror@plt+0x8954>
  40a08c:	ldr	x20, [x19, #8]
  40a090:	cbnz	x20, 40a078 <ferror@plt+0x88f8>
  40a094:	ldp	x19, x20, [sp, #16]
  40a098:	adrp	x1, 410000 <ferror@plt+0xe880>
  40a09c:	ldr	w2, [x22, #8]
  40a0a0:	add	x1, x1, #0xe88
  40a0a4:	mov	x0, x23
  40a0a8:	and	w2, w2, #0xfffffffd
  40a0ac:	str	w2, [x22, #8]
  40a0b0:	bl	4014a0 <fopen@plt>
  40a0b4:	mov	x1, x0
  40a0b8:	str	x1, [x22, #16]
  40a0bc:	mov	w0, #0x0                   	// #0
  40a0c0:	cbz	x1, 40a0fc <ferror@plt+0x897c>
  40a0c4:	ldp	x21, x22, [sp, #32]
  40a0c8:	ldr	x23, [sp, #48]
  40a0cc:	ldp	x29, x30, [sp], #400
  40a0d0:	ret
  40a0d4:	mov	x1, x22
  40a0d8:	mov	x0, x20
  40a0dc:	bl	409f00 <ferror@plt+0x8780>
  40a0e0:	ldp	x19, x20, [sp, #16]
  40a0e4:	ldp	x21, x22, [sp, #32]
  40a0e8:	ldr	x23, [sp, #48]
  40a0ec:	ldp	x29, x30, [sp], #400
  40a0f0:	ret
  40a0f4:	mov	w0, #0xffffffff            	// #-1
  40a0f8:	b	40a0c4 <ferror@plt+0x8944>
  40a0fc:	stp	x19, x20, [sp, #16]
  40a100:	bl	401730 <__errno_location@plt>
  40a104:	ldr	w0, [x0]
  40a108:	add	x19, sp, #0xc8
  40a10c:	mov	x2, #0xc8                  	// #200
  40a110:	mov	x1, x19
  40a114:	bl	401440 <__xpg_strerror_r@plt>
  40a118:	ldr	x0, [x22]
  40a11c:	ldr	w1, [x0, #16]
  40a120:	cmp	w1, #0x2
  40a124:	b.gt	40a134 <ferror@plt+0x89b4>
  40a128:	mov	w0, #0xffffffff            	// #-1
  40a12c:	ldp	x19, x20, [sp, #16]
  40a130:	b	40a0c4 <ferror@plt+0x8944>
  40a134:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a138:	add	x4, x4, #0x190
  40a13c:	mov	x7, x19
  40a140:	mov	x6, x23
  40a144:	add	x4, x4, #0x10
  40a148:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a14c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a150:	add	x5, x5, #0x88
  40a154:	add	x2, x2, #0x78
  40a158:	mov	w3, #0x9c                  	// #156
  40a15c:	mov	w1, #0x3                   	// #3
  40a160:	bl	409d60 <ferror@plt+0x85e0>
  40a164:	b	40a128 <ferror@plt+0x89a8>
  40a168:	sub	sp, sp, #0x1a0
  40a16c:	stp	x29, x30, [sp, #16]
  40a170:	add	x29, sp, #0x10
  40a174:	stp	x19, x20, [sp, #32]
  40a178:	mov	x19, x0
  40a17c:	stp	x3, x0, [sp, #184]
  40a180:	ldr	w0, [x4, #8]
  40a184:	stp	x25, x26, [sp, #80]
  40a188:	mov	x26, x1
  40a18c:	and	w0, w0, #0xfffffffd
  40a190:	str	w0, [x4, #8]
  40a194:	mov	x0, x1
  40a198:	str	xzr, [x4, #16]
  40a19c:	str	w2, [sp, #148]
  40a1a0:	str	x4, [sp, #160]
  40a1a4:	bl	401400 <strlen@plt>
  40a1a8:	mov	w1, #0x2f                  	// #47
  40a1ac:	str	x0, [sp, #128]
  40a1b0:	mov	x0, x19
  40a1b4:	bl	4016b0 <strchr@plt>
  40a1b8:	str	x0, [sp, #120]
  40a1bc:	cbz	x0, 40a684 <ferror@plt+0x8f04>
  40a1c0:	sub	x1, x0, x19
  40a1c4:	mov	x0, x19
  40a1c8:	bl	4016a0 <strndup@plt>
  40a1cc:	str	x0, [sp, #152]
  40a1d0:	cbz	x0, 40a7dc <ferror@plt+0x905c>
  40a1d4:	adrp	x3, 432000 <ferror@plt+0x30880>
  40a1d8:	add	x1, sp, #0xd0
  40a1dc:	mov	x0, x26
  40a1e0:	mov	x2, #0x0                   	// #0
  40a1e4:	ldr	x3, [x3, #4000]
  40a1e8:	str	xzr, [sp, #208]
  40a1ec:	bl	401690 <scandir@plt>
  40a1f0:	str	w0, [sp, #176]
  40a1f4:	tbnz	w0, #31, 40a75c <ferror@plt+0x8fdc>
  40a1f8:	ldr	w0, [sp, #176]
  40a1fc:	stp	x23, x24, [sp, #64]
  40a200:	sub	w23, w0, #0x1
  40a204:	add	x23, x23, #0x1
  40a208:	mov	w0, #0xffffffff            	// #-1
  40a20c:	stp	x27, x28, [sp, #96]
  40a210:	adrp	x27, 416000 <ferror@plt+0x14880>
  40a214:	add	x28, sp, #0xd8
  40a218:	add	x27, x27, #0xb8
  40a21c:	lsl	x23, x23, #3
  40a220:	stp	x21, x22, [sp, #48]
  40a224:	str	wzr, [sp, #172]
  40a228:	str	w0, [sp, #180]
  40a22c:	mov	w0, #0x1                   	// #1
  40a230:	str	w0, [sp, #168]
  40a234:	str	xzr, [sp, #200]
  40a238:	ldr	w0, [sp, #176]
  40a23c:	cbz	w0, 40a488 <ferror@plt+0x8d08>
  40a240:	ldr	w0, [sp, #172]
  40a244:	mov	x19, #0x0                   	// #0
  40a248:	str	w0, [sp, #144]
  40a24c:	b	40a274 <ferror@plt+0x8af4>
  40a250:	ldrb	w1, [x21, #19]
  40a254:	cmp	w1, #0x2e
  40a258:	b.ne	40a45c <ferror@plt+0x8cdc>  // b.any
  40a25c:	ldrb	w1, [x24, #1]
  40a260:	cbnz	w1, 40a45c <ferror@plt+0x8cdc>
  40a264:	nop
  40a268:	add	x19, x19, #0x8
  40a26c:	cmp	x23, x19
  40a270:	b.eq	40a488 <ferror@plt+0x8d08>  // b.none
  40a274:	ldr	x20, [sp, #208]
  40a278:	ldr	x21, [x20, x19]
  40a27c:	add	x24, x21, #0x13
  40a280:	mov	x0, x24
  40a284:	bl	401400 <strlen@plt>
  40a288:	cmp	x0, #0x2
  40a28c:	b.ls	40a250 <ferror@plt+0x8ad0>  // b.plast
  40a290:	ldr	x1, [sp, #128]
  40a294:	add	x2, x1, #0x2
  40a298:	add	x2, x2, x0
  40a29c:	cmp	x2, #0x1, lsl #12
  40a2a0:	b.hi	40a268 <ferror@plt+0x8ae8>  // b.pmore
  40a2a4:	ldp	w25, w0, [sp, #144]
  40a2a8:	cmp	w0, #0x0
  40a2ac:	ldr	x0, [sp, #120]
  40a2b0:	cset	w21, ne  // ne = any
  40a2b4:	cbz	x0, 40a520 <ferror@plt+0x8da0>
  40a2b8:	ldr	x1, [sp, #152]
  40a2bc:	mov	x0, x24
  40a2c0:	str	x2, [sp, #136]
  40a2c4:	bl	401630 <strcmp@plt>
  40a2c8:	ldr	x2, [sp, #136]
  40a2cc:	cbnz	w0, 40a508 <ferror@plt+0x8d88>
  40a2d0:	mov	w0, #0x1                   	// #1
  40a2d4:	str	w0, [sp, #136]
  40a2d8:	mov	x0, x2
  40a2dc:	bl	4014b0 <malloc@plt>
  40a2e0:	mov	x22, x0
  40a2e4:	cbz	x0, 40a7d0 <ferror@plt+0x9050>
  40a2e8:	mov	x5, x24
  40a2ec:	mov	x4, x26
  40a2f0:	mov	x3, x27
  40a2f4:	mov	x2, #0xffffffffffffffff    	// #-1
  40a2f8:	mov	w1, #0x1                   	// #1
  40a2fc:	bl	401420 <__sprintf_chk@plt>
  40a300:	mov	x2, x28
  40a304:	mov	x1, x22
  40a308:	mov	w0, #0x0                   	// #0
  40a30c:	bl	401750 <__xstat@plt>
  40a310:	cbnz	w0, 40a324 <ferror@plt+0x8ba4>
  40a314:	ldr	w0, [sp, #232]
  40a318:	and	w0, w0, #0xf000
  40a31c:	cmp	w0, #0x4, lsl #12
  40a320:	b.eq	40a538 <ferror@plt+0x8db8>  // b.none
  40a324:	mov	x0, x22
  40a328:	bl	401670 <free@plt>
  40a32c:	ldr	w0, [sp, #168]
  40a330:	cbz	w0, 40a580 <ferror@plt+0x8e00>
  40a334:	ldr	x0, [sp, #120]
  40a338:	cmp	x0, #0x0
  40a33c:	ccmp	w25, #0x0, #0x0, eq  // eq = none
  40a340:	b.ne	40a268 <ferror@plt+0x8ae8>  // b.any
  40a344:	ldr	x1, [sp, #208]
  40a348:	mov	x5, x26
  40a34c:	ldr	x0, [sp, #160]
  40a350:	mov	x4, x27
  40a354:	ldr	x6, [x1, x19]
  40a358:	add	x20, x0, #0x18
  40a35c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a360:	mov	w2, #0x1                   	// #1
  40a364:	add	x6, x6, #0x13
  40a368:	mov	x1, #0x1000                	// #4096
  40a36c:	mov	x0, x20
  40a370:	bl	401480 <__snprintf_chk@plt>
  40a374:	mov	x2, x28
  40a378:	mov	x1, x20
  40a37c:	mov	w0, #0x0                   	// #0
  40a380:	bl	401750 <__xstat@plt>
  40a384:	cbnz	w0, 40a268 <ferror@plt+0x8ae8>
  40a388:	ldr	w0, [sp, #232]
  40a38c:	and	w0, w0, #0xf000
  40a390:	cmp	w0, #0x8, lsl #12
  40a394:	b.ne	40a268 <ferror@plt+0x8ae8>  // b.any
  40a398:	ldr	x0, [sp, #208]
  40a39c:	ldr	x1, [sp, #192]
  40a3a0:	ldr	x0, [x0, x19]
  40a3a4:	mov	x2, x1
  40a3a8:	ldrb	w1, [x1]
  40a3ac:	add	x20, x0, #0x13
  40a3b0:	ldrb	w0, [x0, #19]
  40a3b4:	cbnz	w0, 40a3c8 <ferror@plt+0x8c48>
  40a3b8:	b	40a3d0 <ferror@plt+0x8c50>
  40a3bc:	ldrb	w0, [x20, #1]!
  40a3c0:	ldrb	w1, [x2, #1]!
  40a3c4:	cbz	w0, 40a3d0 <ferror@plt+0x8c50>
  40a3c8:	cmp	w1, w0
  40a3cc:	b.eq	40a3bc <ferror@plt+0x8c3c>  // b.none
  40a3d0:	cbnz	w1, 40a268 <ferror@plt+0x8ae8>
  40a3d4:	ldr	x22, [sp, #184]
  40a3d8:	ldr	x21, [x22]
  40a3dc:	cbz	x21, 40a268 <ferror@plt+0x8ae8>
  40a3e0:	adrp	x0, 433000 <ferror@plt+0x31880>
  40a3e4:	add	x0, x0, #0x2d0
  40a3e8:	mov	x1, x21
  40a3ec:	mov	w25, #0x0                   	// #0
  40a3f0:	ldr	x0, [x0, #8]
  40a3f4:	str	x0, [sp, #136]
  40a3f8:	mov	x0, x20
  40a3fc:	bl	401630 <strcmp@plt>
  40a400:	cbz	w0, 40a440 <ferror@plt+0x8cc0>
  40a404:	mov	x0, x21
  40a408:	bl	401400 <strlen@plt>
  40a40c:	mov	x1, x21
  40a410:	mov	x21, x0
  40a414:	mov	x2, x21
  40a418:	mov	x0, x20
  40a41c:	bl	4014f0 <strncmp@plt>
  40a420:	cbz	w0, 40a5ac <ferror@plt+0x8e2c>
  40a424:	add	w25, w25, #0x1
  40a428:	ldr	x21, [x22, w25, uxtw #3]
  40a42c:	cbz	x21, 40a268 <ferror@plt+0x8ae8>
  40a430:	mov	x1, x21
  40a434:	mov	x0, x20
  40a438:	bl	401630 <strcmp@plt>
  40a43c:	cbnz	w0, 40a404 <ferror@plt+0x8c84>
  40a440:	ldr	w0, [sp, #180]
  40a444:	cmp	w0, w25
  40a448:	b.ls	40a5f4 <ferror@plt+0x8e74>  // b.plast
  40a44c:	str	wzr, [sp, #168]
  40a450:	str	w25, [sp, #180]
  40a454:	str	xzr, [sp, #200]
  40a458:	b	40a268 <ferror@plt+0x8ae8>
  40a45c:	ldrb	w1, [x21, #19]
  40a460:	cmp	w1, #0x2e
  40a464:	b.ne	40a290 <ferror@plt+0x8b10>  // b.any
  40a468:	ldrb	w1, [x24, #1]
  40a46c:	cmp	w1, #0x2e
  40a470:	b.ne	40a290 <ferror@plt+0x8b10>  // b.any
  40a474:	ldrb	w1, [x24, #2]
  40a478:	cbnz	w1, 40a290 <ferror@plt+0x8b10>
  40a47c:	add	x19, x19, #0x8
  40a480:	cmp	x23, x19
  40a484:	b.ne	40a274 <ferror@plt+0x8af4>  // b.any
  40a488:	ldr	w1, [sp, #172]
  40a48c:	ldr	w0, [sp, #180]
  40a490:	eor	w19, w1, #0x1
  40a494:	cmn	w0, #0x1
  40a498:	eor	w0, w1, #0x1
  40a49c:	csel	w0, w0, wzr, ne  // ne = any
  40a4a0:	cbnz	w0, 40a5fc <ferror@plt+0x8e7c>
  40a4a4:	ldr	w0, [sp, #148]
  40a4a8:	cmp	w0, #0x0
  40a4ac:	mov	w0, #0x1                   	// #1
  40a4b0:	str	w0, [sp, #172]
  40a4b4:	cset	w0, gt
  40a4b8:	tst	w0, w19
  40a4bc:	b.ne	40a238 <ferror@plt+0x8ab8>  // b.any
  40a4c0:	ldr	x20, [sp, #208]
  40a4c4:	cbz	x20, 40a74c <ferror@plt+0x8fcc>
  40a4c8:	ldr	w0, [sp, #176]
  40a4cc:	cbnz	w0, 40a588 <ferror@plt+0x8e08>
  40a4d0:	ldp	x21, x22, [sp, #48]
  40a4d4:	ldp	x23, x24, [sp, #64]
  40a4d8:	ldp	x27, x28, [sp, #96]
  40a4dc:	mov	x0, x20
  40a4e0:	bl	401670 <free@plt>
  40a4e4:	ldr	x0, [sp, #152]
  40a4e8:	cbz	x0, 40a4f0 <ferror@plt+0x8d70>
  40a4ec:	bl	401670 <free@plt>
  40a4f0:	ldr	w0, [sp, #168]
  40a4f4:	ldp	x29, x30, [sp, #16]
  40a4f8:	ldp	x19, x20, [sp, #32]
  40a4fc:	ldp	x25, x26, [sp, #80]
  40a500:	add	sp, sp, #0x1a0
  40a504:	ret
  40a508:	ldr	w0, [sp, #144]
  40a50c:	ands	w25, w0, w21
  40a510:	b.eq	40a268 <ferror@plt+0x8ae8>  // b.none
  40a514:	mov	w21, w25
  40a518:	str	wzr, [sp, #136]
  40a51c:	b	40a2d8 <ferror@plt+0x8b58>
  40a520:	ldr	w0, [sp, #144]
  40a524:	ands	w21, w0, w21
  40a528:	b.eq	40a334 <ferror@plt+0x8bb4>  // b.none
  40a52c:	mov	w25, w21
  40a530:	str	wzr, [sp, #136]
  40a534:	b	40a2d8 <ferror@plt+0x8b58>
  40a538:	ldr	w0, [sp, #136]
  40a53c:	cbnz	w0, 40a660 <ferror@plt+0x8ee0>
  40a540:	ldr	w0, [sp, #168]
  40a544:	cmp	w0, #0x0
  40a548:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  40a54c:	b.eq	40a324 <ferror@plt+0x8ba4>  // b.none
  40a550:	ldr	w0, [sp, #148]
  40a554:	mov	x1, x22
  40a558:	ldr	x4, [sp, #160]
  40a55c:	sub	w2, w0, #0x1
  40a560:	ldp	x3, x0, [sp, #184]
  40a564:	bl	40a168 <ferror@plt+0x89e8>
  40a568:	str	w0, [sp, #168]
  40a56c:	mov	x0, x22
  40a570:	bl	401670 <free@plt>
  40a574:	ldr	w0, [sp, #168]
  40a578:	cbnz	w0, 40a334 <ferror@plt+0x8bb4>
  40a57c:	nop
  40a580:	ldr	x20, [sp, #208]
  40a584:	cbz	x20, 40a74c <ferror@plt+0x8fcc>
  40a588:	ldr	w21, [sp, #176]
  40a58c:	mov	x19, #0x0                   	// #0
  40a590:	ldr	x0, [x20, x19, lsl #3]
  40a594:	add	x19, x19, #0x1
  40a598:	bl	401670 <free@plt>
  40a59c:	cmp	w21, w19
  40a5a0:	ldr	x20, [sp, #208]
  40a5a4:	b.gt	40a590 <ferror@plt+0x8e10>
  40a5a8:	b	40a4d0 <ferror@plt+0x8d50>
  40a5ac:	ldr	x0, [sp, #136]
  40a5b0:	cbz	x0, 40a424 <ferror@plt+0x8ca4>
  40a5b4:	adrp	x0, 433000 <ferror@plt+0x31880>
  40a5b8:	add	x21, x20, x21
  40a5bc:	add	x24, x0, #0x2d0
  40a5c0:	b	40a5d0 <ferror@plt+0x8e50>
  40a5c4:	ldr	x0, [x24, #24]
  40a5c8:	add	x24, x24, #0x10
  40a5cc:	cbz	x0, 40a424 <ferror@plt+0x8ca4>
  40a5d0:	ldr	x1, [x24]
  40a5d4:	mov	x0, x21
  40a5d8:	bl	401630 <strcmp@plt>
  40a5dc:	cbnz	w0, 40a5c4 <ferror@plt+0x8e44>
  40a5e0:	ldr	w0, [sp, #180]
  40a5e4:	cmp	w0, w25
  40a5e8:	b.ls	40a5f4 <ferror@plt+0x8e74>  // b.plast
  40a5ec:	str	w25, [sp, #180]
  40a5f0:	str	x24, [sp, #200]
  40a5f4:	str	wzr, [sp, #168]
  40a5f8:	b	40a268 <ferror@plt+0x8ae8>
  40a5fc:	ldr	w1, [sp, #180]
  40a600:	ldr	x0, [sp, #184]
  40a604:	ldr	x21, [sp, #200]
  40a608:	ldr	x22, [sp, #160]
  40a60c:	ldr	x7, [x0, w1, uxtw #3]
  40a610:	add	x20, x22, #0x18
  40a614:	cbz	x21, 40a68c <ferror@plt+0x8f0c>
  40a618:	ldr	x6, [sp, #192]
  40a61c:	mov	x1, #0x1000                	// #4096
  40a620:	ldr	x0, [x21]
  40a624:	str	x0, [sp]
  40a628:	mov	x5, x26
  40a62c:	mov	x0, x20
  40a630:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a634:	mov	x3, #0xffffffffffffffff    	// #-1
  40a638:	add	x4, x4, #0xc0
  40a63c:	mov	w2, #0x1                   	// #1
  40a640:	bl	401480 <__snprintf_chk@plt>
  40a644:	ldr	x0, [x21, #8]
  40a648:	mov	x1, x22
  40a64c:	bl	409f00 <ferror@plt+0x8780>
  40a650:	tbz	w0, #31, 40a4a4 <ferror@plt+0x8d24>
  40a654:	mov	w0, #0xffffffff            	// #-1
  40a658:	str	w0, [sp, #168]
  40a65c:	b	40a4c0 <ferror@plt+0x8d40>
  40a660:	ldr	x4, [sp, #160]
  40a664:	mov	x1, x22
  40a668:	ldr	x3, [sp, #184]
  40a66c:	mov	w2, #0x0                   	// #0
  40a670:	ldr	x0, [sp, #120]
  40a674:	add	x0, x0, #0x1
  40a678:	bl	40a168 <ferror@plt+0x89e8>
  40a67c:	str	w0, [sp, #168]
  40a680:	b	40a540 <ferror@plt+0x8dc0>
  40a684:	str	xzr, [sp, #152]
  40a688:	b	40a1d4 <ferror@plt+0x8a54>
  40a68c:	ldr	x6, [sp, #192]
  40a690:	adrp	x0, 416000 <ferror@plt+0x14880>
  40a694:	add	x0, x0, #0x368
  40a698:	str	x0, [sp]
  40a69c:	mov	x5, x26
  40a6a0:	mov	x3, #0xffffffffffffffff    	// #-1
  40a6a4:	mov	w2, #0x1                   	// #1
  40a6a8:	mov	x1, #0x1000                	// #4096
  40a6ac:	mov	x0, x20
  40a6b0:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a6b4:	add	x4, x4, #0xc0
  40a6b8:	bl	401480 <__snprintf_chk@plt>
  40a6bc:	ldr	x21, [sp, #160]
  40a6c0:	mov	x0, x20
  40a6c4:	adrp	x1, 410000 <ferror@plt+0xe880>
  40a6c8:	add	x1, x1, #0xe88
  40a6cc:	ldr	w2, [x21, #8]
  40a6d0:	and	w2, w2, #0xfffffffd
  40a6d4:	str	w2, [x21, #8]
  40a6d8:	bl	4014a0 <fopen@plt>
  40a6dc:	str	x0, [x21, #16]
  40a6e0:	cbnz	x0, 40a4a4 <ferror@plt+0x8d24>
  40a6e4:	bl	401730 <__errno_location@plt>
  40a6e8:	ldr	w0, [x0]
  40a6ec:	add	x19, sp, #0xd8
  40a6f0:	mov	x2, #0xc8                  	// #200
  40a6f4:	mov	x1, x19
  40a6f8:	bl	401440 <__xpg_strerror_r@plt>
  40a6fc:	ldr	x0, [sp, #160]
  40a700:	ldr	x0, [x0]
  40a704:	ldr	w1, [x0, #16]
  40a708:	cmp	w1, #0x2
  40a70c:	b.le	40a654 <ferror@plt+0x8ed4>
  40a710:	mov	w8, #0xffffffff            	// #-1
  40a714:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a718:	add	x4, x4, #0x190
  40a71c:	mov	x7, x19
  40a720:	mov	x6, x20
  40a724:	add	x4, x4, #0x20
  40a728:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a72c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a730:	add	x5, x5, #0x88
  40a734:	add	x2, x2, #0x78
  40a738:	mov	w3, #0x160                 	// #352
  40a73c:	mov	w1, #0x3                   	// #3
  40a740:	str	w8, [sp, #168]
  40a744:	bl	409d60 <ferror@plt+0x85e0>
  40a748:	b	40a4c0 <ferror@plt+0x8d40>
  40a74c:	ldp	x21, x22, [sp, #48]
  40a750:	ldp	x23, x24, [sp, #64]
  40a754:	ldp	x27, x28, [sp, #96]
  40a758:	b	40a4e4 <ferror@plt+0x8d64>
  40a75c:	bl	401730 <__errno_location@plt>
  40a760:	ldr	w0, [x0]
  40a764:	add	x19, sp, #0xd8
  40a768:	mov	x2, #0xc8                  	// #200
  40a76c:	mov	x1, x19
  40a770:	bl	401440 <__xpg_strerror_r@plt>
  40a774:	ldr	x0, [sp, #160]
  40a778:	ldr	x0, [x0]
  40a77c:	ldr	w1, [x0, #16]
  40a780:	cmp	w1, #0x6
  40a784:	b.gt	40a79c <ferror@plt+0x901c>
  40a788:	ldr	x20, [sp, #208]
  40a78c:	mov	w0, #0xffffffff            	// #-1
  40a790:	str	w0, [sp, #168]
  40a794:	cbnz	x20, 40a4dc <ferror@plt+0x8d5c>
  40a798:	b	40a4e4 <ferror@plt+0x8d64>
  40a79c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a7a0:	add	x4, x4, #0x190
  40a7a4:	mov	x7, x19
  40a7a8:	mov	x6, x26
  40a7ac:	add	x4, x4, #0x20
  40a7b0:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a7b4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a7b8:	add	x5, x5, #0xa8
  40a7bc:	add	x2, x2, #0x78
  40a7c0:	mov	w3, #0x114                 	// #276
  40a7c4:	mov	w1, #0x7                   	// #7
  40a7c8:	bl	409d60 <ferror@plt+0x85e0>
  40a7cc:	b	40a788 <ferror@plt+0x9008>
  40a7d0:	mov	w0, #0xffffffff            	// #-1
  40a7d4:	str	w0, [sp, #168]
  40a7d8:	b	40a584 <ferror@plt+0x8e04>
  40a7dc:	bl	401730 <__errno_location@plt>
  40a7e0:	ldr	w0, [x0]
  40a7e4:	add	x19, sp, #0xd8
  40a7e8:	mov	x2, #0xc8                  	// #200
  40a7ec:	mov	x1, x19
  40a7f0:	bl	401440 <__xpg_strerror_r@plt>
  40a7f4:	ldr	x0, [sp, #160]
  40a7f8:	ldr	x0, [x0]
  40a7fc:	ldr	w1, [x0, #16]
  40a800:	cmp	w1, #0x2
  40a804:	b.gt	40a814 <ferror@plt+0x9094>
  40a808:	mov	w0, #0xffffffff            	// #-1
  40a80c:	str	w0, [sp, #168]
  40a810:	b	40a4f0 <ferror@plt+0x8d70>
  40a814:	mov	w7, #0xffffffff            	// #-1
  40a818:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a81c:	add	x4, x4, #0x190
  40a820:	mov	x6, x19
  40a824:	add	x4, x4, #0x20
  40a828:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a82c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a830:	add	x5, x5, #0x98
  40a834:	add	x2, x2, #0x78
  40a838:	mov	w3, #0x109                 	// #265
  40a83c:	mov	w1, #0x3                   	// #3
  40a840:	str	w7, [sp, #168]
  40a844:	bl	409d60 <ferror@plt+0x85e0>
  40a848:	b	40a4f0 <ferror@plt+0x8d70>
  40a84c:	nop
  40a850:	stp	x29, x30, [sp, #-32]!
  40a854:	mov	x1, #0x1018                	// #4120
  40a858:	mov	x29, sp
  40a85c:	stp	x19, x20, [sp, #16]
  40a860:	mov	x20, x0
  40a864:	mov	x0, #0x1                   	// #1
  40a868:	bl	401550 <calloc@plt>
  40a86c:	cbz	x0, 40a8b4 <ferror@plt+0x9134>
  40a870:	str	x20, [x0]
  40a874:	mov	x19, x0
  40a878:	cbz	x20, 40a88c <ferror@plt+0x910c>
  40a87c:	mov	x0, x19
  40a880:	ldp	x19, x20, [sp, #16]
  40a884:	ldp	x29, x30, [sp], #32
  40a888:	ret
  40a88c:	bl	409e80 <ferror@plt+0x8700>
  40a890:	str	x0, [x19]
  40a894:	cbz	x0, 40a8b4 <ferror@plt+0x9134>
  40a898:	ldr	w0, [x19, #8]
  40a89c:	orr	w0, w0, #0x1
  40a8a0:	str	w0, [x19, #8]
  40a8a4:	mov	x0, x19
  40a8a8:	ldp	x19, x20, [sp, #16]
  40a8ac:	ldp	x29, x30, [sp], #32
  40a8b0:	ret
  40a8b4:	mov	x19, #0x0                   	// #0
  40a8b8:	b	40a87c <ferror@plt+0x90fc>
  40a8bc:	nop
  40a8c0:	cmp	x0, #0x0
  40a8c4:	add	x0, x0, #0x18
  40a8c8:	csel	x0, x0, xzr, ne  // ne = any
  40a8cc:	ret
  40a8d0:	stp	x29, x30, [sp, #-16]!
  40a8d4:	mov	x2, #0x1000                	// #4096
  40a8d8:	add	x0, x0, #0x18
  40a8dc:	mov	x29, sp
  40a8e0:	bl	401710 <strncpy@plt>
  40a8e4:	mov	w0, #0x0                   	// #0
  40a8e8:	ldp	x29, x30, [sp], #16
  40a8ec:	ret
  40a8f0:	cbz	x0, 40a8fc <ferror@plt+0x917c>
  40a8f4:	ldr	x0, [x0, #16]
  40a8f8:	ret
  40a8fc:	mov	x0, #0x0                   	// #0
  40a900:	ret
  40a904:	nop
  40a908:	mov	x2, x0
  40a90c:	mov	w0, #0x0                   	// #0
  40a910:	str	x1, [x2, #16]
  40a914:	ret
  40a918:	cbz	x0, 40a95c <ferror@plt+0x91dc>
  40a91c:	stp	x29, x30, [sp, #-32]!
  40a920:	mov	x29, sp
  40a924:	str	x19, [sp, #16]
  40a928:	mov	x19, x0
  40a92c:	ldr	x0, [x0, #16]
  40a930:	cbz	x0, 40a948 <ferror@plt+0x91c8>
  40a934:	ldr	w1, [x19, #8]
  40a938:	tbnz	w1, #1, 40a954 <ferror@plt+0x91d4>
  40a93c:	bl	401490 <fclose@plt>
  40a940:	str	xzr, [x19, #16]
  40a944:	strb	wzr, [x19, #24]
  40a948:	ldr	x19, [sp, #16]
  40a94c:	ldp	x29, x30, [sp], #32
  40a950:	ret
  40a954:	bl	401720 <pclose@plt>
  40a958:	b	40a940 <ferror@plt+0x91c0>
  40a95c:	ret
  40a960:	cbz	x0, 40a9b4 <ferror@plt+0x9234>
  40a964:	stp	x29, x30, [sp, #-32]!
  40a968:	mov	x29, sp
  40a96c:	str	x19, [sp, #16]
  40a970:	mov	x19, x0
  40a974:	ldr	w0, [x0, #8]
  40a978:	tbnz	w0, #0, 40a994 <ferror@plt+0x9214>
  40a97c:	mov	x0, x19
  40a980:	bl	40a918 <ferror@plt+0x9198>
  40a984:	mov	x0, x19
  40a988:	ldr	x19, [sp, #16]
  40a98c:	ldp	x29, x30, [sp], #32
  40a990:	b	401670 <free@plt>
  40a994:	ldr	x0, [x19]
  40a998:	bl	409ed8 <ferror@plt+0x8758>
  40a99c:	mov	x0, x19
  40a9a0:	bl	40a918 <ferror@plt+0x9198>
  40a9a4:	mov	x0, x19
  40a9a8:	ldr	x19, [sp, #16]
  40a9ac:	ldp	x29, x30, [sp], #32
  40a9b0:	b	401670 <free@plt>
  40a9b4:	ret
  40a9b8:	stp	x29, x30, [sp, #-336]!
  40a9bc:	mov	x29, sp
  40a9c0:	stp	x19, x20, [sp, #16]
  40a9c4:	mov	x19, x0
  40a9c8:	ldr	x0, [x3, #16]
  40a9cc:	stp	x23, x24, [sp, #48]
  40a9d0:	mov	x23, x3
  40a9d4:	stp	x27, x28, [sp, #80]
  40a9d8:	str	x1, [sp, #112]
  40a9dc:	cbnz	x0, 40aca4 <ferror@plt+0x9524>
  40a9e0:	ldr	w0, [x3, #8]
  40a9e4:	mov	x1, x19
  40a9e8:	stp	x25, x26, [sp, #64]
  40a9ec:	add	x20, x3, #0x18
  40a9f0:	and	w0, w0, #0xfffffffd
  40a9f4:	str	w0, [x3, #8]
  40a9f8:	mov	x25, x2
  40a9fc:	mov	x2, #0x1000                	// #4096
  40aa00:	mov	x0, x20
  40aa04:	bl	401710 <strncpy@plt>
  40aa08:	mov	x0, x23
  40aa0c:	bl	40a000 <ferror@plt+0x8880>
  40aa10:	cbz	w0, 40ab14 <ferror@plt+0x9394>
  40aa14:	stp	x21, x22, [sp, #32]
  40aa18:	ldrb	w0, [x19]
  40aa1c:	cmp	w0, #0x2f
  40aa20:	b.eq	40ab58 <ferror@plt+0x93d8>  // b.none
  40aa24:	ldr	x22, [sp, #112]
  40aa28:	adrp	x24, 416000 <ferror@plt+0x14880>
  40aa2c:	add	x24, x24, #0x118
  40aa30:	ldr	x20, [x22], #8
  40aa34:	cbz	x20, 40ab34 <ferror@plt+0x93b4>
  40aa38:	mov	x0, x20
  40aa3c:	mov	w21, #0x0                   	// #0
  40aa40:	bl	401400 <strlen@plt>
  40aa44:	cbnz	x0, 40aa54 <ferror@plt+0x92d4>
  40aa48:	b	40aae0 <ferror@plt+0x9360>
  40aa4c:	add	w21, w21, #0x1
  40aa50:	cbz	x0, 40aae0 <ferror@plt+0x9360>
  40aa54:	mov	x3, x0
  40aa58:	sub	x0, x0, #0x1
  40aa5c:	ldrb	w1, [x20, x0]
  40aa60:	cmp	w1, #0x2a
  40aa64:	b.eq	40aa4c <ferror@plt+0x92cc>  // b.none
  40aa68:	b	40aa70 <ferror@plt+0x92f0>
  40aa6c:	cbz	x3, 40aae0 <ferror@plt+0x9360>
  40aa70:	mov	x1, x3
  40aa74:	sub	x3, x3, #0x1
  40aa78:	ldrb	w0, [x20, x3]
  40aa7c:	cmp	w0, #0x2f
  40aa80:	b.eq	40aa6c <ferror@plt+0x92ec>  // b.none
  40aa84:	mov	x0, x20
  40aa88:	bl	4016a0 <strndup@plt>
  40aa8c:	mov	x20, x0
  40aa90:	cbz	x20, 40acec <ferror@plt+0x956c>
  40aa94:	mov	w2, w21
  40aa98:	mov	x4, x23
  40aa9c:	mov	x3, x25
  40aaa0:	mov	x1, x20
  40aaa4:	mov	x0, x19
  40aaa8:	bl	40a168 <ferror@plt+0x89e8>
  40aaac:	mov	w28, w0
  40aab0:	mov	x0, x20
  40aab4:	bl	401670 <free@plt>
  40aab8:	cmp	w28, #0x0
  40aabc:	b.gt	40aa30 <ferror@plt+0x92b0>
  40aac0:	ldp	x21, x22, [sp, #32]
  40aac4:	ldp	x25, x26, [sp, #64]
  40aac8:	mov	w0, w28
  40aacc:	ldp	x19, x20, [sp, #16]
  40aad0:	ldp	x23, x24, [sp, #48]
  40aad4:	ldp	x27, x28, [sp, #80]
  40aad8:	ldp	x29, x30, [sp], #336
  40aadc:	ret
  40aae0:	mov	x0, x24
  40aae4:	bl	401590 <strdup@plt>
  40aae8:	mov	x20, x0
  40aaec:	b	40aa90 <ferror@plt+0x9310>
  40aaf0:	mov	x0, x20
  40aaf4:	mov	w1, #0x4                   	// #4
  40aaf8:	bl	4015f0 <access@plt>
  40aafc:	cbnz	w0, 40ac70 <ferror@plt+0x94f0>
  40ab00:	ldr	x0, [x28, #8]
  40ab04:	mov	x1, x23
  40ab08:	bl	409f00 <ferror@plt+0x8780>
  40ab0c:	cbnz	w0, 40aa24 <ferror@plt+0x92a4>
  40ab10:	ldp	x21, x22, [sp, #32]
  40ab14:	mov	w28, #0x0                   	// #0
  40ab18:	mov	w0, w28
  40ab1c:	ldp	x19, x20, [sp, #16]
  40ab20:	ldp	x23, x24, [sp, #48]
  40ab24:	ldp	x25, x26, [sp, #64]
  40ab28:	ldp	x27, x28, [sp, #80]
  40ab2c:	ldp	x29, x30, [sp], #336
  40ab30:	ret
  40ab34:	mov	w28, #0x1                   	// #1
  40ab38:	mov	w0, w28
  40ab3c:	ldp	x19, x20, [sp, #16]
  40ab40:	ldp	x21, x22, [sp, #32]
  40ab44:	ldp	x23, x24, [sp, #48]
  40ab48:	ldp	x25, x26, [sp, #64]
  40ab4c:	ldp	x27, x28, [sp, #80]
  40ab50:	ldp	x29, x30, [sp], #336
  40ab54:	ret
  40ab58:	ldr	w1, [x23, #8]
  40ab5c:	mov	x0, x19
  40ab60:	and	w1, w1, #0xfffffffd
  40ab64:	str	w1, [x23, #8]
  40ab68:	bl	401400 <strlen@plt>
  40ab6c:	ldr	x26, [x25]
  40ab70:	cbz	x26, 40aa24 <ferror@plt+0x92a4>
  40ab74:	add	x0, x0, #0x1
  40ab78:	adrp	x22, 416000 <ferror@plt+0x14880>
  40ab7c:	mov	x24, x25
  40ab80:	add	x22, x22, #0x110
  40ab84:	adrp	x28, 416000 <ferror@plt+0x14880>
  40ab88:	str	x0, [sp, #104]
  40ab8c:	add	x0, x28, #0x108
  40ab90:	str	x0, [sp, #120]
  40ab94:	nop
  40ab98:	mov	x0, x26
  40ab9c:	bl	401400 <strlen@plt>
  40aba0:	ldr	x1, [sp, #104]
  40aba4:	add	x21, x1, x0
  40aba8:	cmp	x21, #0x1, lsl #12
  40abac:	b.hi	40ac7c <ferror@plt+0x94fc>  // b.pmore
  40abb0:	ldr	x4, [sp, #120]
  40abb4:	mov	x6, x26
  40abb8:	mov	x5, x19
  40abbc:	mov	x3, #0xffffffffffffffff    	// #-1
  40abc0:	mov	w2, #0x1                   	// #1
  40abc4:	mov	x1, #0x1000                	// #4096
  40abc8:	mov	x0, x20
  40abcc:	add	x26, sp, #0x88
  40abd0:	bl	401480 <__snprintf_chk@plt>
  40abd4:	mov	x2, x26
  40abd8:	mov	x1, x20
  40abdc:	mov	w0, #0x0                   	// #0
  40abe0:	bl	401750 <__xstat@plt>
  40abe4:	mov	w28, w0
  40abe8:	cbnz	w0, 40abfc <ferror@plt+0x947c>
  40abec:	ldr	w0, [sp, #152]
  40abf0:	and	w0, w0, #0xf000
  40abf4:	cmp	w0, #0x8, lsl #12
  40abf8:	b.eq	40ac88 <ferror@plt+0x9508>  // b.none
  40abfc:	adrp	x0, 433000 <ferror@plt+0x31880>
  40ac00:	add	x0, x0, #0x2d0
  40ac04:	mov	x28, x0
  40ac08:	ldr	x0, [x0, #8]
  40ac0c:	cbz	x0, 40ac7c <ferror@plt+0x94fc>
  40ac10:	ldr	x27, [x28]
  40ac14:	mov	x0, x27
  40ac18:	bl	401400 <strlen@plt>
  40ac1c:	add	x6, x21, x0
  40ac20:	mov	x1, #0x1000                	// #4096
  40ac24:	mov	x7, x27
  40ac28:	mov	x5, x19
  40ac2c:	mov	x4, x22
  40ac30:	mov	x0, x20
  40ac34:	cmp	x6, x1
  40ac38:	mov	x3, #0xffffffffffffffff    	// #-1
  40ac3c:	mov	w2, #0x1                   	// #1
  40ac40:	b.hi	40ac70 <ferror@plt+0x94f0>  // b.pmore
  40ac44:	ldr	x6, [x24]
  40ac48:	bl	401480 <__snprintf_chk@plt>
  40ac4c:	mov	x2, x26
  40ac50:	mov	x1, x20
  40ac54:	mov	w0, #0x0                   	// #0
  40ac58:	bl	401750 <__xstat@plt>
  40ac5c:	cbnz	w0, 40ac70 <ferror@plt+0x94f0>
  40ac60:	ldr	w0, [sp, #152]
  40ac64:	and	w0, w0, #0xf000
  40ac68:	cmp	w0, #0x8, lsl #12
  40ac6c:	b.eq	40aaf0 <ferror@plt+0x9370>  // b.none
  40ac70:	ldr	x0, [x28, #24]
  40ac74:	add	x28, x28, #0x10
  40ac78:	cbnz	x0, 40ac10 <ferror@plt+0x9490>
  40ac7c:	ldr	x26, [x24, #8]!
  40ac80:	cbnz	x26, 40ab98 <ferror@plt+0x9418>
  40ac84:	b	40aa24 <ferror@plt+0x92a4>
  40ac88:	mov	x0, x20
  40ac8c:	adrp	x1, 410000 <ferror@plt+0xe880>
  40ac90:	add	x1, x1, #0xe88
  40ac94:	bl	4014a0 <fopen@plt>
  40ac98:	str	x0, [x23, #16]
  40ac9c:	cbz	x0, 40abfc <ferror@plt+0x947c>
  40aca0:	b	40aac0 <ferror@plt+0x9340>
  40aca4:	ldr	x0, [x3]
  40aca8:	mov	w28, #0xffffffff            	// #-1
  40acac:	ldr	w1, [x0, #16]
  40acb0:	cmp	w1, #0x2
  40acb4:	b.le	40aac8 <ferror@plt+0x9348>
  40acb8:	adrp	x4, 416000 <ferror@plt+0x14880>
  40acbc:	add	x4, x4, #0x190
  40acc0:	add	x7, x3, #0x18
  40acc4:	mov	x6, x19
  40acc8:	add	x4, x4, #0x30
  40accc:	adrp	x5, 416000 <ferror@plt+0x14880>
  40acd0:	adrp	x2, 416000 <ferror@plt+0x14880>
  40acd4:	add	x5, x5, #0xd0
  40acd8:	add	x2, x2, #0x78
  40acdc:	mov	w3, #0x184                 	// #388
  40ace0:	mov	w1, #0x3                   	// #3
  40ace4:	bl	409d60 <ferror@plt+0x85e0>
  40ace8:	b	40aac8 <ferror@plt+0x9348>
  40acec:	bl	401730 <__errno_location@plt>
  40acf0:	ldr	w0, [x0]
  40acf4:	add	x19, sp, #0x88
  40acf8:	mov	x2, #0xc8                  	// #200
  40acfc:	mov	x1, x19
  40ad00:	bl	401440 <__xpg_strerror_r@plt>
  40ad04:	ldr	x0, [x23]
  40ad08:	ldr	w1, [x0, #16]
  40ad0c:	cmp	w1, #0x2
  40ad10:	b.gt	40ad24 <ferror@plt+0x95a4>
  40ad14:	mov	w28, #0xffffffff            	// #-1
  40ad18:	ldp	x21, x22, [sp, #32]
  40ad1c:	ldp	x25, x26, [sp, #64]
  40ad20:	b	40aac8 <ferror@plt+0x9348>
  40ad24:	adrp	x4, 416000 <ferror@plt+0x14880>
  40ad28:	add	x4, x4, #0x190
  40ad2c:	mov	x6, x19
  40ad30:	add	x4, x4, #0x30
  40ad34:	adrp	x5, 416000 <ferror@plt+0x14880>
  40ad38:	adrp	x2, 416000 <ferror@plt+0x14880>
  40ad3c:	add	x5, x5, #0x120
  40ad40:	add	x2, x2, #0x78
  40ad44:	mov	w3, #0x1ad                 	// #429
  40ad48:	mov	w1, #0x3                   	// #3
  40ad4c:	bl	409d60 <ferror@plt+0x85e0>
  40ad50:	b	40ad14 <ferror@plt+0x9594>
  40ad54:	nop
  40ad58:	stp	x29, x30, [sp, #-32]!
  40ad5c:	mov	x29, sp
  40ad60:	stp	x19, x20, [sp, #16]
  40ad64:	mov	x20, x1
  40ad68:	bl	40a850 <ferror@plt+0x90d0>
  40ad6c:	mov	x19, x0
  40ad70:	cbz	x0, 40ad88 <ferror@plt+0x9608>
  40ad74:	mov	x1, x20
  40ad78:	bl	40a8d0 <ferror@plt+0x9150>
  40ad7c:	mov	x0, x19
  40ad80:	bl	40a000 <ferror@plt+0x8880>
  40ad84:	tbnz	w0, #31, 40ad98 <ferror@plt+0x9618>
  40ad88:	mov	x0, x19
  40ad8c:	ldp	x19, x20, [sp, #16]
  40ad90:	ldp	x29, x30, [sp], #32
  40ad94:	ret
  40ad98:	mov	x0, x19
  40ad9c:	mov	x19, #0x0                   	// #0
  40ada0:	bl	40a960 <ferror@plt+0x91e0>
  40ada4:	b	40ad88 <ferror@plt+0x9608>
  40ada8:	stp	x29, x30, [sp, #-48]!
  40adac:	cmp	x0, #0x0
  40adb0:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40adb4:	mov	x29, sp
  40adb8:	stp	x19, x20, [sp, #16]
  40adbc:	b.lt	40ae38 <ferror@plt+0x96b8>  // b.tstop
  40adc0:	mov	x19, x0
  40adc4:	mov	w20, #0x0                   	// #0
  40adc8:	ldr	x0, [x0, #24]
  40adcc:	cmp	x0, x1
  40add0:	b.le	40ade4 <ferror@plt+0x9664>
  40add4:	mov	w0, w20
  40add8:	ldp	x19, x20, [sp, #16]
  40addc:	ldp	x29, x30, [sp], #48
  40ade0:	ret
  40ade4:	ldp	x0, x2, [x19]
  40ade8:	stp	x21, x22, [sp, #32]
  40adec:	add	x22, x1, #0x1
  40adf0:	madd	x1, x1, x2, x2
  40adf4:	bl	401570 <realloc@plt>
  40adf8:	mov	x21, x0
  40adfc:	cbz	x0, 40ae4c <ferror@plt+0x96cc>
  40ae00:	ldr	x0, [x19, #24]
  40ae04:	mov	w1, #0x0                   	// #0
  40ae08:	ldr	x2, [x19, #8]
  40ae0c:	sub	x3, x22, x0
  40ae10:	madd	x0, x2, x0, x21
  40ae14:	mul	x2, x3, x2
  40ae18:	bl	401530 <memset@plt>
  40ae1c:	str	x21, [x19]
  40ae20:	str	x22, [x19, #24]
  40ae24:	mov	w0, w20
  40ae28:	ldp	x19, x20, [sp, #16]
  40ae2c:	ldp	x21, x22, [sp, #32]
  40ae30:	ldp	x29, x30, [sp], #48
  40ae34:	ret
  40ae38:	bl	401730 <__errno_location@plt>
  40ae3c:	mov	w20, #0xffffffea            	// #-22
  40ae40:	mov	w1, #0x16                  	// #22
  40ae44:	str	w1, [x0]
  40ae48:	b	40add4 <ferror@plt+0x9654>
  40ae4c:	bl	401730 <__errno_location@plt>
  40ae50:	mov	w20, #0xfffffff4            	// #-12
  40ae54:	mov	w1, #0xc                   	// #12
  40ae58:	ldp	x21, x22, [sp, #32]
  40ae5c:	str	w1, [x0]
  40ae60:	b	40add4 <ferror@plt+0x9654>
  40ae64:	nop
  40ae68:	stp	x29, x30, [sp, #-48]!
  40ae6c:	cmp	x1, #0x0
  40ae70:	ccmp	x2, #0x0, #0x1, ge  // ge = tcont
  40ae74:	mov	x29, sp
  40ae78:	ccmp	x0, #0x0, #0x4, ge  // ge = tcont
  40ae7c:	b.eq	40aec8 <ferror@plt+0x9748>  // b.none
  40ae80:	stp	x19, x20, [sp, #16]
  40ae84:	mov	x19, x0
  40ae88:	mov	x20, x2
  40ae8c:	str	x21, [sp, #32]
  40ae90:	mov	x0, x2
  40ae94:	stp	xzr, xzr, [x19, #16]
  40ae98:	mov	x21, x1
  40ae9c:	bl	401550 <calloc@plt>
  40aea0:	stp	x0, x21, [x19]
  40aea4:	cmp	x20, #0x0
  40aea8:	str	x20, [x19, #24]
  40aeac:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40aeb0:	mov	w0, #0x0                   	// #0
  40aeb4:	b.eq	40aee0 <ferror@plt+0x9760>  // b.none
  40aeb8:	ldp	x19, x20, [sp, #16]
  40aebc:	ldr	x21, [sp, #32]
  40aec0:	ldp	x29, x30, [sp], #48
  40aec4:	ret
  40aec8:	bl	401730 <__errno_location@plt>
  40aecc:	mov	x1, x0
  40aed0:	mov	w2, #0x16                  	// #22
  40aed4:	mov	w0, #0xffffffea            	// #-22
  40aed8:	str	w2, [x1]
  40aedc:	b	40aec0 <ferror@plt+0x9740>
  40aee0:	bl	401730 <__errno_location@plt>
  40aee4:	mov	x1, x0
  40aee8:	mov	w2, #0xc                   	// #12
  40aeec:	mov	w0, #0xfffffff4            	// #-12
  40aef0:	ldp	x19, x20, [sp, #16]
  40aef4:	ldr	x21, [sp, #32]
  40aef8:	str	w2, [x1]
  40aefc:	b	40aec0 <ferror@plt+0x9740>
  40af00:	stp	x29, x30, [sp, #-32]!
  40af04:	mov	x29, sp
  40af08:	cbz	x0, 40af34 <ferror@plt+0x97b4>
  40af0c:	str	x19, [sp, #16]
  40af10:	mov	x19, x0
  40af14:	ldr	x0, [x0]
  40af18:	bl	401670 <free@plt>
  40af1c:	stp	xzr, xzr, [x19]
  40af20:	mov	w0, #0x0                   	// #0
  40af24:	stp	xzr, xzr, [x19, #16]
  40af28:	ldr	x19, [sp, #16]
  40af2c:	ldp	x29, x30, [sp], #32
  40af30:	ret
  40af34:	bl	401730 <__errno_location@plt>
  40af38:	mov	x1, x0
  40af3c:	mov	w2, #0x16                  	// #22
  40af40:	mov	w0, #0xffffffea            	// #-22
  40af44:	str	w2, [x1]
  40af48:	b	40af2c <ferror@plt+0x97ac>
  40af4c:	nop
  40af50:	stp	x29, x30, [sp, #-32]!
  40af54:	mov	x29, sp
  40af58:	cbz	x0, 40af8c <ferror@plt+0x980c>
  40af5c:	str	x19, [sp, #16]
  40af60:	mov	x19, x0
  40af64:	ldp	x0, x3, [x0]
  40af68:	mov	w1, #0x0                   	// #0
  40af6c:	ldr	x2, [x19, #24]
  40af70:	mul	x2, x3, x2
  40af74:	bl	401530 <memset@plt>
  40af78:	str	xzr, [x19, #16]
  40af7c:	ldr	x19, [sp, #16]
  40af80:	mov	w0, #0x0                   	// #0
  40af84:	ldp	x29, x30, [sp], #32
  40af88:	ret
  40af8c:	bl	401730 <__errno_location@plt>
  40af90:	mov	x1, x0
  40af94:	mov	w2, #0x16                  	// #22
  40af98:	mov	w0, #0xffffffea            	// #-22
  40af9c:	str	w2, [x1]
  40afa0:	b	40af84 <ferror@plt+0x9804>
  40afa4:	nop
  40afa8:	cmp	x0, #0x0
  40afac:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40afb0:	b.lt	40b000 <ferror@plt+0x9880>  // b.tstop
  40afb4:	ldr	x2, [x0, #24]
  40afb8:	cmp	x2, x1
  40afbc:	b.le	40b000 <ferror@plt+0x9880>
  40afc0:	ldr	x3, [x0, #8]
  40afc4:	ldr	x0, [x0]
  40afc8:	cmp	x3, #0x0
  40afcc:	mul	x1, x1, x3
  40afd0:	b.le	40b024 <ferror@plt+0x98a4>
  40afd4:	add	x2, x0, x3
  40afd8:	add	x0, x0, x1
  40afdc:	add	x2, x2, x1
  40afe0:	b	40afe8 <ferror@plt+0x9868>
  40afe4:	b.eq	40b024 <ferror@plt+0x98a4>  // b.none
  40afe8:	ldrb	w1, [x0]
  40afec:	add	x0, x0, #0x1
  40aff0:	cmp	x0, x2
  40aff4:	cbz	w1, 40afe4 <ferror@plt+0x9864>
  40aff8:	mov	w0, #0x1                   	// #1
  40affc:	ret
  40b000:	stp	x29, x30, [sp, #-16]!
  40b004:	mov	x29, sp
  40b008:	bl	401730 <__errno_location@plt>
  40b00c:	mov	x1, x0
  40b010:	mov	w2, #0x16                  	// #22
  40b014:	mov	w0, #0x0                   	// #0
  40b018:	str	w2, [x1]
  40b01c:	ldp	x29, x30, [sp], #16
  40b020:	ret
  40b024:	mov	w0, #0x0                   	// #0
  40b028:	ret
  40b02c:	nop
  40b030:	cmp	x0, #0x0
  40b034:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40b038:	b.lt	40b054 <ferror@plt+0x98d4>  // b.tstop
  40b03c:	ldr	x2, [x0, #24]
  40b040:	cmp	x2, x1
  40b044:	b.le	40b054 <ferror@plt+0x98d4>
  40b048:	ldp	x2, x0, [x0]
  40b04c:	madd	x0, x1, x0, x2
  40b050:	ret
  40b054:	stp	x29, x30, [sp, #-16]!
  40b058:	mov	x29, sp
  40b05c:	bl	401730 <__errno_location@plt>
  40b060:	mov	x1, x0
  40b064:	mov	w2, #0x16                  	// #22
  40b068:	mov	x0, #0x0                   	// #0
  40b06c:	str	w2, [x1]
  40b070:	ldp	x29, x30, [sp], #16
  40b074:	ret
  40b078:	cmp	x0, #0x0
  40b07c:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40b080:	b.lt	40b09c <ferror@plt+0x991c>  // b.tstop
  40b084:	ldr	x2, [x0, #24]
  40b088:	cmp	x2, x1
  40b08c:	b.le	40b09c <ferror@plt+0x991c>
  40b090:	ldr	x0, [x0]
  40b094:	ldr	x0, [x0, x1, lsl #3]
  40b098:	ret
  40b09c:	stp	x29, x30, [sp, #-16]!
  40b0a0:	mov	x29, sp
  40b0a4:	bl	401730 <__errno_location@plt>
  40b0a8:	mov	x1, x0
  40b0ac:	mov	w2, #0x16                  	// #22
  40b0b0:	mov	x0, #0x0                   	// #0
  40b0b4:	str	w2, [x1]
  40b0b8:	ldp	x29, x30, [sp], #16
  40b0bc:	ret
  40b0c0:	stp	x29, x30, [sp, #-48]!
  40b0c4:	mov	x29, sp
  40b0c8:	stp	x19, x20, [sp, #16]
  40b0cc:	mov	x19, x0
  40b0d0:	mov	x20, x1
  40b0d4:	str	x21, [sp, #32]
  40b0d8:	mov	x21, x2
  40b0dc:	bl	40ada8 <ferror@plt+0x9628>
  40b0e0:	tbnz	w0, #31, 40b104 <ferror@plt+0x9984>
  40b0e4:	ldp	x0, x2, [x19]
  40b0e8:	mov	x1, x21
  40b0ec:	madd	x0, x2, x20, x0
  40b0f0:	bl	4013f0 <memcpy@plt>
  40b0f4:	ldr	x1, [x19, #16]
  40b0f8:	mov	w0, #0x0                   	// #0
  40b0fc:	add	x1, x1, #0x1
  40b100:	str	x1, [x19, #16]
  40b104:	ldp	x19, x20, [sp, #16]
  40b108:	ldr	x21, [sp, #32]
  40b10c:	ldp	x29, x30, [sp], #48
  40b110:	ret
  40b114:	nop
  40b118:	stp	x29, x30, [sp, #-32]!
  40b11c:	mov	x29, sp
  40b120:	cbz	x0, 40b180 <ferror@plt+0x9a00>
  40b124:	ldr	x2, [x0, #24]
  40b128:	stp	x19, x20, [sp, #16]
  40b12c:	mov	x19, x0
  40b130:	mov	x20, x1
  40b134:	cmp	x2, x1
  40b138:	b.le	40b17c <ferror@plt+0x99fc>
  40b13c:	bl	40afa8 <ferror@plt+0x9828>
  40b140:	cbnz	w0, 40b150 <ferror@plt+0x99d0>
  40b144:	ldp	x19, x20, [sp, #16]
  40b148:	ldp	x29, x30, [sp], #32
  40b14c:	ret
  40b150:	ldp	x0, x2, [x19]
  40b154:	mov	w1, #0x0                   	// #0
  40b158:	madd	x0, x2, x20, x0
  40b15c:	bl	401530 <memset@plt>
  40b160:	ldr	x1, [x19, #16]
  40b164:	mov	w0, #0x0                   	// #0
  40b168:	sub	x1, x1, #0x1
  40b16c:	str	x1, [x19, #16]
  40b170:	ldp	x19, x20, [sp, #16]
  40b174:	ldp	x29, x30, [sp], #32
  40b178:	ret
  40b17c:	ldp	x19, x20, [sp, #16]
  40b180:	bl	401730 <__errno_location@plt>
  40b184:	mov	x1, x0
  40b188:	mov	w2, #0x16                  	// #22
  40b18c:	mov	w0, #0xffffffea            	// #-22
  40b190:	str	w2, [x1]
  40b194:	b	40b148 <ferror@plt+0x99c8>
  40b198:	stp	x29, x30, [sp, #-32]!
  40b19c:	mov	x29, sp
  40b1a0:	stp	x19, x20, [sp, #16]
  40b1a4:	mov	x20, x1
  40b1a8:	mov	x19, x0
  40b1ac:	ldr	x1, [x0, #16]
  40b1b0:	bl	40ada8 <ferror@plt+0x9628>
  40b1b4:	tbnz	w0, #31, 40b1dc <ferror@plt+0x9a5c>
  40b1b8:	ldp	x0, x2, [x19]
  40b1bc:	mov	x1, x20
  40b1c0:	ldr	x3, [x19, #16]
  40b1c4:	madd	x0, x2, x3, x0
  40b1c8:	bl	4013f0 <memcpy@plt>
  40b1cc:	ldr	x1, [x19, #16]
  40b1d0:	mov	w0, #0x0                   	// #0
  40b1d4:	add	x1, x1, #0x1
  40b1d8:	str	x1, [x19, #16]
  40b1dc:	ldp	x19, x20, [sp, #16]
  40b1e0:	ldp	x29, x30, [sp], #32
  40b1e4:	ret
  40b1e8:	stp	x29, x30, [sp, #-16]!
  40b1ec:	sxtw	x1, w1
  40b1f0:	mov	x29, sp
  40b1f4:	ldr	x0, [x0, #24]
  40b1f8:	bl	40b078 <ferror@plt+0x98f8>
  40b1fc:	cmp	x0, #0x0
  40b200:	cset	w0, ne  // ne = any
  40b204:	ldp	x29, x30, [sp], #16
  40b208:	ret
  40b20c:	nop
  40b210:	stp	x29, x30, [sp, #-48]!
  40b214:	sxtw	x1, w1
  40b218:	mov	x29, sp
  40b21c:	stp	x19, x20, [sp, #16]
  40b220:	mov	x20, x0
  40b224:	mov	x19, x2
  40b228:	ldr	x0, [x0, #24]
  40b22c:	stp	x21, x22, [sp, #32]
  40b230:	mov	x21, x1
  40b234:	bl	40b078 <ferror@plt+0x98f8>
  40b238:	cbz	x0, 40b264 <ferror@plt+0x9ae4>
  40b23c:	ldp	w2, w1, [x0]
  40b240:	mov	w22, #0x0                   	// #0
  40b244:	ldr	w0, [x0, #8]
  40b248:	stp	w2, w1, [x19]
  40b24c:	str	w0, [x19, #8]
  40b250:	mov	w0, w22
  40b254:	ldp	x19, x20, [sp, #16]
  40b258:	ldp	x21, x22, [sp, #32]
  40b25c:	ldp	x29, x30, [sp], #48
  40b260:	ret
  40b264:	ldr	w1, [x20, #56]
  40b268:	mov	w22, #0xffffffff            	// #-1
  40b26c:	cmp	w1, #0x2
  40b270:	b.le	40b250 <ferror@plt+0x9ad0>
  40b274:	mov	w2, #0x5                   	// #5
  40b278:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b27c:	add	x1, x1, #0x1d0
  40b280:	bl	401700 <dcgettext@plt>
  40b284:	mov	w6, w21
  40b288:	mov	x5, x0
  40b28c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b290:	mov	x0, x20
  40b294:	add	x4, x4, #0x240
  40b298:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b29c:	mov	w3, #0x1f                  	// #31
  40b2a0:	add	x2, x2, #0x200
  40b2a4:	mov	w1, #0x3                   	// #3
  40b2a8:	bl	401f70 <ferror@plt+0x7f0>
  40b2ac:	b	40b250 <ferror@plt+0x9ad0>
  40b2b0:	stp	x29, x30, [sp, #-48]!
  40b2b4:	mov	x29, sp
  40b2b8:	stp	x19, x20, [sp, #16]
  40b2bc:	mov	x20, x0
  40b2c0:	mov	x19, x1
  40b2c4:	mov	x0, #0xc                   	// #12
  40b2c8:	bl	4014b0 <malloc@plt>
  40b2cc:	str	x0, [sp, #40]
  40b2d0:	cbz	x0, 40b304 <ferror@plt+0x9b84>
  40b2d4:	mov	x2, x0
  40b2d8:	add	x1, sp, #0x28
  40b2dc:	ldr	x3, [x19]
  40b2e0:	str	x3, [x2]
  40b2e4:	ldr	w3, [x19, #8]
  40b2e8:	ldr	x0, [x20, #24]
  40b2ec:	str	w3, [x2, #8]
  40b2f0:	bl	40b198 <ferror@plt+0x9a18>
  40b2f4:	mov	w0, #0x0                   	// #0
  40b2f8:	ldp	x19, x20, [sp, #16]
  40b2fc:	ldp	x29, x30, [sp], #48
  40b300:	ret
  40b304:	ldr	w1, [x20, #56]
  40b308:	cmp	w1, #0x2
  40b30c:	b.gt	40b318 <ferror@plt+0x9b98>
  40b310:	mov	w0, #0xffffffff            	// #-1
  40b314:	b	40b2f8 <ferror@plt+0x9b78>
  40b318:	mov	w2, #0x5                   	// #5
  40b31c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b320:	add	x1, x1, #0x490
  40b324:	bl	401700 <dcgettext@plt>
  40b328:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b32c:	add	x4, x4, #0x240
  40b330:	mov	x5, x0
  40b334:	add	x4, x4, #0x10
  40b338:	mov	x0, x20
  40b33c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b340:	mov	w3, #0x30                  	// #48
  40b344:	add	x2, x2, #0x200
  40b348:	mov	w1, #0x3                   	// #3
  40b34c:	bl	401f70 <ferror@plt+0x7f0>
  40b350:	mov	w0, #0xffffffff            	// #-1
  40b354:	b	40b2f8 <ferror@plt+0x9b78>
  40b358:	stp	x29, x30, [sp, #-64]!
  40b35c:	mov	x29, sp
  40b360:	stp	x19, x20, [sp, #16]
  40b364:	mov	x20, x0
  40b368:	mov	x19, x2
  40b36c:	mov	x0, #0xc                   	// #12
  40b370:	str	x21, [sp, #32]
  40b374:	mov	w21, w1
  40b378:	bl	4014b0 <malloc@plt>
  40b37c:	str	x0, [sp, #56]
  40b380:	cbz	x0, 40b3bc <ferror@plt+0x9c3c>
  40b384:	mov	x3, x0
  40b388:	ldr	w4, [x19, #8]
  40b38c:	ldr	x5, [x19]
  40b390:	sxtw	x1, w21
  40b394:	ldr	x0, [x20, #24]
  40b398:	str	x5, [x3]
  40b39c:	str	w4, [x3, #8]
  40b3a0:	add	x2, sp, #0x38
  40b3a4:	bl	40b0c0 <ferror@plt+0x9940>
  40b3a8:	mov	w0, #0x0                   	// #0
  40b3ac:	ldp	x19, x20, [sp, #16]
  40b3b0:	ldr	x21, [sp, #32]
  40b3b4:	ldp	x29, x30, [sp], #64
  40b3b8:	ret
  40b3bc:	ldr	w1, [x20, #56]
  40b3c0:	cmp	w1, #0x2
  40b3c4:	b.gt	40b3d0 <ferror@plt+0x9c50>
  40b3c8:	mov	w0, #0xffffffff            	// #-1
  40b3cc:	b	40b3ac <ferror@plt+0x9c2c>
  40b3d0:	mov	w2, #0x5                   	// #5
  40b3d4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b3d8:	add	x1, x1, #0x490
  40b3dc:	bl	401700 <dcgettext@plt>
  40b3e0:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b3e4:	add	x4, x4, #0x240
  40b3e8:	mov	x5, x0
  40b3ec:	add	x4, x4, #0x20
  40b3f0:	mov	x0, x20
  40b3f4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b3f8:	mov	w3, #0x43                  	// #67
  40b3fc:	add	x2, x2, #0x200
  40b400:	mov	w1, #0x3                   	// #3
  40b404:	bl	401f70 <ferror@plt+0x7f0>
  40b408:	mov	w0, #0xffffffff            	// #-1
  40b40c:	b	40b3ac <ferror@plt+0x9c2c>
  40b410:	stp	x29, x30, [sp, #-32]!
  40b414:	sxtw	x1, w1
  40b418:	mov	x29, sp
  40b41c:	stp	x19, x20, [sp, #16]
  40b420:	mov	x20, x0
  40b424:	ldr	x0, [x0, #24]
  40b428:	bl	40b118 <ferror@plt+0x9998>
  40b42c:	mov	w19, w0
  40b430:	cbnz	w0, 40b444 <ferror@plt+0x9cc4>
  40b434:	mov	w0, w19
  40b438:	ldp	x19, x20, [sp, #16]
  40b43c:	ldp	x29, x30, [sp], #32
  40b440:	ret
  40b444:	ldr	w0, [x20, #56]
  40b448:	mov	w19, #0xffffffff            	// #-1
  40b44c:	cmp	w0, #0x2
  40b450:	b.le	40b434 <ferror@plt+0x9cb4>
  40b454:	mov	w2, #0x5                   	// #5
  40b458:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b45c:	mov	x0, #0x0                   	// #0
  40b460:	add	x1, x1, #0x208
  40b464:	bl	401700 <dcgettext@plt>
  40b468:	mov	x5, x0
  40b46c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b470:	add	x4, x4, #0x240
  40b474:	mov	x0, x20
  40b478:	add	x4, x4, #0x30
  40b47c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b480:	mov	w3, #0x55                  	// #85
  40b484:	add	x2, x2, #0x200
  40b488:	mov	w1, #0x3                   	// #3
  40b48c:	bl	401f70 <ferror@plt+0x7f0>
  40b490:	b	40b434 <ferror@plt+0x9cb4>
  40b494:	nop
  40b498:	stp	x29, x30, [sp, #-64]!
  40b49c:	mov	x29, sp
  40b4a0:	stp	x19, x20, [sp, #16]
  40b4a4:	mov	x19, x0
  40b4a8:	ldr	w20, [x0]
  40b4ac:	str	x21, [sp, #32]
  40b4b0:	mov	x21, x1
  40b4b4:	ldr	w1, [x1]
  40b4b8:	ubfx	x20, x20, #4, #1
  40b4bc:	mov	w2, w20
  40b4c0:	bl	409bb8 <ferror@plt+0x8438>
  40b4c4:	mov	w3, w0
  40b4c8:	ldr	w1, [x21, #4]
  40b4cc:	mov	w2, w20
  40b4d0:	mov	x0, x19
  40b4d4:	str	w3, [sp, #48]
  40b4d8:	bl	409bb8 <ferror@plt+0x8438>
  40b4dc:	mov	w3, w0
  40b4e0:	ldr	w1, [x21, #8]
  40b4e4:	mov	w2, w20
  40b4e8:	mov	x0, x19
  40b4ec:	str	w3, [sp, #52]
  40b4f0:	bl	409bb8 <ferror@plt+0x8438>
  40b4f4:	mov	w2, w0
  40b4f8:	add	x1, sp, #0x30
  40b4fc:	mov	x0, x19
  40b500:	str	w2, [sp, #56]
  40b504:	bl	40b2b0 <ferror@plt+0x9b30>
  40b508:	ldp	x19, x20, [sp, #16]
  40b50c:	ldr	x21, [sp, #32]
  40b510:	ldp	x29, x30, [sp], #64
  40b514:	ret
  40b518:	stp	x29, x30, [sp, #-16]!
  40b51c:	sxtw	x1, w1
  40b520:	mov	x29, sp
  40b524:	ldr	x0, [x0, #16]
  40b528:	bl	40b078 <ferror@plt+0x98f8>
  40b52c:	cmp	x0, #0x0
  40b530:	cset	w0, ne  // ne = any
  40b534:	ldp	x29, x30, [sp], #16
  40b538:	ret
  40b53c:	nop
  40b540:	stp	x29, x30, [sp, #-48]!
  40b544:	mov	x29, sp
  40b548:	stp	x19, x20, [sp, #16]
  40b54c:	mov	x20, x0
  40b550:	mov	x19, x1
  40b554:	ldr	x0, [x0, #16]
  40b558:	str	x21, [sp, #32]
  40b55c:	ldrb	w1, [x1]
  40b560:	bl	40b078 <ferror@plt+0x98f8>
  40b564:	cbz	x0, 40b594 <ferror@plt+0x9e14>
  40b568:	mov	x1, x0
  40b56c:	mov	x2, #0x200                 	// #512
  40b570:	add	x0, x19, #0x1
  40b574:	mov	w21, #0x0                   	// #0
  40b578:	bl	401710 <strncpy@plt>
  40b57c:	strb	wzr, [x19, #512]
  40b580:	mov	w0, w21
  40b584:	ldp	x19, x20, [sp, #16]
  40b588:	ldr	x21, [sp, #32]
  40b58c:	ldp	x29, x30, [sp], #48
  40b590:	ret
  40b594:	ldr	w1, [x20, #56]
  40b598:	mov	w21, #0xffffffff            	// #-1
  40b59c:	cmp	w1, #0x2
  40b5a0:	b.le	40b580 <ferror@plt+0x9e00>
  40b5a4:	mov	w2, #0x5                   	// #5
  40b5a8:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b5ac:	add	x1, x1, #0x280
  40b5b0:	bl	401700 <dcgettext@plt>
  40b5b4:	ldrb	w6, [x19]
  40b5b8:	mov	x5, x0
  40b5bc:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b5c0:	mov	x0, x20
  40b5c4:	add	x4, x4, #0x2d8
  40b5c8:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b5cc:	mov	w3, #0x1e                  	// #30
  40b5d0:	add	x2, x2, #0x298
  40b5d4:	mov	w1, #0x3                   	// #3
  40b5d8:	bl	401f70 <ferror@plt+0x7f0>
  40b5dc:	b	40b580 <ferror@plt+0x9e00>
  40b5e0:	stp	x29, x30, [sp, #-48]!
  40b5e4:	mov	x29, sp
  40b5e8:	stp	x19, x20, [sp, #16]
  40b5ec:	mov	x20, x0
  40b5f0:	mov	x19, x1
  40b5f4:	ldrb	w1, [x1]
  40b5f8:	ldr	x0, [x0, #16]
  40b5fc:	bl	40b078 <ferror@plt+0x98f8>
  40b600:	cbz	x0, 40b608 <ferror@plt+0x9e88>
  40b604:	bl	401670 <free@plt>
  40b608:	add	x0, x19, #0x1
  40b60c:	bl	401590 <strdup@plt>
  40b610:	ldrb	w1, [x19]
  40b614:	mov	x3, x0
  40b618:	ldr	x0, [x20, #16]
  40b61c:	add	x2, sp, #0x28
  40b620:	mov	w19, #0x0                   	// #0
  40b624:	str	x3, [sp, #40]
  40b628:	bl	40b0c0 <ferror@plt+0x9940>
  40b62c:	tbnz	w0, #31, 40b640 <ferror@plt+0x9ec0>
  40b630:	mov	w0, w19
  40b634:	ldp	x19, x20, [sp, #16]
  40b638:	ldp	x29, x30, [sp], #48
  40b63c:	ret
  40b640:	ldr	x0, [sp, #40]
  40b644:	mov	w19, #0xffffffff            	// #-1
  40b648:	bl	401670 <free@plt>
  40b64c:	ldr	w0, [x20, #56]
  40b650:	cmp	w0, #0x2
  40b654:	b.le	40b630 <ferror@plt+0x9eb0>
  40b658:	mov	w2, #0x5                   	// #5
  40b65c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b660:	mov	x0, #0x0                   	// #0
  40b664:	add	x1, x1, #0x490
  40b668:	bl	401700 <dcgettext@plt>
  40b66c:	mov	x5, x0
  40b670:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b674:	add	x4, x4, #0x2d8
  40b678:	mov	x0, x20
  40b67c:	add	x4, x4, #0x10
  40b680:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b684:	mov	w3, #0x34                  	// #52
  40b688:	add	x2, x2, #0x298
  40b68c:	mov	w1, #0x3                   	// #3
  40b690:	bl	401f70 <ferror@plt+0x7f0>
  40b694:	b	40b630 <ferror@plt+0x9eb0>
  40b698:	stp	x29, x30, [sp, #-32]!
  40b69c:	sxtw	x1, w1
  40b6a0:	mov	x29, sp
  40b6a4:	stp	x19, x20, [sp, #16]
  40b6a8:	mov	x19, x0
  40b6ac:	mov	w20, #0x0                   	// #0
  40b6b0:	ldr	x0, [x0, #16]
  40b6b4:	bl	40b118 <ferror@plt+0x9998>
  40b6b8:	tbnz	w0, #31, 40b6cc <ferror@plt+0x9f4c>
  40b6bc:	mov	w0, w20
  40b6c0:	ldp	x19, x20, [sp, #16]
  40b6c4:	ldp	x29, x30, [sp], #32
  40b6c8:	ret
  40b6cc:	ldr	w0, [x19, #56]
  40b6d0:	mov	w20, #0xffffffff            	// #-1
  40b6d4:	cmp	w0, #0x2
  40b6d8:	b.le	40b6bc <ferror@plt+0x9f3c>
  40b6dc:	mov	w2, #0x5                   	// #5
  40b6e0:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b6e4:	mov	x0, #0x0                   	// #0
  40b6e8:	add	x1, x1, #0x2a0
  40b6ec:	bl	401700 <dcgettext@plt>
  40b6f0:	mov	x5, x0
  40b6f4:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b6f8:	add	x4, x4, #0x2d8
  40b6fc:	mov	x0, x19
  40b700:	add	x4, x4, #0x20
  40b704:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b708:	mov	w3, #0x3e                  	// #62
  40b70c:	add	x2, x2, #0x298
  40b710:	mov	w1, #0x3                   	// #3
  40b714:	bl	401f70 <ferror@plt+0x7f0>
  40b718:	b	40b6bc <ferror@plt+0x9f3c>
  40b71c:	nop
  40b720:	stp	x29, x30, [sp, #-32]!
  40b724:	mov	w1, #0x2                   	// #2
  40b728:	mov	x29, sp
  40b72c:	str	x19, [sp, #16]
  40b730:	mov	x19, x0
  40b734:	bl	4014c0 <open@plt>
  40b738:	tbnz	w0, #31, 40b750 <ferror@plt+0x9fd0>
  40b73c:	cmp	w0, #0x0
  40b740:	csinv	w0, w0, wzr, ge  // ge = tcont
  40b744:	ldr	x19, [sp, #16]
  40b748:	ldp	x29, x30, [sp], #32
  40b74c:	ret
  40b750:	mov	x0, x19
  40b754:	mov	w1, #0x1                   	// #1
  40b758:	bl	4014c0 <open@plt>
  40b75c:	tbz	w0, #31, 40b73c <ferror@plt+0x9fbc>
  40b760:	mov	x0, x19
  40b764:	mov	w1, #0x0                   	// #0
  40b768:	bl	4014c0 <open@plt>
  40b76c:	cmp	w0, #0x0
  40b770:	csinv	w0, w0, wzr, ge  // ge = tcont
  40b774:	ldr	x19, [sp, #16]
  40b778:	ldp	x29, x30, [sp], #32
  40b77c:	ret
  40b780:	stp	x29, x30, [sp, #-48]!
  40b784:	mov	x29, sp
  40b788:	str	x19, [sp, #16]
  40b78c:	mov	w19, w0
  40b790:	strb	wzr, [sp, #47]
  40b794:	bl	4016f0 <isatty@plt>
  40b798:	cbnz	w0, 40b7ac <ferror@plt+0xa02c>
  40b79c:	mov	w0, #0x0                   	// #0
  40b7a0:	ldr	x19, [sp, #16]
  40b7a4:	ldp	x29, x30, [sp], #48
  40b7a8:	ret
  40b7ac:	mov	w0, w19
  40b7b0:	add	x2, sp, #0x2f
  40b7b4:	mov	x1, #0x4b33                	// #19251
  40b7b8:	bl	401760 <ioctl@plt>
  40b7bc:	cbnz	w0, 40b79c <ferror@plt+0xa01c>
  40b7c0:	ldrb	w0, [sp, #47]
  40b7c4:	ldr	x19, [sp, #16]
  40b7c8:	sub	w0, w0, #0x1
  40b7cc:	and	w0, w0, #0xff
  40b7d0:	cmp	w0, #0x1
  40b7d4:	cset	w0, ls  // ls = plast
  40b7d8:	ldp	x29, x30, [sp], #48
  40b7dc:	ret
  40b7e0:	stp	x29, x30, [sp, #-32]!
  40b7e4:	mov	x29, sp
  40b7e8:	stp	x19, x20, [sp, #16]
  40b7ec:	cbz	x0, 40b818 <ferror@plt+0xa098>
  40b7f0:	mov	x20, x0
  40b7f4:	bl	40b720 <ferror@plt+0x9fa0>
  40b7f8:	mov	w19, w0
  40b7fc:	tbnz	w0, #31, 40b8b4 <ferror@plt+0xa134>
  40b800:	bl	40b780 <ferror@plt+0xa000>
  40b804:	cbz	w0, 40b8ac <ferror@plt+0xa12c>
  40b808:	mov	w0, w19
  40b80c:	ldp	x19, x20, [sp, #16]
  40b810:	ldp	x29, x30, [sp], #32
  40b814:	ret
  40b818:	adrp	x20, 416000 <ferror@plt+0x14880>
  40b81c:	add	x20, x20, #0x3c0
  40b820:	adrp	x0, 416000 <ferror@plt+0x14880>
  40b824:	add	x20, x20, #0x8
  40b828:	add	x0, x0, #0x308
  40b82c:	b	40b838 <ferror@plt+0xa0b8>
  40b830:	ldr	x0, [x20], #8
  40b834:	cbz	x0, 40b85c <ferror@plt+0xa0dc>
  40b838:	bl	40b720 <ferror@plt+0x9fa0>
  40b83c:	mov	w19, w0
  40b840:	tbnz	w0, #31, 40b830 <ferror@plt+0xa0b0>
  40b844:	bl	40b780 <ferror@plt+0xa000>
  40b848:	cbnz	w0, 40b808 <ferror@plt+0xa088>
  40b84c:	mov	w0, w19
  40b850:	bl	4015b0 <close@plt>
  40b854:	ldr	x0, [x20], #8
  40b858:	cbnz	x0, 40b838 <ferror@plt+0xa0b8>
  40b85c:	mov	w19, #0x0                   	// #0
  40b860:	mov	w0, w19
  40b864:	bl	40b780 <ferror@plt+0xa000>
  40b868:	cbnz	w0, 40b808 <ferror@plt+0xa088>
  40b86c:	add	w19, w19, #0x1
  40b870:	cmp	w19, #0x3
  40b874:	b.ne	40b860 <ferror@plt+0xa0e0>  // b.any
  40b878:	adrp	x0, 433000 <ferror@plt+0x31880>
  40b87c:	mov	w2, #0x5                   	// #5
  40b880:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b884:	add	x1, x1, #0x330
  40b888:	ldr	x19, [x0, #800]
  40b88c:	mov	x0, #0x0                   	// #0
  40b890:	bl	401700 <dcgettext@plt>
  40b894:	mov	x2, x0
  40b898:	mov	w1, #0x1                   	// #1
  40b89c:	mov	x0, x19
  40b8a0:	bl	401620 <__fprintf_chk@plt>
  40b8a4:	mov	w0, #0x1                   	// #1
  40b8a8:	bl	401430 <exit@plt>
  40b8ac:	mov	w0, w19
  40b8b0:	bl	4015b0 <close@plt>
  40b8b4:	adrp	x0, 433000 <ferror@plt+0x31880>
  40b8b8:	mov	w2, #0x5                   	// #5
  40b8bc:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b8c0:	add	x1, x1, #0x318
  40b8c4:	ldr	x19, [x0, #800]
  40b8c8:	mov	x0, #0x0                   	// #0
  40b8cc:	bl	401700 <dcgettext@plt>
  40b8d0:	mov	x2, x0
  40b8d4:	mov	x3, x20
  40b8d8:	mov	w1, #0x1                   	// #1
  40b8dc:	mov	x0, x19
  40b8e0:	bl	401620 <__fprintf_chk@plt>
  40b8e4:	mov	w0, #0x1                   	// #1
  40b8e8:	bl	401430 <exit@plt>
  40b8ec:	nop
  40b8f0:	stp	x29, x30, [sp, #-320]!
  40b8f4:	adrp	x8, 433000 <ferror@plt+0x31880>
  40b8f8:	mov	w9, #0xffffffd0            	// #-48
  40b8fc:	mov	x29, sp
  40b900:	str	x21, [sp, #32]
  40b904:	adrp	x21, 433000 <ferror@plt+0x31880>
  40b908:	stp	x19, x20, [sp, #16]
  40b90c:	mov	w19, w0
  40b910:	add	x10, sp, #0x110
  40b914:	ldr	x0, [x21, #800]
  40b918:	stp	x2, x3, [sp, #272]
  40b91c:	add	x12, sp, #0x140
  40b920:	ldr	x3, [x8, #912]
  40b924:	adrp	x11, 416000 <ferror@plt+0x14880>
  40b928:	mov	w8, #0xffffff80            	// #-128
  40b92c:	add	x2, x11, #0x3f8
  40b930:	mov	x20, x1
  40b934:	mov	w1, #0x1                   	// #1
  40b938:	stp	x12, x12, [sp, #80]
  40b93c:	str	x10, [sp, #96]
  40b940:	str	w9, [sp, #104]
  40b944:	str	w8, [sp, #108]
  40b948:	str	q0, [sp, #144]
  40b94c:	str	q1, [sp, #160]
  40b950:	str	q2, [sp, #176]
  40b954:	str	q3, [sp, #192]
  40b958:	str	q4, [sp, #208]
  40b95c:	str	q5, [sp, #224]
  40b960:	str	q6, [sp, #240]
  40b964:	str	q7, [sp, #256]
  40b968:	stp	x4, x5, [sp, #288]
  40b96c:	stp	x6, x7, [sp, #304]
  40b970:	bl	401620 <__fprintf_chk@plt>
  40b974:	mov	x2, x20
  40b978:	ldp	x6, x7, [sp, #80]
  40b97c:	add	x3, sp, #0x30
  40b980:	ldp	x4, x5, [sp, #96]
  40b984:	mov	w1, #0x1                   	// #1
  40b988:	ldr	x0, [x21, #800]
  40b98c:	stp	x6, x7, [sp, #48]
  40b990:	stp	x4, x5, [sp, #64]
  40b994:	stp	x6, x7, [sp, #112]
  40b998:	stp	x4, x5, [sp, #128]
  40b99c:	bl	401540 <__vfprintf_chk@plt>
  40b9a0:	cmp	w19, #0x0
  40b9a4:	b.le	40b9cc <ferror@plt+0xa24c>
  40b9a8:	ldr	x20, [x21, #800]
  40b9ac:	mov	w0, w19
  40b9b0:	bl	4015a0 <strerror@plt>
  40b9b4:	mov	x3, x0
  40b9b8:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b9bc:	mov	x0, x20
  40b9c0:	add	x2, x2, #0x400
  40b9c4:	mov	w1, #0x1                   	// #1
  40b9c8:	bl	401620 <__fprintf_chk@plt>
  40b9cc:	ldp	x19, x20, [sp, #16]
  40b9d0:	ldr	x21, [sp, #32]
  40b9d4:	ldp	x29, x30, [sp], #320
  40b9d8:	ret
  40b9dc:	nop
  40b9e0:	stp	x29, x30, [sp, #-320]!
  40b9e4:	adrp	x8, 433000 <ferror@plt+0x31880>
  40b9e8:	mov	w9, #0xffffffd8            	// #-40
  40b9ec:	mov	x29, sp
  40b9f0:	stp	x21, x22, [sp, #32]
  40b9f4:	adrp	x22, 433000 <ferror@plt+0x31880>
  40b9f8:	add	x10, sp, #0x110
  40b9fc:	stp	x19, x20, [sp, #16]
  40ba00:	mov	w20, w0
  40ba04:	add	x11, sp, #0x140
  40ba08:	ldr	x0, [x22, #800]
  40ba0c:	stp	x3, x4, [sp, #280]
  40ba10:	mov	w19, w1
  40ba14:	ldr	x3, [x8, #912]
  40ba18:	mov	w8, #0xffffff80            	// #-128
  40ba1c:	mov	x21, x2
  40ba20:	mov	w1, #0x1                   	// #1
  40ba24:	adrp	x2, 416000 <ferror@plt+0x14880>
  40ba28:	add	x2, x2, #0x3f8
  40ba2c:	stp	x11, x11, [sp, #80]
  40ba30:	str	x10, [sp, #96]
  40ba34:	str	w9, [sp, #104]
  40ba38:	str	w8, [sp, #108]
  40ba3c:	str	q0, [sp, #144]
  40ba40:	str	q1, [sp, #160]
  40ba44:	str	q2, [sp, #176]
  40ba48:	str	q3, [sp, #192]
  40ba4c:	str	q4, [sp, #208]
  40ba50:	str	q5, [sp, #224]
  40ba54:	str	q6, [sp, #240]
  40ba58:	str	q7, [sp, #256]
  40ba5c:	stp	x5, x6, [sp, #296]
  40ba60:	str	x7, [sp, #312]
  40ba64:	bl	401620 <__fprintf_chk@plt>
  40ba68:	ldp	x6, x7, [sp, #80]
  40ba6c:	mov	x2, x21
  40ba70:	ldp	x4, x5, [sp, #96]
  40ba74:	add	x3, sp, #0x30
  40ba78:	ldr	x0, [x22, #800]
  40ba7c:	mov	w1, #0x1                   	// #1
  40ba80:	stp	x6, x7, [sp, #48]
  40ba84:	stp	x4, x5, [sp, #64]
  40ba88:	stp	x6, x7, [sp, #112]
  40ba8c:	stp	x4, x5, [sp, #128]
  40ba90:	bl	401540 <__vfprintf_chk@plt>
  40ba94:	cmp	w19, #0x0
  40ba98:	b.le	40bac0 <ferror@plt+0xa340>
  40ba9c:	ldr	x21, [x22, #800]
  40baa0:	mov	w0, w19
  40baa4:	bl	4015a0 <strerror@plt>
  40baa8:	mov	x3, x0
  40baac:	adrp	x2, 416000 <ferror@plt+0x14880>
  40bab0:	mov	x0, x21
  40bab4:	add	x2, x2, #0x400
  40bab8:	mov	w1, #0x1                   	// #1
  40babc:	bl	401620 <__fprintf_chk@plt>
  40bac0:	mov	w0, w20
  40bac4:	bl	401430 <exit@plt>
  40bac8:	stp	x29, x30, [sp, #-32]!
  40bacc:	mov	w1, #0x2f                  	// #47
  40bad0:	mov	x29, sp
  40bad4:	str	x19, [sp, #16]
  40bad8:	mov	x19, x0
  40badc:	bl	4015c0 <strrchr@plt>
  40bae0:	cmp	x0, #0x0
  40bae4:	adrp	x1, 433000 <ferror@plt+0x31880>
  40bae8:	csinc	x19, x19, x0, eq  // eq = none
  40baec:	str	x19, [x1, #912]
  40baf0:	ldr	x19, [sp, #16]
  40baf4:	ldp	x29, x30, [sp], #32
  40baf8:	ret
  40bafc:	nop
  40bb00:	adrp	x0, 433000 <ferror@plt+0x31880>
  40bb04:	ldr	x0, [x0, #912]
  40bb08:	ret
  40bb0c:	nop
  40bb10:	stp	x29, x30, [sp, #-16]!
  40bb14:	mov	w2, #0x5                   	// #5
  40bb18:	adrp	x1, 416000 <ferror@plt+0x14880>
  40bb1c:	mov	x29, sp
  40bb20:	add	x1, x1, #0x408
  40bb24:	mov	x0, #0x0                   	// #0
  40bb28:	bl	401700 <dcgettext@plt>
  40bb2c:	mov	x1, x0
  40bb30:	adrp	x2, 433000 <ferror@plt+0x31880>
  40bb34:	adrp	x3, 416000 <ferror@plt+0x14880>
  40bb38:	add	x3, x3, #0x418
  40bb3c:	mov	w0, #0x1                   	// #1
  40bb40:	ldr	x2, [x2, #912]
  40bb44:	bl	401520 <__printf_chk@plt>
  40bb48:	mov	w0, #0x0                   	// #0
  40bb4c:	bl	401430 <exit@plt>
  40bb50:	stp	x29, x30, [sp, #-32]!
  40bb54:	adrp	x0, 433000 <ferror@plt+0x31880>
  40bb58:	mov	w2, #0x5                   	// #5
  40bb5c:	mov	x29, sp
  40bb60:	adrp	x1, 416000 <ferror@plt+0x14880>
  40bb64:	add	x1, x1, #0x428
  40bb68:	str	x19, [sp, #16]
  40bb6c:	ldr	x19, [x0, #800]
  40bb70:	mov	x0, #0x0                   	// #0
  40bb74:	bl	401700 <dcgettext@plt>
  40bb78:	mov	x2, x0
  40bb7c:	adrp	x3, 433000 <ferror@plt+0x31880>
  40bb80:	mov	w1, #0x1                   	// #1
  40bb84:	mov	x0, x19
  40bb88:	ldr	x3, [x3, #912]
  40bb8c:	bl	401620 <__fprintf_chk@plt>
  40bb90:	mov	w0, #0x47                  	// #71
  40bb94:	bl	401430 <exit@plt>
  40bb98:	stp	x29, x30, [sp, #-16]!
  40bb9c:	mov	x29, sp
  40bba0:	bl	4014b0 <malloc@plt>
  40bba4:	cbz	x0, 40bbb0 <ferror@plt+0xa430>
  40bba8:	ldp	x29, x30, [sp], #16
  40bbac:	ret
  40bbb0:	bl	40bb50 <ferror@plt+0xa3d0>
  40bbb4:	nop
  40bbb8:	stp	x29, x30, [sp, #-16]!
  40bbbc:	mov	x29, sp
  40bbc0:	bl	401570 <realloc@plt>
  40bbc4:	cbz	x0, 40bbd0 <ferror@plt+0xa450>
  40bbc8:	ldp	x29, x30, [sp], #16
  40bbcc:	ret
  40bbd0:	bl	40bb50 <ferror@plt+0xa3d0>
  40bbd4:	nop
  40bbd8:	stp	x29, x30, [sp, #-16]!
  40bbdc:	mov	x29, sp
  40bbe0:	bl	401590 <strdup@plt>
  40bbe4:	cbz	x0, 40bbf0 <ferror@plt+0xa470>
  40bbe8:	ldp	x29, x30, [sp], #16
  40bbec:	ret
  40bbf0:	bl	40bb50 <ferror@plt+0xa3d0>
  40bbf4:	nop
  40bbf8:	stp	x29, x30, [sp, #-16]!
  40bbfc:	mov	x29, sp
  40bc00:	bl	4016a0 <strndup@plt>
  40bc04:	cbz	x0, 40bc10 <ferror@plt+0xa490>
  40bc08:	ldp	x29, x30, [sp], #16
  40bc0c:	ret
  40bc10:	bl	40bb50 <ferror@plt+0xa3d0>
  40bc14:	nop
  40bc18:	cbz	x0, 40bc34 <ferror@plt+0xa4b4>
  40bc1c:	stp	x29, x30, [sp, #-16]!
  40bc20:	mov	x29, sp
  40bc24:	bl	401670 <free@plt>
  40bc28:	mov	x0, #0x0                   	// #0
  40bc2c:	ldp	x29, x30, [sp], #16
  40bc30:	ret
  40bc34:	mov	x0, #0x0                   	// #0
  40bc38:	ret
  40bc3c:	nop
  40bc40:	stp	x29, x30, [sp, #-64]!
  40bc44:	mov	x29, sp
  40bc48:	stp	x19, x20, [sp, #16]
  40bc4c:	adrp	x20, 429000 <ferror@plt+0x27880>
  40bc50:	add	x20, x20, #0x80
  40bc54:	stp	x21, x22, [sp, #32]
  40bc58:	adrp	x21, 429000 <ferror@plt+0x27880>
  40bc5c:	add	x21, x21, #0x78
  40bc60:	sub	x20, x20, x21
  40bc64:	mov	w22, w0
  40bc68:	stp	x23, x24, [sp, #48]
  40bc6c:	mov	x23, x1
  40bc70:	mov	x24, x2
  40bc74:	bl	4013b0 <memcpy@plt-0x40>
  40bc78:	cmp	xzr, x20, asr #3
  40bc7c:	b.eq	40bca8 <ferror@plt+0xa528>  // b.none
  40bc80:	asr	x20, x20, #3
  40bc84:	mov	x19, #0x0                   	// #0
  40bc88:	ldr	x3, [x21, x19, lsl #3]
  40bc8c:	mov	x2, x24
  40bc90:	add	x19, x19, #0x1
  40bc94:	mov	x1, x23
  40bc98:	mov	w0, w22
  40bc9c:	blr	x3
  40bca0:	cmp	x20, x19
  40bca4:	b.ne	40bc88 <ferror@plt+0xa508>  // b.any
  40bca8:	ldp	x19, x20, [sp, #16]
  40bcac:	ldp	x21, x22, [sp, #32]
  40bcb0:	ldp	x23, x24, [sp, #48]
  40bcb4:	ldp	x29, x30, [sp], #64
  40bcb8:	ret
  40bcbc:	nop
  40bcc0:	ret

Disassembly of section .fini:

000000000040bcc4 <.fini>:
  40bcc4:	stp	x29, x30, [sp, #-16]!
  40bcc8:	mov	x29, sp
  40bccc:	ldp	x29, x30, [sp], #16
  40bcd0:	ret
