set a(0-6387) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-6386 XREFS 93501 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6388) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-6386 XREFS 93502 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6389) {NAME asn(acc#12(0))#1 TYPE ASSIGN PAR 0-6386 XREFS 93503 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6390) {NAME asn(acc#12(1))#1 TYPE ASSIGN PAR 0-6386 XREFS 93504 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6391) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-6386 XREFS 93505 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6392) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-6386 XREFS 93506 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6393) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-6386 XREFS 93507 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6394) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-6386 XREFS 93508 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{258 0 0-6396 {}}} CYCLES {}}
set a(0-6395) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-6386 XREFS 93509 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-6396 {}}} SUCCS {{259 0 0-6396 {}}} CYCLES {}}
set a(0-6397) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93510 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-7030 {}}} CYCLES {}}
set a(0-6398) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93511 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-7006 {}}} CYCLES {}}
set a(0-6399) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93512 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-6982 {}}} CYCLES {}}
set a(0-6400) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93513 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-6958 {}}} CYCLES {}}
set a(0-6401) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93514 LOC {0 1.0 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {} SUCCS {{258 0 0-6919 {}}} CYCLES {}}
set a(0-6402) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93515 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-6821 {}}} CYCLES {}}
set a(0-6403) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93516 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-6802 {}}} CYCLES {}}
set a(0-6404) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93517 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-6791 {}}} CYCLES {}}
set a(0-6405) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93518 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-6772 {}}} CYCLES {}}
set a(0-6406) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-6396 XREFS 93519 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-6747 {}}} CYCLES {}}
set a(0-6407) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-6396 XREFS 93520 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-6745 {}}} CYCLES {}}
set a(0-6408) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-6396 XREFS 93521 LOC {0 1.0 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {} SUCCS {{258 0 0-6712 {}}} CYCLES {}}
set a(0-6409) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-6396 XREFS 93522 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-6710 {}}} CYCLES {}}
set a(0-6410) {NAME acc:asn(acc#12(1).sva#2) TYPE ASSIGN PAR 0-6396 XREFS 93523 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-6677 {}}} CYCLES {}}
set a(0-6411) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93524 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-6674 {}}} CYCLES {}}
set a(0-6412) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93525 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-6662 {}}} CYCLES {}}
set a(0-6413) {NAME acc:asn(acc#12(0).sva#2) TYPE ASSIGN PAR 0-6396 XREFS 93526 LOC {0 1.0 1 0.6176208999999999 1 0.6176208999999999 2 0.23087405} PREDS {} SUCCS {{258 0 0-6650 {}}} CYCLES {}}
set a(0-6414) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93527 LOC {0 1.0 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {} SUCCS {{258 0 0-6647 {}}} CYCLES {}}
set a(0-6415) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93528 LOC {0 1.0 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {} SUCCS {{258 0 0-6640 {}}} CYCLES {}}
set a(0-6416) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-6396 XREFS 93529 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{258 0 0-6613 {}}} CYCLES {}}
set a(0-6417) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-6396 XREFS 93530 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.5964416499999999} PREDS {{262 0 0-7053 {}}} SUCCS {{256 0 0-7053 {}} {258 0 0-7054 {}}} CYCLES {}}
set a(0-6418) {NAME MAC1:asn TYPE ASSIGN PAR 0-6396 XREFS 93531 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6419 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6419) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-6396 XREFS 93532 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{259 0 0-6418 {}}} SUCCS {{258 0 0-6422 {}}} CYCLES {}}
set a(0-6420) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-6396 XREFS 93533 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6421 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6421) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-6396 XREFS 93534 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{259 0 0-6420 {}}} SUCCS {{259 0 0-6422 {}}} CYCLES {}}
set a(0-6422) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6396 XREFS 93535 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.09843630333641132 1 0.6777808783364112} PREDS {{258 0 0-6419 {}} {259 0 0-6421 {}}} SUCCS {{258 0 0-6428 {}}} CYCLES {}}
set a(0-6423) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93536 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {} SUCCS {{259 0 0-6424 {}}} CYCLES {}}
set a(0-6424) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-6396 XREFS 93537 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {{259 0 0-6423 {}}} SUCCS {{258 0 0-6427 {}}} CYCLES {}}
set a(0-6425) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93538 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {} SUCCS {{259 0 0-6426 {}}} CYCLES {}}
set a(0-6426) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-6396 XREFS 93539 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {{259 0 0-6425 {}}} SUCCS {{259 0 0-6427 {}}} CYCLES {}}
set a(0-6427) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6396 XREFS 93540 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.09843630333641132 1 0.6777808783364112} PREDS {{258 0 0-6424 {}} {259 0 0-6426 {}}} SUCCS {{259 0 0-6428 {}}} CYCLES {}}
set a(0-6428) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93541 LOC {1 0.081339275 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-6422 {}} {259 0 0-6427 {}}} SUCCS {{258 0 0-6436 {}}} CYCLES {}}
set a(0-6429) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-6396 XREFS 93542 LOC {0 1.0 0 1.0 0 1.0 1 0.677780925} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6430 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6430) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-6396 XREFS 93543 LOC {0 1.0 0 1.0 0 1.0 1 0.677780925} PREDS {{259 0 0-6429 {}}} SUCCS {{259 0 0-6431 {}}} CYCLES {}}
set a(0-6431) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-6396 XREFS 93544 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-6430 {}}} SUCCS {{258 0 0-6435 {}}} CYCLES {}}
set a(0-6432) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-6396 XREFS 93545 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6433 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6433) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-6396 XREFS 93546 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-6432 {}}} SUCCS {{259 0 0-6434 {}}} CYCLES {}}
set a(0-6434) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-6396 XREFS 93547 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-6433 {}}} SUCCS {{259 0 0-6435 {}}} CYCLES {}}
set a(0-6435) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93548 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-6431 {}} {259 0 0-6434 {}}} SUCCS {{259 0 0-6436 {}}} CYCLES {}}
set a(0-6436) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93549 LOC {1 0.1668652 1 0.18396227499999998 1 0.18396227499999998 1 0.27360560349977764 1 0.8529501784997776} PREDS {{258 0 0-6428 {}} {259 0 0-6435 {}}} SUCCS {{258 0 0-6448 {}}} CYCLES {}}
set a(0-6437) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-6396 XREFS 93550 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6438 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6438) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-6396 XREFS 93551 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-6437 {}}} SUCCS {{259 0 0-6439 {}}} CYCLES {}}
set a(0-6439) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-6396 XREFS 93552 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-6438 {}}} SUCCS {{258 0 0-6443 {}}} CYCLES {}}
set a(0-6440) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93553 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {} SUCCS {{259 0 0-6441 {}}} CYCLES {}}
set a(0-6441) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-6396 XREFS 93554 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-6440 {}}} SUCCS {{259 0 0-6442 {}}} CYCLES {}}
set a(0-6442) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-6396 XREFS 93555 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-6441 {}}} SUCCS {{259 0 0-6443 {}}} CYCLES {}}
set a(0-6443) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93556 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-6439 {}} {259 0 0-6442 {}}} SUCCS {{258 0 0-6447 {}}} CYCLES {}}
set a(0-6444) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-6396 XREFS 93557 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.76330685} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6445 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6445) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-6396 XREFS 93558 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.76330685} PREDS {{259 0 0-6444 {}}} SUCCS {{259 0 0-6446 {}}} CYCLES {}}
set a(0-6446) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-6396 XREFS 93559 LOC {0 1.0 1 0.18396227499999998 1 0.18396227499999998 1 0.76330685} PREDS {{259 0 0-6445 {}}} SUCCS {{259 0 0-6447 {}}} CYCLES {}}
set a(0-6447) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93560 LOC {1 0.085525925 1 0.18396227499999998 1 0.18396227499999998 1 0.27360560349977764 1 0.8529501784997776} PREDS {{258 0 0-6443 {}} {259 0 0-6446 {}}} SUCCS {{259 0 0-6448 {}}} CYCLES {}}
set a(0-6448) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-6396 XREFS 93561 LOC {1 0.25650857499999996 1 0.27360565 1 0.27360565 1 0.3673083120503581 1 0.9466528870503581} PREDS {{258 0 0-6436 {}} {259 0 0-6447 {}}} SUCCS {{259 0 0-6449 {}}} CYCLES {}}
set a(0-6449) {NAME MAC1:slc TYPE READSLICE PAR 0-6396 XREFS 93562 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.946652925} PREDS {{259 0 0-6448 {}}} SUCCS {{258 0 0-6630 {}} {258 0 0-6634 {}} {258 0 0-6651 {}} {258 0 0-7032 {}}} CYCLES {}}
set a(0-6450) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-6396 XREFS 93563 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6451 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6451) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-6396 XREFS 93564 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-6450 {}}} SUCCS {{258 0 0-6454 {}}} CYCLES {}}
set a(0-6452) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-6396 XREFS 93565 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6453 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6453) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-6396 XREFS 93566 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-6452 {}}} SUCCS {{259 0 0-6454 {}}} CYCLES {}}
set a(0-6454) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6396 XREFS 93567 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.8248306533364113} PREDS {{258 0 0-6451 {}} {259 0 0-6453 {}}} SUCCS {{258 0 0-6460 {}}} CYCLES {}}
set a(0-6455) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93568 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-6456 {}}} CYCLES {}}
set a(0-6456) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-6396 XREFS 93569 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {{259 0 0-6455 {}}} SUCCS {{258 0 0-6459 {}}} CYCLES {}}
set a(0-6457) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93570 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-6458 {}}} CYCLES {}}
set a(0-6458) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-6396 XREFS 93571 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {{259 0 0-6457 {}}} SUCCS {{259 0 0-6459 {}}} CYCLES {}}
set a(0-6459) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6396 XREFS 93572 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.8248306533364113} PREDS {{258 0 0-6456 {}} {259 0 0-6458 {}}} SUCCS {{259 0 0-6460 {}}} CYCLES {}}
set a(0-6460) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93573 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-6454 {}} {259 0 0-6459 {}}} SUCCS {{258 0 0-6468 {}}} CYCLES {}}
set a(0-6461) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-6396 XREFS 93574 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6462 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6462) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-6396 XREFS 93575 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-6461 {}}} SUCCS {{259 0 0-6463 {}}} CYCLES {}}
set a(0-6463) {NAME MAC1:conc TYPE CONCATENATE PAR 0-6396 XREFS 93576 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-6462 {}}} SUCCS {{258 0 0-6467 {}}} CYCLES {}}
set a(0-6464) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-6396 XREFS 93577 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6465 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6465) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-6396 XREFS 93578 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{259 0 0-6464 {}}} SUCCS {{259 0 0-6466 {}}} CYCLES {}}
set a(0-6466) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-6396 XREFS 93579 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-6465 {}}} SUCCS {{259 0 0-6467 {}}} CYCLES {}}
set a(0-6467) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93580 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-6463 {}} {259 0 0-6466 {}}} SUCCS {{259 0 0-6468 {}}} CYCLES {}}
set a(0-6468) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93581 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.9999999534997775} PREDS {{258 0 0-6460 {}} {259 0 0-6467 {}}} SUCCS {{258 0 0-6480 {}}} CYCLES {}}
set a(0-6469) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-6396 XREFS 93582 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6470 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6470) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-6396 XREFS 93583 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{259 0 0-6469 {}}} SUCCS {{259 0 0-6471 {}}} CYCLES {}}
set a(0-6471) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-6396 XREFS 93584 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-6470 {}}} SUCCS {{258 0 0-6475 {}}} CYCLES {}}
set a(0-6472) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93585 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-6473 {}}} CYCLES {}}
set a(0-6473) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-6396 XREFS 93586 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-6472 {}}} SUCCS {{259 0 0-6474 {}}} CYCLES {}}
set a(0-6474) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-6396 XREFS 93587 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-6473 {}}} SUCCS {{259 0 0-6475 {}}} CYCLES {}}
set a(0-6475) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93588 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-6471 {}} {259 0 0-6474 {}}} SUCCS {{258 0 0-6479 {}}} CYCLES {}}
set a(0-6476) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-6396 XREFS 93589 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.9103566249999999} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6477 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6477) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-6396 XREFS 93590 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.9103566249999999} PREDS {{259 0 0-6476 {}}} SUCCS {{259 0 0-6478 {}}} CYCLES {}}
set a(0-6478) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-6396 XREFS 93591 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 1 0.9103566249999999} PREDS {{259 0 0-6477 {}}} SUCCS {{259 0 0-6479 {}}} CYCLES {}}
set a(0-6479) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93592 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.9999999534997775} PREDS {{258 0 0-6475 {}} {259 0 0-6478 {}}} SUCCS {{259 0 0-6480 {}}} CYCLES {}}
set a(0-6480) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-6396 XREFS 93593 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.10165338705035813} PREDS {{258 0 0-6468 {}} {259 0 0-6479 {}}} SUCCS {{259 0 0-6481 {}}} CYCLES {}}
set a(0-6481) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-6396 XREFS 93594 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.10165342499999999} PREDS {{259 0 0-6480 {}}} SUCCS {{258 0 0-6642 {}} {258 0 0-6656 {}} {258 0 0-7042 {}}} CYCLES {}}
set a(0-6482) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-6396 XREFS 93595 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6483 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6483) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-6396 XREFS 93596 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-6482 {}}} SUCCS {{258 0 0-6486 {}}} CYCLES {}}
set a(0-6484) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-6396 XREFS 93597 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6485 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6485) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-6396 XREFS 93598 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-6484 {}}} SUCCS {{259 0 0-6486 {}}} CYCLES {}}
set a(0-6486) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6396 XREFS 93599 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-6483 {}} {259 0 0-6485 {}}} SUCCS {{258 0 0-6492 {}}} CYCLES {}}
set a(0-6487) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93600 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-6488 {}}} CYCLES {}}
set a(0-6488) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-6396 XREFS 93601 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-6487 {}}} SUCCS {{258 0 0-6491 {}}} CYCLES {}}
set a(0-6489) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93602 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-6490 {}}} CYCLES {}}
set a(0-6490) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-6396 XREFS 93603 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-6489 {}}} SUCCS {{259 0 0-6491 {}}} CYCLES {}}
set a(0-6491) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-6396 XREFS 93604 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-6488 {}} {259 0 0-6490 {}}} SUCCS {{259 0 0-6492 {}}} CYCLES {}}
set a(0-6492) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93605 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-6486 {}} {259 0 0-6491 {}}} SUCCS {{258 0 0-6500 {}}} CYCLES {}}
set a(0-6493) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-6396 XREFS 93606 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-7054 {}}} SUCCS {{259 0 0-6494 {}} {256 0 0-7054 {}}} CYCLES {}}
set a(0-6494) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-6396 XREFS 93607 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-6493 {}}} SUCCS {{259 0 0-6495 {}}} CYCLES {}}
set a(0-6495) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-6396 XREFS 93608 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6494 {}}} SUCCS {{258 0 0-6499 {}}} CYCLES {}}
set a(0-6496) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-6396 XREFS 93609 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6497 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6497) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-6396 XREFS 93610 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{259 0 0-6496 {}}} SUCCS {{259 0 0-6498 {}}} CYCLES {}}
set a(0-6498) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-6396 XREFS 93611 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6497 {}}} SUCCS {{259 0 0-6499 {}}} CYCLES {}}
set a(0-6499) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93612 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-6495 {}} {259 0 0-6498 {}}} SUCCS {{259 0 0-6500 {}}} CYCLES {}}
set a(0-6500) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93613 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-6492 {}} {259 0 0-6499 {}}} SUCCS {{258 0 0-6512 {}}} CYCLES {}}
set a(0-6501) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-6396 XREFS 93614 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6502 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6502) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-6396 XREFS 93615 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{259 0 0-6501 {}}} SUCCS {{259 0 0-6503 {}}} CYCLES {}}
set a(0-6503) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-6396 XREFS 93616 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6502 {}}} SUCCS {{258 0 0-6507 {}}} CYCLES {}}
set a(0-6504) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93617 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-6505 {}}} CYCLES {}}
set a(0-6505) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-6396 XREFS 93618 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6504 {}}} SUCCS {{259 0 0-6506 {}}} CYCLES {}}
set a(0-6506) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-6396 XREFS 93619 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-6505 {}}} SUCCS {{259 0 0-6507 {}}} CYCLES {}}
set a(0-6507) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93620 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-6503 {}} {259 0 0-6506 {}}} SUCCS {{258 0 0-6511 {}}} CYCLES {}}
set a(0-6508) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-6396 XREFS 93621 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.151574525} PREDS {{262 0 0-7053 {}}} SUCCS {{259 0 0-6509 {}} {256 0 0-7053 {}}} CYCLES {}}
set a(0-6509) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-6396 XREFS 93622 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.151574525} PREDS {{259 0 0-6508 {}}} SUCCS {{259 0 0-6510 {}}} CYCLES {}}
set a(0-6510) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-6396 XREFS 93623 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-6509 {}}} SUCCS {{259 0 0-6511 {}}} CYCLES {}}
set a(0-6511) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93624 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-6507 {}} {259 0 0-6510 {}}} SUCCS {{259 0 0-6512 {}}} CYCLES {}}
set a(0-6512) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-6396 XREFS 93625 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-6500 {}} {259 0 0-6511 {}}} SUCCS {{259 0 0-6513 {}}} CYCLES {}}
set a(0-6513) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-6396 XREFS 93626 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-6512 {}}} SUCCS {{258 0 0-6664 {}} {258 0 0-6668 {}} {258 0 0-7045 {}}} CYCLES {}}
set a(0-6514) {NAME asn#276 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93627 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {} SUCCS {{259 0 0-6515 {}}} CYCLES {}}
set a(0-6515) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-6396 XREFS 93628 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-6514 {}}} SUCCS {{259 0 0-6516 {}}} CYCLES {}}
set a(0-6516) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-6396 XREFS 93629 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-6515 {}}} SUCCS {{258 0 0-6527 {}}} CYCLES {}}
set a(0-6517) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93630 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-6518 {}}} CYCLES {}}
set a(0-6518) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-6396 XREFS 93631 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-6517 {}}} SUCCS {{259 0 0-6519 {}}} CYCLES {}}
set a(0-6519) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-6396 XREFS 93632 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-6518 {}}} SUCCS {{258 0 0-6525 {}}} CYCLES {}}
set a(0-6520) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93633 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-6521 {}}} CYCLES {}}
set a(0-6521) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-6396 XREFS 93634 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-6520 {}}} SUCCS {{258 0 0-6524 {}}} CYCLES {}}
set a(0-6522) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93635 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-6523 {}}} CYCLES {}}
set a(0-6523) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-6396 XREFS 93636 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-6522 {}}} SUCCS {{259 0 0-6524 {}}} CYCLES {}}
set a(0-6524) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-6396 XREFS 93637 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{258 0 0-6521 {}} {259 0 0-6523 {}}} SUCCS {{259 0 0-6525 {}}} CYCLES {}}
set a(0-6525) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6396 XREFS 93638 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.3153567701789505 1 0.9031106951789505} PREDS {{258 0 0-6519 {}} {259 0 0-6524 {}}} SUCCS {{259 0 0-6526 {}}} CYCLES {}}
set a(0-6526) {NAME if#3:slc TYPE READSLICE PAR 0-6396 XREFS 93639 LOC {1 0.053347075 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-6525 {}}} SUCCS {{259 0 0-6527 {}}} CYCLES {}}
set a(0-6527) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6396 XREFS 93640 LOC {1 0.053347075 1 0.315356825 1 0.315356825 1 0.36380140949693607 1 0.9515553344969361} PREDS {{258 0 0-6516 {}} {259 0 0-6526 {}}} SUCCS {{258 0 0-6542 {}}} CYCLES {}}
set a(0-6528) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93641 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-6529 {}}} CYCLES {}}
set a(0-6529) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-6396 XREFS 93642 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6528 {}}} SUCCS {{259 0 0-6530 {}}} CYCLES {}}
set a(0-6530) {NAME if#3:not#1 TYPE NOT PAR 0-6396 XREFS 93643 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6529 {}}} SUCCS {{259 0 0-6531 {}}} CYCLES {}}
set a(0-6531) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-6396 XREFS 93644 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6530 {}}} SUCCS {{259 0 0-6532 {}}} CYCLES {}}
set a(0-6532) {NAME if#3:conc TYPE CONCATENATE PAR 0-6396 XREFS 93645 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6531 {}}} SUCCS {{258 0 0-6540 {}}} CYCLES {}}
set a(0-6533) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93646 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-6534 {}}} CYCLES {}}
set a(0-6534) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6396 XREFS 93647 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6533 {}}} SUCCS {{259 0 0-6535 {}}} CYCLES {}}
set a(0-6535) {NAME if#3:not#2 TYPE NOT PAR 0-6396 XREFS 93648 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6534 {}}} SUCCS {{259 0 0-6536 {}}} CYCLES {}}
set a(0-6536) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-6396 XREFS 93649 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6535 {}}} SUCCS {{258 0 0-6539 {}}} CYCLES {}}
set a(0-6537) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93650 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-6538 {}}} CYCLES {}}
set a(0-6538) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-6396 XREFS 93651 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-6537 {}}} SUCCS {{259 0 0-6539 {}}} CYCLES {}}
set a(0-6539) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-6396 XREFS 93652 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{258 0 0-6536 {}} {259 0 0-6538 {}}} SUCCS {{259 0 0-6540 {}}} CYCLES {}}
set a(0-6540) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 2 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6396 XREFS 93653 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.363801409496936 1 0.951555334496936} PREDS {{258 0 0-6532 {}} {259 0 0-6539 {}}} SUCCS {{259 0 0-6541 {}}} CYCLES {}}
set a(0-6541) {NAME if#3:slc#1 TYPE READSLICE PAR 0-6396 XREFS 93654 LOC {1 0.05859975 1 0.36380144999999997 1 0.36380144999999997 1 0.951555375} PREDS {{259 0 0-6540 {}}} SUCCS {{259 0 0-6542 {}}} CYCLES {}}
set a(0-6542) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#13 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6396 XREFS 93655 LOC {1 0.1017917 1 0.36380144999999997 1 0.36380144999999997 1 0.41224603449693603 1 0.999999959496936} PREDS {{258 0 0-6527 {}} {259 0 0-6541 {}}} SUCCS {{259 0 0-6543 {}} {258 0 0-6547 {}} {258 0 0-6548 {}} {258 0 0-6552 {}}} CYCLES {}}
set a(0-6543) {NAME if#3:slc(acc.imod)#3 TYPE READSLICE PAR 0-6396 XREFS 93656 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-6542 {}}} SUCCS {{259 0 0-6544 {}}} CYCLES {}}
set a(0-6544) {NAME if#3:not#3 TYPE NOT PAR 0-6396 XREFS 93657 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-6543 {}}} SUCCS {{259 0 0-6545 {}}} CYCLES {}}
set a(0-6545) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-6396 XREFS 93658 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-6544 {}}} SUCCS {{259 0 0-6546 {}}} CYCLES {}}
set a(0-6546) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-6396 XREFS 93659 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-6545 {}}} SUCCS {{258 0 0-6550 {}}} CYCLES {}}
set a(0-6547) {NAME if#3:slc(acc.imod)#1 TYPE READSLICE PAR 0-6396 XREFS 93660 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-6542 {}}} SUCCS {{258 0 0-6549 {}}} CYCLES {}}
set a(0-6548) {NAME if#3:slc(acc.imod) TYPE READSLICE PAR 0-6396 XREFS 93661 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-6542 {}}} SUCCS {{259 0 0-6549 {}}} CYCLES {}}
set a(0-6549) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-6396 XREFS 93662 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-6547 {}} {259 0 0-6548 {}}} SUCCS {{259 0 0-6550 {}}} CYCLES {}}
set a(0-6550) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6396 XREFS 93663 LOC {1 0.150236325 1 0.412246075 1 0.412246075 1 0.46069065949693605 2 0.07394380949693606} PREDS {{258 0 0-6546 {}} {259 0 0-6549 {}}} SUCCS {{259 0 0-6551 {}}} CYCLES {}}
set a(0-6551) {NAME if#3:slc#2 TYPE READSLICE PAR 0-6396 XREFS 93664 LOC {1 0.19868095 1 0.46069069999999995 1 0.46069069999999995 2 0.07394384999999999} PREDS {{259 0 0-6550 {}}} SUCCS {{258 0 0-6554 {}}} CYCLES {}}
set a(0-6552) {NAME if#3:slc(acc.imod)#2 TYPE READSLICE PAR 0-6396 XREFS 93665 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.07394384999999999} PREDS {{258 0 0-6542 {}}} SUCCS {{259 0 0-6553 {}}} CYCLES {}}
set a(0-6553) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-6396 XREFS 93666 LOC {1 0.150236325 1 0.46069069999999995 1 0.46069069999999995 2 0.07394384999999999} PREDS {{259 0 0-6552 {}}} SUCCS {{259 0 0-6554 {}}} CYCLES {}}
set a(0-6554) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6396 XREFS 93667 LOC {1 0.19868095 1 0.46069069999999995 1 0.46069069999999995 1 0.5140377201789504 2 0.12729087017895047} PREDS {{258 0 0-6551 {}} {259 0 0-6553 {}}} SUCCS {{259 0 0-6555 {}} {258 0 0-6558 {}}} CYCLES {}}
set a(0-6555) {NAME slc(exs.imod) TYPE READSLICE PAR 0-6396 XREFS 93668 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-6554 {}}} SUCCS {{259 0 0-6556 {}}} CYCLES {}}
set a(0-6556) {NAME if#3:not TYPE NOT PAR 0-6396 XREFS 93669 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-6555 {}}} SUCCS {{259 0 0-6557 {}}} CYCLES {}}
set a(0-6557) {NAME if#3:xor TYPE XOR PAR 0-6396 XREFS 93670 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-6556 {}}} SUCCS {{259 0 0-6558 {}}} CYCLES {}}
set a(0-6558) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6396 XREFS 93671 LOC {1 0.252028025 1 0.514037775 1 0.514037775 1 0.5576258898622739 2 0.17087903986227387} PREDS {{258 0 0-6554 {}} {259 0 0-6557 {}}} SUCCS {{259 0 0-6559 {}} {258 0 0-6560 {}} {258 0 0-6561 {}} {258 0 0-6562 {}}} CYCLES {}}
set a(0-6559) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-6396 XREFS 93672 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{259 0 0-6558 {}}} SUCCS {{258 0 0-6563 {}}} CYCLES {}}
set a(0-6560) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-6396 XREFS 93673 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-6558 {}}} SUCCS {{258 0 0-6563 {}}} CYCLES {}}
set a(0-6561) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-6396 XREFS 93674 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-6558 {}}} SUCCS {{258 0 0-6563 {}}} CYCLES {}}
set a(0-6562) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-6396 XREFS 93675 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-6558 {}}} SUCCS {{259 0 0-6563 {}}} CYCLES {}}
set a(0-6563) {NAME or TYPE OR PAR 0-6396 XREFS 93676 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-6561 {}} {258 0 0-6560 {}} {258 0 0-6559 {}} {259 0 0-6562 {}}} SUCCS {{258 0 0-6565 {}} {258 0 0-6568 {}}} CYCLES {}}
set a(0-6564) {NAME asn#283 TYPE ASSIGN PAR 0-6396 XREFS 93677 LOC {0 1.0 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{262 0 0-7055 {}}} SUCCS {{258 0 0-6566 {}} {256 0 0-7055 {}}} CYCLES {}}
set a(0-6565) {NAME exs TYPE SIGNEXTEND PAR 0-6396 XREFS 93678 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-6563 {}}} SUCCS {{259 0 0-6566 {}}} CYCLES {}}
set a(0-6566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 93679 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 1 0.5740326812638539 2 0.18728583126385392} PREDS {{258 0 0-6564 {}} {259 0 0-6565 {}}} SUCCS {{258 0 0-6649 {}} {258 0 0-6650 {}}} CYCLES {}}
set a(0-6567) {NAME asn#284 TYPE ASSIGN PAR 0-6396 XREFS 93680 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-7056 {}}} SUCCS {{258 0 0-6569 {}} {256 0 0-7056 {}}} CYCLES {}}
set a(0-6568) {NAME exs#3 TYPE SIGNEXTEND PAR 0-6396 XREFS 93681 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-6563 {}}} SUCCS {{259 0 0-6569 {}}} CYCLES {}}
set a(0-6569) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 93682 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-6567 {}} {259 0 0-6568 {}}} SUCCS {{258 0 0-6676 {}} {258 0 0-6677 {}}} CYCLES {}}
set a(0-6570) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93683 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6571 {}}} CYCLES {}}
set a(0-6571) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-6396 XREFS 93684 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6570 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6572) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93685 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6573 {}}} CYCLES {}}
set a(0-6573) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6396 XREFS 93686 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6572 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6574) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93687 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6575 {}}} CYCLES {}}
set a(0-6575) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6396 XREFS 93688 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6574 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6576) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93689 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6577 {}}} CYCLES {}}
set a(0-6577) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6396 XREFS 93690 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6576 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6578) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93691 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6579 {}}} CYCLES {}}
set a(0-6579) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6396 XREFS 93692 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6578 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6580) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93693 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6581 {}}} CYCLES {}}
set a(0-6581) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6396 XREFS 93694 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6580 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6582) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93695 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6583 {}}} CYCLES {}}
set a(0-6583) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6396 XREFS 93696 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6582 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6584) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93697 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6585 {}}} CYCLES {}}
set a(0-6585) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6396 XREFS 93698 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6584 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6586) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93699 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6587 {}}} CYCLES {}}
set a(0-6587) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6396 XREFS 93700 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6586 {}}} SUCCS {{258 0 0-6590 {}}} CYCLES {}}
set a(0-6588) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93701 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-6589 {}}} CYCLES {}}
set a(0-6589) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6396 XREFS 93702 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6588 {}}} SUCCS {{259 0 0-6590 {}}} CYCLES {}}
set a(0-6590) {NAME if#4:nor TYPE NOR PAR 0-6396 XREFS 93703 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-6587 {}} {258 0 0-6585 {}} {258 0 0-6583 {}} {258 0 0-6581 {}} {258 0 0-6579 {}} {258 0 0-6577 {}} {258 0 0-6575 {}} {258 0 0-6573 {}} {258 0 0-6571 {}} {259 0 0-6589 {}}} SUCCS {{259 0 0-6591 {}} {258 0 0-6613 {}} {258 0 0-6935 {}} {258 0 0-6958 {}}} CYCLES {}}
set a(0-6591) {NAME asel TYPE SELECT PAR 0-6396 XREFS 93704 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6590 {}}} SUCCS {{146 0 0-6592 {}} {146 0 0-6593 {}} {146 0 0-6594 {}} {146 0 0-6595 {}} {146 0 0-6596 {}} {146 0 0-6597 {}} {146 0 0-6598 {}} {146 0 0-6599 {}} {146 0 0-6600 {}} {146 0 0-6601 {}} {146 0 0-6602 {}} {146 0 0-6603 {}} {146 0 0-6604 {}} {146 0 0-6605 {}} {146 0 0-6606 {}} {146 0 0-6607 {}} {146 0 0-6608 {}} {146 0 0-6609 {}} {146 0 0-6610 {}} {146 0 0-6611 {}} {146 0 0-6612 {}}} CYCLES {}}
set a(0-6592) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93705 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6593 {}}} CYCLES {}}
set a(0-6593) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-6396 XREFS 93706 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6592 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6594) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93707 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6595 {}}} CYCLES {}}
set a(0-6595) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-6396 XREFS 93708 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6594 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6596) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93709 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6597 {}}} CYCLES {}}
set a(0-6597) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-6396 XREFS 93710 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6596 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6598) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93711 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6599 {}}} CYCLES {}}
set a(0-6599) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-6396 XREFS 93712 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6598 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6600) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93713 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6601 {}}} CYCLES {}}
set a(0-6601) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-6396 XREFS 93714 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6600 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6602) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93715 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6603 {}}} CYCLES {}}
set a(0-6603) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-6396 XREFS 93716 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6602 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6604) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93717 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6605 {}}} CYCLES {}}
set a(0-6605) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-6396 XREFS 93718 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6604 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6606) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93719 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6607 {}}} CYCLES {}}
set a(0-6607) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-6396 XREFS 93720 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6606 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6608) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93721 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6609 {}}} CYCLES {}}
set a(0-6609) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-6396 XREFS 93722 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6608 {}}} SUCCS {{258 0 0-6612 {}}} CYCLES {}}
set a(0-6610) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93723 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}}} SUCCS {{259 0 0-6611 {}}} CYCLES {}}
set a(0-6611) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-6396 XREFS 93724 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {259 0 0-6610 {}}} SUCCS {{259 0 0-6612 {}}} CYCLES {}}
set a(0-6612) {NAME aif:nor TYPE NOR PAR 0-6396 XREFS 93725 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-6591 {}} {258 0 0-6609 {}} {258 0 0-6607 {}} {258 0 0-6605 {}} {258 0 0-6603 {}} {258 0 0-6601 {}} {258 0 0-6599 {}} {258 0 0-6597 {}} {258 0 0-6595 {}} {258 0 0-6593 {}} {259 0 0-6611 {}}} SUCCS {{259 0 0-6613 {}}} CYCLES {}}
set a(0-6613) {NAME if#4:and TYPE AND PAR 0-6396 XREFS 93726 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-6590 {}} {258 0 0-6416 {}} {259 0 0-6612 {}}} SUCCS {{258 0 0-6615 {}} {258 0 0-6619 {}} {258 0 0-6623 {}} {258 0 0-6627 {}}} CYCLES {}}
set a(0-6614) {NAME asn#285 TYPE ASSIGN PAR 0-6396 XREFS 93727 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{262 0 0-7057 {}}} SUCCS {{258 0 0-6617 {}} {256 0 0-7057 {}}} CYCLES {}}
set a(0-6615) {NAME not#33 TYPE NOT PAR 0-6396 XREFS 93728 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-6613 {}}} SUCCS {{259 0 0-6616 {}}} CYCLES {}}
set a(0-6616) {NAME exs#4 TYPE SIGNEXTEND PAR 0-6396 XREFS 93729 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6615 {}}} SUCCS {{259 0 0-6617 {}}} CYCLES {}}
set a(0-6617) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 93730 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 1 0.6891260812638539 2 0.30237923126385385} PREDS {{258 0 0-6614 {}} {259 0 0-6616 {}}} SUCCS {{258 0 0-6693 {}} {258 0 0-6694 {}} {258 0 0-6695 {}} {258 0 0-6696 {}} {258 0 0-6697 {}} {258 0 0-6698 {}} {258 0 0-6699 {}} {258 0 0-6700 {}} {258 0 0-6701 {}} {258 0 0-6702 {}} {258 0 0-6710 {}}} CYCLES {}}
set a(0-6618) {NAME asn#286 TYPE ASSIGN PAR 0-6396 XREFS 93731 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{262 0 0-7058 {}}} SUCCS {{258 0 0-6621 {}} {256 0 0-7058 {}}} CYCLES {}}
set a(0-6619) {NAME not#34 TYPE NOT PAR 0-6396 XREFS 93732 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-6613 {}}} SUCCS {{259 0 0-6620 {}}} CYCLES {}}
set a(0-6620) {NAME exs#5 TYPE SIGNEXTEND PAR 0-6396 XREFS 93733 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-6619 {}}} SUCCS {{259 0 0-6621 {}}} CYCLES {}}
set a(0-6621) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 93734 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 1 0.6891260812638539 2 0.30237923126385385} PREDS {{258 0 0-6618 {}} {259 0 0-6620 {}}} SUCCS {{258 0 0-6683 {}} {258 0 0-6684 {}} {258 0 0-6685 {}} {258 0 0-6686 {}} {258 0 0-6687 {}} {258 0 0-6688 {}} {258 0 0-6689 {}} {258 0 0-6690 {}} {258 0 0-6691 {}} {258 0 0-6692 {}} {258 0 0-6712 {}}} CYCLES {}}
set a(0-6622) {NAME asn#287 TYPE ASSIGN PAR 0-6396 XREFS 93735 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-7059 {}}} SUCCS {{258 0 0-6625 {}} {256 0 0-7059 {}}} CYCLES {}}
set a(0-6623) {NAME not#35 TYPE NOT PAR 0-6396 XREFS 93736 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-6613 {}}} SUCCS {{259 0 0-6624 {}}} CYCLES {}}
set a(0-6624) {NAME exs#6 TYPE SIGNEXTEND PAR 0-6396 XREFS 93737 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-6623 {}}} SUCCS {{259 0 0-6625 {}}} CYCLES {}}
set a(0-6625) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 93738 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-6622 {}} {259 0 0-6624 {}}} SUCCS {{258 0 0-6728 {}} {258 0 0-6729 {}} {258 0 0-6730 {}} {258 0 0-6731 {}} {258 0 0-6732 {}} {258 0 0-6733 {}} {258 0 0-6734 {}} {258 0 0-6735 {}} {258 0 0-6736 {}} {258 0 0-6737 {}} {258 0 0-6745 {}}} CYCLES {}}
set a(0-6626) {NAME asn#288 TYPE ASSIGN PAR 0-6396 XREFS 93739 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-7060 {}}} SUCCS {{258 0 0-6629 {}} {256 0 0-7060 {}}} CYCLES {}}
set a(0-6627) {NAME not#10 TYPE NOT PAR 0-6396 XREFS 93740 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-6613 {}}} SUCCS {{259 0 0-6628 {}}} CYCLES {}}
set a(0-6628) {NAME exs#7 TYPE SIGNEXTEND PAR 0-6396 XREFS 93741 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-6627 {}}} SUCCS {{259 0 0-6629 {}}} CYCLES {}}
set a(0-6629) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 93742 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-6626 {}} {259 0 0-6628 {}}} SUCCS {{258 0 0-6718 {}} {258 0 0-6719 {}} {258 0 0-6720 {}} {258 0 0-6721 {}} {258 0 0-6722 {}} {258 0 0-6723 {}} {258 0 0-6724 {}} {258 0 0-6725 {}} {258 0 0-6726 {}} {258 0 0-6727 {}} {258 0 0-6747 {}}} CYCLES {}}
set a(0-6630) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-6396 XREFS 93743 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.946652925} PREDS {{258 0 0-6449 {}}} SUCCS {{259 0 0-6631 {}}} CYCLES {}}
set a(0-6631) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6396 XREFS 93744 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.4206553701789505 1 0.9999999451789505} PREDS {{259 0 0-6630 {}}} SUCCS {{259 0 0-6632 {}}} CYCLES {}}
set a(0-6632) {NAME slc TYPE READSLICE PAR 0-6396 XREFS 93745 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{259 0 0-6631 {}}} SUCCS {{259 0 0-6633 {}} {258 0 0-6639 {}}} CYCLES {}}
set a(0-6633) {NAME asel#1 TYPE SELECT PAR 0-6396 XREFS 93746 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{259 0 0-6632 {}}} SUCCS {{146 0 0-6634 {}} {146 0 0-6635 {}} {146 0 0-6636 {}} {146 0 0-6637 {}} {146 0 0-6638 {}}} CYCLES {}}
set a(0-6634) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-6396 XREFS 93747 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{146 0 0-6633 {}} {258 0 0-6449 {}}} SUCCS {{259 0 0-6635 {}}} CYCLES {}}
set a(0-6635) {NAME aif#1:not#1 TYPE NOT PAR 0-6396 XREFS 93748 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{146 0 0-6633 {}} {259 0 0-6634 {}}} SUCCS {{259 0 0-6636 {}}} CYCLES {}}
set a(0-6636) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-6396 XREFS 93749 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 1 0.4884002237783222 2 0.10165337377832225} PREDS {{146 0 0-6633 {}} {259 0 0-6635 {}}} SUCCS {{259 0 0-6637 {}}} CYCLES {}}
set a(0-6637) {NAME aif#1:slc TYPE READSLICE PAR 0-6396 XREFS 93750 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-6633 {}} {259 0 0-6636 {}}} SUCCS {{259 0 0-6638 {}}} CYCLES {}}
set a(0-6638) {NAME if#5:not TYPE NOT PAR 0-6396 XREFS 93751 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-6633 {}} {259 0 0-6637 {}}} SUCCS {{258 0 0-6640 {}}} CYCLES {}}
set a(0-6639) {NAME if#5:not#3 TYPE NOT PAR 0-6396 XREFS 93752 LOC {1 0.40355834999999995 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{258 0 0-6632 {}}} SUCCS {{259 0 0-6640 {}}} CYCLES {}}
set a(0-6640) {NAME if#5:and TYPE AND PAR 0-6396 XREFS 93753 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{258 0 0-6638 {}} {258 0 0-6415 {}} {259 0 0-6639 {}}} SUCCS {{259 0 0-6641 {}} {258 0 0-6647 {}}} CYCLES {}}
set a(0-6641) {NAME asel#3 TYPE SELECT PAR 0-6396 XREFS 93754 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{259 0 0-6640 {}}} SUCCS {{146 0 0-6642 {}} {146 0 0-6643 {}} {146 0 0-6644 {}} {146 0 0-6645 {}} {146 0 0-6646 {}}} CYCLES {}}
set a(0-6642) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-6396 XREFS 93755 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-6641 {}} {258 0 0-6481 {}}} SUCCS {{259 0 0-6643 {}}} CYCLES {}}
set a(0-6643) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-6396 XREFS 93756 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-6641 {}} {259 0 0-6642 {}}} SUCCS {{259 0 0-6644 {}}} CYCLES {}}
set a(0-6644) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93757 LOC {1 0.4713032 1 0.488400275 1 0.488400275 1 0.5740326843138832 2 0.18728583431388318} PREDS {{146 0 0-6641 {}} {259 0 0-6643 {}}} SUCCS {{259 0 0-6645 {}}} CYCLES {}}
set a(0-6645) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-6396 XREFS 93758 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{146 0 0-6641 {}} {259 0 0-6644 {}}} SUCCS {{259 0 0-6646 {}}} CYCLES {}}
set a(0-6646) {NAME if#5:not#1 TYPE NOT PAR 0-6396 XREFS 93759 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{146 0 0-6641 {}} {259 0 0-6645 {}}} SUCCS {{259 0 0-6647 {}}} CYCLES {}}
set a(0-6647) {NAME if#5:and#1 TYPE AND PAR 0-6396 XREFS 93760 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{258 0 0-6640 {}} {258 0 0-6414 {}} {259 0 0-6646 {}}} SUCCS {{259 0 0-6648 {}} {258 0 0-6650 {}}} CYCLES {}}
set a(0-6648) {NAME asel#7 TYPE SELECT PAR 0-6396 XREFS 93761 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{259 0 0-6647 {}}} SUCCS {{146 0 0-6649 {}}} CYCLES {}}
set a(0-6649) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6396 XREFS 93762 LOC {1 0.55693565 1 0.574032725 1 0.574032725 1 0.6176208398622739 2 0.23087398986227387} PREDS {{146 0 0-6648 {}} {258 0 0-6566 {}}} SUCCS {{259 0 0-6650 {}}} CYCLES {}}
set a(0-6650) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6396 XREFS 93763 LOC {1 0.600523825 1 0.6176208999999999 1 0.6176208999999999 1 0.6406814624999999 2 0.2539346125} PREDS {{258 0 0-6647 {}} {258 0 0-6566 {}} {258 0 0-6413 {}} {259 0 0-6649 {}}} SUCCS {{258 0 0-6678 {}} {258 0 0-7055 {}}} CYCLES {}}
set a(0-6651) {NAME aif#11:not#1 TYPE NOT PAR 0-6396 XREFS 93764 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-6449 {}}} SUCCS {{259 0 0-6652 {}}} CYCLES {}}
set a(0-6652) {NAME aif#11:conc TYPE CONCATENATE PAR 0-6396 XREFS 93765 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-6651 {}}} SUCCS {{259 0 0-6653 {}}} CYCLES {}}
set a(0-6653) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93766 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-6652 {}}} SUCCS {{259 0 0-6654 {}}} CYCLES {}}
set a(0-6654) {NAME aif#11:slc TYPE READSLICE PAR 0-6396 XREFS 93767 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-6653 {}}} SUCCS {{259 0 0-6655 {}} {258 0 0-6661 {}}} CYCLES {}}
set a(0-6655) {NAME asel#13 TYPE SELECT PAR 0-6396 XREFS 93768 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-6654 {}}} SUCCS {{146 0 0-6656 {}} {146 0 0-6657 {}} {146 0 0-6658 {}} {146 0 0-6659 {}} {146 0 0-6660 {}}} CYCLES {}}
set a(0-6656) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-6396 XREFS 93769 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-6655 {}} {258 0 0-6481 {}}} SUCCS {{259 0 0-6657 {}}} CYCLES {}}
set a(0-6657) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-6396 XREFS 93770 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-6655 {}} {259 0 0-6656 {}}} SUCCS {{259 0 0-6658 {}}} CYCLES {}}
set a(0-6658) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93771 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-6655 {}} {259 0 0-6657 {}}} SUCCS {{259 0 0-6659 {}}} CYCLES {}}
set a(0-6659) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-6396 XREFS 93772 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-6655 {}} {259 0 0-6658 {}}} SUCCS {{259 0 0-6660 {}}} CYCLES {}}
set a(0-6660) {NAME if#6:not#1 TYPE NOT PAR 0-6396 XREFS 93773 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-6655 {}} {259 0 0-6659 {}}} SUCCS {{258 0 0-6662 {}}} CYCLES {}}
set a(0-6661) {NAME if#6:not TYPE NOT PAR 0-6396 XREFS 93774 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-6654 {}}} SUCCS {{259 0 0-6662 {}}} CYCLES {}}
set a(0-6662) {NAME if#6:and TYPE AND PAR 0-6396 XREFS 93775 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-6660 {}} {258 0 0-6412 {}} {259 0 0-6661 {}}} SUCCS {{259 0 0-6663 {}} {258 0 0-6674 {}}} CYCLES {}}
set a(0-6663) {NAME asel#17 TYPE SELECT PAR 0-6396 XREFS 93776 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-6662 {}}} SUCCS {{146 0 0-6664 {}} {146 0 0-6665 {}} {130 0 0-6666 {}} {130 0 0-6667 {}}} CYCLES {}}
set a(0-6664) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-6396 XREFS 93777 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-6663 {}} {258 0 0-6513 {}}} SUCCS {{259 0 0-6665 {}}} CYCLES {}}
set a(0-6665) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-6396 XREFS 93778 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-6663 {}} {259 0 0-6664 {}}} SUCCS {{259 0 0-6666 {}}} CYCLES {}}
set a(0-6666) {NAME aif#17:slc TYPE READSLICE PAR 0-6396 XREFS 93779 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-6663 {}} {259 0 0-6665 {}}} SUCCS {{259 0 0-6667 {}} {258 0 0-6673 {}}} CYCLES {}}
set a(0-6667) {NAME aif#17:asel TYPE SELECT PAR 0-6396 XREFS 93780 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-6663 {}} {259 0 0-6666 {}}} SUCCS {{146 0 0-6668 {}} {146 0 0-6669 {}} {146 0 0-6670 {}} {146 0 0-6671 {}} {146 0 0-6672 {}}} CYCLES {}}
set a(0-6668) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-6396 XREFS 93781 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-6667 {}} {258 0 0-6513 {}}} SUCCS {{259 0 0-6669 {}}} CYCLES {}}
set a(0-6669) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-6396 XREFS 93782 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-6667 {}} {259 0 0-6668 {}}} SUCCS {{259 0 0-6670 {}}} CYCLES {}}
set a(0-6670) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93783 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-6667 {}} {259 0 0-6669 {}}} SUCCS {{259 0 0-6671 {}}} CYCLES {}}
set a(0-6671) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-6396 XREFS 93784 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-6667 {}} {259 0 0-6670 {}}} SUCCS {{259 0 0-6672 {}}} CYCLES {}}
set a(0-6672) {NAME if#6:not#2 TYPE NOT PAR 0-6396 XREFS 93785 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-6667 {}} {259 0 0-6671 {}}} SUCCS {{258 0 0-6674 {}}} CYCLES {}}
set a(0-6673) {NAME if#6:not#4 TYPE NOT PAR 0-6396 XREFS 93786 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-6666 {}}} SUCCS {{259 0 0-6674 {}}} CYCLES {}}
set a(0-6674) {NAME if#6:and#2 TYPE AND PAR 0-6396 XREFS 93787 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-6662 {}} {258 0 0-6672 {}} {258 0 0-6411 {}} {259 0 0-6673 {}}} SUCCS {{259 0 0-6675 {}} {258 0 0-6677 {}}} CYCLES {}}
set a(0-6675) {NAME sel#6 TYPE SELECT PAR 0-6396 XREFS 93788 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-6674 {}}} SUCCS {{146 0 0-6676 {}}} CYCLES {}}
set a(0-6676) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6396 XREFS 93789 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-6675 {}} {258 0 0-6569 {}}} SUCCS {{259 0 0-6677 {}}} CYCLES {}}
set a(0-6677) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6396 XREFS 93790 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-6674 {}} {258 0 0-6569 {}} {258 0 0-6410 {}} {259 0 0-6676 {}}} SUCCS {{258 0 0-6713 {}} {258 0 0-7056 {}}} CYCLES {}}
set a(0-6678) {NAME not#2 TYPE NOT PAR 0-6396 XREFS 93791 LOC {1 0.623584425 1 0.6406815 1 0.6406815 2 0.25393465} PREDS {{258 0 0-6650 {}}} SUCCS {{259 0 0-6679 {}}} CYCLES {}}
set a(0-6679) {NAME conc TYPE CONCATENATE PAR 0-6396 XREFS 93792 LOC {1 0.623584425 1 0.6406815 1 0.6406815 2 0.25393465} PREDS {{259 0 0-6678 {}}} SUCCS {{259 0 0-6680 {}}} CYCLES {}}
set a(0-6680) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6396 XREFS 93793 LOC {1 0.623584425 1 0.6406815 1 0.6406815 1 0.689126084496936 2 0.30237923449693604} PREDS {{259 0 0-6679 {}}} SUCCS {{259 0 0-6681 {}}} CYCLES {}}
set a(0-6681) {NAME slc#2 TYPE READSLICE PAR 0-6396 XREFS 93794 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{259 0 0-6680 {}}} SUCCS {{259 0 0-6682 {}} {258 0 0-6709 {}} {258 0 0-6711 {}}} CYCLES {}}
set a(0-6682) {NAME sel#7 TYPE SELECT PAR 0-6396 XREFS 93795 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{259 0 0-6681 {}}} SUCCS {{146 0 0-6683 {}} {146 0 0-6684 {}} {146 0 0-6685 {}} {146 0 0-6686 {}} {146 0 0-6687 {}} {146 0 0-6688 {}} {146 0 0-6689 {}} {146 0 0-6690 {}} {146 0 0-6691 {}} {146 0 0-6692 {}} {146 0 0-6693 {}} {146 0 0-6694 {}} {146 0 0-6695 {}} {146 0 0-6696 {}} {146 0 0-6697 {}} {146 0 0-6698 {}} {146 0 0-6699 {}} {146 0 0-6700 {}} {146 0 0-6701 {}} {146 0 0-6702 {}} {130 0 0-6703 {}} {130 0 0-6704 {}}} CYCLES {}}
set a(0-6683) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-6396 XREFS 93796 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6684) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-6396 XREFS 93797 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6685) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-6396 XREFS 93798 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6686) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-6396 XREFS 93799 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6687) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-6396 XREFS 93800 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6688) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-6396 XREFS 93801 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6689) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-6396 XREFS 93802 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6690) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-6396 XREFS 93803 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6691) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-6396 XREFS 93804 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6692) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-6396 XREFS 93805 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6621 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6693) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-6396 XREFS 93806 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6694) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-6396 XREFS 93807 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6695) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-6396 XREFS 93808 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6696) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-6396 XREFS 93809 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6697) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-6396 XREFS 93810 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6698) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-6396 XREFS 93811 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6699) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-6396 XREFS 93812 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6700) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-6396 XREFS 93813 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6701) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-6396 XREFS 93814 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{258 0 0-6703 {}}} CYCLES {}}
set a(0-6702) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-6396 XREFS 93815 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6682 {}} {258 0 0-6617 {}}} SUCCS {{259 0 0-6703 {}}} CYCLES {}}
set a(0-6703) {NAME if#7:if:nor TYPE NOR PAR 0-6396 XREFS 93816 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{130 0 0-6682 {}} {258 0 0-6701 {}} {258 0 0-6700 {}} {258 0 0-6699 {}} {258 0 0-6698 {}} {258 0 0-6697 {}} {258 0 0-6696 {}} {258 0 0-6695 {}} {258 0 0-6694 {}} {258 0 0-6693 {}} {258 0 0-6692 {}} {258 0 0-6691 {}} {258 0 0-6690 {}} {258 0 0-6689 {}} {258 0 0-6688 {}} {258 0 0-6687 {}} {258 0 0-6686 {}} {258 0 0-6685 {}} {258 0 0-6684 {}} {258 0 0-6683 {}} {259 0 0-6702 {}}} SUCCS {{259 0 0-6704 {}} {258 0 0-6709 {}} {258 0 0-6711 {}}} CYCLES {}}
set a(0-6704) {NAME if#7:sel TYPE SELECT PAR 0-6396 XREFS 93817 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{130 0 0-6682 {}} {259 0 0-6703 {}}} SUCCS {{146 0 0-6705 {}} {146 0 0-6706 {}} {146 0 0-6707 {}} {146 0 0-6708 {}}} CYCLES {}}
set a(0-6705) {NAME asn#289 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93818 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-6704 {}}} SUCCS {{259 0 0-6706 {}}} CYCLES {}}
set a(0-6706) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6396 XREFS 93819 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-6704 {}} {259 0 0-6705 {}}} SUCCS {{258 0 0-6710 {}}} CYCLES {}}
set a(0-6707) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93820 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6704 {}}} SUCCS {{259 0 0-6708 {}}} CYCLES {}}
set a(0-6708) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6396 XREFS 93821 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-6704 {}} {259 0 0-6707 {}}} SUCCS {{258 0 0-6712 {}}} CYCLES {}}
set a(0-6709) {NAME and#7 TYPE AND PAR 0-6396 XREFS 93822 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.577167425} PREDS {{258 0 0-6681 {}} {258 0 0-6703 {}}} SUCCS {{259 0 0-6710 {}}} CYCLES {}}
set a(0-6710) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6396 XREFS 93823 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-6617 {}} {258 0 0-6706 {}} {258 0 0-6409 {}} {259 0 0-6709 {}}} SUCCS {{258 0 0-6751 {}} {258 0 0-7057 {}}} CYCLES {}}
set a(0-6711) {NAME and#8 TYPE AND PAR 0-6396 XREFS 93824 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{258 0 0-6681 {}} {258 0 0-6703 {}}} SUCCS {{259 0 0-6712 {}}} CYCLES {}}
set a(0-6712) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6396 XREFS 93825 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 1 0.7121866874999999 2 0.3254398375} PREDS {{258 0 0-6621 {}} {258 0 0-6708 {}} {258 0 0-6408 {}} {259 0 0-6711 {}}} SUCCS {{258 0 0-6777 {}} {258 0 0-6822 {}} {258 0 0-6921 {}} {258 0 0-6922 {}} {258 0 0-6923 {}} {258 0 0-6924 {}} {258 0 0-6925 {}} {258 0 0-6926 {}} {258 0 0-6927 {}} {258 0 0-6928 {}} {258 0 0-6929 {}} {258 0 0-6930 {}} {258 0 0-7058 {}}} CYCLES {}}
set a(0-6713) {NAME not#3 TYPE NOT PAR 0-6396 XREFS 93826 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-6677 {}}} SUCCS {{259 0 0-6714 {}}} CYCLES {}}
set a(0-6714) {NAME conc#1 TYPE CONCATENATE PAR 0-6396 XREFS 93827 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-6713 {}}} SUCCS {{259 0 0-6715 {}}} CYCLES {}}
set a(0-6715) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6396 XREFS 93828 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-6714 {}}} SUCCS {{259 0 0-6716 {}}} CYCLES {}}
set a(0-6716) {NAME slc#3 TYPE READSLICE PAR 0-6396 XREFS 93829 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-6715 {}}} SUCCS {{259 0 0-6717 {}} {258 0 0-6744 {}} {258 0 0-6746 {}}} CYCLES {}}
set a(0-6717) {NAME sel#9 TYPE SELECT PAR 0-6396 XREFS 93830 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-6716 {}}} SUCCS {{146 0 0-6718 {}} {146 0 0-6719 {}} {146 0 0-6720 {}} {146 0 0-6721 {}} {146 0 0-6722 {}} {146 0 0-6723 {}} {146 0 0-6724 {}} {146 0 0-6725 {}} {146 0 0-6726 {}} {146 0 0-6727 {}} {146 0 0-6728 {}} {146 0 0-6729 {}} {146 0 0-6730 {}} {146 0 0-6731 {}} {146 0 0-6732 {}} {146 0 0-6733 {}} {146 0 0-6734 {}} {146 0 0-6735 {}} {146 0 0-6736 {}} {146 0 0-6737 {}} {130 0 0-6738 {}} {130 0 0-6739 {}}} CYCLES {}}
set a(0-6718) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-6396 XREFS 93831 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6719) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-6396 XREFS 93832 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6720) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-6396 XREFS 93833 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6721) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-6396 XREFS 93834 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6722) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-6396 XREFS 93835 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6723) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-6396 XREFS 93836 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6724) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-6396 XREFS 93837 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6725) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-6396 XREFS 93838 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6726) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-6396 XREFS 93839 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6727) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-6396 XREFS 93840 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6629 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6728) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-6396 XREFS 93841 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6729) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-6396 XREFS 93842 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6730) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-6396 XREFS 93843 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6731) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-6396 XREFS 93844 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6732) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-6396 XREFS 93845 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6733) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-6396 XREFS 93846 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6734) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-6396 XREFS 93847 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6735) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-6396 XREFS 93848 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6736) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-6396 XREFS 93849 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{258 0 0-6738 {}}} CYCLES {}}
set a(0-6737) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-6396 XREFS 93850 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6717 {}} {258 0 0-6625 {}}} SUCCS {{259 0 0-6738 {}}} CYCLES {}}
set a(0-6738) {NAME if#9:if:nor TYPE NOR PAR 0-6396 XREFS 93851 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-6717 {}} {258 0 0-6736 {}} {258 0 0-6735 {}} {258 0 0-6734 {}} {258 0 0-6733 {}} {258 0 0-6732 {}} {258 0 0-6731 {}} {258 0 0-6730 {}} {258 0 0-6729 {}} {258 0 0-6728 {}} {258 0 0-6727 {}} {258 0 0-6726 {}} {258 0 0-6725 {}} {258 0 0-6724 {}} {258 0 0-6723 {}} {258 0 0-6722 {}} {258 0 0-6721 {}} {258 0 0-6720 {}} {258 0 0-6719 {}} {258 0 0-6718 {}} {259 0 0-6737 {}}} SUCCS {{259 0 0-6739 {}} {258 0 0-6744 {}} {258 0 0-6746 {}}} CYCLES {}}
set a(0-6739) {NAME if#9:sel TYPE SELECT PAR 0-6396 XREFS 93852 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-6717 {}} {259 0 0-6738 {}}} SUCCS {{146 0 0-6740 {}} {146 0 0-6741 {}} {146 0 0-6742 {}} {146 0 0-6743 {}}} CYCLES {}}
set a(0-6740) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93853 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6739 {}}} SUCCS {{259 0 0-6741 {}}} CYCLES {}}
set a(0-6741) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6396 XREFS 93854 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6739 {}} {259 0 0-6740 {}}} SUCCS {{258 0 0-6745 {}}} CYCLES {}}
set a(0-6742) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93855 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-6739 {}}} SUCCS {{259 0 0-6743 {}}} CYCLES {}}
set a(0-6743) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6396 XREFS 93856 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-6739 {}} {259 0 0-6742 {}}} SUCCS {{258 0 0-6747 {}}} CYCLES {}}
set a(0-6744) {NAME and#9 TYPE AND PAR 0-6396 XREFS 93857 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-6716 {}} {258 0 0-6738 {}}} SUCCS {{259 0 0-6745 {}}} CYCLES {}}
set a(0-6745) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6396 XREFS 93858 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-6625 {}} {258 0 0-6741 {}} {258 0 0-6407 {}} {259 0 0-6744 {}}} SUCCS {{258 0 0-6758 {}} {258 0 0-7059 {}}} CYCLES {}}
set a(0-6746) {NAME and#10 TYPE AND PAR 0-6396 XREFS 93859 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-6716 {}} {258 0 0-6738 {}}} SUCCS {{259 0 0-6747 {}}} CYCLES {}}
set a(0-6747) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6396 XREFS 93860 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-6629 {}} {258 0 0-6743 {}} {258 0 0-6406 {}} {259 0 0-6746 {}}} SUCCS {{258 0 0-6807 {}} {258 0 0-7060 {}}} CYCLES {}}
set a(0-6748) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93861 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-6749 {}}} CYCLES {}}
set a(0-6749) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6396 XREFS 93862 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-6748 {}}} SUCCS {{259 0 0-6750 {}}} CYCLES {}}
set a(0-6750) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-6396 XREFS 93863 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-6749 {}}} SUCCS {{258 0 0-6753 {}}} CYCLES {}}
set a(0-6751) {NAME deltax_square_red:not TYPE NOT PAR 0-6396 XREFS 93864 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-6710 {}}} SUCCS {{259 0 0-6752 {}}} CYCLES {}}
set a(0-6752) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-6396 XREFS 93865 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-6751 {}}} SUCCS {{259 0 0-6753 {}}} CYCLES {}}
set a(0-6753) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93866 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-6750 {}} {259 0 0-6752 {}}} SUCCS {{259 0 0-6754 {}}} CYCLES {}}
set a(0-6754) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-6396 XREFS 93867 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-6753 {}}} SUCCS {{258 0 0-6762 {}} {258 0 0-6764 {}} {258 0 0-6770 {}}} CYCLES {}}
set a(0-6755) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93868 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-6756 {}}} CYCLES {}}
set a(0-6756) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-6396 XREFS 93869 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-6755 {}}} SUCCS {{259 0 0-6757 {}}} CYCLES {}}
set a(0-6757) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-6396 XREFS 93870 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-6756 {}}} SUCCS {{258 0 0-6760 {}}} CYCLES {}}
set a(0-6758) {NAME deltax_square_blue:not TYPE NOT PAR 0-6396 XREFS 93871 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-6745 {}}} SUCCS {{259 0 0-6759 {}}} CYCLES {}}
set a(0-6759) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-6396 XREFS 93872 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-6758 {}}} SUCCS {{259 0 0-6760 {}}} CYCLES {}}
set a(0-6760) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93873 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-6757 {}} {259 0 0-6759 {}}} SUCCS {{259 0 0-6761 {}}} CYCLES {}}
set a(0-6761) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-6396 XREFS 93874 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-6760 {}}} SUCCS {{258 0 0-6792 {}} {258 0 0-6794 {}} {258 0 0-6800 {}}} CYCLES {}}
set a(0-6762) {NAME slc#10 TYPE READSLICE PAR 0-6396 XREFS 93875 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-6754 {}}} SUCCS {{259 0 0-6763 {}}} CYCLES {}}
set a(0-6763) {NAME asel#39 TYPE SELECT PAR 0-6396 XREFS 93876 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-6762 {}}} SUCCS {{146 0 0-6764 {}} {146 0 0-6765 {}} {146 0 0-6766 {}} {146 0 0-6767 {}} {146 0 0-6768 {}} {146 0 0-6769 {}}} CYCLES {}}
set a(0-6764) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-6396 XREFS 93877 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-6763 {}} {258 0 0-6754 {}}} SUCCS {{259 0 0-6765 {}}} CYCLES {}}
set a(0-6765) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-6396 XREFS 93878 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-6763 {}} {259 0 0-6764 {}}} SUCCS {{259 0 0-6766 {}}} CYCLES {}}
set a(0-6766) {NAME if#15:conc TYPE CONCATENATE PAR 0-6396 XREFS 93879 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-6763 {}} {259 0 0-6765 {}}} SUCCS {{259 0 0-6767 {}}} CYCLES {}}
set a(0-6767) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93880 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-6763 {}} {259 0 0-6766 {}}} SUCCS {{259 0 0-6768 {}}} CYCLES {}}
set a(0-6768) {NAME aif#39:slc TYPE READSLICE PAR 0-6396 XREFS 93881 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6763 {}} {259 0 0-6767 {}}} SUCCS {{259 0 0-6769 {}}} CYCLES {}}
set a(0-6769) {NAME if#15:not TYPE NOT PAR 0-6396 XREFS 93882 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6763 {}} {259 0 0-6768 {}}} SUCCS {{258 0 0-6772 {}}} CYCLES {}}
set a(0-6770) {NAME slc#6 TYPE READSLICE PAR 0-6396 XREFS 93883 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-6754 {}}} SUCCS {{259 0 0-6771 {}}} CYCLES {}}
set a(0-6771) {NAME if#15:not#2 TYPE NOT PAR 0-6396 XREFS 93884 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-6770 {}}} SUCCS {{259 0 0-6772 {}}} CYCLES {}}
set a(0-6772) {NAME if#15:and TYPE AND PAR 0-6396 XREFS 93885 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-6769 {}} {258 0 0-6405 {}} {259 0 0-6771 {}}} SUCCS {{259 0 0-6773 {}} {258 0 0-6791 {}}} CYCLES {}}
set a(0-6773) {NAME asel#41 TYPE SELECT PAR 0-6396 XREFS 93886 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-6772 {}}} SUCCS {{146 0 0-6774 {}} {146 0 0-6775 {}} {146 0 0-6776 {}} {146 0 0-6777 {}} {146 0 0-6778 {}} {146 0 0-6779 {}} {130 0 0-6780 {}} {146 0 0-6781 {}} {130 0 0-6782 {}}} CYCLES {}}
set a(0-6774) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93887 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6773 {}}} SUCCS {{259 0 0-6775 {}}} CYCLES {}}
set a(0-6775) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-6396 XREFS 93888 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6773 {}} {259 0 0-6774 {}}} SUCCS {{259 0 0-6776 {}}} CYCLES {}}
set a(0-6776) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-6396 XREFS 93889 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6773 {}} {259 0 0-6775 {}}} SUCCS {{258 0 0-6779 {}}} CYCLES {}}
set a(0-6777) {NAME deltay_square_red:not TYPE NOT PAR 0-6396 XREFS 93890 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6773 {}} {258 0 0-6712 {}}} SUCCS {{259 0 0-6778 {}}} CYCLES {}}
set a(0-6778) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-6396 XREFS 93891 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6773 {}} {259 0 0-6777 {}}} SUCCS {{259 0 0-6779 {}}} CYCLES {}}
set a(0-6779) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93892 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-6773 {}} {258 0 0-6776 {}} {259 0 0-6778 {}}} SUCCS {{259 0 0-6780 {}}} CYCLES {}}
set a(0-6780) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-6396 XREFS 93893 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-6773 {}} {259 0 0-6779 {}}} SUCCS {{259 0 0-6781 {}} {258 0 0-6783 {}} {258 0 0-6789 {}}} CYCLES {}}
set a(0-6781) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-6396 XREFS 93894 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-6773 {}} {259 0 0-6780 {}}} SUCCS {{259 0 0-6782 {}}} CYCLES {}}
set a(0-6782) {NAME aif#41:asel TYPE SELECT PAR 0-6396 XREFS 93895 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-6773 {}} {259 0 0-6781 {}}} SUCCS {{146 0 0-6783 {}} {146 0 0-6784 {}} {146 0 0-6785 {}} {146 0 0-6786 {}} {146 0 0-6787 {}} {146 0 0-6788 {}}} CYCLES {}}
set a(0-6783) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-6396 XREFS 93896 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-6782 {}} {258 0 0-6780 {}}} SUCCS {{259 0 0-6784 {}}} CYCLES {}}
set a(0-6784) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-6396 XREFS 93897 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-6782 {}} {259 0 0-6783 {}}} SUCCS {{259 0 0-6785 {}}} CYCLES {}}
set a(0-6785) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-6396 XREFS 93898 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-6782 {}} {259 0 0-6784 {}}} SUCCS {{259 0 0-6786 {}}} CYCLES {}}
set a(0-6786) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93899 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-6782 {}} {259 0 0-6785 {}}} SUCCS {{259 0 0-6787 {}}} CYCLES {}}
set a(0-6787) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-6396 XREFS 93900 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-6782 {}} {259 0 0-6786 {}}} SUCCS {{259 0 0-6788 {}}} CYCLES {}}
set a(0-6788) {NAME if#15:not#1 TYPE NOT PAR 0-6396 XREFS 93901 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-6782 {}} {259 0 0-6787 {}}} SUCCS {{258 0 0-6791 {}}} CYCLES {}}
set a(0-6789) {NAME aif#41:slc TYPE READSLICE PAR 0-6396 XREFS 93902 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-6780 {}}} SUCCS {{259 0 0-6790 {}}} CYCLES {}}
set a(0-6790) {NAME if#15:not#3 TYPE NOT PAR 0-6396 XREFS 93903 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-6789 {}}} SUCCS {{259 0 0-6791 {}}} CYCLES {}}
set a(0-6791) {NAME if#15:and#2 TYPE AND PAR 0-6396 XREFS 93904 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-6772 {}} {258 0 0-6788 {}} {258 0 0-6404 {}} {259 0 0-6790 {}}} SUCCS {{258 0 0-7031 {}} {258 0 0-7036 {}} {258 0 0-7043 {}}} CYCLES {}}
set a(0-6792) {NAME slc#11 TYPE READSLICE PAR 0-6396 XREFS 93905 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-6761 {}}} SUCCS {{259 0 0-6793 {}}} CYCLES {}}
set a(0-6793) {NAME asel#45 TYPE SELECT PAR 0-6396 XREFS 93906 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-6792 {}}} SUCCS {{146 0 0-6794 {}} {146 0 0-6795 {}} {146 0 0-6796 {}} {146 0 0-6797 {}} {146 0 0-6798 {}} {146 0 0-6799 {}}} CYCLES {}}
set a(0-6794) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-6396 XREFS 93907 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-6793 {}} {258 0 0-6761 {}}} SUCCS {{259 0 0-6795 {}}} CYCLES {}}
set a(0-6795) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-6396 XREFS 93908 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-6793 {}} {259 0 0-6794 {}}} SUCCS {{259 0 0-6796 {}}} CYCLES {}}
set a(0-6796) {NAME if#16:conc TYPE CONCATENATE PAR 0-6396 XREFS 93909 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-6793 {}} {259 0 0-6795 {}}} SUCCS {{259 0 0-6797 {}}} CYCLES {}}
set a(0-6797) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93910 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-6793 {}} {259 0 0-6796 {}}} SUCCS {{259 0 0-6798 {}}} CYCLES {}}
set a(0-6798) {NAME aif#45:slc TYPE READSLICE PAR 0-6396 XREFS 93911 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-6793 {}} {259 0 0-6797 {}}} SUCCS {{259 0 0-6799 {}}} CYCLES {}}
set a(0-6799) {NAME if#16:not TYPE NOT PAR 0-6396 XREFS 93912 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-6793 {}} {259 0 0-6798 {}}} SUCCS {{258 0 0-6802 {}}} CYCLES {}}
set a(0-6800) {NAME slc#7 TYPE READSLICE PAR 0-6396 XREFS 93913 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-6761 {}}} SUCCS {{259 0 0-6801 {}}} CYCLES {}}
set a(0-6801) {NAME if#16:not#2 TYPE NOT PAR 0-6396 XREFS 93914 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-6800 {}}} SUCCS {{259 0 0-6802 {}}} CYCLES {}}
set a(0-6802) {NAME if#16:and TYPE AND PAR 0-6396 XREFS 93915 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-6799 {}} {258 0 0-6403 {}} {259 0 0-6801 {}}} SUCCS {{259 0 0-6803 {}} {258 0 0-6821 {}}} CYCLES {}}
set a(0-6803) {NAME asel#47 TYPE SELECT PAR 0-6396 XREFS 93916 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-6802 {}}} SUCCS {{146 0 0-6804 {}} {146 0 0-6805 {}} {146 0 0-6806 {}} {146 0 0-6807 {}} {146 0 0-6808 {}} {146 0 0-6809 {}} {130 0 0-6810 {}} {146 0 0-6811 {}} {130 0 0-6812 {}}} CYCLES {}}
set a(0-6804) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 93917 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6803 {}}} SUCCS {{259 0 0-6805 {}}} CYCLES {}}
set a(0-6805) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-6396 XREFS 93918 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6803 {}} {259 0 0-6804 {}}} SUCCS {{259 0 0-6806 {}}} CYCLES {}}
set a(0-6806) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-6396 XREFS 93919 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6803 {}} {259 0 0-6805 {}}} SUCCS {{258 0 0-6809 {}}} CYCLES {}}
set a(0-6807) {NAME deltay_square_blue:not TYPE NOT PAR 0-6396 XREFS 93920 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6803 {}} {258 0 0-6747 {}}} SUCCS {{259 0 0-6808 {}}} CYCLES {}}
set a(0-6808) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-6396 XREFS 93921 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6803 {}} {259 0 0-6807 {}}} SUCCS {{259 0 0-6809 {}}} CYCLES {}}
set a(0-6809) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-6396 XREFS 93922 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-6803 {}} {258 0 0-6806 {}} {259 0 0-6808 {}}} SUCCS {{259 0 0-6810 {}}} CYCLES {}}
set a(0-6810) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-6396 XREFS 93923 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-6803 {}} {259 0 0-6809 {}}} SUCCS {{259 0 0-6811 {}} {258 0 0-6813 {}} {258 0 0-6819 {}}} CYCLES {}}
set a(0-6811) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-6396 XREFS 93924 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6803 {}} {259 0 0-6810 {}}} SUCCS {{259 0 0-6812 {}}} CYCLES {}}
set a(0-6812) {NAME aif#47:asel TYPE SELECT PAR 0-6396 XREFS 93925 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-6803 {}} {259 0 0-6811 {}}} SUCCS {{146 0 0-6813 {}} {146 0 0-6814 {}} {146 0 0-6815 {}} {146 0 0-6816 {}} {146 0 0-6817 {}} {146 0 0-6818 {}}} CYCLES {}}
set a(0-6813) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-6396 XREFS 93926 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6812 {}} {258 0 0-6810 {}}} SUCCS {{259 0 0-6814 {}}} CYCLES {}}
set a(0-6814) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-6396 XREFS 93927 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6812 {}} {259 0 0-6813 {}}} SUCCS {{259 0 0-6815 {}}} CYCLES {}}
set a(0-6815) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-6396 XREFS 93928 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6812 {}} {259 0 0-6814 {}}} SUCCS {{259 0 0-6816 {}}} CYCLES {}}
set a(0-6816) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93929 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-6812 {}} {259 0 0-6815 {}}} SUCCS {{259 0 0-6817 {}}} CYCLES {}}
set a(0-6817) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-6396 XREFS 93930 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6812 {}} {259 0 0-6816 {}}} SUCCS {{259 0 0-6818 {}}} CYCLES {}}
set a(0-6818) {NAME if#16:not#1 TYPE NOT PAR 0-6396 XREFS 93931 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6812 {}} {259 0 0-6817 {}}} SUCCS {{258 0 0-6821 {}}} CYCLES {}}
set a(0-6819) {NAME aif#47:slc TYPE READSLICE PAR 0-6396 XREFS 93932 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-6810 {}}} SUCCS {{259 0 0-6820 {}}} CYCLES {}}
set a(0-6820) {NAME if#16:not#3 TYPE NOT PAR 0-6396 XREFS 93933 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6819 {}}} SUCCS {{259 0 0-6821 {}}} CYCLES {}}
set a(0-6821) {NAME if#16:and#2 TYPE AND PAR 0-6396 XREFS 93934 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6802 {}} {258 0 0-6818 {}} {258 0 0-6402 {}} {259 0 0-6820 {}}} SUCCS {{258 0 0-7033 {}} {258 0 0-7038 {}} {258 0 0-7046 {}}} CYCLES {}}
set a(0-6822) {NAME volume_current:not TYPE NOT PAR 0-6396 XREFS 93935 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.325439875} PREDS {{258 0 0-6712 {}}} SUCCS {{259 0 0-6823 {}}} CYCLES {}}
set a(0-6823) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-6396 XREFS 93936 LOC {1 0.69508965 1 0.712186725 1 0.712186725 1 0.7977126063734283 2 0.41096575637342836} PREDS {{259 0 0-6822 {}}} SUCCS {{259 0 0-6824 {}} {258 0 0-6826 {}} {258 0 0-6827 {}} {258 0 0-6830 {}} {258 0 0-6833 {}} {258 0 0-6837 {}} {258 0 0-6839 {}} {258 0 0-6845 {}} {258 0 0-6846 {}} {258 0 0-6863 {}} {258 0 0-6864 {}} {258 0 0-6867 {}} {258 0 0-6868 {}} {258 0 0-6870 {}} {258 0 0-6878 {}} {258 0 0-6884 {}} {258 0 0-6894 {}} {258 0 0-6896 {}}} CYCLES {}}
set a(0-6824) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-6396 XREFS 93937 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.469938725} PREDS {{259 0 0-6823 {}}} SUCCS {{259 0 0-6825 {}}} CYCLES {}}
set a(0-6825) {NAME volume_current:conc TYPE CONCATENATE PAR 0-6396 XREFS 93938 LOC {1 0.780615575 1 0.856685575 1 0.856685575 2 0.469938725} PREDS {{259 0 0-6824 {}}} SUCCS {{258 0 0-6832 {}}} CYCLES {}}
set a(0-6826) {NAME slc(acc.idiv)#4 TYPE READSLICE PAR 0-6396 XREFS 93939 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-6823 {}}} SUCCS {{258 0 0-6829 {}}} CYCLES {}}
set a(0-6827) {NAME slc(acc.idiv)#1 TYPE READSLICE PAR 0-6396 XREFS 93940 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6828 {}}} CYCLES {}}
set a(0-6828) {NAME volume_current:exs#1 TYPE SIGNEXTEND PAR 0-6396 XREFS 93941 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 2 0.411338975} PREDS {{259 0 0-6827 {}}} SUCCS {{259 0 0-6829 {}}} CYCLES {}}
set a(0-6829) {NAME volume_current:conc#2 TYPE CONCATENATE PAR 0-6396 XREFS 93942 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 2 0.411338975} PREDS {{258 0 0-6826 {}} {259 0 0-6828 {}}} SUCCS {{258 0 0-6831 {}}} CYCLES {}}
set a(0-6830) {NAME volume_current:slc(acc.idiv)#1 TYPE READSLICE PAR 0-6396 XREFS 93943 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6831 {}}} CYCLES {}}
set a(0-6831) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 2 NAME volume_current:acc#4 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6396 XREFS 93944 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 1 0.856685534496936 2 0.46993868449693604} PREDS {{258 0 0-6829 {}} {259 0 0-6830 {}}} SUCCS {{259 0 0-6832 {}}} CYCLES {}}
set a(0-6832) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME volume_current:acc#6 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-6396 XREFS 93945 LOC {1 0.839215325 1 0.856685575 1 0.856685575 1 0.9147197629329679 2 0.5279729129329679} PREDS {{258 0 0-6825 {}} {259 0 0-6831 {}}} SUCCS {{258 0 0-6850 {}}} CYCLES {}}
set a(0-6833) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-6396 XREFS 93946 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6834 {}}} CYCLES {}}
set a(0-6834) {NAME volume_current:not#1 TYPE NOT PAR 0-6396 XREFS 93947 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-6833 {}}} SUCCS {{259 0 0-6835 {}}} CYCLES {}}
set a(0-6835) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-6396 XREFS 93948 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-6834 {}}} SUCCS {{259 0 0-6836 {}}} CYCLES {}}
set a(0-6836) {NAME volume_current:conc#9 TYPE CONCATENATE PAR 0-6396 XREFS 93949 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-6835 {}}} SUCCS {{258 0 0-6843 {}}} CYCLES {}}
set a(0-6837) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-6396 XREFS 93950 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6838 {}}} CYCLES {}}
set a(0-6838) {NAME volume_current:not#2 TYPE NOT PAR 0-6396 XREFS 93951 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-6837 {}}} SUCCS {{258 0 0-6841 {}}} CYCLES {}}
set a(0-6839) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-6396 XREFS 93952 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6840 {}}} CYCLES {}}
set a(0-6840) {NAME volume_current:not#3 TYPE NOT PAR 0-6396 XREFS 93953 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-6839 {}}} SUCCS {{259 0 0-6841 {}}} CYCLES {}}
set a(0-6841) {NAME volume_current:conc#4 TYPE CONCATENATE PAR 0-6396 XREFS 93954 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-6838 {}} {259 0 0-6840 {}}} SUCCS {{259 0 0-6842 {}}} CYCLES {}}
set a(0-6842) {NAME volume_current:conc#10 TYPE CONCATENATE PAR 0-6396 XREFS 93955 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-6841 {}}} SUCCS {{259 0 0-6843 {}}} CYCLES {}}
set a(0-6843) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME volume_current:acc#5 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-6396 XREFS 93956 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 1 0.8612246234103024 2 0.4744777734103024} PREDS {{258 0 0-6836 {}} {259 0 0-6842 {}}} SUCCS {{259 0 0-6844 {}}} CYCLES {}}
set a(0-6844) {NAME volume_current:slc TYPE READSLICE PAR 0-6396 XREFS 93957 LOC {1 0.8441276 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{259 0 0-6843 {}}} SUCCS {{258 0 0-6849 {}}} CYCLES {}}
set a(0-6845) {NAME slc(acc.idiv)#3 TYPE READSLICE PAR 0-6396 XREFS 93958 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.47447782499999996} PREDS {{258 0 0-6823 {}}} SUCCS {{258 0 0-6848 {}}} CYCLES {}}
set a(0-6846) {NAME slc(acc.idiv) TYPE READSLICE PAR 0-6396 XREFS 93959 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.47447782499999996} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6847 {}}} CYCLES {}}
set a(0-6847) {NAME volume_current:exs TYPE SIGNEXTEND PAR 0-6396 XREFS 93960 LOC {1 0.780615575 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{259 0 0-6846 {}}} SUCCS {{259 0 0-6848 {}}} CYCLES {}}
set a(0-6848) {NAME volume_current:conc#1 TYPE CONCATENATE PAR 0-6396 XREFS 93961 LOC {1 0.780615575 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{258 0 0-6845 {}} {259 0 0-6847 {}}} SUCCS {{259 0 0-6849 {}}} CYCLES {}}
set a(0-6849) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME volume_current:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-6396 XREFS 93962 LOC {1 0.8441276 1 0.861224675 1 0.861224675 1 0.9147197657468814 2 0.5279729157468814} PREDS {{258 0 0-6844 {}} {259 0 0-6848 {}}} SUCCS {{259 0 0-6850 {}}} CYCLES {}}
set a(0-6850) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME volume_current:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-6396 XREFS 93963 LOC {1 0.8976227499999999 1 0.9147198249999999 1 0.9147198249999999 1 0.9727540129329678 2 0.5860071629329678} PREDS {{258 0 0-6832 {}} {259 0 0-6849 {}}} SUCCS {{259 0 0-6851 {}} {258 0 0-6852 {}} {258 0 0-6855 {}} {258 0 0-6857 {}} {258 0 0-6858 {}} {258 0 0-6860 {}} {258 0 0-6887 {}} {258 0 0-6888 {}}} CYCLES {}}
set a(0-6851) {NAME volume_current:slc(conc.imod.sg1)#5 TYPE READSLICE PAR 0-6396 XREFS 93964 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{259 0 0-6850 {}}} SUCCS {{258 0 0-6854 {}}} CYCLES {}}
set a(0-6852) {NAME volume_current:slc(conc.imod.sg1) TYPE READSLICE PAR 0-6396 XREFS 93965 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{258 0 0-6850 {}}} SUCCS {{259 0 0-6853 {}}} CYCLES {}}
set a(0-6853) {NAME volume_current:exs#2 TYPE SIGNEXTEND PAR 0-6396 XREFS 93966 LOC {1 0.955657 2 0.586007225 2 0.586007225 2 0.586007225} PREDS {{259 0 0-6852 {}}} SUCCS {{259 0 0-6854 {}}} CYCLES {}}
set a(0-6854) {NAME volume_current:conc#5 TYPE CONCATENATE PAR 0-6396 XREFS 93967 LOC {1 0.955657 2 0.586007225 2 0.586007225 2 0.586007225} PREDS {{258 0 0-6851 {}} {259 0 0-6853 {}}} SUCCS {{258 0 0-6856 {}}} CYCLES {}}
set a(0-6855) {NAME volume_current:slc(conc.imod.sg1)#2 TYPE READSLICE PAR 0-6396 XREFS 93968 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{258 0 0-6850 {}}} SUCCS {{259 0 0-6856 {}}} CYCLES {}}
set a(0-6856) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME volume_current:acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6396 XREFS 93969 LOC {2 0.0 2 0.586007225 2 0.586007225 2 0.634451809496936 2 0.634451809496936} PREDS {{258 0 0-6854 {}} {259 0 0-6855 {}}} SUCCS {{258 0 0-6862 {}}} CYCLES {}}
set a(0-6857) {NAME volume_current:slc(conc.imod.sg1)#6 TYPE READSLICE PAR 0-6396 XREFS 93970 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-6850 {}}} SUCCS {{258 0 0-6861 {}}} CYCLES {}}
set a(0-6858) {NAME volume_current:slc(conc.imod.sg1)#7 TYPE READSLICE PAR 0-6396 XREFS 93971 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-6850 {}}} SUCCS {{259 0 0-6859 {}}} CYCLES {}}
set a(0-6859) {NAME volume_current:exs#3 TYPE SIGNEXTEND PAR 0-6396 XREFS 93972 LOC {1 0.955657 2 0.6344518499999999 2 0.6344518499999999 2 0.6344518499999999} PREDS {{259 0 0-6858 {}}} SUCCS {{258 0 0-6861 {}}} CYCLES {}}
set a(0-6860) {NAME volume_current:slc(conc.imod.sg1)#1 TYPE READSLICE PAR 0-6396 XREFS 93973 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-6850 {}}} SUCCS {{259 0 0-6861 {}}} CYCLES {}}
set a(0-6861) {NAME volume_current:conc#6 TYPE CONCATENATE PAR 0-6396 XREFS 93974 LOC {1 0.955657 2 0.6344518499999999 2 0.6344518499999999 2 0.6344518499999999} PREDS {{258 0 0-6859 {}} {258 0 0-6857 {}} {259 0 0-6860 {}}} SUCCS {{259 0 0-6862 {}}} CYCLES {}}
set a(0-6862) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME volume_current:acc#2 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-6396 XREFS 93975 LOC {2 0.048444625 2 0.6344518499999999 2 0.6344518499999999 2 0.6979638234103024 2 0.6979638234103024} PREDS {{258 0 0-6856 {}} {259 0 0-6861 {}}} SUCCS {{258 0 0-6871 {}} {258 0 0-6873 {}} {258 0 0-6874 {}} {258 0 0-6875 {}} {258 0 0-6876 {}} {258 0 0-6877 {}} {258 0 0-6895 {}}} CYCLES {}}
set a(0-6863) {NAME slc(acc.idiv)#5 TYPE READSLICE PAR 0-6396 XREFS 93976 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-6823 {}}} SUCCS {{258 0 0-6865 {}}} CYCLES {}}
set a(0-6864) {NAME slc(acc.idiv)#2 TYPE READSLICE PAR 0-6396 XREFS 93977 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6865 {}}} CYCLES {}}
set a(0-6865) {NAME volume_current:conc#7 TYPE CONCATENATE PAR 0-6396 XREFS 93978 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6863 {}} {259 0 0-6864 {}}} SUCCS {{259 0 0-6866 {}}} CYCLES {}}
set a(0-6866) {NAME volume_current:conc#16 TYPE CONCATENATE PAR 0-6396 XREFS 93979 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{259 0 0-6865 {}}} SUCCS {{258 0 0-6882 {}}} CYCLES {}}
set a(0-6867) {NAME volume_current:slc(acc.idiv)#10 TYPE READSLICE PAR 0-6396 XREFS 93980 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-6823 {}}} SUCCS {{258 0 0-6869 {}}} CYCLES {}}
set a(0-6868) {NAME volume_current:slc(acc.idiv)#11 TYPE READSLICE PAR 0-6396 XREFS 93981 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6869 {}}} CYCLES {}}
set a(0-6869) {NAME volume_current:conc#8 TYPE CONCATENATE PAR 0-6396 XREFS 93982 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6867 {}} {259 0 0-6868 {}}} SUCCS {{258 0 0-6881 {}}} CYCLES {}}
set a(0-6870) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-6396 XREFS 93983 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-6823 {}}} SUCCS {{258 0 0-6880 {}}} CYCLES {}}
set a(0-6871) {NAME volume_current:slc(conc.imod#1.sg1)#1 TYPE READSLICE PAR 0-6396 XREFS 93984 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6862 {}}} SUCCS {{259 0 0-6872 {}}} CYCLES {}}
set a(0-6872) {NAME volume_current:not#5 TYPE NOT PAR 0-6396 XREFS 93985 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{259 0 0-6871 {}}} SUCCS {{258 0 0-6880 {}}} CYCLES {}}
set a(0-6873) {NAME volume_current:slc(conc.imod#1.sg1)#2 TYPE READSLICE PAR 0-6396 XREFS 93986 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6862 {}}} SUCCS {{258 0 0-6879 {}}} CYCLES {}}
set a(0-6874) {NAME volume_current:slc(conc.imod#1.sg1)#3 TYPE READSLICE PAR 0-6396 XREFS 93987 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6862 {}}} SUCCS {{258 0 0-6879 {}}} CYCLES {}}
set a(0-6875) {NAME volume_current:slc(conc.imod#1.sg1)#4 TYPE READSLICE PAR 0-6396 XREFS 93988 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6862 {}}} SUCCS {{258 0 0-6879 {}}} CYCLES {}}
set a(0-6876) {NAME volume_current:slc(conc.imod#1.sg1)#5 TYPE READSLICE PAR 0-6396 XREFS 93989 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6862 {}}} SUCCS {{258 0 0-6879 {}}} CYCLES {}}
set a(0-6877) {NAME volume_current:slc(conc.imod#1.sg1)#6 TYPE READSLICE PAR 0-6396 XREFS 93990 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6862 {}}} SUCCS {{258 0 0-6879 {}}} CYCLES {}}
set a(0-6878) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-6396 XREFS 93991 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6879 {}}} CYCLES {}}
set a(0-6879) {NAME volume_current:or TYPE OR PAR 0-6396 XREFS 93992 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6877 {}} {258 0 0-6876 {}} {258 0 0-6875 {}} {258 0 0-6874 {}} {258 0 0-6873 {}} {259 0 0-6878 {}}} SUCCS {{259 0 0-6880 {}}} CYCLES {}}
set a(0-6880) {NAME and#1 TYPE AND PAR 0-6396 XREFS 93993 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6872 {}} {258 0 0-6870 {}} {259 0 0-6879 {}}} SUCCS {{259 0 0-6881 {}}} CYCLES {}}
set a(0-6881) {NAME volume_current:conc#17 TYPE CONCATENATE PAR 0-6396 XREFS 93994 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-6869 {}} {259 0 0-6880 {}}} SUCCS {{259 0 0-6882 {}}} CYCLES {}}
set a(0-6882) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#10 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6396 XREFS 93995 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7513108951789504 2 0.7513108951789504} PREDS {{258 0 0-6866 {}} {259 0 0-6881 {}}} SUCCS {{259 0 0-6883 {}}} CYCLES {}}
set a(0-6883) {NAME volume_current:slc#3 TYPE READSLICE PAR 0-6396 XREFS 93996 LOC {2 0.16530372499999998 2 0.7513109499999999 2 0.7513109499999999 2 0.7513109499999999} PREDS {{259 0 0-6882 {}}} SUCCS {{258 0 0-6902 {}}} CYCLES {}}
set a(0-6884) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-6396 XREFS 93997 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.6968190999999999} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6885 {}}} CYCLES {}}
set a(0-6885) {NAME volume_current:conc#11 TYPE CONCATENATE PAR 0-6396 XREFS 93998 LOC {1 0.780615575 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-6884 {}}} SUCCS {{259 0 0-6886 {}}} CYCLES {}}
set a(0-6886) {NAME volume_current:conc#12 TYPE CONCATENATE PAR 0-6396 XREFS 93999 LOC {1 0.780615575 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-6885 {}}} SUCCS {{258 0 0-6891 {}}} CYCLES {}}
set a(0-6887) {NAME volume_current:slc(conc.imod.sg1)#3 TYPE READSLICE PAR 0-6396 XREFS 94000 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-6850 {}}} SUCCS {{258 0 0-6890 {}}} CYCLES {}}
set a(0-6888) {NAME volume_current:slc(conc.imod.sg1)#4 TYPE READSLICE PAR 0-6396 XREFS 94001 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-6850 {}}} SUCCS {{259 0 0-6889 {}}} CYCLES {}}
set a(0-6889) {NAME volume_current:not#6 TYPE NOT PAR 0-6396 XREFS 94002 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-6888 {}}} SUCCS {{259 0 0-6890 {}}} CYCLES {}}
set a(0-6890) {NAME volume_current:conc#13 TYPE CONCATENATE PAR 0-6396 XREFS 94003 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-6887 {}} {259 0 0-6889 {}}} SUCCS {{259 0 0-6891 {}}} CYCLES {}}
set a(0-6891) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,5) AREA_SCORE 4.00 QUANTITY 2 NAME volume_current:acc#8 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-6396 XREFS 94004 LOC {1 0.955657 1 0.972754075 1 0.972754075 1 0.9999999520708271 2 0.7240649770708271} PREDS {{258 0 0-6886 {}} {259 0 0-6890 {}}} SUCCS {{259 0 0-6892 {}}} CYCLES {}}
set a(0-6892) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-6396 XREFS 94005 LOC {1 0.982902925 1 1.0 1 1.0 2 0.7240650249999999} PREDS {{259 0 0-6891 {}}} SUCCS {{259 0 0-6893 {}}} CYCLES {}}
set a(0-6893) {NAME volume_current:conc#14 TYPE CONCATENATE PAR 0-6396 XREFS 94006 LOC {1 0.982902925 2 0.7240650249999999 2 0.7240650249999999 2 0.7240650249999999} PREDS {{259 0 0-6892 {}}} SUCCS {{258 0 0-6900 {}}} CYCLES {}}
set a(0-6894) {NAME volume_current:slc(acc.idiv)#9 TYPE READSLICE PAR 0-6396 XREFS 94007 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.7240650249999999} PREDS {{258 0 0-6823 {}}} SUCCS {{258 0 0-6899 {}}} CYCLES {}}
set a(0-6895) {NAME volume_current:slc(conc.imod#1.sg1) TYPE READSLICE PAR 0-6396 XREFS 94008 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{258 0 0-6862 {}}} SUCCS {{258 0 0-6898 {}}} CYCLES {}}
set a(0-6896) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-6396 XREFS 94009 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.7240650249999999} PREDS {{258 0 0-6823 {}}} SUCCS {{259 0 0-6897 {}}} CYCLES {}}
set a(0-6897) {NAME volume_current:not#4 TYPE NOT PAR 0-6396 XREFS 94010 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{259 0 0-6896 {}}} SUCCS {{259 0 0-6898 {}}} CYCLES {}}
set a(0-6898) {NAME volume_current:nand TYPE NAND PAR 0-6396 XREFS 94011 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{258 0 0-6895 {}} {259 0 0-6897 {}}} SUCCS {{259 0 0-6899 {}}} CYCLES {}}
set a(0-6899) {NAME volume_current:conc#15 TYPE CONCATENATE PAR 0-6396 XREFS 94012 LOC {2 0.11195664999999999 2 0.7240650249999999 2 0.7240650249999999 2 0.7240650249999999} PREDS {{258 0 0-6894 {}} {259 0 0-6898 {}}} SUCCS {{259 0 0-6900 {}}} CYCLES {}}
set a(0-6900) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,5) AREA_SCORE 4.00 QUANTITY 2 NAME volume_current:acc#9 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-6396 XREFS 94013 LOC {2 0.11195664999999999 2 0.7240650249999999 2 0.7240650249999999 2 0.7513109020708271 2 0.7513109020708271} PREDS {{258 0 0-6893 {}} {259 0 0-6899 {}}} SUCCS {{259 0 0-6901 {}}} CYCLES {}}
set a(0-6901) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-6396 XREFS 94014 LOC {2 0.139202575 2 0.7513109499999999 2 0.7513109499999999 2 0.7513109499999999} PREDS {{259 0 0-6900 {}}} SUCCS {{259 0 0-6902 {}}} CYCLES {}}
set a(0-6902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-6396 XREFS 94015 LOC {2 0.16530372499999998 2 0.7513109499999999 2 0.7513109499999999 2 0.8046579701789505 2 0.8046579701789505} PREDS {{258 0 0-6883 {}} {259 0 0-6901 {}}} SUCCS {{259 0 0-6903 {}} {258 0 0-6920 {}}} CYCLES {}}
set a(0-6903) {NAME if#17:conc TYPE CONCATENATE PAR 0-6396 XREFS 94016 LOC {2 0.21865079999999998 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-6902 {}}} SUCCS {{258 0 0-6907 {}}} CYCLES {}}
set a(0-6904) {NAME if#17:asn TYPE ASSIGN PAR 0-6396 XREFS 94017 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{262 0 0-7061 {}}} SUCCS {{259 0 0-6905 {}} {256 0 0-7061 {}}} CYCLES {}}
set a(0-6905) {NAME not#9 TYPE NOT PAR 0-6396 XREFS 94018 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-6904 {}}} SUCCS {{259 0 0-6906 {}}} CYCLES {}}
set a(0-6906) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-6396 XREFS 94019 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-6905 {}}} SUCCS {{259 0 0-6907 {}}} CYCLES {}}
set a(0-6907) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-6396 XREFS 94020 LOC {2 0.21865079999999998 2 0.8046580249999999 2 0.8046580249999999 2 0.8681699984103024 2 0.8681699984103024} PREDS {{258 0 0-6903 {}} {259 0 0-6906 {}}} SUCCS {{259 0 0-6908 {}}} CYCLES {}}
set a(0-6908) {NAME if#17:slc TYPE READSLICE PAR 0-6396 XREFS 94021 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-6907 {}}} SUCCS {{259 0 0-6909 {}} {258 0 0-6913 {}}} CYCLES {}}
set a(0-6909) {NAME if#17:slc(acc#10.cse) TYPE READSLICE PAR 0-6396 XREFS 94022 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-6908 {}}} SUCCS {{259 0 0-6910 {}}} CYCLES {}}
set a(0-6910) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-6396 XREFS 94023 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.9117581648622738 2 0.9117581648622738} PREDS {{259 0 0-6909 {}}} SUCCS {{259 0 0-6911 {}}} CYCLES {}}
set a(0-6911) {NAME slc#8 TYPE READSLICE PAR 0-6396 XREFS 94024 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-6910 {}}} SUCCS {{259 0 0-6912 {}} {258 0 0-6918 {}}} CYCLES {}}
set a(0-6912) {NAME asel#51 TYPE SELECT PAR 0-6396 XREFS 94025 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-6911 {}}} SUCCS {{146 0 0-6913 {}} {146 0 0-6914 {}} {146 0 0-6915 {}} {146 0 0-6916 {}}} CYCLES {}}
set a(0-6913) {NAME aif#51:not#1 TYPE NOT PAR 0-6396 XREFS 94026 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{146 0 0-6912 {}} {258 0 0-6908 {}}} SUCCS {{259 0 0-6914 {}}} CYCLES {}}
set a(0-6914) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6396 XREFS 94027 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9605325755936803 2 0.9605325755936803} PREDS {{146 0 0-6912 {}} {259 0 0-6913 {}}} SUCCS {{259 0 0-6915 {}}} CYCLES {}}
set a(0-6915) {NAME aif#51:slc TYPE READSLICE PAR 0-6396 XREFS 94028 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-6912 {}} {259 0 0-6914 {}}} SUCCS {{259 0 0-6916 {}}} CYCLES {}}
set a(0-6916) {NAME if#17:not TYPE NOT PAR 0-6396 XREFS 94029 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-6912 {}} {259 0 0-6915 {}}} SUCCS {{258 0 0-6919 {}}} CYCLES {}}
set a(0-6917) {NAME asn#297 TYPE ASSIGN PAR 0-6396 XREFS 94030 LOC {1 0.397586 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{262 0 0-7061 {}}} SUCCS {{258 0 0-6920 {}} {256 0 0-7061 {}}} CYCLES {}}
set a(0-6918) {NAME if#17:not#1 TYPE NOT PAR 0-6396 XREFS 94031 LOC {2 0.325751 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-6911 {}}} SUCCS {{259 0 0-6919 {}}} CYCLES {}}
set a(0-6919) {NAME if#17:and TYPE AND PAR 0-6396 XREFS 94032 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-6916 {}} {258 0 0-6401 {}} {259 0 0-6918 {}}} SUCCS {{259 0 0-6920 {}}} CYCLES {}}
set a(0-6920) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6396 XREFS 94033 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9835931874999999 2 0.9835931874999999} PREDS {{258 0 0-6917 {}} {258 0 0-6902 {}} {259 0 0-6919 {}}} SUCCS {{258 0 0-6933 {}} {258 0 0-7061 {}}} CYCLES {}}
set a(0-6921) {NAME slc(red_xy(1).sva.dfm#2.svs) TYPE READSLICE PAR 0-6396 XREFS 94034 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6922) {NAME slc(red_xy(1).sva.dfm#2.svs)#1 TYPE READSLICE PAR 0-6396 XREFS 94035 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6923) {NAME slc(red_xy(1).sva.dfm#2.svs)#2 TYPE READSLICE PAR 0-6396 XREFS 94036 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6924) {NAME slc(red_xy(1).sva.dfm#2.svs)#3 TYPE READSLICE PAR 0-6396 XREFS 94037 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6925) {NAME slc(red_xy(1).sva.dfm#2.svs)#4 TYPE READSLICE PAR 0-6396 XREFS 94038 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6926) {NAME slc(red_xy(1).sva.dfm#2.svs)#5 TYPE READSLICE PAR 0-6396 XREFS 94039 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6927) {NAME slc(red_xy(1).sva.dfm#2.svs)#6 TYPE READSLICE PAR 0-6396 XREFS 94040 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6928) {NAME slc(red_xy(1).sva.dfm#2.svs)#7 TYPE READSLICE PAR 0-6396 XREFS 94041 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6929) {NAME slc(red_xy(1).sva.dfm#2.svs)#8 TYPE READSLICE PAR 0-6396 XREFS 94042 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{258 0 0-6931 {}}} CYCLES {}}
set a(0-6930) {NAME slc(red_xy(1).sva.dfm#2.svs)#9 TYPE READSLICE PAR 0-6396 XREFS 94043 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6712 {}}} SUCCS {{259 0 0-6931 {}}} CYCLES {}}
set a(0-6931) {NAME or#3 TYPE OR PAR 0-6396 XREFS 94044 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-6929 {}} {258 0 0-6928 {}} {258 0 0-6927 {}} {258 0 0-6926 {}} {258 0 0-6925 {}} {258 0 0-6924 {}} {258 0 0-6923 {}} {258 0 0-6922 {}} {258 0 0-6921 {}} {259 0 0-6930 {}}} SUCCS {{259 0 0-6932 {}}} CYCLES {}}
set a(0-6932) {NAME exs#14 TYPE SIGNEXTEND PAR 0-6396 XREFS 94045 LOC {1 0.69508965 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{259 0 0-6931 {}}} SUCCS {{259 0 0-6933 {}}} CYCLES {}}
set a(0-6933) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#15 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 94046 LOC {2 0.397586 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-6920 {}} {259 0 0-6932 {}}} SUCCS {{259 0 0-6934 {}}} CYCLES {}}
set a(0-6934) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME if#18:io_write(volume:rsc.d)#1 TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6396 XREFS 94047 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-6934 {}} {80 0 0-7051 {}} {259 0 0-6933 {}}} SUCCS {{260 0 0-6934 {}} {80 0 0-7051 {}}} CYCLES {}}
set a(0-6935) {NAME osel#2 TYPE SELECT PAR 0-6396 XREFS 94048 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6590 {}}} SUCCS {{146 0 0-6936 {}} {146 0 0-6937 {}} {146 0 0-6938 {}} {146 0 0-6939 {}} {146 0 0-6940 {}} {146 0 0-6941 {}} {146 0 0-6942 {}} {146 0 0-6943 {}} {146 0 0-6944 {}} {146 0 0-6945 {}} {146 0 0-6946 {}} {146 0 0-6947 {}} {146 0 0-6948 {}} {146 0 0-6949 {}} {146 0 0-6950 {}} {146 0 0-6951 {}} {146 0 0-6952 {}} {146 0 0-6953 {}} {146 0 0-6954 {}} {146 0 0-6955 {}} {146 0 0-6956 {}} {146 0 0-6957 {}}} CYCLES {}}
set a(0-6936) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94049 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6937 {}}} CYCLES {}}
set a(0-6937) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-6396 XREFS 94050 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6936 {}}} SUCCS {{258 0 0-6957 {}}} CYCLES {}}
set a(0-6938) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94051 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6939 {}}} CYCLES {}}
set a(0-6939) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6396 XREFS 94052 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6938 {}}} SUCCS {{258 0 0-6957 {}}} CYCLES {}}
set a(0-6940) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94053 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6941 {}}} CYCLES {}}
set a(0-6941) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6396 XREFS 94054 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6940 {}}} SUCCS {{258 0 0-6957 {}}} CYCLES {}}
set a(0-6942) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94055 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6943 {}}} CYCLES {}}
set a(0-6943) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6396 XREFS 94056 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6942 {}}} SUCCS {{258 0 0-6957 {}}} CYCLES {}}
set a(0-6944) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94057 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6945 {}}} CYCLES {}}
set a(0-6945) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6396 XREFS 94058 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6944 {}}} SUCCS {{258 0 0-6956 {}}} CYCLES {}}
set a(0-6946) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94059 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6947 {}}} CYCLES {}}
set a(0-6947) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6396 XREFS 94060 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6946 {}}} SUCCS {{258 0 0-6956 {}}} CYCLES {}}
set a(0-6948) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94061 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6949 {}}} CYCLES {}}
set a(0-6949) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6396 XREFS 94062 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6948 {}}} SUCCS {{258 0 0-6956 {}}} CYCLES {}}
set a(0-6950) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94063 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6951 {}}} CYCLES {}}
set a(0-6951) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6396 XREFS 94064 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6950 {}}} SUCCS {{258 0 0-6956 {}}} CYCLES {}}
set a(0-6952) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94065 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6953 {}}} CYCLES {}}
set a(0-6953) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6396 XREFS 94066 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6952 {}}} SUCCS {{258 0 0-6956 {}}} CYCLES {}}
set a(0-6954) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94067 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}}} SUCCS {{259 0 0-6955 {}}} CYCLES {}}
set a(0-6955) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6396 XREFS 94068 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {259 0 0-6954 {}}} SUCCS {{259 0 0-6956 {}}} CYCLES {}}
set a(0-6956) {NAME oelse#2:nor TYPE NOR PAR 0-6396 XREFS 94069 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {258 0 0-6953 {}} {258 0 0-6951 {}} {258 0 0-6949 {}} {258 0 0-6947 {}} {258 0 0-6945 {}} {259 0 0-6955 {}}} SUCCS {{259 0 0-6957 {}}} CYCLES {}}
set a(0-6957) {NAME oelse#2:and TYPE AND PAR 0-6396 XREFS 94070 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6935 {}} {258 0 0-6943 {}} {258 0 0-6941 {}} {258 0 0-6939 {}} {258 0 0-6937 {}} {259 0 0-6956 {}}} SUCCS {{259 0 0-6958 {}}} CYCLES {}}
set a(0-6958) {NAME if#19:or TYPE OR PAR 0-6396 XREFS 94071 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6590 {}} {258 0 0-6400 {}} {259 0 0-6957 {}}} SUCCS {{259 0 0-6959 {}} {258 0 0-6982 {}}} CYCLES {}}
set a(0-6959) {NAME osel#3 TYPE SELECT PAR 0-6396 XREFS 94072 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-6958 {}}} SUCCS {{146 0 0-6960 {}} {146 0 0-6961 {}} {146 0 0-6962 {}} {146 0 0-6963 {}} {146 0 0-6964 {}} {146 0 0-6965 {}} {146 0 0-6966 {}} {146 0 0-6967 {}} {146 0 0-6968 {}} {146 0 0-6969 {}} {146 0 0-6970 {}} {146 0 0-6971 {}} {146 0 0-6972 {}} {146 0 0-6973 {}} {146 0 0-6974 {}} {146 0 0-6975 {}} {146 0 0-6976 {}} {146 0 0-6977 {}} {146 0 0-6978 {}} {146 0 0-6979 {}} {146 0 0-6980 {}} {146 0 0-6981 {}}} CYCLES {}}
set a(0-6960) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94073 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6961 {}}} CYCLES {}}
set a(0-6961) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-6396 XREFS 94074 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6960 {}}} SUCCS {{258 0 0-6981 {}}} CYCLES {}}
set a(0-6962) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94075 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6963 {}}} CYCLES {}}
set a(0-6963) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6396 XREFS 94076 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6962 {}}} SUCCS {{258 0 0-6981 {}}} CYCLES {}}
set a(0-6964) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94077 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6965 {}}} CYCLES {}}
set a(0-6965) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6396 XREFS 94078 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6964 {}}} SUCCS {{258 0 0-6981 {}}} CYCLES {}}
set a(0-6966) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94079 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6967 {}}} CYCLES {}}
set a(0-6967) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6396 XREFS 94080 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6966 {}}} SUCCS {{258 0 0-6981 {}}} CYCLES {}}
set a(0-6968) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94081 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6969 {}}} CYCLES {}}
set a(0-6969) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6396 XREFS 94082 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6968 {}}} SUCCS {{258 0 0-6980 {}}} CYCLES {}}
set a(0-6970) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94083 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6971 {}}} CYCLES {}}
set a(0-6971) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6396 XREFS 94084 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6970 {}}} SUCCS {{258 0 0-6980 {}}} CYCLES {}}
set a(0-6972) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94085 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6973 {}}} CYCLES {}}
set a(0-6973) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6396 XREFS 94086 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6972 {}}} SUCCS {{258 0 0-6980 {}}} CYCLES {}}
set a(0-6974) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94087 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6975 {}}} CYCLES {}}
set a(0-6975) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6396 XREFS 94088 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6974 {}}} SUCCS {{258 0 0-6980 {}}} CYCLES {}}
set a(0-6976) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94089 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6977 {}}} CYCLES {}}
set a(0-6977) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6396 XREFS 94090 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6976 {}}} SUCCS {{258 0 0-6980 {}}} CYCLES {}}
set a(0-6978) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94091 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}}} SUCCS {{259 0 0-6979 {}}} CYCLES {}}
set a(0-6979) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6396 XREFS 94092 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {259 0 0-6978 {}}} SUCCS {{259 0 0-6980 {}}} CYCLES {}}
set a(0-6980) {NAME oelse#3:nor TYPE NOR PAR 0-6396 XREFS 94093 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {258 0 0-6977 {}} {258 0 0-6975 {}} {258 0 0-6973 {}} {258 0 0-6971 {}} {258 0 0-6969 {}} {259 0 0-6979 {}}} SUCCS {{259 0 0-6981 {}}} CYCLES {}}
set a(0-6981) {NAME oelse#3:and TYPE AND PAR 0-6396 XREFS 94094 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6959 {}} {258 0 0-6967 {}} {258 0 0-6965 {}} {258 0 0-6963 {}} {258 0 0-6961 {}} {259 0 0-6980 {}}} SUCCS {{259 0 0-6982 {}}} CYCLES {}}
set a(0-6982) {NAME if#19:or#1 TYPE OR PAR 0-6396 XREFS 94095 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6958 {}} {258 0 0-6399 {}} {259 0 0-6981 {}}} SUCCS {{259 0 0-6983 {}} {258 0 0-7006 {}}} CYCLES {}}
set a(0-6983) {NAME osel#4 TYPE SELECT PAR 0-6396 XREFS 94096 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-6982 {}}} SUCCS {{146 0 0-6984 {}} {146 0 0-6985 {}} {146 0 0-6986 {}} {146 0 0-6987 {}} {146 0 0-6988 {}} {146 0 0-6989 {}} {146 0 0-6990 {}} {146 0 0-6991 {}} {146 0 0-6992 {}} {146 0 0-6993 {}} {146 0 0-6994 {}} {146 0 0-6995 {}} {146 0 0-6996 {}} {146 0 0-6997 {}} {146 0 0-6998 {}} {146 0 0-6999 {}} {146 0 0-7000 {}} {146 0 0-7001 {}} {146 0 0-7002 {}} {146 0 0-7003 {}} {146 0 0-7004 {}} {146 0 0-7005 {}}} CYCLES {}}
set a(0-6984) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94097 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6985 {}}} CYCLES {}}
set a(0-6985) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-6396 XREFS 94098 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6984 {}}} SUCCS {{258 0 0-7005 {}}} CYCLES {}}
set a(0-6986) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94099 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6987 {}}} CYCLES {}}
set a(0-6987) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6396 XREFS 94100 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6986 {}}} SUCCS {{258 0 0-7005 {}}} CYCLES {}}
set a(0-6988) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94101 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6989 {}}} CYCLES {}}
set a(0-6989) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6396 XREFS 94102 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6988 {}}} SUCCS {{258 0 0-7005 {}}} CYCLES {}}
set a(0-6990) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94103 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6991 {}}} CYCLES {}}
set a(0-6991) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6396 XREFS 94104 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6990 {}}} SUCCS {{258 0 0-7005 {}}} CYCLES {}}
set a(0-6992) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94105 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6993 {}}} CYCLES {}}
set a(0-6993) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6396 XREFS 94106 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6992 {}}} SUCCS {{258 0 0-7004 {}}} CYCLES {}}
set a(0-6994) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94107 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6995 {}}} CYCLES {}}
set a(0-6995) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6396 XREFS 94108 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6994 {}}} SUCCS {{258 0 0-7004 {}}} CYCLES {}}
set a(0-6996) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94109 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6997 {}}} CYCLES {}}
set a(0-6997) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6396 XREFS 94110 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6996 {}}} SUCCS {{258 0 0-7004 {}}} CYCLES {}}
set a(0-6998) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94111 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-6999 {}}} CYCLES {}}
set a(0-6999) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6396 XREFS 94112 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-6998 {}}} SUCCS {{258 0 0-7004 {}}} CYCLES {}}
set a(0-7000) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94113 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-7001 {}}} CYCLES {}}
set a(0-7001) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6396 XREFS 94114 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-7000 {}}} SUCCS {{258 0 0-7004 {}}} CYCLES {}}
set a(0-7002) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94115 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}}} SUCCS {{259 0 0-7003 {}}} CYCLES {}}
set a(0-7003) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6396 XREFS 94116 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {259 0 0-7002 {}}} SUCCS {{259 0 0-7004 {}}} CYCLES {}}
set a(0-7004) {NAME oelse#4:nor TYPE NOR PAR 0-6396 XREFS 94117 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {258 0 0-7001 {}} {258 0 0-6999 {}} {258 0 0-6997 {}} {258 0 0-6995 {}} {258 0 0-6993 {}} {259 0 0-7003 {}}} SUCCS {{259 0 0-7005 {}}} CYCLES {}}
set a(0-7005) {NAME oelse#4:and TYPE AND PAR 0-6396 XREFS 94118 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6983 {}} {258 0 0-6991 {}} {258 0 0-6989 {}} {258 0 0-6987 {}} {258 0 0-6985 {}} {259 0 0-7004 {}}} SUCCS {{259 0 0-7006 {}}} CYCLES {}}
set a(0-7006) {NAME if#19:or#2 TYPE OR PAR 0-6396 XREFS 94119 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6982 {}} {258 0 0-6398 {}} {259 0 0-7005 {}}} SUCCS {{259 0 0-7007 {}} {258 0 0-7030 {}}} CYCLES {}}
set a(0-7007) {NAME osel#5 TYPE SELECT PAR 0-6396 XREFS 94120 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-7006 {}}} SUCCS {{146 0 0-7008 {}} {146 0 0-7009 {}} {146 0 0-7010 {}} {146 0 0-7011 {}} {146 0 0-7012 {}} {146 0 0-7013 {}} {146 0 0-7014 {}} {146 0 0-7015 {}} {146 0 0-7016 {}} {146 0 0-7017 {}} {146 0 0-7018 {}} {146 0 0-7019 {}} {146 0 0-7020 {}} {146 0 0-7021 {}} {146 0 0-7022 {}} {146 0 0-7023 {}} {146 0 0-7024 {}} {146 0 0-7025 {}} {146 0 0-7026 {}} {146 0 0-7027 {}} {146 0 0-7028 {}} {146 0 0-7029 {}}} CYCLES {}}
set a(0-7008) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94121 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7009 {}}} CYCLES {}}
set a(0-7009) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-6396 XREFS 94122 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7008 {}}} SUCCS {{258 0 0-7029 {}}} CYCLES {}}
set a(0-7010) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94123 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7011 {}}} CYCLES {}}
set a(0-7011) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6396 XREFS 94124 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7010 {}}} SUCCS {{258 0 0-7029 {}}} CYCLES {}}
set a(0-7012) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94125 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7013 {}}} CYCLES {}}
set a(0-7013) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6396 XREFS 94126 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7012 {}}} SUCCS {{258 0 0-7029 {}}} CYCLES {}}
set a(0-7014) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94127 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7015 {}}} CYCLES {}}
set a(0-7015) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-6396 XREFS 94128 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7014 {}}} SUCCS {{258 0 0-7029 {}}} CYCLES {}}
set a(0-7016) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94129 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7017 {}}} CYCLES {}}
set a(0-7017) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-6396 XREFS 94130 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7016 {}}} SUCCS {{258 0 0-7028 {}}} CYCLES {}}
set a(0-7018) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94131 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7019 {}}} CYCLES {}}
set a(0-7019) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-6396 XREFS 94132 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7018 {}}} SUCCS {{258 0 0-7028 {}}} CYCLES {}}
set a(0-7020) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94133 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7021 {}}} CYCLES {}}
set a(0-7021) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-6396 XREFS 94134 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7020 {}}} SUCCS {{258 0 0-7028 {}}} CYCLES {}}
set a(0-7022) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94135 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7023 {}}} CYCLES {}}
set a(0-7023) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6396 XREFS 94136 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7022 {}}} SUCCS {{258 0 0-7028 {}}} CYCLES {}}
set a(0-7024) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94137 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7025 {}}} CYCLES {}}
set a(0-7025) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6396 XREFS 94138 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7024 {}}} SUCCS {{258 0 0-7028 {}}} CYCLES {}}
set a(0-7026) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94139 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}}} SUCCS {{259 0 0-7027 {}}} CYCLES {}}
set a(0-7027) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6396 XREFS 94140 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {259 0 0-7026 {}}} SUCCS {{259 0 0-7028 {}}} CYCLES {}}
set a(0-7028) {NAME oelse#5:nor TYPE NOR PAR 0-6396 XREFS 94141 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {258 0 0-7025 {}} {258 0 0-7023 {}} {258 0 0-7021 {}} {258 0 0-7019 {}} {258 0 0-7017 {}} {259 0 0-7027 {}}} SUCCS {{259 0 0-7029 {}}} CYCLES {}}
set a(0-7029) {NAME oelse#5:and TYPE AND PAR 0-6396 XREFS 94142 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-7007 {}} {258 0 0-7015 {}} {258 0 0-7013 {}} {258 0 0-7011 {}} {258 0 0-7009 {}} {259 0 0-7028 {}}} SUCCS {{259 0 0-7030 {}}} CYCLES {}}
set a(0-7030) {NAME if#19:or#3 TYPE OR PAR 0-6396 XREFS 94143 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-7006 {}} {258 0 0-6397 {}} {259 0 0-7029 {}}} SUCCS {{258 0 0-7034 {}} {258 0 0-7040 {}} {258 0 0-7048 {}}} CYCLES {}}
set a(0-7031) {NAME exs#8 TYPE SIGNEXTEND PAR 0-6396 XREFS 94144 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-6791 {}}} SUCCS {{259 0 0-7032 {}}} CYCLES {}}
set a(0-7032) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 94145 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-6449 {}} {259 0 0-7031 {}}} SUCCS {{258 0 0-7035 {}}} CYCLES {}}
set a(0-7033) {NAME exs#11 TYPE SIGNEXTEND PAR 0-6396 XREFS 94146 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-6821 {}}} SUCCS {{258 0 0-7035 {}}} CYCLES {}}
set a(0-7034) {NAME exs#15 TYPE SIGNEXTEND PAR 0-6396 XREFS 94147 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-7030 {}}} SUCCS {{259 0 0-7035 {}}} CYCLES {}}
set a(0-7035) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-6396 XREFS 94148 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-7033 {}} {258 0 0-7032 {}} {259 0 0-7034 {}}} SUCCS {{258 0 0-7050 {}}} CYCLES {}}
set a(0-7036) {NAME not#39 TYPE NOT PAR 0-6396 XREFS 94149 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6791 {}}} SUCCS {{259 0 0-7037 {}}} CYCLES {}}
set a(0-7037) {NAME exs#9 TYPE SIGNEXTEND PAR 0-6396 XREFS 94150 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-7036 {}}} SUCCS {{258 0 0-7042 {}}} CYCLES {}}
set a(0-7038) {NAME not#41 TYPE NOT PAR 0-6396 XREFS 94151 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6821 {}}} SUCCS {{259 0 0-7039 {}}} CYCLES {}}
set a(0-7039) {NAME exs#12 TYPE SIGNEXTEND PAR 0-6396 XREFS 94152 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-7038 {}}} SUCCS {{258 0 0-7042 {}}} CYCLES {}}
set a(0-7040) {NAME not#43 TYPE NOT PAR 0-6396 XREFS 94153 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-7030 {}}} SUCCS {{259 0 0-7041 {}}} CYCLES {}}
set a(0-7041) {NAME exs#16 TYPE SIGNEXTEND PAR 0-6396 XREFS 94154 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-7040 {}}} SUCCS {{259 0 0-7042 {}}} CYCLES {}}
set a(0-7042) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#17 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-6396 XREFS 94155 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-7039 {}} {258 0 0-7037 {}} {258 0 0-6481 {}} {259 0 0-7041 {}}} SUCCS {{258 0 0-7050 {}}} CYCLES {}}
set a(0-7043) {NAME not#20 TYPE NOT PAR 0-6396 XREFS 94156 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-6791 {}}} SUCCS {{259 0 0-7044 {}}} CYCLES {}}
set a(0-7044) {NAME exs#10 TYPE SIGNEXTEND PAR 0-6396 XREFS 94157 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-7043 {}}} SUCCS {{259 0 0-7045 {}}} CYCLES {}}
set a(0-7045) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 94158 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-6513 {}} {259 0 0-7044 {}}} SUCCS {{258 0 0-7047 {}}} CYCLES {}}
set a(0-7046) {NAME exs#13 TYPE SIGNEXTEND PAR 0-6396 XREFS 94159 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-6821 {}}} SUCCS {{259 0 0-7047 {}}} CYCLES {}}
set a(0-7047) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 94160 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-7045 {}} {259 0 0-7046 {}}} SUCCS {{258 0 0-7049 {}}} CYCLES {}}
set a(0-7048) {NAME exs#17 TYPE SIGNEXTEND PAR 0-6396 XREFS 94161 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-7030 {}}} SUCCS {{259 0 0-7049 {}}} CYCLES {}}
set a(0-7049) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6396 XREFS 94162 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-7047 {}} {259 0 0-7048 {}}} SUCCS {{259 0 0-7050 {}}} CYCLES {}}
set a(0-7050) {NAME conc#13 TYPE CONCATENATE PAR 0-6396 XREFS 94163 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-7042 {}} {258 0 0-7035 {}} {259 0 0-7049 {}}} SUCCS {{259 0 0-7051 {}}} CYCLES {}}
set a(0-7051) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6396 XREFS 94164 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-7051 {}} {80 0 0-6934 {}} {259 0 0-7050 {}}} SUCCS {{80 0 0-6934 {}} {260 0 0-7051 {}}} CYCLES {}}
set a(0-7052) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-6396 XREFS 94165 LOC {1 0.0 2 0.09843634999999999 2 0.09843634999999999 2 0.677780925} PREDS {} SUCCS {{259 0 0-7053 {}}} CYCLES {}}
set a(0-7053) {NAME vin:asn TYPE ASSIGN PAR 0-6396 XREFS 94166 LOC {1 0.0 2 0.09843634999999999 2 0.09843634999999999 2 0.677780925} PREDS {{260 0 0-7053 {}} {256 0 0-6417 {}} {256 0 0-6432 {}} {256 0 0-6437 {}} {256 0 0-6444 {}} {256 0 0-6464 {}} {256 0 0-6469 {}} {256 0 0-6476 {}} {256 0 0-6496 {}} {256 0 0-6501 {}} {256 0 0-6508 {}} {259 0 0-7052 {}}} SUCCS {{262 0 0-6417 {}} {262 0 0-6432 {}} {262 0 0-6437 {}} {262 0 0-6444 {}} {262 0 0-6464 {}} {262 0 0-6469 {}} {262 0 0-6476 {}} {262 0 0-6496 {}} {262 0 0-6501 {}} {262 0 0-6508 {}} {260 0 0-7053 {}}} CYCLES {}}
set a(0-7054) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-6396 XREFS 94167 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.5964416499999999} PREDS {{260 0 0-7054 {}} {256 0 0-6418 {}} {256 0 0-6420 {}} {256 0 0-6429 {}} {256 0 0-6450 {}} {256 0 0-6452 {}} {256 0 0-6461 {}} {256 0 0-6482 {}} {256 0 0-6484 {}} {256 0 0-6493 {}} {258 0 0-6417 {}}} SUCCS {{262 0 0-6418 {}} {262 0 0-6420 {}} {262 0 0-6429 {}} {262 0 0-6450 {}} {262 0 0-6452 {}} {262 0 0-6461 {}} {262 0 0-6482 {}} {262 0 0-6484 {}} {262 0 0-6493 {}} {260 0 0-7054 {}}} CYCLES {}}
set a(0-7055) {NAME vin:asn(acc#12(0).sva) TYPE ASSIGN PAR 0-6396 XREFS 94168 LOC {1 0.623584425 1 0.6406815 1 0.6406815 3 0.1708791} PREDS {{260 0 0-7055 {}} {256 0 0-6564 {}} {258 0 0-6650 {}}} SUCCS {{262 0 0-6564 {}} {260 0 0-7055 {}}} CYCLES {}}
set a(0-7056) {NAME vin:asn(acc#12(1).sva) TYPE ASSIGN PAR 0-6396 XREFS 94169 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-7056 {}} {256 0 0-6567 {}} {258 0 0-6677 {}}} SUCCS {{262 0 0-6567 {}} {260 0 0-7056 {}}} CYCLES {}}
set a(0-7057) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-6396 XREFS 94170 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.28597249999999996} PREDS {{260 0 0-7057 {}} {256 0 0-6614 {}} {258 0 0-6710 {}}} SUCCS {{262 0 0-6614 {}} {260 0 0-7057 {}}} CYCLES {}}
set a(0-7058) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-6396 XREFS 94171 LOC {1 0.69508965 1 0.712186725 1 0.712186725 3 0.28597249999999996} PREDS {{260 0 0-7058 {}} {256 0 0-6618 {}} {258 0 0-6712 {}}} SUCCS {{262 0 0-6618 {}} {260 0 0-7058 {}}} CYCLES {}}
set a(0-7059) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-6396 XREFS 94172 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-7059 {}} {256 0 0-6622 {}} {258 0 0-6745 {}}} SUCCS {{262 0 0-6622 {}} {260 0 0-7059 {}}} CYCLES {}}
set a(0-7060) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-6396 XREFS 94173 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-7060 {}} {256 0 0-6626 {}} {258 0 0-6747 {}}} SUCCS {{262 0 0-6626 {}} {260 0 0-7060 {}}} CYCLES {}}
set a(0-7061) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-6396 XREFS 94174 LOC {2 0.397586 2 0.9835932249999999 2 0.9835932249999999 3 0.8046580249999999} PREDS {{260 0 0-7061 {}} {256 0 0-6904 {}} {256 0 0-6917 {}} {258 0 0-6920 {}}} SUCCS {{262 0 0-6904 {}} {262 0 0-6917 {}} {260 0 0-7061 {}}} CYCLES {}}
set a(0-6396) {CHI {0-6397 0-6398 0-6399 0-6400 0-6401 0-6402 0-6403 0-6404 0-6405 0-6406 0-6407 0-6408 0-6409 0-6410 0-6411 0-6412 0-6413 0-6414 0-6415 0-6416 0-6417 0-6418 0-6419 0-6420 0-6421 0-6422 0-6423 0-6424 0-6425 0-6426 0-6427 0-6428 0-6429 0-6430 0-6431 0-6432 0-6433 0-6434 0-6435 0-6436 0-6437 0-6438 0-6439 0-6440 0-6441 0-6442 0-6443 0-6444 0-6445 0-6446 0-6447 0-6448 0-6449 0-6450 0-6451 0-6452 0-6453 0-6454 0-6455 0-6456 0-6457 0-6458 0-6459 0-6460 0-6461 0-6462 0-6463 0-6464 0-6465 0-6466 0-6467 0-6468 0-6469 0-6470 0-6471 0-6472 0-6473 0-6474 0-6475 0-6476 0-6477 0-6478 0-6479 0-6480 0-6481 0-6482 0-6483 0-6484 0-6485 0-6486 0-6487 0-6488 0-6489 0-6490 0-6491 0-6492 0-6493 0-6494 0-6495 0-6496 0-6497 0-6498 0-6499 0-6500 0-6501 0-6502 0-6503 0-6504 0-6505 0-6506 0-6507 0-6508 0-6509 0-6510 0-6511 0-6512 0-6513 0-6514 0-6515 0-6516 0-6517 0-6518 0-6519 0-6520 0-6521 0-6522 0-6523 0-6524 0-6525 0-6526 0-6527 0-6528 0-6529 0-6530 0-6531 0-6532 0-6533 0-6534 0-6535 0-6536 0-6537 0-6538 0-6539 0-6540 0-6541 0-6542 0-6543 0-6544 0-6545 0-6546 0-6547 0-6548 0-6549 0-6550 0-6551 0-6552 0-6553 0-6554 0-6555 0-6556 0-6557 0-6558 0-6559 0-6560 0-6561 0-6562 0-6563 0-6564 0-6565 0-6566 0-6567 0-6568 0-6569 0-6570 0-6571 0-6572 0-6573 0-6574 0-6575 0-6576 0-6577 0-6578 0-6579 0-6580 0-6581 0-6582 0-6583 0-6584 0-6585 0-6586 0-6587 0-6588 0-6589 0-6590 0-6591 0-6592 0-6593 0-6594 0-6595 0-6596 0-6597 0-6598 0-6599 0-6600 0-6601 0-6602 0-6603 0-6604 0-6605 0-6606 0-6607 0-6608 0-6609 0-6610 0-6611 0-6612 0-6613 0-6614 0-6615 0-6616 0-6617 0-6618 0-6619 0-6620 0-6621 0-6622 0-6623 0-6624 0-6625 0-6626 0-6627 0-6628 0-6629 0-6630 0-6631 0-6632 0-6633 0-6634 0-6635 0-6636 0-6637 0-6638 0-6639 0-6640 0-6641 0-6642 0-6643 0-6644 0-6645 0-6646 0-6647 0-6648 0-6649 0-6650 0-6651 0-6652 0-6653 0-6654 0-6655 0-6656 0-6657 0-6658 0-6659 0-6660 0-6661 0-6662 0-6663 0-6664 0-6665 0-6666 0-6667 0-6668 0-6669 0-6670 0-6671 0-6672 0-6673 0-6674 0-6675 0-6676 0-6677 0-6678 0-6679 0-6680 0-6681 0-6682 0-6683 0-6684 0-6685 0-6686 0-6687 0-6688 0-6689 0-6690 0-6691 0-6692 0-6693 0-6694 0-6695 0-6696 0-6697 0-6698 0-6699 0-6700 0-6701 0-6702 0-6703 0-6704 0-6705 0-6706 0-6707 0-6708 0-6709 0-6710 0-6711 0-6712 0-6713 0-6714 0-6715 0-6716 0-6717 0-6718 0-6719 0-6720 0-6721 0-6722 0-6723 0-6724 0-6725 0-6726 0-6727 0-6728 0-6729 0-6730 0-6731 0-6732 0-6733 0-6734 0-6735 0-6736 0-6737 0-6738 0-6739 0-6740 0-6741 0-6742 0-6743 0-6744 0-6745 0-6746 0-6747 0-6748 0-6749 0-6750 0-6751 0-6752 0-6753 0-6754 0-6755 0-6756 0-6757 0-6758 0-6759 0-6760 0-6761 0-6762 0-6763 0-6764 0-6765 0-6766 0-6767 0-6768 0-6769 0-6770 0-6771 0-6772 0-6773 0-6774 0-6775 0-6776 0-6777 0-6778 0-6779 0-6780 0-6781 0-6782 0-6783 0-6784 0-6785 0-6786 0-6787 0-6788 0-6789 0-6790 0-6791 0-6792 0-6793 0-6794 0-6795 0-6796 0-6797 0-6798 0-6799 0-6800 0-6801 0-6802 0-6803 0-6804 0-6805 0-6806 0-6807 0-6808 0-6809 0-6810 0-6811 0-6812 0-6813 0-6814 0-6815 0-6816 0-6817 0-6818 0-6819 0-6820 0-6821 0-6822 0-6823 0-6824 0-6825 0-6826 0-6827 0-6828 0-6829 0-6830 0-6831 0-6832 0-6833 0-6834 0-6835 0-6836 0-6837 0-6838 0-6839 0-6840 0-6841 0-6842 0-6843 0-6844 0-6845 0-6846 0-6847 0-6848 0-6849 0-6850 0-6851 0-6852 0-6853 0-6854 0-6855 0-6856 0-6857 0-6858 0-6859 0-6860 0-6861 0-6862 0-6863 0-6864 0-6865 0-6866 0-6867 0-6868 0-6869 0-6870 0-6871 0-6872 0-6873 0-6874 0-6875 0-6876 0-6877 0-6878 0-6879 0-6880 0-6881 0-6882 0-6883 0-6884 0-6885 0-6886 0-6887 0-6888 0-6889 0-6890 0-6891 0-6892 0-6893 0-6894 0-6895 0-6896 0-6897 0-6898 0-6899 0-6900 0-6901 0-6902 0-6903 0-6904 0-6905 0-6906 0-6907 0-6908 0-6909 0-6910 0-6911 0-6912 0-6913 0-6914 0-6915 0-6916 0-6917 0-6918 0-6919 0-6920 0-6921 0-6922 0-6923 0-6924 0-6925 0-6926 0-6927 0-6928 0-6929 0-6930 0-6931 0-6932 0-6933 0-6934 0-6935 0-6936 0-6937 0-6938 0-6939 0-6940 0-6941 0-6942 0-6943 0-6944 0-6945 0-6946 0-6947 0-6948 0-6949 0-6950 0-6951 0-6952 0-6953 0-6954 0-6955 0-6956 0-6957 0-6958 0-6959 0-6960 0-6961 0-6962 0-6963 0-6964 0-6965 0-6966 0-6967 0-6968 0-6969 0-6970 0-6971 0-6972 0-6973 0-6974 0-6975 0-6976 0-6977 0-6978 0-6979 0-6980 0-6981 0-6982 0-6983 0-6984 0-6985 0-6986 0-6987 0-6988 0-6989 0-6990 0-6991 0-6992 0-6993 0-6994 0-6995 0-6996 0-6997 0-6998 0-6999 0-7000 0-7001 0-7002 0-7003 0-7004 0-7005 0-7006 0-7007 0-7008 0-7009 0-7010 0-7011 0-7012 0-7013 0-7014 0-7015 0-7016 0-7017 0-7018 0-7019 0-7020 0-7021 0-7022 0-7023 0-7024 0-7025 0-7026 0-7027 0-7028 0-7029 0-7030 0-7031 0-7032 0-7033 0-7034 0-7035 0-7036 0-7037 0-7038 0-7039 0-7040 0-7041 0-7042 0-7043 0-7044 0-7045 0-7046 0-7047 0-7048 0-7049 0-7050 0-7051 0-7052 0-7053 0-7054 0-7055 0-7056 0-7057 0-7058 0-7059 0-7060 0-7061} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-6386 XREFS 94175 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-6396 {}} {258 0 0-6394 {}} {258 0 0-6393 {}} {258 0 0-6392 {}} {258 0 0-6391 {}} {258 0 0-6390 {}} {258 0 0-6389 {}} {258 0 0-6387 {}} {258 0 0-6388 {}} {259 0 0-6395 {}}} SUCCS {{772 0 0-6387 {}} {772 0 0-6388 {}} {772 0 0-6389 {}} {772 0 0-6390 {}} {772 0 0-6391 {}} {772 0 0-6392 {}} {772 0 0-6393 {}} {772 0 0-6394 {}} {772 0 0-6395 {}} {774 0 0-6396 {}}} CYCLES {}}
set a(0-6386) {CHI {0-6387 0-6388 0-6389 0-6390 0-6391 0-6392 0-6393 0-6394 0-6395 0-6396} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 94176 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-6386-TOTALCYCLES) {3}
set a(0-6386-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-6422 0-6427 0-6454 0-6459 0-6486 0-6491} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-6428 0-6435 0-6443 0-6460 0-6467 0-6475 0-6492 0-6499 0-6507 0-6670 0-6823} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-6436 0-6447 0-6468 0-6479 0-6500 0-6511 0-6753 0-6760 0-6779 0-6809} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-6448 0-6480 0-6512} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-6525 0-6554 0-6631 0-6882 0-6902} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-6527 0-6542 0-6550 0-6680 0-6715 0-6856} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) {0-6540 0-6831} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-6558 0-6649 0-6676 0-6910} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-6566 0-6569 0-6933} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-6617 0-6621 0-6625 0-6629 0-7045} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-6636 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-6644 0-6653 0-6658 0-6767 0-6786 0-6797 0-6816} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-6650 0-6677 0-6920} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-6665 0-6832 0-6850} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-6710 0-6712 0-6745 0-6747} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) {0-6843 0-6862 0-6907} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,7) 0-6849 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) {0-6891 0-6900} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-6914 mgc_ioport.mgc_out_stdreg(4,4) 0-6934 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-7032 0-7047 0-7049} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-7035 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-7042 mgc_ioport.mgc_out_stdreg(2,30) 0-7051}
set a(0-6386-PROC_NAME) {core}
set a(0-6386-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-6386}

