#-----------------------------------------------------------
# PlanAhead v14.4
# Build 222254 by xbuild on Tue Dec 18 05:23:01 MST 2012
# Start of session at: Mon Mar 27 09:31:41 2017
# Process ID: 2916
# Log file: C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/planAhead_run_5/planAhead.log
# Journal file: C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/pa.fromNetlist.tcl
set_property iostandard LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {dataIn[7]} {dataIn[6]} {dataIn[5]} {dataIn[4]} {dataIn[3]} {dataIn[2]} {dataIn[1]} {dataIn[0]}]]
startgroup
set_property package_pin T5 [get_ports {dataIn[7]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {dataIn[6]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {dataIn[5]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {dataIn[4]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {dataIn[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {dataIn[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {dataIn[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {dataIn[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {dataIn[2]}]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {sseg[6]} {sseg[5]} {sseg[4]} {sseg[3]} {sseg[2]} {sseg[1]} {sseg[0]}]]
set_property package_pin "" [get_ports [list  {sseg[6]}]]
startgroup
set_property package_pin T17 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {sseg[1]}]
endgroup
set_property package_pin "" [get_ports [list  {sseg[5]}]]
set_property package_pin "" [get_ports [list  {sseg[4]}]]
set_property package_pin "" [get_ports [list  {sseg[3]}]]
set_property package_pin "" [get_ports [list  {sseg[2]}]]
set_property package_pin "" [get_ports [list  {sseg[1]}]]
startgroup
set_property package_pin T17 [get_ports {sseg[6]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {sseg[0]}]
endgroup
save_constraints
startgroup
set_property package_pin A8 [get_ports btn_rd]
endgroup
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin C9 [get_ports btn_wr]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin U16 [get_ports empty]
endgroup
startgroup
set_property package_pin V16 [get_ports full]
endgroup
startgroup
set_property package_pin C4 [get_ports rst]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list btn_rd]]
set_property iostandard LVCMOS33 [get_ports [list btn_wr]]
set_property iostandard LVCMOS25 [get_ports [list empty]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list full]]
set_property iostandard LVCMOS33 [get_ports [list empty]]
set_property iostandard LVCMOS33 [get_ports [list rst]]
save_constraints
