// Seed: 3643917380
module module_0;
  assign id_1[1<<1] = id_1;
  wire id_2;
  wire id_3 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input wand id_6,
    output wire id_7,
    input tri0 id_8,
    output wand id_9,
    output wire id_10,
    output tri id_11,
    output wire id_12,
    input wire id_13,
    input supply1 id_14,
    input supply1 id_15
);
  assign id_12 = 1;
  initial begin
    cover (id_2);
  end
  module_0();
endmodule
