

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:43:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.894 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      105|      106|  0.420 us|  0.424 us|  100|  100|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |      105|      105|        11|          5|          1|    20|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|      563|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      299|    -|
|Register             |        -|     -|      166|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      166|      862|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5s_4ns_10s_10_4_1_U2  |mac_muladd_5s_4ns_10s_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_5s_4ns_11s_11_4_1_U3  |mac_muladd_5s_4ns_11s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_5s_5ns_5s_10_4_1_U1   |mac_muladd_5s_5ns_5s_10_4_1   |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U4       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |acc_V_1_fu_981_p2     |         +|   0|  0|  17|          12|          12|
    |empty_12_fu_663_p2    |         +|   0|  0|  12|           4|           3|
    |grp_fu_1083_p2        |         +|   0|  0|  18|          11|          11|
    |i_fu_1010_p2          |         +|   0|  0|  12|           5|           1|
    |next_mul_fu_1004_p2   |         +|   0|  0|  17|          10|           6|
    |tmp11_fu_975_p2       |         +|   0|  0|  17|          12|          12|
    |tmp12_fu_966_p2       |         +|   0|  0|  17|          12|          12|
    |tmp15_fu_907_p2       |         +|   0|  0|  18|          11|          11|
    |tmp16_fu_897_p2       |         +|   0|  0|  17|          10|          10|
    |tmp17_fu_942_p2       |         +|   0|  0|  17|          11|          11|
    |tmp18_fu_916_p2       |         +|   0|  0|  17|          11|          11|
    |tmp1_fu_643_p2        |         +|   0|  0|  18|          11|          11|
    |tmp20_fu_932_p2       |         +|   0|  0|  14|           7|           7|
    |tmp21_fu_922_p2       |         +|   0|  0|  13|           6|           6|
    |tmp2_fu_508_p2        |         +|   0|  0|  18|           9|           9|
    |tmp3_fu_502_p2        |         +|   0|  0|  18|           9|           9|
    |tmp4_fu_633_p2        |         +|   0|  0|  18|          10|          10|
    |tmp5_fu_627_p2        |         +|   0|  0|  18|          10|          10|
    |tmp6_fu_885_p2        |         +|   0|  0|  17|          11|          11|
    |tmp7_fu_866_p2        |         +|   0|  0|  17|          10|          10|
    |tmp8_fu_856_p2        |         +|   0|  0|  16|           9|           9|
    |tmp9_fu_879_p2        |         +|   0|  0|  17|          11|          11|
    |tmp_fu_954_p2         |         +|   0|  0|  17|          12|          12|
    |grp_fu_1074_p2        |         -|   0|  0|  17|          10|          10|
    |mul_i_i_14_fu_769_p2  |         -|   0|  0|  17|          10|          10|
    |mul_i_i_15_fu_795_p2  |         -|   0|  0|  17|          10|          10|
    |mul_i_i_3_fu_476_p2   |         -|   0|  0|  15|           8|           8|
    |mul_i_i_6_fu_558_p2   |         -|   0|  0|  16|           9|           9|
    |mul_i_i_7_fu_584_p2   |         -|   0|  0|  16|           9|           9|
    |neg_mul_fu_1019_p2    |         -|   0|  0|  32|           1|          25|
    |neg_ti_fu_1051_p2     |         -|   0|  0|  13|           1|           6|
    |ap_condition_291      |       and|   0|  0|   2|           1|           1|
    |ap_condition_296      |       and|   0|  0|   2|           1|           1|
    |empty_11_fu_657_p2    |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln23_fu_685_p2   |      icmp|   0|  0|   9|           5|           5|
    |empty_13_fu_669_p3    |    select|   0|  0|   4|           1|           4|
    |empty_15_fu_1044_p3   |    select|   0|  0|   6|           1|           6|
    |empty_16_fu_1057_p3   |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 563|         298|         331|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |A_0_address0                        |  31|          6|    4|         24|
    |A_0_address1                        |  26|          5|    4|         20|
    |A_1_address0                        |  31|          6|    4|         24|
    |A_1_address1                        |  31|          6|    4|         24|
    |B_0_address0                        |  14|          3|    4|         12|
    |B_0_d0                              |  14|          3|    6|         18|
    |B_1_address0                        |  14|          3|    4|         12|
    |B_1_d0                              |  14|          3|    6|         18|
    |ap_NS_fsm                           |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_i3_phi_fu_372_p6         |  14|          3|    5|         15|
    |ap_phi_mux_phi_mul_phi_fu_387_p6    |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_p_phi_reg_413  |  14|          3|    6|         18|
    |i3_reg_368                          |   9|          2|    5|         10|
    |phi_mul_reg_383                     |   9|          2|   10|         20|
    |reg_439                             |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 299|         61|   80|        266|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |A_1_load_4_reg_1195                 |   5|   0|    5|          0|
    |A_1_load_6_reg_1221                 |   5|   0|    5|          0|
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_phi_reg_413  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_p_phi_reg_413  |   6|   0|    6|          0|
    |do_init_reg_351                     |   1|   0|    1|          0|
    |do_init_reg_351_pp0_iter1_reg       |   1|   0|    1|          0|
    |empty_10_reg_1246                   |   1|   0|    1|          0|
    |empty_10_reg_1246_pp0_iter1_reg     |   1|   0|    1|          0|
    |empty_13_reg_1250                   |   4|   0|    4|          0|
    |i3_reg_368                          |   5|   0|    5|          0|
    |i_reg_1305                          |   5|   0|    5|          0|
    |icmp_ln23_reg_1259                  |   1|   0|    1|          0|
    |icmp_ln23_reg_1259_pp0_iter1_reg    |   1|   0|    1|          0|
    |next_mul_reg_1300                   |  10|   0|   10|          0|
    |p_rewind_reg_398                    |   6|   0|    6|          0|
    |phi_mul_reg_383                     |  10|   0|   10|          0|
    |reg_427                             |   5|   0|    5|          0|
    |reg_431                             |   5|   0|    5|          0|
    |reg_435                             |   5|   0|    5|          0|
    |reg_439                             |   5|   0|    5|          0|
    |tmp15_reg_1273                      |  10|   0|   11|          1|
    |tmp17_reg_1278                      |  11|   0|   11|          0|
    |tmp19_reg_1241                      |  10|   0|   10|          0|
    |tmp1_reg_1236                       |  11|   0|   11|          0|
    |tmp2_reg_1170                       |   9|   0|    9|          0|
    |tmp6_reg_1263                       |  11|   0|   11|          0|
    |tmp_1_reg_1288                      |   1|   0|    1|          0|
    |tmp_4_reg_1255                      |   1|   0|    1|          0|
    |tmp_4_reg_1255_pp0_iter1_reg        |   1|   0|    1|          0|
    |zext_ln21_reg_1294                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 166|   0|  227|         61|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_0_address0  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|    5|   ap_memory|           A_0|         array|
|A_0_address1  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q1        |   in|    5|   ap_memory|           A_0|         array|
|A_1_address0  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|    5|   ap_memory|           A_1|         array|
|A_1_address1  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q1        |   in|    5|   ap_memory|           A_1|         array|
|B_0_address0  |  out|    4|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_d0        |  out|    6|   ap_memory|           B_0|         array|
|B_1_address0  |  out|    4|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_d0        |  out|    6|   ap_memory|           B_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln23 = br void %rewind_header" [loop_perfect.cpp:23]   --->   Operation 17 'br' 'br_ln23' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.19, i1 1, void %for.end21"   --->   Operation 18 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i5 %A_0, i64 0, i64 1"   --->   Operation 19 'getelementptr' 'A_0_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.66ns)   --->   "%acc_V = load i4 %A_0_addr"   --->   Operation 20 'load' 'acc_V' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr i5 %A_0, i64 0, i64 2"   --->   Operation 21 'getelementptr' 'A_0_addr_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr_1"   --->   Operation 22 'load' 'A_0_load' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr i5 %A_1, i64 0, i64 1"   --->   Operation 23 'getelementptr' 'A_1_addr_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.66ns)   --->   "%A_1_load_1 = load i4 %A_1_addr_1"   --->   Operation 24 'load' 'A_1_load_1' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_1_addr_9 = getelementptr i5 %A_1, i64 0, i64 9"   --->   Operation 25 'getelementptr' 'A_1_addr_9' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.66ns)   --->   "%A_1_load_9 = load i4 %A_1_addr_9"   --->   Operation 26 'load' 'A_1_load_9' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 27 [1/2] (0.66ns)   --->   "%acc_V = load i4 %A_0_addr"   --->   Operation 27 'load' 'acc_V' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 28 [1/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr_1"   --->   Operation 28 'load' 'A_0_load' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%A_0_addr_2 = getelementptr i5 %A_0, i64 0, i64 3"   --->   Operation 29 'getelementptr' 'A_0_addr_2' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.66ns)   --->   "%A_0_load_1 = load i4 %A_0_addr_2"   --->   Operation 30 'load' 'A_0_load_1' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_0_addr_3 = getelementptr i5 %A_0, i64 0, i64 4"   --->   Operation 31 'getelementptr' 'A_0_addr_3' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.66ns)   --->   "%A_0_load_2 = load i4 %A_0_addr_3"   --->   Operation 32 'load' 'A_0_load_2' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i5 %A_1, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'A_1_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 34 'load' 'A_1_load' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 35 [1/2] (0.66ns)   --->   "%A_1_load_1 = load i4 %A_1_addr_1"   --->   Operation 35 'load' 'A_1_load_1' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_1_addr_3 = getelementptr i5 %A_1, i64 0, i64 3"   --->   Operation 36 'getelementptr' 'A_1_addr_3' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.66ns)   --->   "%A_1_load_3 = load i4 %A_1_addr_3"   --->   Operation 37 'load' 'A_1_load_3' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 38 [1/2] (0.66ns)   --->   "%A_1_load_9 = load i4 %A_1_addr_9"   --->   Operation 38 'load' 'A_1_load_9' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_1_load_9_cast = sext i5 %A_1_load_9"   --->   Operation 39 'sext' 'A_1_load_9_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 40 [3/3] (0.99ns) (grouped into DSP with root node tmp19)   --->   "%mul_i_i_19 = mul i10 %A_1_load_9_cast, i10 19"   --->   Operation 40 'mul' 'mul_i_i_19' <Predicate = (do_init)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%mul_i_i_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_0_load, i1 0"   --->   Operation 41 'bitconcatenate' 'mul_i_i_2' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%mul_i_i_2_cast = sext i6 %mul_i_i_2"   --->   Operation 42 'sext' 'mul_i_i_2_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.66ns)   --->   "%A_0_load_1 = load i4 %A_0_addr_2"   --->   Operation 43 'load' 'A_0_load_1' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%A_0_load_2_cast22 = sext i5 %A_0_load_1"   --->   Operation 44 'sext' 'A_0_load_2_cast22' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_0_load_1, i2 0"   --->   Operation 45 'bitconcatenate' 'p_shl15' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl15_cast = sext i7 %p_shl15"   --->   Operation 46 'sext' 'p_shl15_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.70ns)   --->   "%mul_i_i_3 = sub i8 %p_shl15_cast, i8 %A_0_load_2_cast22"   --->   Operation 47 'sub' 'mul_i_i_3' <Predicate = (do_init)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%mul_i_i_3_cast = sext i8 %mul_i_i_3"   --->   Operation 48 'sext' 'mul_i_i_3_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.66ns)   --->   "%A_0_load_2 = load i4 %A_0_addr_3"   --->   Operation 49 'load' 'A_0_load_2' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%mul_i_i_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_0_load_2, i2 0"   --->   Operation 50 'bitconcatenate' 'mul_i_i_4' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%mul_i_i_4_cast = sext i7 %mul_i_i_4"   --->   Operation 51 'sext' 'mul_i_i_4_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%A_0_addr_4 = getelementptr i5 %A_0, i64 0, i64 5"   --->   Operation 52 'getelementptr' 'A_0_addr_4' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.66ns)   --->   "%A_0_load_3 = load i4 %A_0_addr_4"   --->   Operation 53 'load' 'A_0_load_3' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%A_0_addr_5 = getelementptr i5 %A_0, i64 0, i64 6"   --->   Operation 54 'getelementptr' 'A_0_addr_5' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.66ns)   --->   "%A_0_load_4 = load i4 %A_0_addr_5"   --->   Operation 55 'load' 'A_0_load_4' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 56 [1/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 56 'load' 'A_1_load' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%A_1_load_1_cast = sext i5 %A_1_load_1"   --->   Operation 57 'sext' 'A_1_load_1_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (0.99ns) (grouped into DSP with root node tmp10)   --->   "%mul_i_i_11 = mul i10 %A_1_load_1_cast, i10 11"   --->   Operation 58 'mul' 'mul_i_i_11' <Predicate = (do_init)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr i5 %A_1, i64 0, i64 2"   --->   Operation 59 'getelementptr' 'A_1_addr_2' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (0.66ns)   --->   "%A_1_load_2 = load i4 %A_1_addr_2"   --->   Operation 60 'load' 'A_1_load_2' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 61 [1/2] (0.66ns)   --->   "%A_1_load_3 = load i4 %A_1_addr_3"   --->   Operation 61 'load' 'A_1_load_3' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%A_1_addr_4 = getelementptr i5 %A_1, i64 0, i64 4"   --->   Operation 62 'getelementptr' 'A_1_addr_4' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (0.66ns)   --->   "%A_1_load_4 = load i4 %A_1_addr_4"   --->   Operation 63 'load' 'A_1_load_4' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node tmp19)   --->   "%mul_i_i_19 = mul i10 %A_1_load_9_cast, i10 19"   --->   Operation 64 'mul' 'mul_i_i_19' <Predicate = (do_init)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i9 %mul_i_i_3_cast, i9 %mul_i_i_4_cast"   --->   Operation 65 'add' 'tmp3' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp2 = add i9 %tmp3, i9 %mul_i_i_2_cast"   --->   Operation 66 'add' 'tmp2' <Predicate = (do_init)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%A_0_load_cast = sext i5 %acc_V"   --->   Operation 67 'sext' 'A_0_load_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.66ns)   --->   "%A_0_load_3 = load i4 %A_0_addr_4"   --->   Operation 68 'load' 'A_0_load_3' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 69 [1/2] (0.66ns)   --->   "%A_0_load_4 = load i4 %A_0_addr_5"   --->   Operation 69 'load' 'A_0_load_4' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%A_0_addr_6 = getelementptr i5 %A_0, i64 0, i64 7"   --->   Operation 70 'getelementptr' 'A_0_addr_6' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (0.66ns)   --->   "%A_0_load_5 = load i4 %A_0_addr_6"   --->   Operation 71 'load' 'A_0_load_5' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%A_0_addr_7 = getelementptr i5 %A_0, i64 0, i64 8"   --->   Operation 72 'getelementptr' 'A_0_addr_7' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (0.66ns)   --->   "%A_0_load_6 = load i4 %A_0_addr_7"   --->   Operation 73 'load' 'A_0_load_6' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node tmp10)   --->   "%mul_i_i_11 = mul i10 %A_1_load_1_cast, i10 11"   --->   Operation 74 'mul' 'mul_i_i_11' <Predicate = (do_init)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/2] (0.66ns)   --->   "%A_1_load_2 = load i4 %A_1_addr_2"   --->   Operation 75 'load' 'A_1_load_2' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%A_1_load_3_cast = sext i5 %A_1_load_3"   --->   Operation 76 'sext' 'A_1_load_3_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 77 [3/3] (0.99ns) (grouped into DSP with root node tmp13)   --->   "%mul_i_i_13 = mul i10 %A_1_load_3_cast, i10 13"   --->   Operation 77 'mul' 'mul_i_i_13' <Predicate = (do_init)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 78 [1/2] (0.66ns)   --->   "%A_1_load_4 = load i4 %A_1_addr_4"   --->   Operation 78 'load' 'A_1_load_4' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%A_1_addr_5 = getelementptr i5 %A_1, i64 0, i64 5"   --->   Operation 79 'getelementptr' 'A_1_addr_5' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (0.66ns)   --->   "%A_1_load_5 = load i4 %A_1_addr_5"   --->   Operation 80 'load' 'A_1_load_5' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%A_1_addr_6 = getelementptr i5 %A_1, i64 0, i64 6"   --->   Operation 81 'getelementptr' 'A_1_addr_6' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (0.66ns)   --->   "%A_1_load_6 = load i4 %A_1_addr_6"   --->   Operation 82 'load' 'A_1_load_6' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node tmp19)   --->   "%mul_i_i_19 = mul i10 %A_1_load_9_cast, i10 19"   --->   Operation 83 'mul' 'mul_i_i_19' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp19 = add i10 %mul_i_i_19, i10 %A_0_load_cast"   --->   Operation 84 'add' 'tmp19' <Predicate = (do_init)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%i3 = phi i5 0, void %entry, i5 %i, void %for.inc.19, i5 0, void %for.end21"   --->   Operation 85 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 0, void %entry, i10 %next_mul, void %for.inc.19, i10 0, void %for.end21"   --->   Operation 86 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_0_load_3, i2 0"   --->   Operation 87 'bitconcatenate' 'p_shl14' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl14_cast = sext i7 %p_shl14"   --->   Operation 88 'sext' 'p_shl14_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_0_load_4, i3 0"   --->   Operation 89 'bitconcatenate' 'p_shl12' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl12_cast = sext i8 %p_shl12"   --->   Operation 90 'sext' 'p_shl12_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_0_load_4, i1 0"   --->   Operation 91 'bitconcatenate' 'p_shl13' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl13_cast = sext i6 %p_shl13"   --->   Operation 92 'sext' 'p_shl13_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.70ns)   --->   "%mul_i_i_6 = sub i9 %p_shl12_cast, i9 %p_shl13_cast"   --->   Operation 93 'sub' 'mul_i_i_6' <Predicate = (do_init)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%mul_i_i_6_cast = sext i9 %mul_i_i_6"   --->   Operation 94 'sext' 'mul_i_i_6_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (0.66ns)   --->   "%A_0_load_5 = load i4 %A_0_addr_6"   --->   Operation 95 'load' 'A_0_load_5' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%A_0_load_6_cast24 = sext i5 %A_0_load_5"   --->   Operation 96 'sext' 'A_0_load_6_cast24' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_0_load_5, i3 0"   --->   Operation 97 'bitconcatenate' 'p_shl11' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl11_cast = sext i8 %p_shl11"   --->   Operation 98 'sext' 'p_shl11_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.70ns)   --->   "%mul_i_i_7 = sub i9 %p_shl11_cast, i9 %A_0_load_6_cast24"   --->   Operation 99 'sub' 'mul_i_i_7' <Predicate = (do_init)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%mul_i_i_7_cast = sext i9 %mul_i_i_7"   --->   Operation 100 'sext' 'mul_i_i_7_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 101 [1/2] (0.66ns)   --->   "%A_0_load_6 = load i4 %A_0_addr_7"   --->   Operation 101 'load' 'A_0_load_6' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%A_0_addr_8 = getelementptr i5 %A_0, i64 0, i64 9"   --->   Operation 102 'getelementptr' 'A_0_addr_8' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (0.66ns)   --->   "%A_0_load_7 = load i4 %A_0_addr_8"   --->   Operation 103 'load' 'A_0_load_7' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_6 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node tmp10)   --->   "%mul_i_i_11 = mul i10 %A_1_load_1_cast, i10 11"   --->   Operation 104 'mul' 'mul_i_i_11' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_1_load_2, i4 0"   --->   Operation 105 'bitconcatenate' 'p_shl6' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i9 %p_shl6"   --->   Operation 106 'sext' 'p_shl6_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_1_load_2, i2 0"   --->   Operation 107 'bitconcatenate' 'p_shl7' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl7_cast = sext i7 %p_shl7"   --->   Operation 108 'sext' 'p_shl7_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.71ns)   --->   "%mul_i_i_12 = sub i10 %p_shl6_cast, i10 %p_shl7_cast"   --->   Operation 109 'sub' 'mul_i_i_12' <Predicate = (do_init)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [2/3] (0.99ns) (grouped into DSP with root node tmp13)   --->   "%mul_i_i_13 = mul i10 %A_1_load_3_cast, i10 13"   --->   Operation 110 'mul' 'mul_i_i_13' <Predicate = (do_init)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/2] (0.66ns)   --->   "%A_1_load_5 = load i4 %A_1_addr_5"   --->   Operation 111 'load' 'A_1_load_5' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_6 : Operation 112 [1/2] (0.66ns)   --->   "%A_1_load_6 = load i4 %A_1_addr_6"   --->   Operation 112 'load' 'A_1_load_6' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%A_1_addr_7 = getelementptr i5 %A_1, i64 0, i64 7"   --->   Operation 113 'getelementptr' 'A_1_addr_7' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (0.66ns)   --->   "%A_1_load_7 = load i4 %A_1_addr_7"   --->   Operation 114 'load' 'A_1_load_7' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%A_1_addr_8 = getelementptr i5 %A_1, i64 0, i64 8"   --->   Operation 115 'getelementptr' 'A_1_addr_8' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (0.66ns)   --->   "%A_1_load_8 = load i4 %A_1_addr_8"   --->   Operation 116 'load' 'A_1_load_8' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i9 %tmp2"   --->   Operation 117 'sext' 'tmp2_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i10 %mul_i_i_6_cast, i10 %mul_i_i_7_cast"   --->   Operation 118 'add' 'tmp5' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%tmp4 = add i10 %tmp5, i10 %p_shl14_cast"   --->   Operation 119 'add' 'tmp4' <Predicate = (do_init)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i10 %tmp4"   --->   Operation 120 'sext' 'tmp4_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.72ns)   --->   "%tmp1 = add i11 %tmp4_cast, i11 %tmp2_cast"   --->   Operation 121 'add' 'tmp1' <Predicate = (do_init)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp10 = add i10 %mul_i_i_11, i10 %mul_i_i_12"   --->   Operation 122 'add' 'tmp10' <Predicate = (do_init)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp19 = add i10 %mul_i_i_19, i10 %A_0_load_cast"   --->   Operation 123 'add' 'tmp19' <Predicate = (do_init)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i3" [loop_perfect.cpp:23]   --->   Operation 124 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_10 = trunc i5 %i3" [loop_perfect.cpp:23]   --->   Operation 125 'trunc' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.63ns)   --->   "%empty_11 = icmp_ult  i5 %i3, i5 10" [loop_perfect.cpp:23]   --->   Operation 126 'icmp' 'empty_11' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.70ns)   --->   "%empty_12 = add i4 %empty, i4 6" [loop_perfect.cpp:23]   --->   Operation 127 'add' 'empty_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.35ns)   --->   "%empty_13 = select i1 %empty_11, i4 %empty, i4 %empty_12" [loop_perfect.cpp:23]   --->   Operation 128 'select' 'empty_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %phi_mul, i32 9" [loop_perfect.cpp:31]   --->   Operation 129 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %empty_10, void %if.then9.19, void %if.else.19" [loop_perfect.cpp:28]   --->   Operation 130 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_4, void %arrayidx13.0.0.09129.case.0, void %arrayidx13.0.0.09129.case.1" [loop_perfect.cpp:29]   --->   Operation 131 'br' 'br_ln29' <Predicate = (!empty_10)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.19" [loop_perfect.cpp:29]   --->   Operation 132 'br' 'br_ln29' <Predicate = (!empty_10)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_4, void %arrayidx13.0.0.09129.case.02, void %arrayidx13.0.0.09129.case.13" [loop_perfect.cpp:31]   --->   Operation 133 'br' 'br_ln31' <Predicate = (empty_10)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.19"   --->   Operation 134 'br' 'br_ln0' <Predicate = (empty_10)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.63ns)   --->   "%icmp_ln23 = icmp_eq  i5 %i3, i5 19" [loop_perfect.cpp:23]   --->   Operation 135 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %rewind_header, void %for.end21" [loop_perfect.cpp:23]   --->   Operation 136 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln35 = br void %rewind_header" [loop_perfect.cpp:35]   --->   Operation 137 'br' 'br_ln35' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.86>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%A_0_load_4_cast = sext i5 %A_0_load_3"   --->   Operation 138 'sext' 'A_0_load_4_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%mul_i_i_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_0_load_6, i3 0"   --->   Operation 139 'bitconcatenate' 'mul_i_i_8' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%mul_i_i_8_cast = sext i8 %mul_i_i_8"   --->   Operation 140 'sext' 'mul_i_i_8_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 141 [1/2] (0.66ns)   --->   "%A_0_load_7 = load i4 %A_0_addr_8"   --->   Operation 141 'load' 'A_0_load_7' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%A_0_load_8_cast30 = sext i5 %A_0_load_7"   --->   Operation 142 'sext' 'A_0_load_8_cast30' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_0_load_7, i3 0"   --->   Operation 143 'bitconcatenate' 'p_shl10' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl10_cast = sext i8 %p_shl10"   --->   Operation 144 'sext' 'p_shl10_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_1_load, i3 0"   --->   Operation 145 'bitconcatenate' 'p_shl8' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl8_cast = sext i8 %p_shl8"   --->   Operation 146 'sext' 'p_shl8_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_1_load, i1 0"   --->   Operation 147 'bitconcatenate' 'p_shl9' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i6 %p_shl9"   --->   Operation 148 'sext' 'p_shl9_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node tmp13)   --->   "%mul_i_i_13 = mul i10 %A_1_load_3_cast, i10 13"   --->   Operation 149 'mul' 'mul_i_i_13' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into DSP with root node tmp13)   --->   "%mul_i_i_13_cast = sext i10 %mul_i_i_13"   --->   Operation 150 'sext' 'mul_i_i_13_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_1_load_4, i4 0"   --->   Operation 151 'bitconcatenate' 'p_shl4' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i9 %p_shl4"   --->   Operation 152 'sext' 'p_shl4_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_1_load_4, i1 0"   --->   Operation 153 'bitconcatenate' 'p_shl5' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i6 %p_shl5"   --->   Operation 154 'sext' 'p_shl5_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.71ns)   --->   "%mul_i_i_14 = sub i10 %p_shl4_cast, i10 %p_shl5_cast"   --->   Operation 155 'sub' 'mul_i_i_14' <Predicate = (do_init)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%mul_i_i_14_cast = sext i10 %mul_i_i_14"   --->   Operation 156 'sext' 'mul_i_i_14_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%A_1_load_5_cast28 = sext i5 %A_1_load_5"   --->   Operation 157 'sext' 'A_1_load_5_cast28' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_1_load_5, i4 0"   --->   Operation 158 'bitconcatenate' 'p_shl3' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i9 %p_shl3"   --->   Operation 159 'sext' 'p_shl3_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.71ns)   --->   "%mul_i_i_15 = sub i10 %p_shl3_cast, i10 %A_1_load_5_cast28"   --->   Operation 160 'sub' 'mul_i_i_15' <Predicate = (do_init)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%mul_i_i_15_cast = sext i10 %mul_i_i_15"   --->   Operation 161 'sext' 'mul_i_i_15_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%mul_i_i_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_1_load_6, i4 0"   --->   Operation 162 'bitconcatenate' 'mul_i_i_s' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%mul_i_i_16_cast = sext i9 %mul_i_i_s"   --->   Operation 163 'sext' 'mul_i_i_16_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 164 [1/2] (0.66ns)   --->   "%A_1_load_7 = load i4 %A_1_addr_7"   --->   Operation 164 'load' 'A_1_load_7' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%A_1_load_7_cast31 = sext i5 %A_1_load_7"   --->   Operation 165 'sext' 'A_1_load_7_cast31' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_1_load_7, i4 0"   --->   Operation 166 'bitconcatenate' 'p_shl2' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i9 %p_shl2"   --->   Operation 167 'sext' 'p_shl2_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 168 [1/2] (0.66ns)   --->   "%A_1_load_8 = load i4 %A_1_addr_8"   --->   Operation 168 'load' 'A_1_load_8' <Predicate = (do_init)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_1_load_8, i4 0"   --->   Operation 169 'bitconcatenate' 'p_shl' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i9 %p_shl"   --->   Operation 170 'sext' 'p_shl_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_1_load_8, i1 0"   --->   Operation 171 'bitconcatenate' 'p_shl1' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i6 %p_shl1"   --->   Operation 172 'sext' 'p_shl1_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.70ns)   --->   "%tmp8 = add i9 %p_shl10_cast, i9 %p_shl9_cast"   --->   Operation 173 'add' 'tmp8' <Predicate = (do_init)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i9 %tmp8"   --->   Operation 174 'sext' 'tmp8_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.71ns)   --->   "%tmp7 = add i10 %tmp8_cast, i10 %mul_i_i_8_cast"   --->   Operation 175 'add' 'tmp7' <Predicate = (do_init)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i10 %tmp7"   --->   Operation 176 'sext' 'tmp7_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 177 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp10 = add i10 %mul_i_i_11, i10 %mul_i_i_12"   --->   Operation 177 'add' 'tmp10' <Predicate = (do_init)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i10 %tmp10"   --->   Operation 178 'sext' 'tmp10_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i11 %tmp10_cast, i11 %p_shl8_cast"   --->   Operation 179 'add' 'tmp9' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 180 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%tmp6 = add i11 %tmp9, i11 %tmp7_cast"   --->   Operation 180 'add' 'tmp6' <Predicate = (do_init)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 181 [1/1] (0.72ns)   --->   "%tmp14 = add i11 %mul_i_i_14_cast, i11 %mul_i_i_15_cast"   --->   Operation 181 'add' 'tmp14' <Predicate = (do_init)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp13 = add i11 %tmp14, i11 %mul_i_i_13_cast"   --->   Operation 182 'add' 'tmp13' <Predicate = (do_init)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 183 [1/1] (0.71ns)   --->   "%tmp16 = add i10 %p_shl2_cast, i10 %p_shl1_cast"   --->   Operation 183 'add' 'tmp16' <Predicate = (do_init)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i10 %tmp16"   --->   Operation 184 'sext' 'tmp16_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.72ns)   --->   "%tmp15 = add i11 %tmp16_cast, i11 %mul_i_i_16_cast"   --->   Operation 185 'add' 'tmp15' <Predicate = (do_init)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i10 %tmp19"   --->   Operation 186 'sext' 'tmp19_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i11 %tmp19_cast, i11 %p_shl_cast"   --->   Operation 187 'add' 'tmp18' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 188 [1/1] (0.70ns)   --->   "%tmp21 = add i6 %A_0_load_8_cast30, i6 %A_1_load_7_cast31"   --->   Operation 188 'add' 'tmp21' <Predicate = (do_init)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp21_cast = sext i6 %tmp21"   --->   Operation 189 'sext' 'tmp21_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.70ns)   --->   "%tmp20 = add i7 %tmp21_cast, i7 %A_0_load_4_cast"   --->   Operation 190 'add' 'tmp20' <Predicate = (do_init)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i7 %tmp20"   --->   Operation 191 'sext' 'tmp20_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%tmp17 = add i11 %tmp20_cast, i11 %tmp18"   --->   Operation 192 'add' 'tmp17' <Predicate = (do_init)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i11 %tmp1"   --->   Operation 193 'sext' 'tmp1_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i11 %tmp6"   --->   Operation 194 'sext' 'tmp6_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i12 %tmp6_cast, i12 %tmp1_cast"   --->   Operation 195 'add' 'tmp' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 196 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp13 = add i11 %tmp14, i11 %mul_i_i_13_cast"   --->   Operation 196 'add' 'tmp13' <Predicate = (do_init)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i11 %tmp13"   --->   Operation 197 'sext' 'tmp13_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i11 %tmp15"   --->   Operation 198 'sext' 'tmp15_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i12 %tmp15_cast, i12 %tmp13_cast"   --->   Operation 199 'add' 'tmp12' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i11 %tmp17"   --->   Operation 200 'sext' 'tmp17_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%tmp11 = add i12 %tmp17_cast, i12 %tmp12"   --->   Operation 201 'add' 'tmp11' <Predicate = (do_init)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%acc_V_1 = add i12 %tmp11, i12 %tmp"   --->   Operation 202 'add' 'acc_V_1' <Predicate = (do_init)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%acc_V_1_cast = sext i12 %acc_V_1"   --->   Operation 203 'sext' 'acc_V_1_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 204 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i26 %acc_V_1_cast, i26 6554"   --->   Operation 204 'mul' 'mul' <Predicate = (do_init)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V_1, i32 11"   --->   Operation 205 'bitselect' 'tmp_1' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %empty_13" [loop_perfect.cpp:21]   --->   Operation 206 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%B_0_addr_1 = getelementptr i6 %B_0, i64 0, i64 %zext_ln21" [loop_perfect.cpp:31]   --->   Operation 207 'getelementptr' 'B_0_addr_1' <Predicate = (empty_10 & !tmp_4)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_0_addr_1" [loop_perfect.cpp:31]   --->   Operation 208 'store' 'store_ln31' <Predicate = (empty_10 & !tmp_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.09129.exit1" [loop_perfect.cpp:31]   --->   Operation 209 'br' 'br_ln31' <Predicate = (empty_10 & !tmp_4)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr i6 %B_1, i64 0, i64 %zext_ln21" [loop_perfect.cpp:31]   --->   Operation 210 'getelementptr' 'B_1_addr_1' <Predicate = (empty_10 & tmp_4)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_1_addr_1" [loop_perfect.cpp:31]   --->   Operation 211 'store' 'store_ln31' <Predicate = (empty_10 & tmp_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.09129.exit1" [loop_perfect.cpp:31]   --->   Operation 212 'br' 'br_ln31' <Predicate = (empty_10 & tmp_4)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.53>
ST_9 : Operation 213 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i26 %acc_V_1_cast, i26 6554"   --->   Operation 213 'mul' 'mul' <Predicate = (do_init)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.72>
ST_10 : Operation 214 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i26 %acc_V_1_cast, i26 6554"   --->   Operation 214 'mul' 'mul' <Predicate = (do_init)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 215 [1/1] (0.72ns)   --->   "%next_mul = add i10 %phi_mul, i10 52"   --->   Operation 215 'add' 'next_mul' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.70ns)   --->   "%i = add i5 %i3, i5 1" [loop_perfect.cpp:23]   --->   Operation 216 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%p_rewind = phi i6 0, void %entry, i6 %p_phi, void %for.inc.19, i6 0, void %for.end21"   --->   Operation 217 'phi' 'p_rewind' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body3.split, void %rewind_init"   --->   Operation 218 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_perfect.cpp:19]   --->   Operation 219 'spectopmodule' 'spectopmodule_ln19' <Predicate = (do_init)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_0"   --->   Operation 220 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_1"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_0"   --->   Operation 222 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_1"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_11 : Operation 224 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul = mul i26 %acc_V_1_cast, i26 6554"   --->   Operation 224 'mul' 'mul' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%empty_14 = trunc i26 %mul"   --->   Operation 225 'trunc' 'empty_14' <Predicate = (do_init & tmp_1)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.83ns)   --->   "%neg_mul = sub i25 0, i25 %empty_14"   --->   Operation 226 'sub' 'neg_mul' <Predicate = (do_init & tmp_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %neg_mul, i32 17, i32 22"   --->   Operation 227 'partselect' 'tmp_2' <Predicate = (do_init & tmp_1)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul, i32 17, i32 22"   --->   Operation 228 'partselect' 'tmp_3' <Predicate = (do_init)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%empty_15 = select i1 %tmp_1, i6 %tmp_2, i6 %tmp_3"   --->   Operation 229 'select' 'empty_15' <Predicate = (do_init & tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.70ns) (out node of the LUT)   --->   "%neg_ti = sub i6 0, i6 %empty_15"   --->   Operation 230 'sub' 'neg_ti' <Predicate = (do_init & tmp_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.29ns)   --->   "%empty_16 = select i1 %tmp_1, i6 %neg_ti, i6 %tmp_3"   --->   Operation 231 'select' 'empty_16' <Predicate = (do_init)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln23 = br void %for.body3.split" [loop_perfect.cpp:23]   --->   Operation 232 'br' 'br_ln23' <Predicate = (do_init)> <Delay = 0.38>

State 12 <SV = 11> <Delay = 0.66>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%p_phi = phi i6 %empty_16, void %rewind_init, i6 %p_rewind, void %rewind_header"   --->   Operation 233 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 234 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Perfect/proj_loop_perfect/solution6/directives.tcl:10]   --->   Operation 235 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [loop_perfect.cpp:20]   --->   Operation 236 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i6 %B_0, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 237 'getelementptr' 'B_0_addr' <Predicate = (!empty_10 & !tmp_4)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %p_phi, i4 %B_0_addr" [loop_perfect.cpp:29]   --->   Operation 238 'store' 'store_ln29' <Predicate = (!empty_10 & !tmp_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.09129.exit" [loop_perfect.cpp:29]   --->   Operation 239 'br' 'br_ln29' <Predicate = (!empty_10 & !tmp_4)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i6 %B_1, i64 0, i64 %zext_ln21" [loop_perfect.cpp:29]   --->   Operation 240 'getelementptr' 'B_1_addr' <Predicate = (!empty_10 & tmp_4)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %p_phi, i4 %B_1_addr" [loop_perfect.cpp:29]   --->   Operation 241 'store' 'store_ln29' <Predicate = (!empty_10 & tmp_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.09129.exit" [loop_perfect.cpp:29]   --->   Operation 242 'br' 'br_ln29' <Predicate = (!empty_10 & tmp_4)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%return_ln35 = return void @_ssdm_op_Return" [loop_perfect.cpp:35]   --->   Operation 243 'return' 'return_ln35' <Predicate = (icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
br_ln23            (br               ) [ 0111111111111]
do_init            (phi              ) [ 0011111111111]
A_0_addr           (getelementptr    ) [ 0001000000000]
A_0_addr_1         (getelementptr    ) [ 0001000000000]
A_1_addr_1         (getelementptr    ) [ 0001000000000]
A_1_addr_9         (getelementptr    ) [ 0001000000000]
acc_V              (load             ) [ 0000110000000]
A_0_load           (load             ) [ 0000100000000]
A_0_addr_2         (getelementptr    ) [ 0000100000000]
A_0_addr_3         (getelementptr    ) [ 0000100000000]
A_1_addr           (getelementptr    ) [ 0000100000000]
A_1_load_1         (load             ) [ 0000100000000]
A_1_addr_3         (getelementptr    ) [ 0000100000000]
A_1_load_9         (load             ) [ 0000000000000]
A_1_load_9_cast    (sext             ) [ 0000110000000]
mul_i_i_2          (bitconcatenate   ) [ 0000000000000]
mul_i_i_2_cast     (sext             ) [ 0000000000000]
A_0_load_1         (load             ) [ 0000000000000]
A_0_load_2_cast22  (sext             ) [ 0000000000000]
p_shl15            (bitconcatenate   ) [ 0000000000000]
p_shl15_cast       (sext             ) [ 0000000000000]
mul_i_i_3          (sub              ) [ 0000000000000]
mul_i_i_3_cast     (sext             ) [ 0000000000000]
A_0_load_2         (load             ) [ 0000000000000]
mul_i_i_4          (bitconcatenate   ) [ 0000000000000]
mul_i_i_4_cast     (sext             ) [ 0000000000000]
A_0_addr_4         (getelementptr    ) [ 0000010000000]
A_0_addr_5         (getelementptr    ) [ 0000010000000]
A_1_load           (load             ) [ 0010011100000]
A_1_load_1_cast    (sext             ) [ 0000011000000]
A_1_addr_2         (getelementptr    ) [ 0000010000000]
A_1_load_3         (load             ) [ 0000010000000]
A_1_addr_4         (getelementptr    ) [ 0000010000000]
tmp3               (add              ) [ 0000000000000]
tmp2               (add              ) [ 0000011000000]
A_0_load_cast      (sext             ) [ 0000001000000]
A_0_load_3         (load             ) [ 0010001100000]
A_0_load_4         (load             ) [ 0000001000000]
A_0_addr_6         (getelementptr    ) [ 0000001000000]
A_0_addr_7         (getelementptr    ) [ 0000001000000]
A_1_load_2         (load             ) [ 0000001000000]
A_1_load_3_cast    (sext             ) [ 0010001100000]
A_1_load_4         (load             ) [ 0010001100000]
A_1_addr_5         (getelementptr    ) [ 0000001000000]
A_1_addr_6         (getelementptr    ) [ 0000001000000]
mul_i_i_19         (mul              ) [ 0000001000000]
i3                 (phi              ) [ 0011111111111]
phi_mul            (phi              ) [ 0011111111111]
p_shl14            (bitconcatenate   ) [ 0000000000000]
p_shl14_cast       (sext             ) [ 0000000000000]
p_shl12            (bitconcatenate   ) [ 0000000000000]
p_shl12_cast       (sext             ) [ 0000000000000]
p_shl13            (bitconcatenate   ) [ 0000000000000]
p_shl13_cast       (sext             ) [ 0000000000000]
mul_i_i_6          (sub              ) [ 0000000000000]
mul_i_i_6_cast     (sext             ) [ 0000000000000]
A_0_load_5         (load             ) [ 0000000000000]
A_0_load_6_cast24  (sext             ) [ 0000000000000]
p_shl11            (bitconcatenate   ) [ 0000000000000]
p_shl11_cast       (sext             ) [ 0000000000000]
mul_i_i_7          (sub              ) [ 0000000000000]
mul_i_i_7_cast     (sext             ) [ 0000000000000]
A_0_load_6         (load             ) [ 0010000100000]
A_0_addr_8         (getelementptr    ) [ 0010000100000]
mul_i_i_11         (mul              ) [ 0010000100000]
p_shl6             (bitconcatenate   ) [ 0000000000000]
p_shl6_cast        (sext             ) [ 0000000000000]
p_shl7             (bitconcatenate   ) [ 0000000000000]
p_shl7_cast        (sext             ) [ 0000000000000]
mul_i_i_12         (sub              ) [ 0010000100000]
A_1_load_5         (load             ) [ 0010000100000]
A_1_load_6         (load             ) [ 0010000100000]
A_1_addr_7         (getelementptr    ) [ 0010000100000]
A_1_addr_8         (getelementptr    ) [ 0010000100000]
tmp2_cast          (sext             ) [ 0000000000000]
tmp5               (add              ) [ 0000000000000]
tmp4               (add              ) [ 0000000000000]
tmp4_cast          (sext             ) [ 0000000000000]
tmp1               (add              ) [ 0011000110000]
tmp19              (add              ) [ 0010000100000]
empty              (trunc            ) [ 0000000000000]
empty_10           (trunc            ) [ 0011111111111]
empty_11           (icmp             ) [ 0000000000000]
empty_12           (add              ) [ 0000000000000]
empty_13           (select           ) [ 0011000110000]
tmp_4              (bitselect        ) [ 0011111111111]
br_ln28            (br               ) [ 0000000000000]
br_ln29            (br               ) [ 0000000000000]
br_ln29            (br               ) [ 0000000000000]
br_ln31            (br               ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
icmp_ln23          (icmp             ) [ 0011111111111]
br_ln23            (br               ) [ 0111111111111]
br_ln35            (br               ) [ 0111111111111]
A_0_load_4_cast    (sext             ) [ 0000000000000]
mul_i_i_8          (bitconcatenate   ) [ 0000000000000]
mul_i_i_8_cast     (sext             ) [ 0000000000000]
A_0_load_7         (load             ) [ 0000000000000]
A_0_load_8_cast30  (sext             ) [ 0000000000000]
p_shl10            (bitconcatenate   ) [ 0000000000000]
p_shl10_cast       (sext             ) [ 0000000000000]
p_shl8             (bitconcatenate   ) [ 0000000000000]
p_shl8_cast        (sext             ) [ 0000000000000]
p_shl9             (bitconcatenate   ) [ 0000000000000]
p_shl9_cast        (sext             ) [ 0000000000000]
mul_i_i_13         (mul              ) [ 0000000000000]
mul_i_i_13_cast    (sext             ) [ 0001000010000]
p_shl4             (bitconcatenate   ) [ 0000000000000]
p_shl4_cast        (sext             ) [ 0000000000000]
p_shl5             (bitconcatenate   ) [ 0000000000000]
p_shl5_cast        (sext             ) [ 0000000000000]
mul_i_i_14         (sub              ) [ 0000000000000]
mul_i_i_14_cast    (sext             ) [ 0000000000000]
A_1_load_5_cast28  (sext             ) [ 0000000000000]
p_shl3             (bitconcatenate   ) [ 0000000000000]
p_shl3_cast        (sext             ) [ 0000000000000]
mul_i_i_15         (sub              ) [ 0000000000000]
mul_i_i_15_cast    (sext             ) [ 0000000000000]
mul_i_i_s          (bitconcatenate   ) [ 0000000000000]
mul_i_i_16_cast    (sext             ) [ 0000000000000]
A_1_load_7         (load             ) [ 0000000000000]
A_1_load_7_cast31  (sext             ) [ 0000000000000]
p_shl2             (bitconcatenate   ) [ 0000000000000]
p_shl2_cast        (sext             ) [ 0000000000000]
A_1_load_8         (load             ) [ 0000000000000]
p_shl              (bitconcatenate   ) [ 0000000000000]
p_shl_cast         (sext             ) [ 0000000000000]
p_shl1             (bitconcatenate   ) [ 0000000000000]
p_shl1_cast        (sext             ) [ 0000000000000]
tmp8               (add              ) [ 0000000000000]
tmp8_cast          (sext             ) [ 0000000000000]
tmp7               (add              ) [ 0000000000000]
tmp7_cast          (sext             ) [ 0000000000000]
tmp10              (add              ) [ 0000000000000]
tmp10_cast         (sext             ) [ 0000000000000]
tmp9               (add              ) [ 0000000000000]
tmp6               (add              ) [ 0001000010000]
tmp14              (add              ) [ 0001000010000]
tmp16              (add              ) [ 0000000000000]
tmp16_cast         (sext             ) [ 0000000000000]
tmp15              (add              ) [ 0001000010000]
tmp19_cast         (sext             ) [ 0000000000000]
tmp18              (add              ) [ 0000000000000]
tmp21              (add              ) [ 0000000000000]
tmp21_cast         (sext             ) [ 0000000000000]
tmp20              (add              ) [ 0000000000000]
tmp20_cast         (sext             ) [ 0000000000000]
tmp17              (add              ) [ 0001000010000]
tmp1_cast          (sext             ) [ 0000000000000]
tmp6_cast          (sext             ) [ 0000000000000]
tmp                (add              ) [ 0000000000000]
tmp13              (add              ) [ 0000000000000]
tmp13_cast         (sext             ) [ 0000000000000]
tmp15_cast         (sext             ) [ 0000000000000]
tmp12              (add              ) [ 0000000000000]
tmp17_cast         (sext             ) [ 0000000000000]
tmp11              (add              ) [ 0000000000000]
acc_V_1            (add              ) [ 0000000000000]
acc_V_1_cast       (sext             ) [ 0000111001110]
tmp_1              (bitselect        ) [ 0000111001110]
zext_ln21          (zext             ) [ 0010111001111]
B_0_addr_1         (getelementptr    ) [ 0000000000000]
store_ln31         (store            ) [ 0000000000000]
br_ln31            (br               ) [ 0000000000000]
B_1_addr_1         (getelementptr    ) [ 0000000000000]
store_ln31         (store            ) [ 0000000000000]
br_ln31            (br               ) [ 0000000000000]
next_mul           (add              ) [ 0111111000011]
i                  (add              ) [ 0111111000011]
p_rewind           (phi              ) [ 0011111111111]
br_ln0             (br               ) [ 0011111111111]
spectopmodule_ln19 (spectopmodule    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
mul                (mul              ) [ 0000000000000]
empty_14           (trunc            ) [ 0000000000000]
neg_mul            (sub              ) [ 0000000000000]
tmp_2              (partselect       ) [ 0000000000000]
tmp_3              (partselect       ) [ 0000000000000]
empty_15           (select           ) [ 0000000000000]
neg_ti             (sub              ) [ 0000000000000]
empty_16           (select           ) [ 0011111111111]
br_ln23            (br               ) [ 0011111111111]
p_phi              (phi              ) [ 0111111111111]
empty_9            (speclooptripcount) [ 0000000000000]
specpipeline_ln10  (specpipeline     ) [ 0000000000000]
specloopname_ln20  (specloopname     ) [ 0000000000000]
B_0_addr           (getelementptr    ) [ 0000000000000]
store_ln29         (store            ) [ 0000000000000]
br_ln29            (br               ) [ 0000000000000]
B_1_addr           (getelementptr    ) [ 0000000000000]
store_ln29         (store            ) [ 0000000000000]
br_ln29            (br               ) [ 0000000000000]
return_ln35        (return           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="A_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
<pin id="134" dir="1" index="7" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V/2 A_0_load/2 A_0_load_1/3 A_0_load_2/3 A_0_load_3/4 A_0_load_4/4 A_0_load_5/5 A_0_load_6/5 A_0_load_7/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="A_0_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="A_1_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
<pin id="161" dir="1" index="7" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load_1/2 A_1_load_9/2 A_1_load/3 A_1_load_3/3 A_1_load_2/4 A_1_load_4/4 A_1_load_5/5 A_1_load_6/5 A_1_load_7/6 A_1_load_8/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="A_1_addr_9_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_9/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="A_0_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_2/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="A_0_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_3/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="A_1_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="A_1_addr_3_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_3/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="A_0_addr_4_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_4/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="A_0_addr_5_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_5/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="A_1_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_2/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="A_1_addr_4_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_4/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_0_addr_6_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_6/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="A_0_addr_7_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_7/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="A_1_addr_5_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_5/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="A_1_addr_6_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_6/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="A_0_addr_8_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_8/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="A_1_addr_7_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_7/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="A_1_addr_8_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_8/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="B_0_addr_1_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr_1/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 store_ln29/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="B_1_addr_1_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr_1/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/8 store_ln29/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="B_0_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="4"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/12 "/>
</bind>
</comp>

<comp id="343" class="1004" name="B_1_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="4" slack="4"/>
<pin id="347" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/12 "/>
</bind>
</comp>

<comp id="351" class="1005" name="do_init_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="do_init_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="4" bw="1" slack="1"/>
<pin id="362" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="i3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="4"/>
<pin id="370" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="i3_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="5"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="5" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="4" bw="1" slack="0"/>
<pin id="378" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/6 "/>
</bind>
</comp>

<comp id="383" class="1005" name="phi_mul_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="4"/>
<pin id="385" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="phi_mul_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="5"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="10" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="4" bw="1" slack="0"/>
<pin id="393" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="398" class="1005" name="p_rewind_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_rewind (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_rewind_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="10"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="6" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="1" slack="5"/>
<pin id="408" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="6" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rewind/11 "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_phi_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="1"/>
<pin id="415" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_phi (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_phi_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="6" slack="1"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_phi/12 "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="1"/>
<pin id="429" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_V A_0_load_3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_0_load A_0_load_4 A_0_load_6 "/>
</bind>
</comp>

<comp id="435" class="1005" name="reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_1 A_1_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="1"/>
<pin id="441" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_3 A_1_load_2 A_1_load_5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="A_1_load_9_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_1_load_9_cast/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mul_i_i_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="1"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i_i_2/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mul_i_i_2_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_2_cast/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="A_0_load_2_cast22_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_0_load_2_cast22/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_shl15_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_shl15_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl15_cast/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mul_i_i_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i_3/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="mul_i_i_3_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_3_cast/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mul_i_i_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i_i_4/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mul_i_i_4_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_4_cast/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="A_1_load_1_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="1"/>
<pin id="500" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_1_load_1_cast/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="A_0_load_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="2"/>
<pin id="516" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_0_load_cast/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="A_1_load_3_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_1_load_3_cast/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_shl14_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="5" slack="1"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_shl14_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl14_cast/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_shl12_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="1"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_shl12_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl12_cast/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl13_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="5" slack="1"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_shl13_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl13_cast/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="mul_i_i_6_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="6" slack="0"/>
<pin id="561" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i_6/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mul_i_i_6_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="0"/>
<pin id="566" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_6_cast/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="A_0_load_6_cast24_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_0_load_6_cast24/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_shl11_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_shl11_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl11_cast/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mul_i_i_7_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="5" slack="0"/>
<pin id="587" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i_7/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="mul_i_i_7_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_7_cast/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_shl6_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="1"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_shl6_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl7_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="5" slack="1"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_shl7_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="0"/>
<pin id="616" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7_cast/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="mul_i_i_12_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="7" slack="0"/>
<pin id="621" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i_12/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp2_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="2"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp5_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp4_cast_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="0"/>
<pin id="646" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="empty_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="empty_10_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="empty_11_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_11/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="empty_12_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="0" index="1" bw="4" slack="0"/>
<pin id="666" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_12/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="empty_13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="4" slack="0"/>
<pin id="672" dir="0" index="2" bw="4" slack="0"/>
<pin id="673" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_13/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_4_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="10" slack="0"/>
<pin id="680" dir="0" index="2" bw="5" slack="0"/>
<pin id="681" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln23_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="0" index="1" bw="5" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="A_0_load_4_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="2"/>
<pin id="693" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_0_load_4_cast/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="mul_i_i_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="5" slack="1"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i_i_8/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="mul_i_i_8_cast_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_8_cast/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="A_0_load_8_cast30_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_0_load_8_cast30/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_shl10_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="5" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_shl10_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl10_cast/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_shl8_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="5" slack="3"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_shl8_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl8_cast/7 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_shl9_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="3"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_shl9_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="6" slack="0"/>
<pin id="745" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl9_cast/7 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_shl4_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="2"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_shl4_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="0"/>
<pin id="756" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_shl5_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="0"/>
<pin id="760" dir="0" index="1" bw="5" slack="2"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_shl5_cast_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="0"/>
<pin id="767" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="mul_i_i_14_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="0"/>
<pin id="771" dir="0" index="1" bw="6" slack="0"/>
<pin id="772" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i_14/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="mul_i_i_14_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_14_cast/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="A_1_load_5_cast28_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="1"/>
<pin id="781" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_1_load_5_cast28/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_shl3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="0"/>
<pin id="785" dir="0" index="1" bw="5" slack="1"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/7 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_shl3_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="9" slack="0"/>
<pin id="793" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="mul_i_i_15_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="0"/>
<pin id="797" dir="0" index="1" bw="5" slack="0"/>
<pin id="798" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i_15/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="mul_i_i_15_cast_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_15_cast/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="mul_i_i_s_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="9" slack="0"/>
<pin id="807" dir="0" index="1" bw="5" slack="1"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i_i_s/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="mul_i_i_16_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="9" slack="0"/>
<pin id="814" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i_16_cast/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="A_1_load_7_cast31_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="0"/>
<pin id="818" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A_1_load_7_cast31/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_shl2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="9" slack="0"/>
<pin id="822" dir="0" index="1" bw="5" slack="0"/>
<pin id="823" dir="0" index="2" bw="1" slack="0"/>
<pin id="824" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_shl2_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="9" slack="0"/>
<pin id="830" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_shl_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="9" slack="0"/>
<pin id="834" dir="0" index="1" bw="5" slack="0"/>
<pin id="835" dir="0" index="2" bw="1" slack="0"/>
<pin id="836" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_shl_cast_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="9" slack="0"/>
<pin id="842" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="844" class="1004" name="p_shl1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="0"/>
<pin id="846" dir="0" index="1" bw="5" slack="0"/>
<pin id="847" dir="0" index="2" bw="1" slack="0"/>
<pin id="848" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_shl1_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="0"/>
<pin id="854" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp8_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="6" slack="0"/>
<pin id="859" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp8_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="9" slack="0"/>
<pin id="864" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp8_cast/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp7_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="9" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp7_cast_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="10" slack="0"/>
<pin id="874" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp10_cast_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/7 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp9_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/7 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="11" slack="0"/>
<pin id="887" dir="0" index="1" bw="10" slack="0"/>
<pin id="888" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp14_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="0"/>
<pin id="893" dir="0" index="1" bw="10" slack="0"/>
<pin id="894" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/7 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp16_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="9" slack="0"/>
<pin id="899" dir="0" index="1" bw="6" slack="0"/>
<pin id="900" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp16_cast_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="10" slack="0"/>
<pin id="905" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp16_cast/7 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp15_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="0"/>
<pin id="909" dir="0" index="1" bw="9" slack="0"/>
<pin id="910" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp19_cast_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="1"/>
<pin id="915" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp19_cast/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp18_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="0" index="1" bw="9" slack="0"/>
<pin id="919" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp21_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="5" slack="0"/>
<pin id="924" dir="0" index="1" bw="5" slack="0"/>
<pin id="925" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp21_cast_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="0"/>
<pin id="930" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp21_cast/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp20_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="0"/>
<pin id="934" dir="0" index="1" bw="5" slack="0"/>
<pin id="935" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/7 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp20_cast_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="0"/>
<pin id="940" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp20_cast/7 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp17_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="7" slack="0"/>
<pin id="944" dir="0" index="1" bw="11" slack="0"/>
<pin id="945" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/7 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp1_cast_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="11" slack="2"/>
<pin id="950" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp6_cast_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="11" slack="1"/>
<pin id="953" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="0"/>
<pin id="956" dir="0" index="1" bw="11" slack="0"/>
<pin id="957" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp13_cast_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="11" slack="0"/>
<pin id="962" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp13_cast/8 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp15_cast_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="1"/>
<pin id="965" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_cast/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp12_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="11" slack="0"/>
<pin id="968" dir="0" index="1" bw="11" slack="0"/>
<pin id="969" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/8 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp17_cast_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="11" slack="1"/>
<pin id="974" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp17_cast/8 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp11_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="11" slack="0"/>
<pin id="977" dir="0" index="1" bw="12" slack="0"/>
<pin id="978" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/8 "/>
</bind>
</comp>

<comp id="981" class="1004" name="acc_V_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="12" slack="0"/>
<pin id="983" dir="0" index="1" bw="12" slack="0"/>
<pin id="984" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_1/8 "/>
</bind>
</comp>

<comp id="987" class="1004" name="acc_V_1_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="0"/>
<pin id="989" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="acc_V_1_cast/8 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="12" slack="0"/>
<pin id="994" dir="0" index="2" bw="5" slack="0"/>
<pin id="995" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln21_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="2"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/8 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="next_mul_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="10" slack="4"/>
<pin id="1006" dir="0" index="1" bw="7" slack="0"/>
<pin id="1007" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="i_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="4"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="empty_14_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="26" slack="0"/>
<pin id="1018" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="neg_mul_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="25" slack="0"/>
<pin id="1022" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/11 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_2_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="6" slack="0"/>
<pin id="1027" dir="0" index="1" bw="25" slack="0"/>
<pin id="1028" dir="0" index="2" bw="6" slack="0"/>
<pin id="1029" dir="0" index="3" bw="6" slack="0"/>
<pin id="1030" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_3_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="6" slack="0"/>
<pin id="1037" dir="0" index="1" bw="26" slack="0"/>
<pin id="1038" dir="0" index="2" bw="6" slack="0"/>
<pin id="1039" dir="0" index="3" bw="6" slack="0"/>
<pin id="1040" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="empty_15_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="3"/>
<pin id="1046" dir="0" index="1" bw="6" slack="0"/>
<pin id="1047" dir="0" index="2" bw="6" slack="0"/>
<pin id="1048" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_15/11 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="neg_ti_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="6" slack="0"/>
<pin id="1054" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/11 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="empty_16_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="3"/>
<pin id="1059" dir="0" index="1" bw="6" slack="0"/>
<pin id="1060" dir="0" index="2" bw="6" slack="0"/>
<pin id="1061" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_16/11 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="return_ln35_fu_1064">
<pin_list>
<pin id="1065" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln35/12 "/>
</bind>
</comp>

<comp id="1066" class="1007" name="grp_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="0"/>
<pin id="1068" dir="0" index="1" bw="5" slack="0"/>
<pin id="1069" dir="0" index="2" bw="5" slack="0"/>
<pin id="1070" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_i_i_19/3 tmp19/5 "/>
</bind>
</comp>

<comp id="1074" class="1007" name="grp_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="5" slack="0"/>
<pin id="1076" dir="0" index="1" bw="4" slack="0"/>
<pin id="1077" dir="0" index="2" bw="10" slack="0"/>
<pin id="1078" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_i_i_11/4 tmp10/6 "/>
</bind>
</comp>

<comp id="1083" class="1007" name="grp_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="5" slack="0"/>
<pin id="1085" dir="0" index="1" bw="4" slack="0"/>
<pin id="1086" dir="0" index="2" bw="11" slack="0"/>
<pin id="1087" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_i_i_13/5 mul_i_i_13_cast/7 tmp13/7 "/>
</bind>
</comp>

<comp id="1092" class="1007" name="grp_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="12" slack="0"/>
<pin id="1094" dir="0" index="1" bw="13" slack="0"/>
<pin id="1095" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="A_0_addr_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="4" slack="1"/>
<pin id="1102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="1105" class="1005" name="A_0_addr_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="1"/>
<pin id="1107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="A_1_addr_1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="4" slack="1"/>
<pin id="1112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="A_1_addr_9_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="4" slack="1"/>
<pin id="1117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_9 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="A_0_addr_2_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="4" slack="1"/>
<pin id="1122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_2 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="A_0_addr_3_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="4" slack="1"/>
<pin id="1127" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_3 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="A_1_addr_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="4" slack="1"/>
<pin id="1132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="1135" class="1005" name="A_1_addr_3_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="4" slack="1"/>
<pin id="1137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_3 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="A_1_load_9_cast_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="1"/>
<pin id="1142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_9_cast "/>
</bind>
</comp>

<comp id="1145" class="1005" name="A_0_addr_4_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="4" slack="1"/>
<pin id="1147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_4 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="A_0_addr_5_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="4" slack="1"/>
<pin id="1152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_5 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="A_1_load_1_cast_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="10" slack="1"/>
<pin id="1157" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_1_cast "/>
</bind>
</comp>

<comp id="1160" class="1005" name="A_1_addr_2_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="4" slack="1"/>
<pin id="1162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_2 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="A_1_addr_4_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="4" slack="1"/>
<pin id="1167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_4 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp2_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="9" slack="2"/>
<pin id="1172" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="A_0_load_cast_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="10" slack="1"/>
<pin id="1177" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_0_load_cast "/>
</bind>
</comp>

<comp id="1180" class="1005" name="A_0_addr_6_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="4" slack="1"/>
<pin id="1182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_6 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="A_0_addr_7_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="1"/>
<pin id="1187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_7 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="A_1_load_3_cast_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="10" slack="1"/>
<pin id="1192" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_3_cast "/>
</bind>
</comp>

<comp id="1195" class="1005" name="A_1_load_4_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="2"/>
<pin id="1197" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="A_1_load_4 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="A_1_addr_5_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="4" slack="1"/>
<pin id="1203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_5 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="A_1_addr_6_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="4" slack="1"/>
<pin id="1208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_6 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="A_0_addr_8_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="4" slack="1"/>
<pin id="1213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_8 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="mul_i_i_12_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="10" slack="1"/>
<pin id="1218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i_12 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="A_1_load_6_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="5" slack="1"/>
<pin id="1223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_6 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="A_1_addr_7_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="4" slack="1"/>
<pin id="1228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_7 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="A_1_addr_8_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="4" slack="1"/>
<pin id="1233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_8 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="tmp1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="11" slack="2"/>
<pin id="1238" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="tmp19_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="10" slack="1"/>
<pin id="1243" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp19 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="empty_10_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="2"/>
<pin id="1248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_10 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="empty_13_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="4" slack="2"/>
<pin id="1252" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_13 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_4_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="2"/>
<pin id="1257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="icmp_ln23_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp6_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="11" slack="1"/>
<pin id="1265" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="tmp14_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="11" slack="1"/>
<pin id="1270" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp14 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="tmp15_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="11" slack="1"/>
<pin id="1275" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp15 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="tmp17_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="11" slack="1"/>
<pin id="1280" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp17 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="acc_V_1_cast_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="26" slack="1"/>
<pin id="1285" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_1_cast "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="3"/>
<pin id="1290" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="zext_ln21_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="4"/>
<pin id="1296" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="next_mul_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="10" slack="1"/>
<pin id="1302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1305" class="1005" name="i_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="5" slack="1"/>
<pin id="1307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1310" class="1005" name="empty_16_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="1"/>
<pin id="1312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="135"><net_src comp="118" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="162"><net_src comp="145" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="163" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="253" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="267"><net_src comp="2" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="289" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="303"><net_src comp="2" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="298" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="6" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="82" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="4" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="22" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="348"><net_src comp="6" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="22" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="364"><net_src comp="351" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="351" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="351" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="367"><net_src comp="356" pin="6"/><net_sink comp="351" pin=0"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="380"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="382"><net_src comp="372" pin="6"/><net_sink comp="368" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="395"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="397"><net_src comp="387" pin="6"/><net_sink comp="383" pin=0"/></net>

<net id="401"><net_src comp="88" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="398" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="412"><net_src comp="402" pin="6"/><net_sink comp="398" pin=0"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="423"><net_src comp="398" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="424"><net_src comp="417" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="425"><net_src comp="417" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="426"><net_src comp="417" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="430"><net_src comp="126" pin="7"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="126" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="153" pin="7"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="153" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="153" pin="7"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="153" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="36" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="431" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="20" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="126" pin="7"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="126" pin="7"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="460" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="126" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="40" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="435" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="482" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="456" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="427" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="439" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="427" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="431" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="60" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="36" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="431" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="20" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="542" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="126" pin="7"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="58" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="126" pin="7"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="60" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="568" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="62" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="439" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="64" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="38" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="439" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="40" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="602" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="631"><net_src comp="564" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="590" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="530" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="624" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="372" pin="6"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="372" pin="6"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="372" pin="6"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="66" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="649" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="68" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="649" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="70" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="387" pin="6"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="72" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="372" pin="6"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="74" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="427" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="58" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="431" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="60" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="706"><net_src comp="695" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="126" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="126" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="60" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="58" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="435" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="60" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="723" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="36" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="435" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="20" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="62" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="64" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="757"><net_src comp="747" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="36" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="20" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="768"><net_src comp="758" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="754" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="439" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="62" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="439" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="794"><net_src comp="783" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="791" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="779" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="62" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="64" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="815"><net_src comp="805" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="153" pin="7"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="62" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="153" pin="7"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="64" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="831"><net_src comp="820" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="62" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="153" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="64" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="832" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="36" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="153" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="20" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="855"><net_src comp="844" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="719" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="743" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="703" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="731" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="872" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="775" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="801" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="828" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="852" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="812" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="840" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="707" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="816" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="928" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="691" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="916" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="948" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="960" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="979"><net_src comp="972" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="966" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="975" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="954" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="981" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="78" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="981" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="80" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1002"><net_src comp="999" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1008"><net_src comp="383" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="84" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="368" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="86" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1023"><net_src comp="96" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1031"><net_src comp="98" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1033"><net_src comp="100" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1034"><net_src comp="102" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1041"><net_src comp="104" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="100" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1043"><net_src comp="102" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1049"><net_src comp="1025" pin="4"/><net_sink comp="1044" pin=1"/></net>

<net id="1050"><net_src comp="1035" pin="4"/><net_sink comp="1044" pin=2"/></net>

<net id="1055"><net_src comp="82" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1044" pin="3"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="1035" pin="4"/><net_sink comp="1057" pin=2"/></net>

<net id="1071"><net_src comp="444" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="34" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="514" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1079"><net_src comp="498" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="46" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="618" pin="2"/><net_sink comp="1074" pin=2"/></net>

<net id="1082"><net_src comp="1074" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="1088"><net_src comp="518" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="52" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="891" pin="2"/><net_sink comp="1083" pin=2"/></net>

<net id="1091"><net_src comp="1083" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="1096"><net_src comp="987" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="76" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1098"><net_src comp="1092" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1099"><net_src comp="1092" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1103"><net_src comp="118" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="1108"><net_src comp="136" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1113"><net_src comp="145" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1118"><net_src comp="163" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1123"><net_src comp="172" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="1128"><net_src comp="181" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1133"><net_src comp="190" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1138"><net_src comp="199" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1143"><net_src comp="444" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1148"><net_src comp="208" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="1153"><net_src comp="217" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1158"><net_src comp="498" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1163"><net_src comp="226" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1168"><net_src comp="235" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1173"><net_src comp="508" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1178"><net_src comp="514" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1183"><net_src comp="244" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="1188"><net_src comp="253" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1193"><net_src comp="518" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1198"><net_src comp="153" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1204"><net_src comp="262" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1209"><net_src comp="271" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1214"><net_src comp="280" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1219"><net_src comp="618" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1224"><net_src comp="153" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1229"><net_src comp="289" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1234"><net_src comp="298" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1239"><net_src comp="643" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1244"><net_src comp="1066" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1249"><net_src comp="653" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="669" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1258"><net_src comp="677" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="685" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="885" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1271"><net_src comp="891" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1276"><net_src comp="907" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1281"><net_src comp="942" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1286"><net_src comp="987" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1291"><net_src comp="991" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1297"><net_src comp="999" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1303"><net_src comp="1004" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1308"><net_src comp="1010" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1313"><net_src comp="1057" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="417" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_0 | {8 12 }
	Port: B_1 | {8 12 }
 - Input state : 
	Port: loop_perfect : A_0 | {2 3 4 5 6 7 }
	Port: loop_perfect : A_1 | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		acc_V : 1
		A_0_load : 1
		A_1_load_1 : 1
		A_1_load_9 : 1
	State 3
		A_0_load_1 : 1
		A_0_load_2 : 1
		A_1_load : 1
		A_1_load_3 : 1
		A_1_load_9_cast : 1
		mul_i_i_19 : 2
	State 4
		mul_i_i_2_cast : 1
		A_0_load_2_cast22 : 1
		p_shl15 : 1
		p_shl15_cast : 2
		mul_i_i_3 : 3
		mul_i_i_3_cast : 4
		mul_i_i_4 : 1
		mul_i_i_4_cast : 2
		A_0_load_3 : 1
		A_0_load_4 : 1
		mul_i_i_11 : 1
		A_1_load_2 : 1
		A_1_load_4 : 1
		tmp3 : 5
		tmp2 : 6
	State 5
		A_0_load_5 : 1
		A_0_load_6 : 1
		mul_i_i_13 : 1
		A_1_load_5 : 1
		A_1_load_6 : 1
		tmp19 : 1
	State 6
		p_shl14_cast : 1
		p_shl12_cast : 1
		p_shl13_cast : 1
		mul_i_i_6 : 2
		mul_i_i_6_cast : 3
		A_0_load_6_cast24 : 1
		p_shl11 : 1
		p_shl11_cast : 2
		mul_i_i_7 : 3
		mul_i_i_7_cast : 4
		A_0_load_7 : 1
		p_shl6_cast : 1
		p_shl7_cast : 1
		mul_i_i_12 : 2
		A_1_load_7 : 1
		A_1_load_8 : 1
		tmp5 : 5
		tmp4 : 6
		tmp4_cast : 7
		tmp1 : 8
		tmp10 : 3
		empty : 1
		empty_10 : 1
		empty_11 : 1
		empty_12 : 2
		empty_13 : 3
		tmp_4 : 1
		br_ln28 : 2
		br_ln29 : 2
		br_ln31 : 2
		icmp_ln23 : 1
		br_ln23 : 2
	State 7
		mul_i_i_8_cast : 1
		A_0_load_8_cast30 : 1
		p_shl10 : 1
		p_shl10_cast : 2
		p_shl8_cast : 1
		p_shl9_cast : 1
		mul_i_i_13_cast : 1
		p_shl4_cast : 1
		p_shl5_cast : 1
		mul_i_i_14 : 2
		mul_i_i_14_cast : 3
		p_shl3_cast : 1
		mul_i_i_15 : 2
		mul_i_i_15_cast : 3
		mul_i_i_16_cast : 1
		A_1_load_7_cast31 : 1
		p_shl2 : 1
		p_shl2_cast : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp8 : 3
		tmp8_cast : 4
		tmp7 : 5
		tmp7_cast : 6
		tmp10_cast : 1
		tmp9 : 2
		tmp6 : 7
		tmp14 : 4
		tmp13 : 5
		tmp16 : 3
		tmp16_cast : 4
		tmp15 : 5
		tmp18 : 3
		tmp21 : 2
		tmp21_cast : 3
		tmp20 : 4
		tmp20_cast : 5
		tmp17 : 6
	State 8
		tmp : 1
		tmp13_cast : 1
		tmp12 : 2
		tmp11 : 3
		acc_V_1 : 4
		acc_V_1_cast : 5
		mul : 6
		tmp_1 : 5
		B_0_addr_1 : 1
		store_ln31 : 2
		B_1_addr_1 : 1
		store_ln31 : 2
	State 9
	State 10
	State 11
		empty_14 : 1
		neg_mul : 2
		tmp_2 : 3
		tmp_3 : 1
		empty_15 : 4
		neg_ti : 5
		empty_16 : 6
	State 12
		store_ln29 : 1
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp3_fu_502       |    0    |    0    |    19   |
|          |        tmp2_fu_508       |    0    |    0    |    18   |
|          |        tmp5_fu_627       |    0    |    0    |    18   |
|          |        tmp4_fu_633       |    0    |    0    |    18   |
|          |        tmp1_fu_643       |    0    |    0    |    17   |
|          |      empty_12_fu_663     |    0    |    0    |    12   |
|          |        tmp8_fu_856       |    0    |    0    |    15   |
|          |        tmp7_fu_866       |    0    |    0    |    16   |
|          |        tmp9_fu_879       |    0    |    0    |    18   |
|          |        tmp6_fu_885       |    0    |    0    |    17   |
|          |       tmp14_fu_891       |    0    |    0    |    17   |
|    add   |       tmp16_fu_897       |    0    |    0    |    16   |
|          |       tmp15_fu_907       |    0    |    0    |    17   |
|          |       tmp18_fu_916       |    0    |    0    |    18   |
|          |       tmp21_fu_922       |    0    |    0    |    12   |
|          |       tmp20_fu_932       |    0    |    0    |    13   |
|          |       tmp17_fu_942       |    0    |    0    |    17   |
|          |        tmp_fu_954        |    0    |    0    |    17   |
|          |       tmp12_fu_966       |    0    |    0    |    17   |
|          |       tmp11_fu_975       |    0    |    0    |    17   |
|          |      acc_V_1_fu_981      |    0    |    0    |    17   |
|          |     next_mul_fu_1004     |    0    |    0    |    17   |
|          |         i_fu_1010        |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |     mul_i_i_3_fu_476     |    0    |    0    |    14   |
|          |     mul_i_i_6_fu_558     |    0    |    0    |    15   |
|          |     mul_i_i_7_fu_584     |    0    |    0    |    15   |
|    sub   |     mul_i_i_12_fu_618    |    0    |    0    |    16   |
|          |     mul_i_i_14_fu_769    |    0    |    0    |    16   |
|          |     mul_i_i_15_fu_795    |    0    |    0    |    16   |
|          |      neg_mul_fu_1019     |    0    |    0    |    32   |
|          |      neg_ti_fu_1051      |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |      empty_11_fu_657     |    0    |    0    |    9    |
|          |     icmp_ln23_fu_685     |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |      empty_13_fu_669     |    0    |    0    |    4    |
|  select  |     empty_15_fu_1044     |    0    |    0    |    6    |
|          |     empty_16_fu_1057     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_1066       |    1    |    0    |    0    |
|  muladd  |        grp_fu_1074       |    1    |    0    |    0    |
|          |        grp_fu_1083       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_1092       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  A_1_load_9_cast_fu_444  |    0    |    0    |    0    |
|          |   mul_i_i_2_cast_fu_456  |    0    |    0    |    0    |
|          | A_0_load_2_cast22_fu_460 |    0    |    0    |    0    |
|          |    p_shl15_cast_fu_472   |    0    |    0    |    0    |
|          |   mul_i_i_3_cast_fu_482  |    0    |    0    |    0    |
|          |   mul_i_i_4_cast_fu_494  |    0    |    0    |    0    |
|          |  A_1_load_1_cast_fu_498  |    0    |    0    |    0    |
|          |   A_0_load_cast_fu_514   |    0    |    0    |    0    |
|          |  A_1_load_3_cast_fu_518  |    0    |    0    |    0    |
|          |    p_shl14_cast_fu_530   |    0    |    0    |    0    |
|          |    p_shl12_cast_fu_542   |    0    |    0    |    0    |
|          |    p_shl13_cast_fu_554   |    0    |    0    |    0    |
|          |   mul_i_i_6_cast_fu_564  |    0    |    0    |    0    |
|          | A_0_load_6_cast24_fu_568 |    0    |    0    |    0    |
|          |    p_shl11_cast_fu_580   |    0    |    0    |    0    |
|          |   mul_i_i_7_cast_fu_590  |    0    |    0    |    0    |
|          |    p_shl6_cast_fu_602    |    0    |    0    |    0    |
|          |    p_shl7_cast_fu_614    |    0    |    0    |    0    |
|          |     tmp2_cast_fu_624     |    0    |    0    |    0    |
|          |     tmp4_cast_fu_639     |    0    |    0    |    0    |
|          |  A_0_load_4_cast_fu_691  |    0    |    0    |    0    |
|          |   mul_i_i_8_cast_fu_703  |    0    |    0    |    0    |
|          | A_0_load_8_cast30_fu_707 |    0    |    0    |    0    |
|          |    p_shl10_cast_fu_719   |    0    |    0    |    0    |
|   sext   |    p_shl8_cast_fu_731    |    0    |    0    |    0    |
|          |    p_shl9_cast_fu_743    |    0    |    0    |    0    |
|          |    p_shl4_cast_fu_754    |    0    |    0    |    0    |
|          |    p_shl5_cast_fu_765    |    0    |    0    |    0    |
|          |  mul_i_i_14_cast_fu_775  |    0    |    0    |    0    |
|          | A_1_load_5_cast28_fu_779 |    0    |    0    |    0    |
|          |    p_shl3_cast_fu_791    |    0    |    0    |    0    |
|          |  mul_i_i_15_cast_fu_801  |    0    |    0    |    0    |
|          |  mul_i_i_16_cast_fu_812  |    0    |    0    |    0    |
|          | A_1_load_7_cast31_fu_816 |    0    |    0    |    0    |
|          |    p_shl2_cast_fu_828    |    0    |    0    |    0    |
|          |     p_shl_cast_fu_840    |    0    |    0    |    0    |
|          |    p_shl1_cast_fu_852    |    0    |    0    |    0    |
|          |     tmp8_cast_fu_862     |    0    |    0    |    0    |
|          |     tmp7_cast_fu_872     |    0    |    0    |    0    |
|          |     tmp10_cast_fu_876    |    0    |    0    |    0    |
|          |     tmp16_cast_fu_903    |    0    |    0    |    0    |
|          |     tmp19_cast_fu_913    |    0    |    0    |    0    |
|          |     tmp21_cast_fu_928    |    0    |    0    |    0    |
|          |     tmp20_cast_fu_938    |    0    |    0    |    0    |
|          |     tmp1_cast_fu_948     |    0    |    0    |    0    |
|          |     tmp6_cast_fu_951     |    0    |    0    |    0    |
|          |     tmp13_cast_fu_960    |    0    |    0    |    0    |
|          |     tmp15_cast_fu_963    |    0    |    0    |    0    |
|          |     tmp17_cast_fu_972    |    0    |    0    |    0    |
|          |    acc_V_1_cast_fu_987   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     mul_i_i_2_fu_448     |    0    |    0    |    0    |
|          |      p_shl15_fu_464      |    0    |    0    |    0    |
|          |     mul_i_i_4_fu_486     |    0    |    0    |    0    |
|          |      p_shl14_fu_522      |    0    |    0    |    0    |
|          |      p_shl12_fu_534      |    0    |    0    |    0    |
|          |      p_shl13_fu_546      |    0    |    0    |    0    |
|          |      p_shl11_fu_572      |    0    |    0    |    0    |
|          |       p_shl6_fu_594      |    0    |    0    |    0    |
|          |       p_shl7_fu_606      |    0    |    0    |    0    |
|bitconcatenate|     mul_i_i_8_fu_695     |    0    |    0    |    0    |
|          |      p_shl10_fu_711      |    0    |    0    |    0    |
|          |       p_shl8_fu_723      |    0    |    0    |    0    |
|          |       p_shl9_fu_735      |    0    |    0    |    0    |
|          |       p_shl4_fu_747      |    0    |    0    |    0    |
|          |       p_shl5_fu_758      |    0    |    0    |    0    |
|          |       p_shl3_fu_783      |    0    |    0    |    0    |
|          |     mul_i_i_s_fu_805     |    0    |    0    |    0    |
|          |       p_shl2_fu_820      |    0    |    0    |    0    |
|          |       p_shl_fu_832       |    0    |    0    |    0    |
|          |       p_shl1_fu_844      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       empty_fu_649       |    0    |    0    |    0    |
|   trunc  |      empty_10_fu_653     |    0    |    0    |    0    |
|          |     empty_14_fu_1016     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_4_fu_677       |    0    |    0    |    0    |
|          |       tmp_1_fu_991       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln21_fu_999     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       tmp_2_fu_1025      |    0    |    0    |    0    |
|          |       tmp_3_fu_1035      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  return  |    return_ln35_fu_1064   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |    0    |   546   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   A_0_addr_1_reg_1105  |    4   |
|   A_0_addr_2_reg_1120  |    4   |
|   A_0_addr_3_reg_1125  |    4   |
|   A_0_addr_4_reg_1145  |    4   |
|   A_0_addr_5_reg_1150  |    4   |
|   A_0_addr_6_reg_1180  |    4   |
|   A_0_addr_7_reg_1185  |    4   |
|   A_0_addr_8_reg_1211  |    4   |
|    A_0_addr_reg_1100   |    4   |
| A_0_load_cast_reg_1175 |   10   |
|   A_1_addr_1_reg_1110  |    4   |
|   A_1_addr_2_reg_1160  |    4   |
|   A_1_addr_3_reg_1135  |    4   |
|   A_1_addr_4_reg_1165  |    4   |
|   A_1_addr_5_reg_1201  |    4   |
|   A_1_addr_6_reg_1206  |    4   |
|   A_1_addr_7_reg_1226  |    4   |
|   A_1_addr_8_reg_1231  |    4   |
|   A_1_addr_9_reg_1115  |    4   |
|    A_1_addr_reg_1130   |    4   |
|A_1_load_1_cast_reg_1155|   10   |
|A_1_load_3_cast_reg_1190|   10   |
|   A_1_load_4_reg_1195  |    5   |
|   A_1_load_6_reg_1221  |    5   |
|A_1_load_9_cast_reg_1140|   10   |
|  acc_V_1_cast_reg_1283 |   26   |
|     do_init_reg_351    |    1   |
|    empty_10_reg_1246   |    1   |
|    empty_13_reg_1250   |    4   |
|    empty_16_reg_1310   |    6   |
|       i3_reg_368       |    5   |
|       i_reg_1305       |    5   |
|   icmp_ln23_reg_1259   |    1   |
|   mul_i_i_12_reg_1216  |   10   |
|    next_mul_reg_1300   |   10   |
|      p_phi_reg_413     |    6   |
|    p_rewind_reg_398    |    6   |
|     phi_mul_reg_383    |   10   |
|         reg_427        |    5   |
|         reg_431        |    5   |
|         reg_435        |    5   |
|         reg_439        |    5   |
|     tmp14_reg_1268     |   11   |
|     tmp15_reg_1273     |   11   |
|     tmp17_reg_1278     |   11   |
|     tmp19_reg_1241     |   10   |
|      tmp1_reg_1236     |   11   |
|      tmp2_reg_1170     |    9   |
|      tmp6_reg_1263     |   11   |
|     tmp_1_reg_1288     |    1   |
|     tmp_4_reg_1255     |    1   |
|   zext_ln21_reg_1294   |   64   |
+------------------------+--------+
|          Total         |   377  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_126 |  p0  |  10  |   4  |   40   ||    54   |
| grp_access_fu_126 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_153 |  p0  |  10  |   4  |   40   ||    54   |
| grp_access_fu_153 |  p2  |  10  |   0  |    0   ||    54   |
| grp_access_fu_314 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_314 |  p1  |   2  |   6  |   12   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_328 |  p1  |   2  |   6  |   12   ||    9    |
|  do_init_reg_351  |  p0  |   3  |   1  |    3   ||    9    |
|     i3_reg_368    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_383  |  p0  |   2  |  10  |   20   ||    9    |
|  p_rewind_reg_398 |  p0  |   2  |   6  |   12   ||    9    |
|      reg_439      |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_1066    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_1066    |  p1  |   2  |   5  |   10   ||    9    |
|    grp_fu_1074    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_1074    |  p1  |   2  |   4  |    8   ||    9    |
|    grp_fu_1083    |  p0  |   3  |   5  |   15   ||    14   |
|    grp_fu_1092    |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   252  || 8.30686 ||   345   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   546  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   345  |
|  Register |    -   |    -   |   377  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    8   |   377  |   891  |
+-----------+--------+--------+--------+--------+
