// Seed: 3392669845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout tri id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd56,
    parameter id_11 = 32'd1,
    parameter id_20 = 32'd80,
    parameter id_6  = 32'd86,
    parameter id_7  = 32'd41
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21
);
  inout wire id_21;
  inout wire _id_20;
  output wor id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input logic [7:0] id_14;
  output wire id_13;
  input logic [7:0] id_12;
  inout wire _id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  input wire _id_6;
  output wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  assign id_19   = -1'b0 ? -1'b0 : -1;
  assign id_4[1] = id_14[id_11] | id_12[1*id_6-id_20] ? id_3 : 1;
  genvar id_22;
  module_0 modCall_1 (
      id_22,
      id_3,
      id_21,
      id_3,
      id_18
  );
  logic [id_7 : id_1] id_23;
  wire  [ 1 : -1 'h0] id_24;
endmodule
