Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:467]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:720]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/NTT/NTT.v:364]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/NTT/NTT.v:413]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/NTT/NTT.v:461]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/NTT/NTT.v:509]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/NTT/NTT.v:557]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:142]
WARNING: [VRFC 10-5021] port 'y_data_a' is not connected on this instance [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:554]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/NTT/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA_KeyGen/MLDSA.srcs/sources_1/NTT/CONTR.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
