library ieee;
use ieee.std_logic_1164.all;
entity aquecedor_TB is
end aquecedor_TB;

architecture arch of aquecedor_TB is
	signal A, B, C, M, Y: std_logic;
begin

utt: entity work.aquecedor
	port map(A=>A, B=>B, C=>C, M=>M, Y=>Y);

simula: process
begin
	M<='0';
	A<='0';
	B<='0';
	C<='0';
	wait for 100 ps;

	M<='0';
	A<='0';
	B<='1';
	C<='0';
	wait for 100 ps;

	M<='0';
	A<='1';
	B<='1';
	C<='0';
	wait for 100 ps;

	M<='0';
	A<='1';
	B<='1';
	C<='1';
	wait for 100 ps;
end process simula;
end

