// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.929929,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=964,HLS_SYN_LUT=2869,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 68'd1;
parameter    ap_ST_fsm_state2 = 68'd2;
parameter    ap_ST_fsm_state3 = 68'd4;
parameter    ap_ST_fsm_state4 = 68'd8;
parameter    ap_ST_fsm_state5 = 68'd16;
parameter    ap_ST_fsm_state6 = 68'd32;
parameter    ap_ST_fsm_state7 = 68'd64;
parameter    ap_ST_fsm_state8 = 68'd128;
parameter    ap_ST_fsm_state9 = 68'd256;
parameter    ap_ST_fsm_state10 = 68'd512;
parameter    ap_ST_fsm_state11 = 68'd1024;
parameter    ap_ST_fsm_state12 = 68'd2048;
parameter    ap_ST_fsm_state13 = 68'd4096;
parameter    ap_ST_fsm_state14 = 68'd8192;
parameter    ap_ST_fsm_state15 = 68'd16384;
parameter    ap_ST_fsm_state16 = 68'd32768;
parameter    ap_ST_fsm_state17 = 68'd65536;
parameter    ap_ST_fsm_state18 = 68'd131072;
parameter    ap_ST_fsm_state19 = 68'd262144;
parameter    ap_ST_fsm_state20 = 68'd524288;
parameter    ap_ST_fsm_state21 = 68'd1048576;
parameter    ap_ST_fsm_state22 = 68'd2097152;
parameter    ap_ST_fsm_state23 = 68'd4194304;
parameter    ap_ST_fsm_state24 = 68'd8388608;
parameter    ap_ST_fsm_state25 = 68'd16777216;
parameter    ap_ST_fsm_state26 = 68'd33554432;
parameter    ap_ST_fsm_state27 = 68'd67108864;
parameter    ap_ST_fsm_state28 = 68'd134217728;
parameter    ap_ST_fsm_state29 = 68'd268435456;
parameter    ap_ST_fsm_state30 = 68'd536870912;
parameter    ap_ST_fsm_state31 = 68'd1073741824;
parameter    ap_ST_fsm_state32 = 68'd2147483648;
parameter    ap_ST_fsm_state33 = 68'd4294967296;
parameter    ap_ST_fsm_state34 = 68'd8589934592;
parameter    ap_ST_fsm_state35 = 68'd17179869184;
parameter    ap_ST_fsm_state36 = 68'd34359738368;
parameter    ap_ST_fsm_state37 = 68'd68719476736;
parameter    ap_ST_fsm_state38 = 68'd137438953472;
parameter    ap_ST_fsm_state39 = 68'd274877906944;
parameter    ap_ST_fsm_state40 = 68'd549755813888;
parameter    ap_ST_fsm_state41 = 68'd1099511627776;
parameter    ap_ST_fsm_state42 = 68'd2199023255552;
parameter    ap_ST_fsm_state43 = 68'd4398046511104;
parameter    ap_ST_fsm_state44 = 68'd8796093022208;
parameter    ap_ST_fsm_state45 = 68'd17592186044416;
parameter    ap_ST_fsm_state46 = 68'd35184372088832;
parameter    ap_ST_fsm_state47 = 68'd70368744177664;
parameter    ap_ST_fsm_state48 = 68'd140737488355328;
parameter    ap_ST_fsm_state49 = 68'd281474976710656;
parameter    ap_ST_fsm_state50 = 68'd562949953421312;
parameter    ap_ST_fsm_state51 = 68'd1125899906842624;
parameter    ap_ST_fsm_state52 = 68'd2251799813685248;
parameter    ap_ST_fsm_state53 = 68'd4503599627370496;
parameter    ap_ST_fsm_state54 = 68'd9007199254740992;
parameter    ap_ST_fsm_state55 = 68'd18014398509481984;
parameter    ap_ST_fsm_state56 = 68'd36028797018963968;
parameter    ap_ST_fsm_state57 = 68'd72057594037927936;
parameter    ap_ST_fsm_state58 = 68'd144115188075855872;
parameter    ap_ST_fsm_state59 = 68'd288230376151711744;
parameter    ap_ST_fsm_state60 = 68'd576460752303423488;
parameter    ap_ST_fsm_state61 = 68'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 68'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 68'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 68'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 68'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 68'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 68'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 68'd147573952589676412928;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [31:0] reg_1264;
(* fsm_encoding = "none" *) reg   [67:0] ap_CS_fsm;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
reg   [2:0] funct3_reg_2768;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state38;
reg   [31:0] p_pc_load_reg_2654;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln31_fu_1277_p2;
reg   [0:0] icmp_ln31_reg_2662;
wire   [0:0] or_ln31_fu_1302_p2;
reg   [0:0] or_ln31_reg_2716;
wire    ap_CS_fsm_state2;
wire   [6:0] op_code_fu_1307_p1;
reg   [6:0] op_code_reg_2764;
wire   [2:0] funct3_fu_1311_p4;
wire   [4:0] rs1_fu_1341_p4;
reg   [4:0] rs1_reg_2775;
wire   [4:0] rs2_fu_1351_p4;
reg   [4:0] rs2_reg_2780;
reg   [4:0] rd_reg_2788;
wire  signed [31:0] sext_ln45_fu_1421_p1;
reg  signed [31:0] sext_ln45_reg_2822;
wire  signed [11:0] imm_I_fu_1425_p4;
reg  signed [11:0] imm_I_reg_2827;
wire  signed [31:0] sext_ln46_fu_1435_p1;
reg  signed [31:0] sext_ln46_reg_2833;
reg   [4:0] imm_I2_reg_2844;
wire  signed [31:0] sext_ln48_fu_1491_p1;
reg  signed [31:0] sext_ln48_reg_2851;
reg   [1:0] trunc_ln_reg_2856;
wire  signed [11:0] tmp_4_fu_1525_p3;
reg  signed [11:0] tmp_4_reg_2861;
wire   [31:0] imm_U_fu_1543_p3;
reg   [31:0] imm_U_reg_2867;
wire   [0:0] icmp_ln353_fu_1557_p2;
reg   [0:0] icmp_ln353_reg_2876;
wire   [0:0] icmp_ln227_fu_1551_p2;
wire   [6:0] funct7_fu_1321_p4;
reg   [1:0] tmp_5_reg_3037;
wire   [0:0] or_ln353_fu_1788_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] or_ln353_1_fu_1792_p2;
wire   [31:0] or_ln328_fu_1796_p2;
reg   [31:0] or_ln328_reg_3112;
wire    ap_CS_fsm_state7;
wire   [4:0] trunc_ln318_fu_1806_p1;
reg   [4:0] trunc_ln318_reg_3117;
wire   [31:0] ashr_ln318_fu_1813_p2;
reg   [31:0] ashr_ln318_reg_3122;
wire    ap_CS_fsm_state10;
wire   [4:0] trunc_ln315_fu_1823_p1;
reg   [4:0] trunc_ln315_reg_3127;
wire   [31:0] lshr_ln315_fu_1830_p2;
reg   [31:0] lshr_ln315_reg_3132;
wire    ap_CS_fsm_state13;
wire   [31:0] xor_ln306_fu_1840_p2;
reg   [31:0] xor_ln306_reg_3137;
wire    ap_CS_fsm_state15;
wire   [0:0] grp_fu_1210_p2;
reg   [0:0] icmp_ln294_reg_3142;
wire    ap_CS_fsm_state17;
wire   [0:0] grp_fu_1216_p2;
reg   [0:0] icmp_ln282_reg_3147;
wire    ap_CS_fsm_state19;
wire   [4:0] trunc_ln274_fu_1866_p1;
reg   [4:0] trunc_ln274_reg_3152;
wire   [31:0] shl_ln274_fu_1873_p2;
reg   [31:0] shl_ln274_reg_3157;
wire    ap_CS_fsm_state22;
wire   [31:0] sub_ln264_fu_1883_p2;
reg   [31:0] sub_ln264_reg_3162;
wire    ap_CS_fsm_state24;
wire   [31:0] add_ln260_fu_1893_p2;
reg   [31:0] add_ln260_reg_3167;
wire    ap_CS_fsm_state26;
wire   [31:0] and_ln336_fu_1903_p2;
reg   [31:0] and_ln336_reg_3172;
wire    ap_CS_fsm_state28;
wire   [31:0] shl_ln228_fu_1916_p2;
reg   [31:0] shl_ln228_reg_3177;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln211_fu_1926_p2;
reg   [0:0] icmp_ln211_reg_3182;
wire   [0:0] icmp_ln204_fu_1931_p2;
reg   [0:0] icmp_ln204_reg_3187;
wire   [31:0] ashr_ln240_fu_1995_p2;
reg   [31:0] ashr_ln240_reg_3192;
wire    ap_CS_fsm_state36;
wire   [31:0] lshr_ln237_fu_2008_p2;
reg   [31:0] lshr_ln237_reg_3197;
wire    ap_CS_fsm_state39;
wire   [18:0] add_ln167_1_fu_2042_p2;
reg   [18:0] add_ln167_1_reg_3202;
wire    ap_CS_fsm_state41;
reg   [0:0] tmp_11_reg_3207;
reg   [16:0] trunc_ln167_3_reg_3212;
wire   [1:0] offset_1_fu_2066_p2;
reg   [1:0] offset_1_reg_3217;
wire   [18:0] add_ln117_1_fu_2095_p2;
reg   [18:0] add_ln117_1_reg_3224;
reg   [0:0] tmp_10_reg_3229;
reg   [16:0] trunc_ln117_3_reg_3234;
wire   [1:0] offset_fu_2119_p2;
reg   [1:0] offset_reg_3239;
wire   [16:0] pos_1_fu_2145_p3;
reg   [16:0] pos_1_reg_3246;
wire    ap_CS_fsm_state42;
wire   [16:0] pos_fu_2176_p3;
reg   [16:0] pos_reg_3259;
wire    ap_CS_fsm_state44;
reg   [16:0] memory_addr_11_reg_3275;
wire    ap_CS_fsm_state46;
reg   [16:0] memory_addr_10_reg_3285;
wire    ap_CS_fsm_state47;
reg   [16:0] memory_addr_4_reg_3295;
wire   [31:0] select_ln171_2_fu_2333_p3;
reg   [31:0] select_ln171_2_reg_3300;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire   [7:0] select_ln142_2_fu_2459_p3;
reg   [7:0] select_ln142_2_reg_3320;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire   [7:0] select_ln121_2_fu_2565_p3;
reg   [7:0] select_ln121_2_reg_3345;
wire    ap_CS_fsm_state61;
reg   [0:0] icmp_ln105_reg_3350;
wire    ap_CS_fsm_state62;
reg   [0:0] icmp_ln99_reg_3354;
reg   [0:0] icmp_ln93_reg_3358;
reg   [0:0] icmp_ln87_reg_3362;
wire   [0:0] grp_fu_1254_p2;
reg   [0:0] icmp_ln81_reg_3366;
reg   [0:0] icmp_ln75_reg_3370;
wire    ap_CS_fsm_state65;
wire   [31:0] add_ln69_fu_2617_p2;
reg   [31:0] add_ln69_reg_3379;
wire    ap_CS_fsm_state66;
reg   [0:0] ap_phi_mux_p_error_flag_16_phi_fu_925_p100;
reg   [0:0] p_error_flag_16_reg_921;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state58;
reg   [0:0] ap_phi_mux_p_error_loc_16_phi_fu_1045_p100;
reg   [0:0] p_error_loc_16_reg_1041;
reg   [0:0] ap_phi_mux_p_error_flag_17_phi_fu_1164_p18;
reg   [0:0] p_error_flag_17_reg_1161;
wire    ap_CS_fsm_state67;
reg   [0:0] ap_phi_mux_p_error_loc_17_phi_fu_1188_p18;
reg   [0:0] p_error_loc_17_reg_1185;
wire   [63:0] zext_ln36_fu_1293_p1;
wire   [63:0] zext_ln328_fu_1563_p1;
wire   [63:0] zext_ln328_1_fu_1568_p1;
wire   [63:0] zext_ln318_fu_1573_p1;
wire   [63:0] zext_ln318_1_fu_1578_p1;
wire   [63:0] zext_ln315_1_fu_1588_p1;
wire   [63:0] zext_ln315_fu_1583_p1;
wire   [63:0] zext_ln306_fu_1593_p1;
wire   [63:0] zext_ln306_1_fu_1598_p1;
wire   [63:0] zext_ln294_fu_1603_p1;
wire   [63:0] zext_ln294_1_fu_1608_p1;
wire   [63:0] zext_ln282_fu_1613_p1;
wire   [63:0] zext_ln282_1_fu_1618_p1;
wire   [63:0] zext_ln274_1_fu_1628_p1;
wire   [63:0] zext_ln274_fu_1623_p1;
wire   [63:0] zext_ln264_fu_1633_p1;
wire   [63:0] zext_ln264_1_fu_1638_p1;
wire   [63:0] zext_ln260_fu_1643_p1;
wire   [63:0] zext_ln260_1_fu_1648_p1;
wire   [63:0] zext_ln336_fu_1653_p1;
wire   [63:0] zext_ln336_1_fu_1658_p1;
wire   [63:0] zext_ln228_fu_1663_p1;
wire   [63:0] zext_ln224_fu_1668_p1;
wire   [63:0] zext_ln221_fu_1673_p1;
wire   [63:0] zext_ln218_fu_1678_p1;
wire   [63:0] zext_ln211_fu_1683_p1;
wire   [63:0] zext_ln204_fu_1688_p1;
wire   [63:0] zext_ln201_fu_1693_p1;
wire   [63:0] zext_ln240_fu_1698_p1;
wire   [63:0] zext_ln237_fu_1703_p1;
wire   [63:0] zext_ln167_fu_1708_p1;
wire   [63:0] zext_ln117_fu_1713_p1;
wire   [63:0] zext_ln105_fu_1728_p1;
wire   [63:0] zext_ln105_1_fu_1733_p1;
wire   [63:0] zext_ln99_fu_1738_p1;
wire   [63:0] zext_ln99_1_fu_1743_p1;
wire   [63:0] zext_ln93_fu_1748_p1;
wire   [63:0] zext_ln93_1_fu_1753_p1;
wire   [63:0] zext_ln87_fu_1758_p1;
wire   [63:0] zext_ln87_1_fu_1763_p1;
wire   [63:0] zext_ln81_fu_1768_p1;
wire   [63:0] zext_ln81_1_fu_1773_p1;
wire   [63:0] zext_ln75_fu_1778_p1;
wire   [63:0] zext_ln75_1_fu_1783_p1;
wire   [63:0] zext_ln328_2_fu_1802_p1;
wire   [63:0] zext_ln318_3_fu_1819_p1;
wire   [63:0] zext_ln315_3_fu_1836_p1;
wire   [63:0] zext_ln306_2_fu_1846_p1;
wire   [63:0] zext_ln295_fu_1850_p1;
wire   [63:0] zext_ln283_fu_1858_p1;
wire   [63:0] zext_ln274_3_fu_1879_p1;
wire   [63:0] zext_ln264_2_fu_1889_p1;
wire   [63:0] zext_ln260_2_fu_1899_p1;
wire   [63:0] zext_ln336_2_fu_1909_p1;
wire   [63:0] zext_ln228_2_fu_1922_p1;
wire   [63:0] zext_ln224_1_fu_1942_p1;
wire   [63:0] zext_ln221_1_fu_1952_p1;
wire   [63:0] zext_ln218_1_fu_1962_p1;
wire   [63:0] zext_ln212_fu_1966_p1;
wire   [63:0] zext_ln205_fu_1974_p1;
wire   [63:0] zext_ln201_1_fu_1988_p1;
wire   [63:0] zext_ln240_2_fu_2001_p1;
wire   [63:0] zext_ln237_2_fu_2014_p1;
wire   [63:0] zext_ln189_fu_2151_p1;
wire   [63:0] zext_ln189_1_fu_2182_p1;
wire   [63:0] zext_ln185_fu_2186_p1;
wire   [63:0] zext_ln185_1_fu_2190_p1;
wire   [63:0] zext_ln183_fu_2228_p1;
wire   [63:0] zext_ln183_1_fu_2232_p1;
wire   [63:0] zext_ln172_fu_2236_p1;
wire   [63:0] zext_ln172_1_fu_2240_p1;
wire   [63:0] zext_ln143_fu_2341_p1;
wire   [63:0] zext_ln122_fu_2349_p1;
wire   [63:0] zext_ln156_fu_2369_p1;
wire   [63:0] zext_ln156_2_fu_2378_p1;
wire   [63:0] zext_ln154_2_fu_2391_p1;
wire   [63:0] zext_ln154_fu_2395_p1;
wire   [63:0] zext_ln143_1_fu_2399_p1;
wire   [63:0] zext_ln139_fu_2467_p1;
wire   [63:0] zext_ln139_1_fu_2471_p1;
wire   [63:0] zext_ln135_fu_2475_p1;
wire   [63:0] zext_ln135_1_fu_2484_p1;
wire   [63:0] zext_ln133_1_fu_2497_p1;
wire   [63:0] zext_ln133_fu_2501_p1;
wire   [63:0] zext_ln122_1_fu_2505_p1;
wire   [63:0] zext_ln68_fu_2609_p1;
wire    ap_CS_fsm_state64;
wire   [63:0] zext_ln69_fu_2613_p1;
wire   [63:0] zext_ln63_fu_2627_p1;
wire   [63:0] zext_ln60_fu_2646_p1;
wire   [63:0] zext_ln57_fu_2650_p1;
wire   [31:0] add_ln64_fu_2631_p2;
wire   [31:0] grp_fu_1260_p2;
wire   [31:0] grp_fu_1222_p2;
wire   [31:0] tmp_25_fu_2198_p5;
wire   [31:0] tmp_24_fu_2215_p5;
wire   [31:0] zext_ln294_2_fu_1854_p1;
wire   [31:0] zext_ln282_2_fu_1862_p1;
wire   [31:0] and_ln224_fu_1936_p2;
wire   [31:0] or_ln221_fu_1946_p2;
wire   [31:0] xor_ln218_fu_1956_p2;
wire   [31:0] zext_ln211_1_fu_1970_p1;
wire   [31:0] zext_ln204_1_fu_1978_p1;
wire   [31:0] add_ln201_fu_1982_p2;
wire   [31:0] zext_ln143_2_fu_2345_p1;
wire  signed [31:0] sext_ln122_fu_2353_p1;
wire   [31:0] zext_ln156_1_fu_2373_p1;
wire   [31:0] zext_ln154_1_fu_2386_p1;
wire  signed [31:0] sext_ln135_fu_2479_p1;
wire  signed [31:0] sext_ln133_fu_2492_p1;
wire   [31:0] add_ln60_fu_2641_p2;
wire   [1:0] trunc_ln31_fu_1273_p1;
wire   [16:0] lshr_ln_fu_1283_p4;
wire   [0:0] tmp_1_fu_1399_p3;
wire   [0:0] tmp_fu_1391_p3;
wire   [5:0] tmp_s_fu_1381_p4;
wire   [3:0] tmp1_fu_1371_p4;
wire   [12:0] imm_B_fu_1407_p6;
wire   [7:0] tmp_6_fu_1467_p4;
wire   [0:0] tmp_3_fu_1459_p3;
wire   [9:0] tmp_2_fu_1449_p4;
wire   [20:0] imm_J_fu_1477_p6;
wire   [6:0] tmp_8_fu_1505_p4;
wire   [4:0] tmp_7_fu_1495_p4;
wire   [19:0] tmp_9_fu_1533_p4;
wire   [11:0] funct12_fu_1331_p4;
wire   [31:0] zext_ln318_2_fu_1810_p1;
wire   [31:0] zext_ln315_2_fu_1827_p1;
wire   [31:0] zext_ln274_2_fu_1870_p1;
wire   [31:0] zext_ln228_1_fu_1913_p1;
wire   [31:0] zext_ln240_1_fu_1992_p1;
wire   [31:0] zext_ln237_1_fu_2005_p1;
wire   [33:0] zext_ln167_1_fu_2018_p1;
wire  signed [33:0] sext_ln167_fu_2022_p1;
wire   [18:0] trunc_ln167_1_fu_2032_p1;
wire  signed [18:0] sext_ln167_1_fu_2029_p1;
wire   [33:0] add_ln167_fu_2036_p2;
wire   [1:0] trunc_ln167_fu_2025_p1;
wire   [33:0] zext_ln117_1_fu_2071_p1;
wire  signed [33:0] sext_ln117_fu_2075_p1;
wire   [18:0] trunc_ln117_1_fu_2085_p1;
wire  signed [18:0] sext_ln117_1_fu_2082_p1;
wire   [33:0] add_ln117_fu_2089_p2;
wire   [1:0] trunc_ln117_fu_2078_p1;
wire   [18:0] sub_ln167_fu_2124_p2;
wire   [16:0] trunc_ln167_2_fu_2129_p4;
wire   [16:0] sub_ln167_1_fu_2139_p2;
wire   [18:0] sub_ln117_fu_2155_p2;
wire   [16:0] trunc_ln117_2_fu_2160_p4;
wire   [16:0] sub_ln117_1_fu_2170_p2;
wire   [15:0] trunc_ln185_fu_2194_p1;
wire   [15:0] trunc_ln183_fu_2211_p1;
wire   [7:0] trunc_ln172_fu_2244_p1;
wire   [0:0] icmp_ln171_2_fu_2306_p2;
wire   [31:0] tmp_21_fu_2284_p5;
wire   [31:0] tmp_20_fu_2272_p5;
wire   [0:0] icmp_ln171_1_fu_2301_p2;
wire   [0:0] icmp_ln171_fu_2296_p2;
wire   [31:0] tmp_19_fu_2260_p5;
wire   [31:0] tmp_18_fu_2248_p5;
wire   [0:0] or_ln171_fu_2319_p2;
wire   [31:0] select_ln171_fu_2311_p3;
wire   [31:0] select_ln171_1_fu_2325_p3;
wire   [15:0] grp_fu_1229_p4;
wire   [15:0] trunc_ln154_fu_2382_p1;
wire   [0:0] grp_fu_1249_p2;
wire   [7:0] tmp_17_fu_2427_p4;
wire   [7:0] tmp_16_fu_2417_p4;
wire   [0:0] grp_fu_1244_p2;
wire   [0:0] grp_fu_1239_p2;
wire   [7:0] trunc_ln143_fu_2413_p1;
wire   [7:0] tmp_15_fu_2403_p4;
wire   [0:0] or_ln142_fu_2445_p2;
wire   [7:0] select_ln142_fu_2437_p3;
wire   [7:0] select_ln142_1_fu_2451_p3;
wire   [15:0] trunc_ln133_fu_2488_p1;
wire   [7:0] tmp_14_fu_2533_p4;
wire   [7:0] tmp_13_fu_2523_p4;
wire   [7:0] trunc_ln122_fu_2519_p1;
wire   [7:0] tmp_12_fu_2509_p4;
wire   [0:0] or_ln121_fu_2551_p2;
wire   [7:0] select_ln121_fu_2543_p3;
wire   [7:0] select_ln121_1_fu_2557_p3;
reg   [67:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 68'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state49) & ((((((((((icmp_ln99_reg_3354 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd7))) | ((icmp_ln93_reg_3358 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd5))) | ((icmp_ln87_reg_3362 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd4))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd3))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd2))) | (~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd4) & ~(funct3_reg_2768 == 3'd6) & ~(funct3_reg_2768 == 3'd7) & (icmp_ln75_reg_3370 == 1'd0) & (op_code_reg_2764 == 7'd99))) | ((icmp_ln81_reg_3366 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd1))) | (~(op_code_reg_2764 == 7'd99) & ~(op_code_reg_2764 == 7'd111) & ~(op_code_reg_2764 == 7'd103))))) begin
            p_pc <= grp_fu_1222_p2;
        end else if ((((icmp_ln75_reg_3370 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd0)) | ((icmp_ln81_reg_3366 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd1)) | ((icmp_ln87_reg_3362 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd4)) | ((icmp_ln93_reg_3358 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd5)) | ((icmp_ln99_reg_3354 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd7)))) begin
            p_pc <= grp_fu_1260_p2;
        end else if ((1'b1 == ap_CS_fsm_state67)) begin
            p_pc <= add_ln69_reg_3379;
        end else if (((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd111))) begin
            p_pc <= add_ln64_fu_2631_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd2) & ~(funct3_reg_2768 == 3'd0) & ~(funct3_reg_2768 == 3'd4) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3)) | (~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd2) & ~(funct3_reg_2768 == 3'd0) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd35)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 
    == 3'd1) & (op_code_fu_1307_p1 == 7'd19)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(op_code_fu_1307_p1 == 7'd51) & ~(op_code_fu_1307_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) 
    | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd99)) | ((funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd99)))))) begin
        p_error_flag_16_reg_921 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 
    == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd7)) | ((icmp_ln75_reg_3370 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd0)) | ((icmp_ln81_reg_3366 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd1)) | ((icmp_ln87_reg_3362 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd4)) | ((icmp_ln93_reg_3358 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd5)) | ((icmp_ln99_reg_3354 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd7)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd55)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd23)))) begin
        p_error_flag_16_reg_921 <= icmp_ln31_reg_2662;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_error_flag_16_reg_921 <= or_ln353_fu_1788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & ((((((((((icmp_ln99_reg_3354 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd7))) | ((icmp_ln93_reg_3358 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd5))) | ((icmp_ln87_reg_3362 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd4))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd3))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd2))) | (~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd4) & ~(funct3_reg_2768 == 3'd6) & ~(funct3_reg_2768 == 3'd7) & (icmp_ln75_reg_3370 == 1'd0) & (op_code_reg_2764 == 7'd99))) | ((icmp_ln81_reg_3366 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd1))) | (~(op_code_reg_2764 == 7'd99) & ~(op_code_reg_2764 == 7'd111) & ~(op_code_reg_2764 == 7'd103))))) begin
        p_error_flag_17_reg_1161 <= ap_phi_mux_p_error_flag_16_phi_fu_925_p100;
    end else if (((1'b1 == ap_CS_fsm_state67) | ((icmp_ln75_reg_3370 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd0)) | ((icmp_ln81_reg_3366 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd1)) | ((icmp_ln87_reg_3362 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd4)) | ((icmp_ln93_reg_3358 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd5)) | ((icmp_ln99_reg_3354 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd7)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd111)))) begin
        p_error_flag_17_reg_1161 <= icmp_ln31_reg_2662;
    end
end

always @ (posedge ap_clk) begin
    if (((~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd2) & ~(funct3_reg_2768 == 3'd0) & ~(funct3_reg_2768 == 3'd4) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3)) | (~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd2) & ~(funct3_reg_2768 == 3'd0) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd35)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 
    == 3'd1) & (op_code_fu_1307_p1 == 7'd19)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(op_code_fu_1307_p1 == 7'd51) & ~(op_code_fu_1307_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) 
    | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd99)) | ((funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd99)))))) begin
        p_error_loc_16_reg_1041 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 
    == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd7)) | ((icmp_ln75_reg_3370 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd0)) | ((icmp_ln81_reg_3366 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd1)) | ((icmp_ln87_reg_3362 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd4)) | ((icmp_ln93_reg_3358 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd5)) | ((icmp_ln99_reg_3354 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd7)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd55)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd23)))) begin
        p_error_loc_16_reg_1041 <= or_ln31_reg_2716;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_error_loc_16_reg_1041 <= or_ln353_1_fu_1792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & ((((((((((icmp_ln99_reg_3354 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd7))) | ((icmp_ln93_reg_3358 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd5))) | ((icmp_ln87_reg_3362 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd4))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd3))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd2))) | (~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd4) & ~(funct3_reg_2768 == 3'd6) & ~(funct3_reg_2768 == 3'd7) & (icmp_ln75_reg_3370 == 1'd0) & (op_code_reg_2764 == 7'd99))) | ((icmp_ln81_reg_3366 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd1))) | (~(op_code_reg_2764 == 7'd99) & ~(op_code_reg_2764 == 7'd111) & ~(op_code_reg_2764 == 7'd103))))) begin
        p_error_loc_17_reg_1185 <= ap_phi_mux_p_error_loc_16_phi_fu_1045_p100;
    end else if (((1'b1 == ap_CS_fsm_state67) | ((icmp_ln75_reg_3370 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd0)) | ((icmp_ln81_reg_3366 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd1)) | ((icmp_ln87_reg_3362 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd4)) | ((icmp_ln93_reg_3358 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd5)) | ((icmp_ln99_reg_3354 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd0) & (1'b1 == ap_CS_fsm_state63) & (funct3_reg_2768 == 3'd7)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd111)))) begin
        p_error_loc_17_reg_1185 <= or_ln31_reg_2716;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2768 == 3'd6)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2768 == 3'd7)))) begin
        reg_1264 <= xreg_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_1264 <= xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2764 == 7'd3))) begin
        add_ln117_1_reg_3224 <= add_ln117_1_fu_2095_p2;
        offset_reg_3239 <= offset_fu_2119_p2;
        tmp_10_reg_3229 <= add_ln117_fu_2089_p2[32'd33];
        trunc_ln117_3_reg_3234 <= {{add_ln117_1_fu_2095_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (op_code_reg_2764 == 7'd35))) begin
        add_ln167_1_reg_3202 <= add_ln167_1_fu_2042_p2;
        offset_1_reg_3217 <= offset_1_fu_2066_p2;
        tmp_11_reg_3207 <= add_ln167_fu_2036_p2[32'd33];
        trunc_ln167_3_reg_3212 <= {{add_ln167_1_fu_2042_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln260_reg_3167 <= add_ln260_fu_1893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        add_ln69_reg_3379 <= add_ln69_fu_2617_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        and_ln336_reg_3172 <= and_ln336_fu_1903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ashr_ln240_reg_3192 <= ashr_ln240_fu_1995_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ashr_ln318_reg_3122 <= ashr_ln318_fu_1813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2768 <= {{memory_q0[14:12]}};
        imm_I2_reg_2844 <= {{memory_q0[24:20]}};
        imm_I_reg_2827 <= {{memory_q0[31:20]}};
        imm_U_reg_2867[31 : 12] <= imm_U_fu_1543_p3[31 : 12];
        op_code_reg_2764 <= op_code_fu_1307_p1;
        or_ln31_reg_2716 <= or_ln31_fu_1302_p2;
        rd_reg_2788 <= {{memory_q0[11:7]}};
        rs1_reg_2775 <= {{memory_q0[19:15]}};
        rs2_reg_2780 <= {{memory_q0[24:20]}};
        sext_ln45_reg_2822[31 : 1] <= sext_ln45_fu_1421_p1[31 : 1];
        sext_ln46_reg_2833 <= sext_ln46_fu_1435_p1;
        sext_ln48_reg_2851[31 : 1] <= sext_ln48_fu_1491_p1[31 : 1];
        tmp_4_reg_2861 <= tmp_4_fu_1525_p3;
        trunc_ln_reg_2856 <= {{memory_q0[8:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (funct3_reg_2768 == 3'd7))) begin
        icmp_ln105_reg_3350 <= grp_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2768 == 3'd2))) begin
        icmp_ln204_reg_3187 <= icmp_ln204_fu_1931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2768 == 3'd3))) begin
        icmp_ln211_reg_3182 <= icmp_ln211_fu_1926_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        icmp_ln282_reg_3147 <= grp_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln294_reg_3142 <= grp_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln31_reg_2662 <= icmp_ln31_fu_1277_p2;
        p_pc_load_reg_2654 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd115))) begin
        icmp_ln353_reg_2876 <= icmp_ln353_fu_1557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (funct3_reg_2768 == 3'd0))) begin
        icmp_ln75_reg_3370 <= grp_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (funct3_reg_2768 == 3'd1))) begin
        icmp_ln81_reg_3366 <= grp_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (funct3_reg_2768 == 3'd4))) begin
        icmp_ln87_reg_3362 <= grp_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (funct3_reg_2768 == 3'd5))) begin
        icmp_ln93_reg_3358 <= grp_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (funct3_reg_2768 == 3'd6))) begin
        icmp_ln99_reg_3354 <= grp_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        lshr_ln237_reg_3197 <= lshr_ln237_fu_2008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lshr_ln315_reg_3132 <= lshr_ln315_fu_1830_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        memory_addr_10_reg_3285 <= zext_ln183_1_fu_2232_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        memory_addr_11_reg_3275 <= zext_ln185_1_fu_2190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        memory_addr_4_reg_3295 <= zext_ln172_1_fu_2240_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        or_ln328_reg_3112 <= or_ln328_fu_1796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd35))) begin
        pos_1_reg_3246 <= pos_1_fu_2145_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3))) begin
        pos_reg_3259 <= pos_fu_2176_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        select_ln121_2_reg_3345 <= select_ln121_2_fu_2565_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        select_ln142_2_reg_3320 <= select_ln142_2_fu_2459_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        select_ln171_2_reg_3300 <= select_ln171_2_fu_2333_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        shl_ln228_reg_3177 <= shl_ln228_fu_1916_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        shl_ln274_reg_3157 <= shl_ln274_fu_1873_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sub_ln264_reg_3162 <= sub_ln264_fu_1883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd3))) begin
        tmp_5_reg_3037 <= {{memory_q0[21:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        trunc_ln274_reg_3152 <= trunc_ln274_fu_1866_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln315_reg_3127 <= trunc_ln315_fu_1823_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln318_reg_3117 <= trunc_ln318_fu_1806_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        xor_ln306_reg_3137 <= xor_ln306_fu_1840_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd0)))) begin
        ap_phi_mux_p_error_flag_16_phi_fu_925_p100 = icmp_ln31_reg_2662;
    end else begin
        ap_phi_mux_p_error_flag_16_phi_fu_925_p100 = p_error_flag_16_reg_921;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) & ((((((((((icmp_ln99_reg_3354 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd7))) | ((icmp_ln93_reg_3358 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd5))) | ((icmp_ln87_reg_3362 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd4))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd3))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd2))) | (~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd4) & ~(funct3_reg_2768 == 3'd6) & ~(funct3_reg_2768 == 3'd7) & (icmp_ln75_reg_3370 == 1'd0) & (op_code_reg_2764 == 7'd99))) | ((icmp_ln81_reg_3366 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd1))) | (~(op_code_reg_2764 == 7'd99) & ~(op_code_reg_2764 == 7'd111) & ~(op_code_reg_2764 == 7'd103))))) begin
        ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 = ap_phi_mux_p_error_flag_16_phi_fu_925_p100;
    end else begin
        ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 = p_error_flag_17_reg_1161;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd0)))) begin
        ap_phi_mux_p_error_loc_16_phi_fu_1045_p100 = or_ln31_reg_2716;
    end else begin
        ap_phi_mux_p_error_loc_16_phi_fu_1045_p100 = p_error_loc_16_reg_1041;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) & ((((((((((icmp_ln99_reg_3354 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd6)) | ((icmp_ln105_reg_3350 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd7))) | ((icmp_ln93_reg_3358 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd5))) | ((icmp_ln87_reg_3362 == 1'd0) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd4))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd3))) | ((op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd2))) | (~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd4) & ~(funct3_reg_2768 == 3'd6) & ~(funct3_reg_2768 == 3'd7) & (icmp_ln75_reg_3370 == 1'd0) & (op_code_reg_2764 == 7'd99))) | ((icmp_ln81_reg_3366 == 1'd1) & (op_code_reg_2764 == 7'd99) & (funct3_reg_2768 == 3'd1))) | (~(op_code_reg_2764 == 7'd99) & ~(op_code_reg_2764 == 7'd111) & ~(op_code_reg_2764 == 7'd103))))) begin
        ap_phi_mux_p_error_loc_17_phi_fu_1188_p18 = ap_phi_mux_p_error_loc_16_phi_fu_1045_p100;
    end else begin
        ap_phi_mux_p_error_loc_17_phi_fu_1188_p18 = p_error_loc_17_reg_1185;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        memory_address0 = zext_ln122_1_fu_2505_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        memory_address0 = zext_ln133_fu_2501_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        memory_address0 = zext_ln135_fu_2475_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        memory_address0 = zext_ln139_fu_2467_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        memory_address0 = zext_ln143_1_fu_2399_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        memory_address0 = zext_ln154_fu_2395_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        memory_address0 = zext_ln156_fu_2369_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        memory_address0 = memory_addr_4_reg_3295;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        memory_address0 = zext_ln172_1_fu_2240_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        memory_address0 = zext_ln183_1_fu_2232_p1;
    end else if (((offset_1_reg_3217 == 2'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        memory_address0 = memory_addr_10_reg_3285;
    end else if (((offset_1_reg_3217 == 2'd2) & (1'b1 == ap_CS_fsm_state45))) begin
        memory_address0 = memory_addr_11_reg_3275;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        memory_address0 = zext_ln185_1_fu_2190_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        memory_address0 = zext_ln189_1_fu_2182_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln36_fu_1293_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state1) | ((offset_1_reg_3217 == 2'd0) & (1'b1 == ap_CS_fsm_state45)) | ((offset_1_reg_3217 == 2'd2) & (1'b1 == ap_CS_fsm_state45)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        memory_d0 = select_ln171_2_reg_3300;
    end else if (((offset_1_reg_3217 == 2'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        memory_d0 = tmp_24_fu_2215_p5;
    end else if (((offset_1_reg_3217 == 2'd2) & (1'b1 == ap_CS_fsm_state45))) begin
        memory_d0 = tmp_25_fu_2198_p5;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        memory_d0 = xreg_q0;
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd0)) | ((offset_1_reg_3217 == 2'd0) & (1'b1 == ap_CS_fsm_state45)) | ((offset_1_reg_3217 == 2'd2) & (1'b1 == ap_CS_fsm_state45)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd55))) begin
        xreg_address0 = zext_ln57_fu_2650_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd23))) begin
        xreg_address0 = zext_ln60_fu_2646_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd111))) begin
        xreg_address0 = zext_ln63_fu_2627_p1;
    end else if (((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        xreg_address0 = zext_ln133_1_fu_2497_p1;
    end else if (((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state58))) begin
        xreg_address0 = zext_ln135_1_fu_2484_p1;
    end else if (((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        xreg_address0 = zext_ln154_2_fu_2391_p1;
    end else if (((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state51))) begin
        xreg_address0 = zext_ln156_2_fu_2378_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        xreg_address0 = zext_ln172_fu_2236_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        xreg_address0 = zext_ln183_fu_2228_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        xreg_address0 = zext_ln185_fu_2186_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        xreg_address0 = zext_ln189_fu_2151_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        xreg_address0 = zext_ln237_2_fu_2014_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_address0 = zext_ln240_2_fu_2001_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln75_1_fu_1783_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln81_1_fu_1773_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln87_1_fu_1763_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln93_1_fu_1753_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln99_1_fu_1743_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln105_1_fu_1733_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd3))) begin
        xreg_address0 = zext_ln117_fu_1713_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd35))) begin
        xreg_address0 = zext_ln167_fu_1708_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln237_fu_1703_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln240_fu_1698_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln201_fu_1693_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln204_fu_1688_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln211_fu_1683_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln218_fu_1678_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln221_fu_1673_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln224_fu_1668_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln228_fu_1663_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln336_1_fu_1658_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln260_1_fu_1648_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln264_1_fu_1638_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln274_fu_1623_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln282_1_fu_1618_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln294_1_fu_1608_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln306_1_fu_1598_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln315_fu_1583_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln318_1_fu_1578_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln328_1_fu_1568_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        xreg_address1 = zext_ln69_fu_2613_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        xreg_address1 = zext_ln68_fu_2609_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        xreg_address1 = zext_ln139_1_fu_2471_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0))) begin
        xreg_address1 = zext_ln122_fu_2349_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4))) begin
        xreg_address1 = zext_ln143_fu_2341_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd0))) begin
        xreg_address1 = zext_ln201_1_fu_1988_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd2))) begin
        xreg_address1 = zext_ln205_fu_1974_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd3))) begin
        xreg_address1 = zext_ln212_fu_1966_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd4))) begin
        xreg_address1 = zext_ln218_1_fu_1962_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd6))) begin
        xreg_address1 = zext_ln221_1_fu_1952_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd7))) begin
        xreg_address1 = zext_ln224_1_fu_1942_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        xreg_address1 = zext_ln228_2_fu_1922_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        xreg_address1 = zext_ln336_2_fu_1909_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_address1 = zext_ln260_2_fu_1899_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xreg_address1 = zext_ln264_2_fu_1889_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_address1 = zext_ln274_3_fu_1879_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        xreg_address1 = zext_ln283_fu_1858_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_address1 = zext_ln295_fu_1850_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_address1 = zext_ln306_2_fu_1846_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_address1 = zext_ln315_3_fu_1836_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln318_3_fu_1819_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln328_2_fu_1802_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln75_fu_1778_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln81_fu_1768_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln87_fu_1758_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln93_fu_1748_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln99_fu_1738_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln105_fu_1728_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln336_fu_1653_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln260_fu_1643_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln264_fu_1633_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln274_1_fu_1628_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln282_fu_1613_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln294_fu_1603_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln306_fu_1593_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln315_1_fu_1588_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln318_fu_1573_p1;
    end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln328_fu_1563_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd111)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd55)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd23)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | ((funct7_fu_1321_p4 
    == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 
    == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd19)) | ((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state58)) | ((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state51)) | ((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state58)) | ((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state51)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd7)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 
    == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 
    == 7'd51)) | ((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd55))) begin
        xreg_d0 = imm_U_reg_2867;
    end else if (((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd23))) begin
        xreg_d0 = add_ln60_fu_2641_p2;
    end else if (((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd111))) begin
        xreg_d0 = grp_fu_1222_p2;
    end else if (((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state58))) begin
        xreg_d0 = sext_ln133_fu_2492_p1;
    end else if (((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state58))) begin
        xreg_d0 = sext_ln135_fu_2479_p1;
    end else if (((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        xreg_d0 = zext_ln154_1_fu_2386_p1;
    end else if (((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state51))) begin
        xreg_d0 = zext_ln156_1_fu_2373_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        xreg_d0 = lshr_ln237_reg_3197;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_d0 = ashr_ln240_reg_3192;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        xreg_d1 = grp_fu_1222_p2;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        xreg_d1 = memory_q0;
    end else if (((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0))) begin
        xreg_d1 = sext_ln122_fu_2353_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4))) begin
        xreg_d1 = zext_ln143_2_fu_2345_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd0))) begin
        xreg_d1 = add_ln201_fu_1982_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd2))) begin
        xreg_d1 = zext_ln204_1_fu_1978_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd3))) begin
        xreg_d1 = zext_ln211_1_fu_1970_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd4))) begin
        xreg_d1 = xor_ln218_fu_1956_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd6))) begin
        xreg_d1 = or_ln221_fu_1946_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd7))) begin
        xreg_d1 = and_ln224_fu_1936_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        xreg_d1 = shl_ln228_reg_3177;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        xreg_d1 = and_ln336_reg_3172;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_d1 = add_ln260_reg_3167;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xreg_d1 = sub_ln264_reg_3162;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_d1 = shl_ln274_reg_3157;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        xreg_d1 = zext_ln282_2_fu_1862_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_d1 = zext_ln294_2_fu_1854_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_d1 = xor_ln306_reg_3137;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_d1 = lshr_ln315_reg_3132;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = ashr_ln318_reg_3122;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = or_ln328_reg_3112;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd111)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd55)) | ((1'b1 == ap_CS_fsm_state68) & (op_code_reg_2764 == 7'd23)) | ((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state58)) | ((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state51)) | ((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state58)) | ((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state51)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state64) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state49) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2768 == 3'd7)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if ((~(funct3_fu_1311_p4 == 3'd1) & ~(funct3_fu_1311_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((icmp_ln227_fu_1551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1307_p1 == 7'd55) | ((op_code_fu_1307_p1 == 7'd111) | (op_code_fu_1307_p1 == 7'd23))))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd103))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((((((((((~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd0) & (icmp_ln227_fu_1551_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd0) & (icmp_ln227_fu_1551_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(funct3_fu_1311_p4 == 3'd1) 
    & ~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd3) & ~(funct3_fu_1311_p4 == 3'd4) & ~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(funct3_fu_1311_p4 == 3'd0) & (icmp_ln227_fu_1551_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(op_code_fu_1307_p1 == 7'd51) & ~(op_code_fu_1307_p1 == 7'd115))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 
    == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd5) & (icmp_ln227_fu_1551_p2 == 1'd0) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd0) & (icmp_ln227_fu_1551_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (funct3_fu_1311_p4 == 3'd0) 
    & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & ~(funct3_fu_1311_p4 == 3'd1) & ~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd3) & ~(op_code_fu_1307_p1 == 7'd35) & (icmp_ln227_fu_1551_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd99))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & 
    ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1307_p1 == 7'd3) | (op_code_fu_1307_p1 == 7'd35)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else if ((~(offset_reg_3239 == 2'd0) & ~(offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else if (((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else if (((offset_reg_3239 == 2'd0) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if ((~(offset_reg_3239 == 2'd0) & ~(offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((offset_reg_3239 == 2'd2) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else if (((1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else if (((1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd3) & (funct3_reg_2768 == 3'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else if (((offset_1_reg_3217 == 2'd0) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if ((~(offset_1_reg_3217 == 2'd0) & ~(offset_1_reg_3217 == 2'd2) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if (((offset_1_reg_3217 == 2'd2) & (1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b1 == ap_CS_fsm_state42) & ((~(funct3_reg_2768 == 3'd1) & ~(funct3_reg_2768 == 3'd5) & ~(funct3_reg_2768 == 3'd2) & ~(funct3_reg_2768 == 3'd0) & ~(funct3_reg_2768 == 3'd4) & (op_code_reg_2764 == 7'd3)) | (~(funct3_reg_2768 == 3'd1) & ~(op_code_reg_2764 == 7'd3) & ~(funct3_reg_2768 == 3'd2) & ~(funct3_reg_2768 == 3'd0) & (op_code_reg_2764 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((1'b1 == ap_CS_fsm_state42) & (op_code_reg_2764 == 7'd35) & (funct3_reg_2768 == 3'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_1_fu_2095_p2 = ($signed(trunc_ln117_1_fu_2085_p1) + $signed(sext_ln117_1_fu_2082_p1));

assign add_ln117_fu_2089_p2 = ($signed(zext_ln117_1_fu_2071_p1) + $signed(sext_ln117_fu_2075_p1));

assign add_ln167_1_fu_2042_p2 = ($signed(trunc_ln167_1_fu_2032_p1) + $signed(sext_ln167_1_fu_2029_p1));

assign add_ln167_fu_2036_p2 = ($signed(zext_ln167_1_fu_2018_p1) + $signed(sext_ln167_fu_2022_p1));

assign add_ln201_fu_1982_p2 = ($signed(reg_1264) + $signed(sext_ln46_reg_2833));

assign add_ln260_fu_1893_p2 = (xreg_q0 + xreg_q1);

assign add_ln60_fu_2641_p2 = (p_pc_load_reg_2654 + imm_U_reg_2867);

assign add_ln64_fu_2631_p2 = ($signed(p_pc_load_reg_2654) + $signed(sext_ln48_reg_2851));

assign add_ln69_fu_2617_p2 = ($signed(xreg_q1) + $signed(sext_ln46_reg_2833));

assign and_ln224_fu_1936_p2 = (sext_ln46_reg_2833 & reg_1264);

assign and_ln336_fu_1903_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln240_fu_1995_p2 = $signed(reg_1264) >>> zext_ln240_1_fu_1992_p1;

assign ashr_ln318_fu_1813_p2 = $signed(reg_1264) >>> zext_ln318_2_fu_1810_p1;

assign error = ap_phi_mux_p_error_loc_17_phi_fu_1188_p18;

assign funct12_fu_1331_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1311_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1321_p4 = {{memory_q0[31:25]}};

assign grp_fu_1210_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1216_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1222_p2 = (p_pc_load_reg_2654 + 32'd4);

assign grp_fu_1229_p4 = {{memory_q0[31:16]}};

assign grp_fu_1239_p2 = ((offset_reg_3239 == 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_1244_p2 = ((offset_reg_3239 == 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_1249_p2 = ((offset_reg_3239 == 2'd2) ? 1'b1 : 1'b0);

assign grp_fu_1254_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1260_p2 = ($signed(p_pc_load_reg_2654) + $signed(sext_ln45_reg_2822));

assign icmp_ln171_1_fu_2301_p2 = ((offset_1_reg_3217 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_2306_p2 = ((offset_1_reg_3217 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_2296_p2 = ((offset_1_reg_3217 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_1931_p2 = (($signed(xreg_q0) < $signed(sext_ln46_reg_2833)) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_1926_p2 = ((xreg_q0 < sext_ln46_reg_2833) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_1551_p2 = ((funct7_fu_1321_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1277_p2 = ((trunc_ln31_fu_1273_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln353_fu_1557_p2 = ((funct12_fu_1331_p4 != 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1407_p6 = {{{{{tmp_1_fu_1399_p3}, {tmp_fu_1391_p3}}, {tmp_s_fu_1381_p4}}, {tmp1_fu_1371_p4}}, {1'd0}};

assign imm_I_fu_1425_p4 = {{memory_q0[31:20]}};

assign imm_J_fu_1477_p6 = {{{{{tmp_1_fu_1399_p3}, {tmp_6_fu_1467_p4}}, {tmp_3_fu_1459_p3}}, {tmp_2_fu_1449_p4}}, {1'd0}};

assign imm_U_fu_1543_p3 = {{tmp_9_fu_1533_p4}, {12'd0}};

assign lshr_ln237_fu_2008_p2 = reg_1264 >> zext_ln237_1_fu_2005_p1;

assign lshr_ln315_fu_1830_p2 = reg_1264 >> zext_ln315_2_fu_1827_p1;

assign lshr_ln_fu_1283_p4 = {{p_pc[18:2]}};

assign offset_1_fu_2066_p2 = (trunc_ln167_fu_2025_p1 + trunc_ln_reg_2856);

assign offset_fu_2119_p2 = (trunc_ln117_fu_2078_p1 + tmp_5_reg_3037);

assign op_code_fu_1307_p1 = memory_q0[6:0];

assign or_ln121_fu_2551_p2 = (grp_fu_1249_p2 | grp_fu_1244_p2);

assign or_ln142_fu_2445_p2 = (grp_fu_1249_p2 | grp_fu_1244_p2);

assign or_ln171_fu_2319_p2 = (icmp_ln171_2_fu_2306_p2 | icmp_ln171_1_fu_2301_p2);

assign or_ln221_fu_1946_p2 = (sext_ln46_reg_2833 | reg_1264);

assign or_ln31_fu_1302_p2 = (p_error | icmp_ln31_reg_2662);

assign or_ln328_fu_1796_p2 = (xreg_q1 | xreg_q0);

assign or_ln353_1_fu_1792_p2 = (or_ln31_reg_2716 | icmp_ln353_reg_2876);

assign or_ln353_fu_1788_p2 = (icmp_ln353_reg_2876 | icmp_ln31_reg_2662);

assign pos_1_fu_2145_p3 = ((tmp_11_reg_3207[0:0] == 1'b1) ? sub_ln167_1_fu_2139_p2 : trunc_ln167_3_reg_3212);

assign pos_fu_2176_p3 = ((tmp_10_reg_3229[0:0] == 1'b1) ? sub_ln117_1_fu_2170_p2 : trunc_ln117_3_reg_3234);

assign rs1_fu_1341_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1351_p4 = {{memory_q0[24:20]}};

assign select_ln121_1_fu_2557_p3 = ((grp_fu_1239_p2[0:0] == 1'b1) ? trunc_ln122_fu_2519_p1 : tmp_12_fu_2509_p4);

assign select_ln121_2_fu_2565_p3 = ((or_ln121_fu_2551_p2[0:0] == 1'b1) ? select_ln121_fu_2543_p3 : select_ln121_1_fu_2557_p3);

assign select_ln121_fu_2543_p3 = ((grp_fu_1249_p2[0:0] == 1'b1) ? tmp_14_fu_2533_p4 : tmp_13_fu_2523_p4);

assign select_ln142_1_fu_2451_p3 = ((grp_fu_1239_p2[0:0] == 1'b1) ? trunc_ln143_fu_2413_p1 : tmp_15_fu_2403_p4);

assign select_ln142_2_fu_2459_p3 = ((or_ln142_fu_2445_p2[0:0] == 1'b1) ? select_ln142_fu_2437_p3 : select_ln142_1_fu_2451_p3);

assign select_ln142_fu_2437_p3 = ((grp_fu_1249_p2[0:0] == 1'b1) ? tmp_17_fu_2427_p4 : tmp_16_fu_2417_p4);

assign select_ln171_1_fu_2325_p3 = ((icmp_ln171_fu_2296_p2[0:0] == 1'b1) ? tmp_19_fu_2260_p5 : tmp_18_fu_2248_p5);

assign select_ln171_2_fu_2333_p3 = ((or_ln171_fu_2319_p2[0:0] == 1'b1) ? select_ln171_fu_2311_p3 : select_ln171_1_fu_2325_p3);

assign select_ln171_fu_2311_p3 = ((icmp_ln171_2_fu_2306_p2[0:0] == 1'b1) ? tmp_21_fu_2284_p5 : tmp_20_fu_2272_p5);

assign sext_ln117_1_fu_2082_p1 = imm_I_reg_2827;

assign sext_ln117_fu_2075_p1 = imm_I_reg_2827;

assign sext_ln122_fu_2353_p1 = $signed(select_ln121_2_reg_3345);

assign sext_ln133_fu_2492_p1 = $signed(trunc_ln133_fu_2488_p1);

assign sext_ln135_fu_2479_p1 = $signed(grp_fu_1229_p4);

assign sext_ln167_1_fu_2029_p1 = tmp_4_reg_2861;

assign sext_ln167_fu_2022_p1 = tmp_4_reg_2861;

assign sext_ln45_fu_1421_p1 = $signed(imm_B_fu_1407_p6);

assign sext_ln46_fu_1435_p1 = imm_I_fu_1425_p4;

assign sext_ln48_fu_1491_p1 = $signed(imm_J_fu_1477_p6);

assign shl_ln228_fu_1916_p2 = reg_1264 << zext_ln228_1_fu_1913_p1;

assign shl_ln274_fu_1873_p2 = reg_1264 << zext_ln274_2_fu_1870_p1;

assign sub_ln117_1_fu_2170_p2 = (17'd0 - trunc_ln117_2_fu_2160_p4);

assign sub_ln117_fu_2155_p2 = (19'd0 - add_ln117_1_reg_3224);

assign sub_ln167_1_fu_2139_p2 = (17'd0 - trunc_ln167_2_fu_2129_p4);

assign sub_ln167_fu_2124_p2 = (19'd0 - add_ln167_1_reg_3202);

assign sub_ln264_fu_1883_p2 = (xreg_q1 - xreg_q0);

assign tmp1_fu_1371_p4 = {{memory_q0[11:8]}};

assign tmp_12_fu_2509_p4 = {{memory_q0[31:24]}};

assign tmp_13_fu_2523_p4 = {{memory_q0[15:8]}};

assign tmp_14_fu_2533_p4 = {{memory_q0[23:16]}};

assign tmp_15_fu_2403_p4 = {{memory_q0[31:24]}};

assign tmp_16_fu_2417_p4 = {{memory_q0[15:8]}};

assign tmp_17_fu_2427_p4 = {{memory_q0[23:16]}};

assign tmp_18_fu_2248_p5 = {{trunc_ln172_fu_2244_p1}, {memory_q0[23:0]}};

assign tmp_19_fu_2260_p5 = {{memory_q0[31:8]}, {trunc_ln172_fu_2244_p1}};

assign tmp_1_fu_1399_p3 = memory_q0[32'd31];

assign tmp_20_fu_2272_p5 = {{memory_q0[31:16]}, {trunc_ln172_fu_2244_p1}, {memory_q0[7:0]}};

assign tmp_21_fu_2284_p5 = {{memory_q0[31:24]}, {trunc_ln172_fu_2244_p1}, {memory_q0[15:0]}};

assign tmp_24_fu_2215_p5 = {{memory_q0[31:16]}, {trunc_ln183_fu_2211_p1}};

assign tmp_25_fu_2198_p5 = {{trunc_ln185_fu_2194_p1}, {memory_q0[15:0]}};

assign tmp_2_fu_1449_p4 = {{memory_q0[30:21]}};

assign tmp_3_fu_1459_p3 = memory_q0[32'd20];

assign tmp_4_fu_1525_p3 = {{tmp_8_fu_1505_p4}, {tmp_7_fu_1495_p4}};

assign tmp_6_fu_1467_p4 = {{memory_q0[19:12]}};

assign tmp_7_fu_1495_p4 = {{memory_q0[11:7]}};

assign tmp_8_fu_1505_p4 = {{memory_q0[31:25]}};

assign tmp_9_fu_1533_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1391_p3 = memory_q0[32'd7];

assign tmp_s_fu_1381_p4 = {{memory_q0[30:25]}};

assign trunc_ln117_1_fu_2085_p1 = xreg_q0[18:0];

assign trunc_ln117_2_fu_2160_p4 = {{sub_ln117_fu_2155_p2[18:2]}};

assign trunc_ln117_fu_2078_p1 = xreg_q0[1:0];

assign trunc_ln122_fu_2519_p1 = memory_q0[7:0];

assign trunc_ln133_fu_2488_p1 = memory_q0[15:0];

assign trunc_ln143_fu_2413_p1 = memory_q0[7:0];

assign trunc_ln154_fu_2382_p1 = memory_q0[15:0];

assign trunc_ln167_1_fu_2032_p1 = xreg_q0[18:0];

assign trunc_ln167_2_fu_2129_p4 = {{sub_ln167_fu_2124_p2[18:2]}};

assign trunc_ln167_fu_2025_p1 = xreg_q0[1:0];

assign trunc_ln172_fu_2244_p1 = xreg_q0[7:0];

assign trunc_ln183_fu_2211_p1 = xreg_q0[15:0];

assign trunc_ln185_fu_2194_p1 = xreg_q0[15:0];

assign trunc_ln274_fu_1866_p1 = xreg_q1[4:0];

assign trunc_ln315_fu_1823_p1 = xreg_q1[4:0];

assign trunc_ln318_fu_1806_p1 = xreg_q0[4:0];

assign trunc_ln31_fu_1273_p1 = p_pc[1:0];

assign xor_ln218_fu_1956_p2 = (sext_ln46_reg_2833 ^ reg_1264);

assign xor_ln306_fu_1840_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln105_1_fu_1733_p1 = rs2_fu_1351_p4;

assign zext_ln105_fu_1728_p1 = rs1_fu_1341_p4;

assign zext_ln117_1_fu_2071_p1 = xreg_q0;

assign zext_ln117_fu_1713_p1 = rs1_fu_1341_p4;

assign zext_ln122_1_fu_2505_p1 = pos_reg_3259;

assign zext_ln122_fu_2349_p1 = rd_reg_2788;

assign zext_ln133_1_fu_2497_p1 = rd_reg_2788;

assign zext_ln133_fu_2501_p1 = pos_reg_3259;

assign zext_ln135_1_fu_2484_p1 = rd_reg_2788;

assign zext_ln135_fu_2475_p1 = pos_reg_3259;

assign zext_ln139_1_fu_2471_p1 = rd_reg_2788;

assign zext_ln139_fu_2467_p1 = pos_reg_3259;

assign zext_ln143_1_fu_2399_p1 = pos_reg_3259;

assign zext_ln143_2_fu_2345_p1 = select_ln142_2_reg_3320;

assign zext_ln143_fu_2341_p1 = rd_reg_2788;

assign zext_ln154_1_fu_2386_p1 = trunc_ln154_fu_2382_p1;

assign zext_ln154_2_fu_2391_p1 = rd_reg_2788;

assign zext_ln154_fu_2395_p1 = pos_reg_3259;

assign zext_ln156_1_fu_2373_p1 = grp_fu_1229_p4;

assign zext_ln156_2_fu_2378_p1 = rd_reg_2788;

assign zext_ln156_fu_2369_p1 = pos_reg_3259;

assign zext_ln167_1_fu_2018_p1 = xreg_q0;

assign zext_ln167_fu_1708_p1 = rs1_fu_1341_p4;

assign zext_ln172_1_fu_2240_p1 = pos_1_reg_3246;

assign zext_ln172_fu_2236_p1 = rs2_reg_2780;

assign zext_ln183_1_fu_2232_p1 = pos_1_reg_3246;

assign zext_ln183_fu_2228_p1 = rs2_reg_2780;

assign zext_ln185_1_fu_2190_p1 = pos_1_reg_3246;

assign zext_ln185_fu_2186_p1 = rs2_reg_2780;

assign zext_ln189_1_fu_2182_p1 = pos_1_reg_3246;

assign zext_ln189_fu_2151_p1 = rs2_reg_2780;

assign zext_ln201_1_fu_1988_p1 = rd_reg_2788;

assign zext_ln201_fu_1693_p1 = rs1_fu_1341_p4;

assign zext_ln204_1_fu_1978_p1 = icmp_ln204_reg_3187;

assign zext_ln204_fu_1688_p1 = rs1_fu_1341_p4;

assign zext_ln205_fu_1974_p1 = rd_reg_2788;

assign zext_ln211_1_fu_1970_p1 = icmp_ln211_reg_3182;

assign zext_ln211_fu_1683_p1 = rs1_fu_1341_p4;

assign zext_ln212_fu_1966_p1 = rd_reg_2788;

assign zext_ln218_1_fu_1962_p1 = rd_reg_2788;

assign zext_ln218_fu_1678_p1 = rs1_fu_1341_p4;

assign zext_ln221_1_fu_1952_p1 = rd_reg_2788;

assign zext_ln221_fu_1673_p1 = rs1_fu_1341_p4;

assign zext_ln224_1_fu_1942_p1 = rd_reg_2788;

assign zext_ln224_fu_1668_p1 = rs1_fu_1341_p4;

assign zext_ln228_1_fu_1913_p1 = imm_I2_reg_2844;

assign zext_ln228_2_fu_1922_p1 = rd_reg_2788;

assign zext_ln228_fu_1663_p1 = rs1_fu_1341_p4;

assign zext_ln237_1_fu_2005_p1 = imm_I2_reg_2844;

assign zext_ln237_2_fu_2014_p1 = rd_reg_2788;

assign zext_ln237_fu_1703_p1 = rs1_fu_1341_p4;

assign zext_ln240_1_fu_1992_p1 = imm_I2_reg_2844;

assign zext_ln240_2_fu_2001_p1 = rd_reg_2788;

assign zext_ln240_fu_1698_p1 = rs1_fu_1341_p4;

assign zext_ln260_1_fu_1648_p1 = rs2_fu_1351_p4;

assign zext_ln260_2_fu_1899_p1 = rd_reg_2788;

assign zext_ln260_fu_1643_p1 = rs1_fu_1341_p4;

assign zext_ln264_1_fu_1638_p1 = rs2_fu_1351_p4;

assign zext_ln264_2_fu_1889_p1 = rd_reg_2788;

assign zext_ln264_fu_1633_p1 = rs1_fu_1341_p4;

assign zext_ln274_1_fu_1628_p1 = rs2_fu_1351_p4;

assign zext_ln274_2_fu_1870_p1 = trunc_ln274_reg_3152;

assign zext_ln274_3_fu_1879_p1 = rd_reg_2788;

assign zext_ln274_fu_1623_p1 = rs1_fu_1341_p4;

assign zext_ln282_1_fu_1618_p1 = rs2_fu_1351_p4;

assign zext_ln282_2_fu_1862_p1 = icmp_ln282_reg_3147;

assign zext_ln282_fu_1613_p1 = rs1_fu_1341_p4;

assign zext_ln283_fu_1858_p1 = rd_reg_2788;

assign zext_ln294_1_fu_1608_p1 = rs2_fu_1351_p4;

assign zext_ln294_2_fu_1854_p1 = icmp_ln294_reg_3142;

assign zext_ln294_fu_1603_p1 = rs1_fu_1341_p4;

assign zext_ln295_fu_1850_p1 = rd_reg_2788;

assign zext_ln306_1_fu_1598_p1 = rs2_fu_1351_p4;

assign zext_ln306_2_fu_1846_p1 = rd_reg_2788;

assign zext_ln306_fu_1593_p1 = rs1_fu_1341_p4;

assign zext_ln315_1_fu_1588_p1 = rs2_fu_1351_p4;

assign zext_ln315_2_fu_1827_p1 = trunc_ln315_reg_3127;

assign zext_ln315_3_fu_1836_p1 = rd_reg_2788;

assign zext_ln315_fu_1583_p1 = rs1_fu_1341_p4;

assign zext_ln318_1_fu_1578_p1 = rs2_fu_1351_p4;

assign zext_ln318_2_fu_1810_p1 = trunc_ln318_reg_3117;

assign zext_ln318_3_fu_1819_p1 = rd_reg_2788;

assign zext_ln318_fu_1573_p1 = rs1_fu_1341_p4;

assign zext_ln328_1_fu_1568_p1 = rs2_fu_1351_p4;

assign zext_ln328_2_fu_1802_p1 = rd_reg_2788;

assign zext_ln328_fu_1563_p1 = rs1_fu_1341_p4;

assign zext_ln336_1_fu_1658_p1 = rs2_fu_1351_p4;

assign zext_ln336_2_fu_1909_p1 = rd_reg_2788;

assign zext_ln336_fu_1653_p1 = rs1_fu_1341_p4;

assign zext_ln36_fu_1293_p1 = lshr_ln_fu_1283_p4;

assign zext_ln57_fu_2650_p1 = rd_reg_2788;

assign zext_ln60_fu_2646_p1 = rd_reg_2788;

assign zext_ln63_fu_2627_p1 = rd_reg_2788;

assign zext_ln68_fu_2609_p1 = rd_reg_2788;

assign zext_ln69_fu_2613_p1 = rs1_reg_2775;

assign zext_ln75_1_fu_1783_p1 = rs2_fu_1351_p4;

assign zext_ln75_fu_1778_p1 = rs1_fu_1341_p4;

assign zext_ln81_1_fu_1773_p1 = rs2_fu_1351_p4;

assign zext_ln81_fu_1768_p1 = rs1_fu_1341_p4;

assign zext_ln87_1_fu_1763_p1 = rs2_fu_1351_p4;

assign zext_ln87_fu_1758_p1 = rs1_fu_1341_p4;

assign zext_ln93_1_fu_1753_p1 = rs2_fu_1351_p4;

assign zext_ln93_fu_1748_p1 = rs1_fu_1341_p4;

assign zext_ln99_1_fu_1743_p1 = rs2_fu_1351_p4;

assign zext_ln99_fu_1738_p1 = rs1_fu_1341_p4;

always @ (posedge ap_clk) begin
    sext_ln45_reg_2822[0] <= 1'b0;
    sext_ln48_reg_2851[0] <= 1'b0;
    imm_U_reg_2867[11:0] <= 12'b000000000000;
end

endmodule //processor
