{"hands_on_practices": [{"introduction": "Efficiency is a cornerstone metric in power amplifier design, defining how effectively DC input power from the supply is converted into useful AC output power for the load. Class A amplifiers are prized for their linearity but are notoriously inefficient because their output transistors conduct current continuously, regardless of the input signal. This first exercise [@problem_id:1289966] provides a fundamental calculation to quantify the power conversion efficiency in a typical Class A scenario, grounding the theoretical trade-off between fidelity and power consumption in a practical example.", "problem": "An audio engineer is testing a prototype Class A power amplifier designed for a high-fidelity portable music player. The output stage of the amplifier is powered by a symmetric Direct Current (DC) power supply providing voltages of $+V_{CC}$ and $-V_{CC}$, where $V_{CC} = 15.0 \\, \\text{V}$. The amplifier is biased such that the output transistor draws a constant quiescent collector current of $I_{CQ} = 1.80 \\, \\text{A}$ from the supply.\n\nDuring testing with a sinusoidal input signal, the amplifier drives a resistive load of $R_L = 8.00 \\, \\Omega$, simulating a speaker. The resulting output voltage across this load is a perfect sinusoid with a peak amplitude of $V_p = 12.0 \\, \\text{V}$.\n\nCalculate the power conversion efficiency, $\\eta$, of the amplifier under these specific operating conditions. The efficiency is a dimensionless ratio. Express your answer for the efficiency as a decimal, rounded to three significant figures.", "solution": "Given a symmetric Class A amplifier with supplies at $\\pm V_{CC}$ and quiescent collector current $I_{CQ}$, the power conversion efficiency is defined as $\\eta = \\frac{P_{\\text{out}}}{P_{\\text{in}}}$.\n\nFirst, compute the output power delivered to the resistive load for a sinusoidal output voltage $v_{o}(t) = V_{p}\\sin(\\omega t)$ across $R_{L}$.\nThe root-mean-square output voltage is $V_{\\text{rms}} = \\frac{V_{p}}{\\sqrt{2}}$, so the average output power is\n$$\nP_{\\text{out}} = \\frac{V_{\\text{rms}}^{2}}{R_{L}} = \\frac{V_{p}^{2}}{2R_{L}}.\n$$\nSubstituting the given values $V_{p} = 12.0$ and $R_{L} = 8.00$ gives\n$$\nP_{\\text{out}} = \\frac{(12.0)^{2}}{2 \\times 8.00} = \\frac{144}{16} = 9.00.\n$$\n\nNext, determine the average input power drawn from the dual supplies. In an ideal Class A stage biased so that conduction never ceases, the instantaneous load current is $i_{L}(t) = \\frac{V_{p}}{R_{L}}\\sin(\\omega t)$. The no-cutoff condition requires $I_{CQ} \\geq \\max|i_{L}(t)| = \\frac{V_{p}}{R_{L}}$. Here,\n$$\n\\frac{V_{p}}{R_{L}} = \\frac{12.0}{8.00} = 1.50,\n$$\nand since $I_{CQ} = 1.80$, the condition is satisfied. Under this condition, the instantaneous rail currents can be written as $I_{+}(t) = I_{CQ} + i_{L}(t)$ and $I_{-}(t) = I_{CQ} - i_{L}(t)$, so their sum is constant:\n$$\nI_{+}(t) + I_{-}(t) = 2 I_{CQ}.\n$$\nThe total average DC input power drawn from both rails is therefore\n$$\nP_{\\text{in}} = V_{CC}\\,\\overline{I_{+}(t)} + V_{CC}\\,\\overline{I_{-}(t)} = V_{CC}\\,\\overline{I_{+}(t) + I_{-}(t)} = 2 V_{CC} I_{CQ}.\n$$\nSubstituting $V_{CC} = 15.0$ and $I_{CQ} = 1.80$ yields\n$$\nP_{\\text{in}} = 2 \\times 15.0 \\times 1.80 = 54.0.\n$$\n\nFinally, the efficiency is\n$$\n\\eta = \\frac{P_{\\text{out}}}{P_{\\text{in}}} = \\frac{9.00}{54.0} = \\frac{1}{6} = 0.166666\\ldots\n$$\nRounded to three significant figures,\n$$\n\\eta = 0.167.\n$$", "answer": "$$\\boxed{0.167}$$", "id": "1289966"}, {"introduction": "Beyond efficiency, an amplifier's performance is defined by its ability to reproduce a signal without distortion. For a Class A amplifier, the maximum undistorted signal swing is dictated by the DC quiescent point ($Q$-point). This next practice [@problem_id:1289952] challenges you to analyze how an asymmetrically biased amplifier will behave, determining which part of the signal waveform will clip first and revealing the critical link between DC biasing choices and AC signal integrity.", "problem": "An analog circuit designer is building a Class A pre-amplifier stage for an environmental sensor using a common-emitter Bipolar Junction Transistor (BJT) amplifier. To accommodate the specific characteristics of the sensor's output, the quiescent operating point (Q-point) is intentionally set asymmetrically. The amplifier is driven by an AC-coupled sinusoidal input voltage.\n\nThe circuit configuration is a standard voltage-divider bias common-emitter amplifier with the following parameters:\n- Supply Voltage: $V_{CC} = 15 \\text{ V}$\n- Base biasing resistors: $R_1 = 33 \\text{ k}\\Omega$, $R_2 = 10 \\text{ k}\\Omega$\n- Collector resistor: $R_C = 3.3 \\text{ k}\\Omega$\n- Emitter resistor: $R_E = 1.0 \\text{ k}\\Omega$\n- Load resistor (AC-coupled): $R_L = 10 \\text{ k}\\Omega$\n\nThe BJT has the following properties:\n- Current gain: $\\beta = 150$\n- Base-emitter turn-on voltage: $V_{BE(on)} = 0.7 \\text{ V}$\n- Collector-emitter saturation voltage: $V_{CE(sat)} = 0.2 \\text{ V}$\n\nThe output voltage, $v_{out}$, is the AC voltage measured at the collector terminal. As the amplitude of the input sinusoidal signal is gradually increased, one of the half-cycles of the output sine wave will begin to distort or \"clip\" before the other.\n\nWhich of the following statements correctly describes the initial clipping behavior?\n\nA. The positive half-cycle of the output voltage will clip first.\n\nB. The negative half-cycle of the output voltage will clip first.\n\nC. Both the positive and negative half-cycles will clip simultaneously.\n\nD. This cannot be determined without knowing the input signal's amplitude.\n\nE. The output will not clip because it is a Class A amplifier.", "solution": "To determine which half-cycle clips first, we must compare the available AC voltage swing at the output (the collector) before the transistor enters its two limiting states: cutoff and saturation.\n\n1.  **Calculate the DC Quiescent Point (Q-point):**\n    The AC-coupled load $R_L$ does not affect the DC bias. We first find the Q-point ($I_{CQ}$, $V_{CEQ}$). The Thevenin equivalent seen by the base is:\n    $$V_{th} = V_{CC} \\frac{R_2}{R_1 + R_2} = 15\\,\\text{V} \\frac{10\\,\\text{k}\\Omega}{33\\,\\text{k}\\Omega + 10\\,\\text{k}\\Omega} = \\frac{150}{43}\\,\\text{V} \\approx 3.488\\,\\text{V}$$\n    $$R_{th} = R_1 \\parallel R_2 = \\frac{33\\,\\text{k}\\Omega \\times 10\\,\\text{k}\\Omega}{33\\,\\text{k}\\Omega + 10\\,\\text{k}\\Omega} = \\frac{330}{43}\\,\\text{k}\\Omega \\approx 7.674\\,\\text{k}\\Omega$$\n    The quiescent emitter current is:\n    $$I_{EQ} = \\frac{V_{th} - V_{BE(on)}}{R_E + R_{th}/(\\beta+1)} = \\frac{3.488\\,\\text{V} - 0.7\\,\\text{V}}{1.0\\,\\text{k}\\Omega + 7.674\\,\\text{k}\\Omega / 151} \\approx 2.653\\,\\text{mA}$$\n    Assuming $I_{CQ} \\approx I_{EQ}$, the quiescent collector-emitter voltage is:\n    $$V_{CEQ} = V_{CC} - I_{CQ}(R_C + R_E) \\approx 15\\,\\text{V} - 2.653\\,\\text{mA}(3.3\\,\\text{k}\\Omega + 1.0\\,\\text{k}\\Omega) \\approx 15\\,\\text{V} - 11.41\\,\\text{V} \\approx 3.59\\,\\text{V}$$\n\n2.  **Calculate AC Swing Limits:**\n    For the AC signal, the collector sees an effective load resistance $r_c = R_C \\parallel R_L$.\n    $$r_c = 3.3\\,\\text{k}\\Omega \\parallel 10\\,\\text{k}\\Omega = \\frac{3.3 \\times 10}{13.3}\\,\\text{k}\\Omega \\approx 2.481\\,\\text{k}\\Omega$$\n    *   **Positive Swing Limit (Cutoff):** The output swings positive until the transistor cuts off ($I_C = 0$). The maximum positive voltage swing from the Q-point is determined by the quiescent current and the AC load:\n        $$\\Delta V_{out}^{(+)} = I_{CQ} \\times r_c \\approx 2.653\\,\\text{mA} \\times 2.481\\,\\text{k}\\Omega \\approx 6.58\\,\\text{V}$$\n    *   **Negative Swing Limit (Saturation):** The output swings negative until the transistor saturates ($V_{CE} = V_{CE(sat)}$). The maximum available negative swing of the collector-emitter voltage from the Q-point determines the saturation limit for the output signal:\n        $$\\Delta V_{out}^{(-), max} \\approx V_{CEQ} - V_{CE(sat)} \\approx 3.59\\,\\text{V} - 0.2\\,\\text{V} = 3.39\\,\\text{V}$$\n    The maximum undistorted peak-to-peak swing is limited by the smaller of the two headroom values.\n\n3.  **Compare Limits and Conclude:**\n    The maximum available positive swing is $\\approx 6.58\\,\\text{V}$, while the maximum available negative swing is limited by saturation to $\\approx 3.39\\,\\text{V}$.\n    Since the available negative swing ($3.39\\,\\text{V}$) is smaller than the available positive swing ($6.58\\,\\text{V}$), the amplifier will reach its saturation limit first. Saturation in a common-emitter amplifier is caused by a large positive-going input signal, which results in a large negative-going output signal. Therefore, the negative half-cycle of the output voltage will clip first.", "answer": "$$\\boxed{B}$$", "id": "1289952"}, {"introduction": "To overcome the poor efficiency of Class A amplifiers, designers often turn to the Class B configuration, which dramatically reduces quiescent power consumption. However, this improvement comes at the cost of a new type of non-linearity known as crossover distortion, which occurs around the zero-crossing points of the signal. This final exercise [@problem_id:1289948] uses a hypothetical triangular input signal—a useful tool for illustrating linear effects—to help you quantify the 'dead zone' inherent in a basic Class B amplifier, offering a clear and tangible understanding of this important non-ideal behavior.", "problem": "A Class B push-pull amplifier is driven by a symmetric triangular voltage waveform. The input signal, $v_{in}(t)$, varies linearly between a peak positive voltage of $V_{in,peak}$ and a peak negative voltage of $-V_{in,peak}$. The amplifier is constructed using a complementary pair of transistors (NPN and PNP). For a transistor to conduct, the magnitude of the base-emitter voltage must exceed a forward-biasing threshold, which we denote as $V_{BE(on)}$. Assume this threshold is the same for both the NPN and PNP transistors. When the input voltage $v_{in}(t)$ has a magnitude less than $V_{BE(on)}$, both transistors are in their cutoff region, and the output voltage is zero. This phenomenon is known as crossover distortion, which creates a \"dead zone\" in the output signal.\n\nGiven that the peak input voltage is $V_{in,peak} = 5.0$ V and the base-emitter turn-on voltage is $V_{BE(on)} = 0.70$ V, determine the fraction of a full period during which the amplifier is in this dead zone. Express your answer as a decimal value rounded to two significant figures.", "solution": "Let the input be a symmetric triangular wave of period $T$ and peak amplitude $V_{in,peak}$. On each half-period of duration $T/2$, $v_{in}(t)$ varies linearly from $-V_{in,peak}$ to $+V_{in,peak}$ (or vice versa), so the slope magnitude is constant:\n$$\n\\left|\\frac{dv_{in}}{dt}\\right|= \\frac{2V_{in,peak}}{T/2}=\\frac{4V_{in,peak}}{T}.\n$$\nThe dead zone occurs when $|v_{in}(t)|V_{BE(on)}$, i.e., while $v_{in}(t)$ traverses the interval from $-V_{BE(on)}$ to $+V_{BE(on)}$. Because the slope is constant on a linear ramp, the time spent in this interval on one ramp is the voltage interval divided by the slope magnitude:\n$$\nt_{\\text{dead, half}}=\\frac{2V_{BE(on)}}{\\left|\\frac{dv_{in}}{dt}\\right|}=\\frac{2V_{BE(on)}}{\\frac{4V_{in,peak}}{T}}=\\frac{V_{BE(on)}}{V_{in,peak}}\\cdot\\frac{T}{2}.\n$$\nThere are two such ramps per period, so the total dead-zone time per period is\n$$\nt_{\\text{dead}}=2\\,t_{\\text{dead, half}}=\\frac{V_{BE(on)}}{V_{in,peak}}\\,T.\n$$\nTherefore, the fraction of a full period in the dead zone is\n$$\nf=\\frac{t_{\\text{dead}}}{T}=\\frac{V_{BE(on)}}{V_{in,peak}}.\n$$\nSubstituting $V_{in,peak}=5.0$ and $V_{BE(on)}=0.70$,\n$$\nf=\\frac{0.70}{5.0}=0.14,\n$$\nwhich rounded to two significant figures is $0.14$.", "answer": "$$\\boxed{0.14}$$", "id": "1289948"}]}