 ![Screenshot from 2023-10-21 16-59-40](https://github.com/minecraftdixit/EEP7120-LAB/assets/63745645/6f66ffda-68d5-4f46-8a4a-8909707151e7)
# Testbench Results for `top_module`

This README documents the testbench results for the `top_module` Verilog design, which includes the 'ONES' module and the 'FSM' (Finite State Machine) module. The time resolution used in the simulation is 1 ps.

## 'ONES' Module

### Simulation 1

- Input: `data_in = 1010101010`
- Output: `ones_out = 5`

### Simulation 2

- Input: `data_in = 1100110011`
- Output: `ones_out = 6`

### Simulation 3

- Input: `data_in = 0010101010`
- Output: `ones_out = 4`

### Simulation 4

- Input: `data_in = 1010101011`
- Output: `ones_out = 6`

### Simulation 5

- Input: `data_in = 0010101010`
- Output: `ones_out = 4`

### Simulation 6

- Input: `data_in = 1010101011`
- Output: `ones_out = 6`

## 'FSM' Module

### Simulation 7

- Time: 4000 ps
- Input: `0`
- Detected: `0`

### Simulation 8

- Time: 107000 ps
- Input: `1`
- Detected: `0`

### Simulation 9

- Time: 115000 ps
- Input: `0`
- Detected: `0`

### Simulation 10

- Time: 119000 ps
- Input: `1`
- Detected: `0`

### Simulation 11

- Time: 120000 ps
- Input: `1`
- Detected: `1`

### Simulation 12

- Time: 123000 ps
- Input: `0`
- Detected: `1`

### Simulation 13

- Time: 124000 ps
- Input: `0`
- Detected: `0`

### Simulation 14

- Time: 127000 ps
- Input: `1`
- Detected: `0`

### Simulation 15

- Time: 131000 ps
- Input: `0`
- Detected: `0`

### Simulation 16

- Time: 135000 ps
- Input: `1`
- Detected: `0`

### Simulation 17

- Time: 136000 ps
- Input: `1`
- Detected: `1`

### Simulation 18

- Time: 139000 ps
- Input: `0`
- Detected: `1`

### Simulation 19

- Time: 140000 ps
- Input: `0`
- Detected: `0`

### Simulation 20

- Time: 143000 ps
- Input: `1`
- Detected: `0`

### Simulation 21

- Time: 147000 ps
- Input: `0`
- Detected: `0`

