

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_28_3'
================================================================
* Date:           Thu May  2 14:11:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |       59|       59|        11|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    249|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     385|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     385|    371|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_189_p2                 |         +|   0|  0|  14|           6|           1|
    |add_ln30_fu_207_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln31_fu_233_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_259_p2                 |         +|   0|  0|  71|          64|          64|
    |icmp_ln28_fu_183_p2                |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 249|         208|         203|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |gmem1_blk_n_AR           |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |gmem3_blk_n_AR           |   9|          2|    1|          2|
    |gmem3_blk_n_R            |   9|          2|    1|          2|
    |i_2_fu_78                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_330           |  32|   0|   32|          0|
    |gmem0_addr_reg_312                |  64|   0|   64|          0|
    |gmem1_addr_read_reg_335           |  32|   0|   32|          0|
    |gmem1_addr_reg_318                |  64|   0|   64|          0|
    |gmem3_addr_read_reg_340           |  32|   0|   32|          0|
    |gmem3_addr_reg_324                |  64|   0|   64|          0|
    |i_2_fu_78                         |   6|   0|    6|          0|
    |i_reg_303                         |   6|   0|    6|          0|
    |i_reg_303                         |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 385|  32|  327|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_28_3|  return value|
|m_axi_gmem0_AWVALID     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR      |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID        |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN       |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST     |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK      |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS       |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION    |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA       |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB       |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID         |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR      |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID        |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN       |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST     |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK      |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT      |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS       |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION    |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA       |   in|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID         |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM    |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP       |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP       |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID         |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem1_AWVALID     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR      |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID        |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN       |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST     |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK      |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS       |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION    |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY      |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA       |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB       |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID         |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR      |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID        |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN       |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST     |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK      |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT      |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS       |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION    |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID      |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA       |   in|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID         |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM    |   in|    9|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP       |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID      |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP       |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID         |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem3_AWVALID     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREADY     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWADDR      |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWID        |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLEN       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWSIZE      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWBURST     |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLOCK      |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWCACHE     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWPROT      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWQOS       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREGION    |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWUSER      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WVALID      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WREADY      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WDATA       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WSTRB       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WLAST       |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WID         |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WUSER       |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARVALID     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREADY     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARADDR      |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARID        |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLEN       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARSIZE      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARBURST     |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLOCK      |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARCACHE     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARPROT      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARQOS       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREGION    |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARUSER      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RVALID      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RREADY      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RDATA       |   in|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RLAST       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RID         |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM    |   in|    9|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RUSER       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RRESP       |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BVALID      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BREADY      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BRESP       |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BID         |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BUSER       |   in|    1|       m_axi|                              gmem3|       pointer|
|a                       |   in|   64|     ap_none|                                  a|        scalar|
|b                       |   in|   64|     ap_none|                                  b|        scalar|
|op                      |   in|   64|     ap_none|                                 op|        scalar|
|data_a_address0         |  out|    6|   ap_memory|                             data_a|         array|
|data_a_ce0              |  out|    1|   ap_memory|                             data_a|         array|
|data_a_we0              |  out|    1|   ap_memory|                             data_a|         array|
|data_a_d0               |  out|   32|   ap_memory|                             data_a|         array|
|data_b_address0         |  out|    6|   ap_memory|                             data_b|         array|
|data_b_ce0              |  out|    1|   ap_memory|                             data_b|         array|
|data_b_we0              |  out|    1|   ap_memory|                             data_b|         array|
|data_b_d0               |  out|   32|   ap_memory|                             data_b|         array|
|ALU_operation_address0  |  out|    6|   ap_memory|                      ALU_operation|         array|
|ALU_operation_ce0       |  out|    1|   ap_memory|                      ALU_operation|         array|
|ALU_operation_we0       |  out|    1|   ap_memory|                      ALU_operation|         array|
|ALU_operation_d0        |  out|   32|   ap_memory|                      ALU_operation|         array|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 14 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op"   --->   Operation 18 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 19 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 20 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln28 = store i6 0, i6 %i_2" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 21 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i6 %i_2" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln28 = icmp_eq  i6 %i, i6 50" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 27 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln28 = add i6 %i, i6 1" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 28 'add' 'add_ln28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc38.i.split, void %selecf.exit.loopexit.exitStub" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 29 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 30 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %shl_ln2" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 31 'zext' 'zext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %zext_ln30, i64 %a_read" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 32 'add' 'add_ln30' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 33 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln3" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 34 'sext' 'sext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln30" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 35 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln31 = add i64 %zext_ln30, i64 %b_read" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 36 'add' 'add_ln31' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 37 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln4" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 38 'sext' 'sext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln31" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 39 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.52ns)   --->   "%add_ln32 = add i64 %zext_ln30, i64 %op_read" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 40 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32 2, i32 63" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 41 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln5" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 42 'sext' 'sext_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln32" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 43 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln28 = store i6 %add_ln28, i6 %i_2" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 44 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 45 [8/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 45 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [8/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 46 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 47 [8/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 47 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [7/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 48 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 49 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 50 [7/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 50 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 51 [6/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 51 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 52 [6/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 52 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 53 [6/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 53 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 54 [5/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 54 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 55 [5/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 55 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 56 [5/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 56 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 57 [4/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 57 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 58 [4/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 58 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 59 [4/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 59 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [3/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 60 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 61 [3/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 61 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 62 [3/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 62 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [2/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 63 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [2/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 64 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [2/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 65 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/8] (7.30ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 66 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 67 [1/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 67 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 68 [1/8] (7.30ns)   --->   "%gmem3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 68 'readreq' 'gmem3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 69 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem0_addr" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 69 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 70 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem1_addr" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 70 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 71 [1/1] (7.30ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem3_addr" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 71 'read' 'gmem3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %i" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 72 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 73 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 75 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%data_a_addr_1 = getelementptr i32 %data_a, i64 0, i64 %zext_ln28" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 76 'getelementptr' 'data_a_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %gmem0_addr_read, i6 %data_a_addr_1" [HLS/core.c:30->HLS/core.c:123]   --->   Operation 77 'store' 'store_ln30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%data_b_addr_1 = getelementptr i32 %data_b, i64 0, i64 %zext_ln28" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 78 'getelementptr' 'data_b_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %gmem1_addr_read, i6 %data_b_addr_1" [HLS/core.c:31->HLS/core.c:123]   --->   Operation 79 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln28" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 80 'getelementptr' 'ALU_operation_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %gmem3_addr_read, i6 %ALU_operation_addr" [HLS/core.c:32->HLS/core.c:123]   --->   Operation 81 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc38.i" [HLS/core.c:28->HLS/core.c:123]   --->   Operation 82 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ALU_operation]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                    (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
op_read                (read             ) [ 000000000000]
b_read                 (read             ) [ 000000000000]
a_read                 (read             ) [ 000000000000]
store_ln28             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i                      (load             ) [ 011111111111]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
icmp_ln28              (icmp             ) [ 011111111110]
add_ln28               (add              ) [ 000000000000]
br_ln28                (br               ) [ 000000000000]
shl_ln2                (bitconcatenate   ) [ 000000000000]
zext_ln30              (zext             ) [ 000000000000]
add_ln30               (add              ) [ 000000000000]
trunc_ln3              (partselect       ) [ 000000000000]
sext_ln30              (sext             ) [ 000000000000]
gmem0_addr             (getelementptr    ) [ 011111111110]
add_ln31               (add              ) [ 000000000000]
trunc_ln4              (partselect       ) [ 000000000000]
sext_ln31              (sext             ) [ 000000000000]
gmem1_addr             (getelementptr    ) [ 011111111110]
add_ln32               (add              ) [ 000000000000]
trunc_ln5              (partselect       ) [ 000000000000]
sext_ln32              (sext             ) [ 000000000000]
gmem3_addr             (getelementptr    ) [ 011111111110]
store_ln28             (store            ) [ 000000000000]
gmem0_load_1_req       (readreq          ) [ 000000000000]
gmem1_load_1_req       (readreq          ) [ 000000000000]
gmem3_load_1_req       (readreq          ) [ 000000000000]
gmem0_addr_read        (read             ) [ 010000000001]
gmem1_addr_read        (read             ) [ 010000000001]
gmem3_addr_read        (read             ) [ 010000000001]
zext_ln28              (zext             ) [ 000000000000]
specpipeline_ln28      (specpipeline     ) [ 000000000000]
speclooptripcount_ln28 (speclooptripcount) [ 000000000000]
specloopname_ln28      (specloopname     ) [ 000000000000]
data_a_addr_1          (getelementptr    ) [ 000000000000]
store_ln30             (store            ) [ 000000000000]
data_b_addr_1          (getelementptr    ) [ 000000000000]
store_ln31             (store            ) [ 000000000000]
ALU_operation_addr     (getelementptr    ) [ 000000000000]
store_ln32             (store            ) [ 000000000000]
br_ln28                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="op">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_a">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ALU_operation">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="op_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_load_1_req/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_readreq_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_1_req/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem3_load_1_req/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="gmem0_addr_read_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="9"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="gmem1_addr_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="9"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gmem3_addr_read_read_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="9"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_a_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_a_addr_1/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln30_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="data_b_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_b_addr_1/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln31_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ALU_operation_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ALU_operation_addr/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln32_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln28_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln28_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln28_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln30_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln30_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="62" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="7" slack="0"/>
<pin id="218" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln30_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="62" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="gmem0_addr_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln31_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="62" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="0" index="3" bw="7" slack="0"/>
<pin id="244" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln31_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="62" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="gmem1_addr_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln32_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="62" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="7" slack="0"/>
<pin id="270" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln32_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="62" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="gmem3_addr_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln28_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln28_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="10"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/11 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="10"/>
<pin id="305" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln28_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="9"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="312" class="1005" name="gmem0_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="gmem1_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="gmem3_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="gmem0_addr_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="gmem1_addr_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="gmem3_addr_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="76" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="180" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="94" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="203" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="88" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="203" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="82" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="189" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="299"><net_src comp="78" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="306"><net_src comp="180" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="311"><net_src comp="183" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="227" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="321"><net_src comp="253" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="327"><net_src comp="279" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="333"><net_src comp="121" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="338"><net_src comp="126" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="343"><net_src comp="131" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="169" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: gmem1 | {}
	Port: gmem0 | {}
	Port: data_a | {11 }
	Port: data_b | {11 }
	Port: ALU_operation | {11 }
 - Input state : 
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : gmem3 | {2 3 4 5 6 7 8 9 10 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : gmem1 | {2 3 4 5 6 7 8 9 10 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : a | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : b | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : op | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : data_a | {}
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : data_b | {}
	Port: dec_MIMD_Pipeline_VITIS_LOOP_28_3 : ALU_operation | {}
  - Chain level:
	State 1
		store_ln28 : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		shl_ln2 : 2
		zext_ln30 : 3
		add_ln30 : 4
		trunc_ln3 : 5
		sext_ln30 : 6
		gmem0_addr : 7
		add_ln31 : 4
		trunc_ln4 : 5
		sext_ln31 : 6
		gmem1_addr : 7
		add_ln32 : 4
		trunc_ln5 : 5
		sext_ln32 : 6
		gmem3_addr : 7
		store_ln28 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		data_a_addr_1 : 1
		store_ln30 : 2
		data_b_addr_1 : 1
		store_ln31 : 2
		ALU_operation_addr : 1
		store_ln32 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln28_fu_189       |    0    |    14   |
|    add   |       add_ln30_fu_207       |    0    |    71   |
|          |       add_ln31_fu_233       |    0    |    71   |
|          |       add_ln32_fu_259       |    0    |    71   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln28_fu_183      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |      op_read_read_fu_82     |    0    |    0    |
|          |      b_read_read_fu_88      |    0    |    0    |
|   read   |      a_read_read_fu_94      |    0    |    0    |
|          | gmem0_addr_read_read_fu_121 |    0    |    0    |
|          | gmem1_addr_read_read_fu_126 |    0    |    0    |
|          | gmem3_addr_read_read_fu_131 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      grp_readreq_fu_100     |    0    |    0    |
|  readreq |      grp_readreq_fu_107     |    0    |    0    |
|          |      grp_readreq_fu_114     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln2_fu_195       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln30_fu_203      |    0    |    0    |
|          |       zext_ln28_fu_290      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       trunc_ln3_fu_213      |    0    |    0    |
|partselect|       trunc_ln4_fu_239      |    0    |    0    |
|          |       trunc_ln5_fu_265      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       sext_ln30_fu_223      |    0    |    0    |
|   sext   |       sext_ln31_fu_249      |    0    |    0    |
|          |       sext_ln32_fu_275      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   241   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_330|   32   |
|   gmem0_addr_reg_312  |   32   |
|gmem1_addr_read_reg_335|   32   |
|   gmem1_addr_reg_318  |   32   |
|gmem3_addr_read_reg_340|   32   |
|   gmem3_addr_reg_324  |   32   |
|      i_2_reg_296      |    6   |
|       i_reg_303       |    6   |
|   icmp_ln28_reg_308   |    1   |
+-----------------------+--------+
|         Total         |   205  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   241  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   205  |    -   |
+-----------+--------+--------+
|   Total   |   205  |   241  |
+-----------+--------+--------+
