TimeQuest Timing Analyzer report for zxgate
Fri Nov 20 11:55:35 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk50'
 13. Slow Model Setup: 'clock'
 14. Slow Model Setup: 'phi'
 15. Slow Model Hold: 'clk50'
 16. Slow Model Hold: 'clock'
 17. Slow Model Hold: 'phi'
 18. Slow Model Recovery: 'phi'
 19. Slow Model Removal: 'phi'
 20. Slow Model Minimum Pulse Width: 'clk50'
 21. Slow Model Minimum Pulse Width: 'clock'
 22. Slow Model Minimum Pulse Width: 'phi'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clk50'
 37. Fast Model Setup: 'clock'
 38. Fast Model Setup: 'phi'
 39. Fast Model Hold: 'phi'
 40. Fast Model Hold: 'clk50'
 41. Fast Model Hold: 'clock'
 42. Fast Model Recovery: 'phi'
 43. Fast Model Removal: 'phi'
 44. Fast Model Minimum Pulse Width: 'clk50'
 45. Fast Model Minimum Pulse Width: 'clock'
 46. Fast Model Minimum Pulse Width: 'phi'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; zxgate                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; zxgate.sdc    ; OK     ; Fri Nov 20 11:55:34 2015 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+
; Clock Name ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source   ; Targets                               ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+
; clk50      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;          ; { clk50 }                             ;
; clock      ; Generated ; 140.000 ; 7.14 MHz  ; 0.000 ; 70.000  ;            ; 7         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; clk50    ; { div50[2] }                          ;
; phi        ; Generated ; 280.000 ; 3.57 MHz  ; 0.000 ; 140.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock  ; div50[2] ; { top:c_top|res_clk:c_res_clk|i_phi } ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 30.3 MHz   ; 30.3 MHz        ; phi        ;                                                       ;
; 244.2 MHz  ; 163.03 MHz      ; clk50      ; limit due to high minimum pulse width violation (tch) ;
; 544.96 MHz ; 402.58 MHz      ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk50 ; 6.943   ; 0.000         ;
; clock ; 127.198 ; 0.000         ;
; phi   ; 129.591 ; 0.000         ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk50 ; 0.499 ; 0.000         ;
; clock ; 0.499 ; 0.000         ;
; phi   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; phi   ; 275.338 ; 0.000         ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; phi   ; 1.358 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clk50 ; 6.933   ; 0.000                ;
; clock ; 68.758  ; 0.000                ;
; phi   ; 137.223 ; 0.000                ;
+-------+---------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 6.943  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|ibank                                                                                                                                         ; clock        ; clk50       ; 10.000       ; -0.304     ; 3.097      ;
; 8.487  ; div50[2]                                                                                                                                                      ; div50[0]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.553      ;
; 8.496  ; div50[2]                                                                                                                                                      ; div50[2]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.544      ;
; 8.530  ; div50[2]                                                                                                                                                      ; div50[1]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.510      ;
; 9.831  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -5.411     ; 4.712      ;
; 9.831  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -5.411     ; 4.712      ;
; 9.831  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -5.411     ; 4.712      ;
; 9.898  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -5.406     ; 4.650      ;
; 9.898  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -5.406     ; 4.650      ;
; 9.898  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -5.406     ; 4.650      ;
; 10.000 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -5.411     ; 4.543      ;
; 10.000 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -5.411     ; 4.543      ;
; 10.000 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -5.411     ; 4.543      ;
; 10.067 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -5.406     ; 4.481      ;
; 10.067 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -5.406     ; 4.481      ;
; 10.067 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -5.406     ; 4.481      ;
; 10.313 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -5.526     ; 4.201      ;
; 10.473 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -5.388     ; 4.093      ;
; 10.473 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -5.388     ; 4.093      ;
; 10.473 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -5.388     ; 4.093      ;
; 10.482 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -5.526     ; 4.032      ;
; 10.540 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -5.383     ; 4.031      ;
; 10.540 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -5.383     ; 4.031      ;
; 10.540 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -5.383     ; 4.031      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 10.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.538      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.255 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.235      ;
; 11.257 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -5.550     ; 3.233      ;
; 11.560 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -5.550     ; 2.930      ;
; 12.139 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -5.550     ; 2.351      ;
; 12.308 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -5.550     ; 2.182      ;
; 13.165 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -2.450     ; 4.339      ;
; 13.165 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -2.450     ; 4.339      ;
; 13.165 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -2.450     ; 4.339      ;
; 13.232 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -2.445     ; 4.277      ;
; 13.232 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -2.445     ; 4.277      ;
; 13.232 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -2.445     ; 4.277      ;
; 15.905 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                     ; clk50        ; clk50       ; 20.000       ; 0.024      ; 4.159      ;
; 15.905 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                     ; clk50        ; clk50       ; 20.000       ; 0.024      ; 4.159      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 127.198 ; T80s:c_Z80|T80:u0|A[15]                                                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.957     ; 9.885      ;
; 127.282 ; T80s:c_Z80|T80:u0|A[15]                                                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.957     ; 9.801      ;
; 127.477 ; T80s:c_Z80|T80:u0|A[15]                                                                                        ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -2.957     ; 9.606      ;
; 127.510 ; T80s:c_Z80|T80:u0|A[15]                                                                                        ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.957     ; 9.573      ;
; 127.512 ; T80s:c_Z80|T80:u0|A[15]                                                                                        ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.957     ; 9.571      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.614 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -3.034     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.620 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -3.028     ; 9.392      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.700 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.054     ; 9.286      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.733 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.071     ; 9.236      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 127.982 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -3.053     ; 9.005      ;
; 128.002 ; T80s:c_Z80|T80:u0|A[14]                                                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.957     ; 9.081      ;
; 128.086 ; T80s:c_Z80|T80:u0|A[14]                                                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.957     ; 8.997      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.112 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.053     ; 8.875      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.118 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.046     ; 8.876      ;
; 128.154 ; T80s:c_Z80|T80:u0|A[13]                                                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.942     ; 8.944      ;
; 128.238 ; T80s:c_Z80|T80:u0|A[13]                                                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.942     ; 8.860      ;
; 128.281 ; T80s:c_Z80|T80:u0|A[14]                                                                                        ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -2.957     ; 8.802      ;
; 128.314 ; T80s:c_Z80|T80:u0|A[14]                                                                                        ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.957     ; 8.769      ;
; 128.316 ; T80s:c_Z80|T80:u0|A[14]                                                                                        ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.957     ; 8.767      ;
; 128.319 ; T80s:c_Z80|T80:u0|A[15]                                                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.957     ; 8.764      ;
; 128.338 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -3.050     ; 8.652      ;
; 128.338 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -3.050     ; 8.652      ;
; 128.338 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -3.050     ; 8.652      ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'phi'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.591 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.104     ; 10.345     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
; 129.624 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.121     ; 10.295     ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; div50[0]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; div50[1]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|ibank                                                                                                                 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.760 ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.066      ;
; 0.761 ; div50[0]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.067      ;
; 0.768 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.074      ;
; 0.772 ; div50[1]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; div50[1]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.079      ;
; 0.773 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.079      ;
; 0.774 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.080      ;
; 0.775 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.081      ;
; 0.776 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.082      ;
; 0.777 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.083      ;
; 0.915 ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.221      ;
; 0.926 ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.232      ;
; 0.940 ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.246      ;
; 0.956 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.262      ;
; 1.028 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.392      ;
; 1.029 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.393      ;
; 1.035 ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.399      ;
; 1.039 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.403      ;
; 1.041 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.405      ;
; 1.043 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.407      ;
; 1.106 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.412      ;
; 1.129 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.435      ;
; 1.154 ; div50[0]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.460      ;
; 1.163 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.469      ;
; 1.170 ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.476      ;
; 1.177 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.483      ;
; 1.190 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.496      ;
; 1.195 ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.501      ;
; 1.198 ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.504      ;
; 1.199 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.505      ;
; 1.199 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.505      ;
; 1.202 ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.508      ;
; 1.204 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.510      ;
; 1.204 ; div50[2]                                                                                                                             ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.510      ;
; 1.224 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; DBLSCAN:scan2x|vsync_in_t1                                                                                                           ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; DBLSCAN:scan2x|hpos_i[8]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.535      ;
; 1.235 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.541      ;
; 1.238 ; div50[2]                                                                                                                             ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.544      ;
; 1.239 ; DBLSCAN:scan2x|ohs_t1                                                                                                                ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.545      ;
; 1.245 ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.551      ;
; 1.247 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.553      ;
; 1.247 ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.553      ;
; 1.247 ; div50[2]                                                                                                                             ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.553      ;
; 1.248 ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.554      ;
; 1.253 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.559      ;
; 1.399 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.763      ;
; 1.409 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.773      ;
; 1.412 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.776      ;
; 1.432 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.102      ; 1.801      ;
; 1.436 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.102      ; 1.805      ;
; 1.443 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.102      ; 1.812      ;
; 1.444 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.102      ; 1.813      ;
; 1.445 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.102      ; 1.814      ;
; 1.525 ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.831      ;
; 1.635 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.941      ;
; 1.642 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.948      ;
; 1.655 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6] ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; -0.077     ; 1.884      ;
; 1.656 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.962      ;
; 1.668 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.974      ;
; 1.678 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.984      ;
; 1.678 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.984      ;
; 1.704 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.010      ;
; 1.705 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.012      ;
; 1.715 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.021      ;
; 1.727 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.033      ;
; 1.728 ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.034      ;
; 1.733 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.039      ;
; 1.741 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.048      ;
; 1.751 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.159      ; 2.177      ;
; 1.754 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.060      ;
; 1.755 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.159      ; 2.181      ;
; 1.756 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.164      ; 2.187      ;
; 1.759 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.159      ; 2.185      ;
; 1.764 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.070      ;
; 1.764 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.070      ;
; 1.765 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.159      ; 2.191      ;
; 1.766 ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.072      ;
; 1.768 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.164      ; 2.199      ;
; 1.770 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.164      ; 2.201      ;
; 1.774 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.159      ; 2.200      ;
; 1.775 ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.159      ; 2.201      ;
; 1.776 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.164      ; 2.207      ;
; 1.788 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.164      ; 2.219      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|row_count[2]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_read     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.304     ; 0.805      ;
; 0.745 ; top:c_top|video81:c_video81|video_pixel[3]                                                    ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.749 ; top:c_top|video81:c_video81|video_pixel[6]                                                    ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; top:c_top|video81:c_video81|video_pixel[1]                                                    ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.802 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.108      ;
; 0.802 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.108      ;
; 0.918 ; top:c_top|video81:c_video81|video_pixel[4]                                                    ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.224      ;
; 0.920 ; top:c_top|video81:c_video81|video_pixel[2]                                                    ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.226      ;
; 1.057 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.363      ;
; 1.058 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.364      ;
; 1.202 ; top:c_top|video81:c_video81|video_pixel[5]                                                    ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.508      ;
; 1.203 ; top:c_top|video81:c_video81|video_pixel[0]                                                    ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.509      ;
; 1.221 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.527      ;
; 1.228 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.534      ;
; 1.228 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.534      ;
; 1.228 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.534      ;
; 1.228 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.534      ;
; 1.229 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.535      ;
; 1.431 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.737      ;
; 1.493 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.799      ;
; 1.493 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.799      ;
; 1.569 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.875      ;
; 3.701 ; top:c_top|video81:c_video81|faking                                                            ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.955     ; 1.052      ;
; 4.498 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.950     ; 1.854      ;
; 4.502 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.950     ; 1.858      ;
; 4.744 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.940     ; 2.110      ;
; 4.823 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -2.959     ; 2.170      ;
; 4.933 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.950     ; 2.289      ;
; 4.965 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.950     ; 2.321      ;
; 4.972 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.950     ; 2.328      ;
; 4.977 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.950     ; 2.333      ;
; 4.977 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.950     ; 2.333      ;
; 5.239 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -2.959     ; 2.586      ;
; 5.240 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.950     ; 2.596      ;
; 5.473 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.943     ; 2.836      ;
; 5.817 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -2.959     ; 3.164      ;
; 5.817 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -2.959     ; 3.164      ;
; 5.890 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.954     ; 3.242      ;
; 6.157 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.954     ; 3.509      ;
; 6.233 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -2.959     ; 3.580      ;
; 6.233 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -2.959     ; 3.580      ;
; 6.644 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -2.959     ; 3.991      ;
; 6.813 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -2.959     ; 4.160      ;
; 6.935 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.954     ; 4.287      ;
; 7.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.954     ; 4.581      ;
; 7.246 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.360     ; 6.192      ;
; 7.649 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.360     ; 6.595      ;
; 7.668 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.017      ;
; 7.765 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.360     ; 6.711      ;
; 7.806 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.954     ; 5.158      ;
; 7.905 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.954     ; 5.257      ;
; 7.951 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.954     ; 5.303      ;
; 7.976 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.325      ;
; 8.054 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.403      ;
; 8.071 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.420      ;
; 8.187 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.536      ;
; 8.363 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.954     ; 5.715      ;
; 8.379 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.728      ;
; 8.457 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.806      ;
; 8.499 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.848      ;
; 8.573 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.957     ; 5.922      ;
; 8.595 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.943     ; 5.958      ;
; 8.652 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.942     ; 6.016      ;
; 8.660 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.949     ; 6.017      ;
; 8.738 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.938     ; 6.106      ;
; 8.868 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.360     ; 7.814      ;
; 8.870 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.360     ; 7.816      ;
; 8.903 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.360     ; 7.849      ;
; 8.998 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.943     ; 6.361      ;
; 9.055 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.942     ; 6.419      ;
; 9.063 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.949     ; 6.420      ;
; 9.098 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.360     ; 8.044      ;
; 9.114 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.943     ; 6.477      ;
; 9.141 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.938     ; 6.509      ;
; 9.170 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.942     ; 6.534      ;
; 9.179 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.949     ; 6.536      ;
; 9.182 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.360     ; 8.128      ;
; 9.257 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.938     ; 6.625      ;
; 9.290 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.639      ;
; 9.292 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.641      ;
; 9.319 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.940     ; 6.685      ;
; 9.325 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.674      ;
; 9.520 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.869      ;
; 9.587 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.936      ;
; 9.598 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.947      ;
; 9.600 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.949      ;
; 9.604 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.953      ;
; 9.633 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.957     ; 6.982      ;
; 9.676 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.957     ; 7.025      ;
; 9.678 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.957     ; 7.027      ;
; 9.711 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.957     ; 7.060      ;
; 9.722 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.940     ; 7.088      ;
; 9.828 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.957     ; 7.177      ;
; 9.837 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.940     ; 7.203      ;
; 9.906 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.957     ; 7.255      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'phi'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TState[2]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|XY_Ind                                ; T80s:c_Z80|T80:u0|XY_Ind                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|Alternate                             ; T80s:c_Z80|T80:u0|Alternate                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|PC[0]                                 ; T80s:c_Z80|T80:u0|PC[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|R[7]                                  ; T80s:c_Z80|T80:u0|R[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt[0]                                                  ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt[1]                                                  ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|BTR_r                                 ; T80s:c_Z80|T80:u0|BTR_r                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|ISet[0]                               ; T80s:c_Z80|T80:u0|ISet[0]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|TState[1]                             ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|NMI_s                                 ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|ISet[1]                               ; T80s:c_Z80|T80:u0|ISet[1]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TState[0]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|modes97:c_modes97|mode_v_inv                  ; top:c_top|modes97:c_modes97|mode_v_inv                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|faking                      ; top:c_top|video81:c_video81|faking                                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; top:c_top|video81:c_video81|line_cnt[7]                 ; top:c_top|video81:c_video81|line_cnt[7]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.047      ;
; 0.747 ; T80s:c_Z80|T80:u0|ACC[6]                                ; T80s:c_Z80|T80:u0|Ap[6]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; T80s:c_Z80|T80:u0|Ap[3]                                 ; T80s:c_Z80|T80:u0|ACC[3]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.053      ;
; 0.749 ; T80s:c_Z80|T80:u0|ACC[5]                                ; T80s:c_Z80|T80:u0|Ap[5]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 1.056      ;
; 0.752 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; T80s:c_Z80|T80:u0|A[6]                                  ; T80s:c_Z80|T80:u0|INT_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; cnt[0]                                                  ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; cnt[1]                                                  ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; cnt[1]                                                  ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.060      ;
; 0.756 ; T80s:c_Z80|T80:u0|NMI_s                                 ; T80s:c_Z80|T80:u0|NMICycle                                                                                    ; phi          ; phi         ; 0.000        ; 0.000      ; 1.062      ;
; 0.758 ; T80s:c_Z80|T80:u0|NMI_s                                 ; T80s:c_Z80|T80:u0|IntCycle                                                                                    ; phi          ; phi         ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]      ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 1.065      ;
; 0.762 ; T80s:c_Z80|T80:u0|ACC[2]                                ; T80s:c_Z80|T80:u0|Ap[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.068      ;
; 0.764 ; T80s:c_Z80|T80:u0|ACC[3]                                ; T80s:c_Z80|T80:u0|Ap[3]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.070      ;
; 0.766 ; T80s:c_Z80|T80:u0|ACC[0]                                ; T80s:c_Z80|T80:u0|Ap[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.072      ;
; 0.767 ; T80s:c_Z80|T80:u0|ACC[7]                                ; T80s:c_Z80|T80:u0|Ap[7]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.073      ;
; 0.768 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.074      ;
; 0.772 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 1.078      ;
; 0.772 ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.079      ;
; 0.783 ; T80s:c_Z80|T80:u0|MCycle[0]                             ; T80s:c_Z80|T80:u0|Pre_XY_F_M[0]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.089      ;
; 0.784 ; T80s:c_Z80|T80:u0|ACC[4]                                ; T80s:c_Z80|T80:u0|Ap[4]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.090      ;
; 0.786 ; T80s:c_Z80|T80:u0|MCycle[2]                             ; T80s:c_Z80|T80:u0|Pre_XY_F_M[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.092      ;
; 0.836 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[11]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.142      ;
; 0.840 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[8]                                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.146      ;
; 0.889 ; T80s:c_Z80|T80:u0|DO[7]                                 ; top:c_top|modes97:c_modes97|mode_reset                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.195      ;
; 0.901 ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 3.052      ; 4.220      ;
; 0.916 ; T80s:c_Z80|T80:u0|Ap[2]                                 ; T80s:c_Z80|T80:u0|ACC[2]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.222      ;
; 0.924 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 1.230      ;
; 0.925 ; T80s:c_Z80|T80:u0|Ap[5]                                 ; T80s:c_Z80|T80:u0|ACC[5]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.231      ;
; 0.926 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.232      ;
; 0.929 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.235      ;
; 0.929 ; T80s:c_Z80|T80:u0|Ap[6]                                 ; T80s:c_Z80|T80:u0|ACC[6]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.235      ;
; 0.932 ; T80s:c_Z80|T80:u0|F[2]                                  ; T80s:c_Z80|T80:u0|Fp[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.238      ;
; 0.941 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 3.052      ; 4.260      ;
; 0.948 ; T80s:c_Z80|T80:u0|F[4]                                  ; T80s:c_Z80|T80:u0|Fp[4]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.254      ;
; 0.963 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.269      ;
; 0.963 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.269      ;
; 0.963 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.269      ;
; 0.966 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.272      ;
; 0.967 ; T80s:c_Z80|T80:u0|F[0]                                  ; T80s:c_Z80|T80:u0|Fp[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.273      ;
; 1.027 ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TmpAddr[15]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.333      ;
; 1.027 ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TmpAddr[10]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.333      ;
; 1.036 ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TmpAddr[12]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.342      ;
; 1.038 ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TmpAddr[9]                                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.344      ;
; 1.041 ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TmpAddr[13]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.347      ;
; 1.041 ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TmpAddr[14]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.347      ;
; 1.053 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.359      ;
; 1.088 ; T80s:c_Z80|T80:u0|I[7]                                  ; T80s:c_Z80|T80:u0|A[15]                                                                                       ; phi          ; phi         ; 0.000        ; 0.001      ; 1.395      ;
; 1.088 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][0]                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 1.394      ;
; 1.091 ; T80s:c_Z80|T80:u0|ACC[5]                                ; T80s:c_Z80|T80:u0|I[5]                                                                                        ; phi          ; phi         ; 0.000        ; -0.002     ; 1.395      ;
; 1.103 ; cnt[0]                                                  ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.409      ;
; 1.125 ; T80s:c_Z80|T80:u0|Ap[0]                                 ; T80s:c_Z80|T80:u0|ACC[0]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.431      ;
; 1.144 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[9]                                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.450      ;
; 1.146 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[12]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.452      ;
; 1.146 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[13]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.452      ;
; 1.146 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[14]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.452      ;
; 1.152 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[15]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.458      ;
; 1.152 ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TmpAddr[10]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.458      ;
; 1.166 ; T80s:c_Z80|T80:u0|Ap[1]                                 ; T80s:c_Z80|T80:u0|ACC[1]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; T80s:c_Z80|T80:u0|Ap[7]                                 ; T80s:c_Z80|T80:u0|ACC[7]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.473      ;
; 1.170 ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.476      ;
; 1.170 ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.476      ;
; 1.174 ; T80s:c_Z80|T80:u0|OldNMI_n                              ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.480      ;
; 1.178 ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.484      ;
; 1.182 ; T80s:c_Z80|T80:u0|R[0]                                  ; T80s:c_Z80|T80:u0|R[0]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; top:c_top|video81:c_video81|line_cnt[3]                 ; top:c_top|video81:c_video81|line_cnt[3]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.488      ;
; 1.183 ; top:c_top|video81:c_video81|line_cnt[5]                 ; top:c_top|video81:c_video81|line_cnt[5]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.489      ;
; 1.185 ; T80s:c_Z80|T80:u0|R[5]                                  ; T80s:c_Z80|T80:u0|R[5]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.491      ;
; 1.189 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.495      ;
; 1.190 ; T80s:c_Z80|T80:u0|R[2]                                  ; T80s:c_Z80|T80:u0|R[2]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.496      ;
; 1.196 ; top:c_top|video81:c_video81|line_cnt[1]                 ; top:c_top|video81:c_video81|line_cnt[1]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.502      ;
; 1.199 ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]      ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.505      ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'phi'                                                                                                                                                 ;
+---------+--------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.338 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received   ; phi          ; phi         ; 280.000      ; 0.004      ; 4.706      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.431 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.626      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.587 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received   ; phi          ; phi         ; 280.000      ; 0.004      ; 4.457      ;
; 275.595 ; s_n_reset                            ; T80s:c_Z80|IORQ_n                                   ; phi          ; phi         ; 280.000      ; -1.567     ; 2.878      ;
; 275.595 ; s_n_reset                            ; T80s:c_Z80|WR_n                                     ; phi          ; phi         ; 280.000      ; -1.567     ; 2.878      ;
; 275.595 ; s_n_reset                            ; T80s:c_Z80|RD_n                                     ; phi          ; phi         ; 280.000      ; -1.567     ; 2.878      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]  ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]        ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]        ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]        ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]        ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]       ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]       ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]       ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.642 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]       ; phi          ; phi         ; 280.000      ; 0.003      ; 4.401      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.650 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]       ; phi          ; phi         ; 280.000      ; 0.004      ; 4.394      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]       ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]       ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]        ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]        ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]        ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]        ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]        ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]       ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]       ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]       ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]       ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.653 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]        ; phi          ; phi         ; 280.000      ; 0.001      ; 4.388      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.680 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.377      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.742 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received   ; phi          ; phi         ; 280.000      ; 0.004      ; 4.302      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.835 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]  ; phi          ; phi         ; 280.000      ; 0.017      ; 4.222      ;
; 275.851 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][4]  ; phi          ; phi         ; 280.000      ; 0.023      ; 4.212      ;
; 275.891 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]  ; phi          ; phi         ; 280.000      ; 0.003      ; 4.152      ;
; 275.891 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; phi          ; phi         ; 280.000      ; 0.003      ; 4.152      ;
; 275.891 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; phi          ; phi         ; 280.000      ; 0.003      ; 4.152      ;
; 275.891 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; phi          ; phi         ; 280.000      ; 0.003      ; 4.152      ;
; 275.891 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]        ; phi          ; phi         ; 280.000      ; 0.003      ; 4.152      ;
; 275.891 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]        ; phi          ; phi         ; 280.000      ; 0.003      ; 4.152      ;
+---------+--------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'phi'                                                                                                                                   ;
+-------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.358 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_rom0  ; phi          ; phi         ; 0.000        ; 0.000      ; 1.664      ;
; 2.524 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_chr13 ; phi          ; phi         ; 0.000        ; 0.019      ; 2.849      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Pre_XY_F_M[2]        ; phi          ; phi         ; 0.000        ; 0.011      ; 2.873      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TState[2]            ; phi          ; phi         ; 0.000        ; 0.044      ; 2.906      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[7]                   ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[0]                   ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|RFSH_n               ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[2]     ; phi          ; phi         ; 0.000        ; -0.001     ; 2.861      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[3]     ; phi          ; phi         ; 0.000        ; -0.001     ; 2.861      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[1]     ; phi          ; phi         ; 0.000        ; -0.001     ; 2.861      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[1]          ; phi          ; phi         ; 0.000        ; 0.010      ; 2.872      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[0]          ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[2]          ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[3]          ; phi          ; phi         ; 0.000        ; 0.031      ; 2.893      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[4]     ; phi          ; phi         ; 0.000        ; -0.001     ; 2.861      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Save_ALU_r           ; phi          ; phi         ; 0.000        ; 0.010      ; 2.872      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_Ind               ; phi          ; phi         ; 0.000        ; 0.023      ; 2.885      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_State[1]          ; phi          ; phi         ; 0.000        ; 0.007      ; 2.869      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_State[0]          ; phi          ; phi         ; 0.000        ; 0.007      ; 2.869      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Alternate            ; phi          ; phi         ; 0.000        ; 0.010      ; 2.872      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[6]                ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[0]                ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[0]                 ; phi          ; phi         ; 0.000        ; 0.029      ; 2.891      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[0]                ; phi          ; phi         ; 0.000        ; 0.024      ; 2.886      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[2]                   ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[2]                ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[2]                 ; phi          ; phi         ; 0.000        ; 0.029      ; 2.891      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[2]                 ; phi          ; phi         ; 0.000        ; 0.020      ; 2.882      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[2]               ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|MCycles[2]           ; phi          ; phi         ; 0.000        ; 0.010      ; 2.872      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|MCycles[1]           ; phi          ; phi         ; 0.000        ; 0.021      ; 2.883      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|IStatus[1]           ; phi          ; phi         ; 0.000        ; 0.021      ; 2.883      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|IStatus[0]           ; phi          ; phi         ; 0.000        ; 0.021      ; 2.883      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[3]                   ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[3]           ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[0]           ; phi          ; phi         ; 0.000        ; 0.017      ; 2.879      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Halt_FF              ; phi          ; phi         ; 0.000        ; 0.016      ; 2.878      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[0]                ; phi          ; phi         ; 0.000        ; -0.001     ; 2.861      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[2]           ; phi          ; phi         ; 0.000        ; 0.017      ; 2.879      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[2]                ; phi          ; phi         ; 0.000        ; 0.041      ; 2.903      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[3]                ; phi          ; phi         ; 0.000        ; 0.041      ; 2.903      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Fp[3]                ; phi          ; phi         ; 0.000        ; 0.009      ; 2.871      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[3]                ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[3]                 ; phi          ; phi         ; 0.000        ; 0.029      ; 2.891      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[3]                 ; phi          ; phi         ; 0.000        ; 0.020      ; 2.882      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[3]               ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[7]                 ; phi          ; phi         ; 0.000        ; 0.029      ; 2.891      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[7]                 ; phi          ; phi         ; 0.000        ; 0.030      ; 2.892      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[7]                ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[7]               ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[2]                ; phi          ; phi         ; 0.000        ; 0.023      ; 2.885      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[3]                ; phi          ; phi         ; 0.000        ; 0.013      ; 2.875      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[4]                   ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[5]                   ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[5]                ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[5]                 ; phi          ; phi         ; 0.000        ; 0.020      ; 2.882      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[5]                 ; phi          ; phi         ; 0.000        ; 0.020      ; 2.882      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[5]               ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[5]           ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[4]           ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[4]                ; phi          ; phi         ; 0.000        ; 0.038      ; 2.900      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[5]                ; phi          ; phi         ; 0.000        ; 0.041      ; 2.903      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Fp[1]                ; phi          ; phi         ; 0.000        ; 0.009      ; 2.871      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|F[1]                 ; phi          ; phi         ; 0.000        ; 0.009      ; 2.871      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[9]                ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[10]               ; phi          ; phi         ; 0.000        ; 0.023      ; 2.885      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[11]               ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[12]               ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[4]                 ; phi          ; phi         ; 0.000        ; 0.029      ; 2.891      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[4]                 ; phi          ; phi         ; 0.000        ; 0.020      ; 2.882      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[4]                ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[4]               ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Fp[4]                ; phi          ; phi         ; 0.000        ; 0.011      ; 2.873      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|F[4]                 ; phi          ; phi         ; 0.000        ; 0.011      ; 2.873      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[13]               ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[14]               ; phi          ; phi         ; 0.000        ; 0.023      ; 2.885      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[6]                ; phi          ; phi         ; 0.000        ; 0.023      ; 2.885      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Fp[5]                ; phi          ; phi         ; 0.000        ; 0.009      ; 2.871      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|F[5]                 ; phi          ; phi         ; 0.000        ; 0.005      ; 2.867      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[13]          ; phi          ; phi         ; 0.000        ; 0.044      ; 2.906      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[6]           ; phi          ; phi         ; 0.000        ; 0.017      ; 2.879      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[6]                ; phi          ; phi         ; 0.000        ; 0.038      ; 2.900      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[7]           ; phi          ; phi         ; 0.000        ; 0.017      ; 2.879      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[7]                ; phi          ; phi         ; 0.000        ; 0.041      ; 2.903      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[8]           ; phi          ; phi         ; 0.000        ; 0.044      ; 2.906      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[8]                ; phi          ; phi         ; 0.000        ; 0.038      ; 2.900      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[9]           ; phi          ; phi         ; 0.000        ; 0.044      ; 2.906      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[1]                 ; phi          ; phi         ; 0.000        ; 0.020      ; 2.882      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[1]                ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[1]               ; phi          ; phi         ; 0.000        ; 0.022      ; 2.884      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[1]                 ; phi          ; phi         ; 0.000        ; 0.029      ; 2.891      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[9]                ; phi          ; phi         ; 0.000        ; 0.038      ; 2.900      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[11]               ; phi          ; phi         ; 0.000        ; 0.038      ; 2.900      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[12]          ; phi          ; phi         ; 0.000        ; 0.044      ; 2.906      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[12]               ; phi          ; phi         ; 0.000        ; 0.038      ; 2.900      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[13]               ; phi          ; phi         ; 0.000        ; 0.038      ; 2.900      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[5]                ; phi          ; phi         ; 0.000        ; 0.013      ; 2.875      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[4]                ; phi          ; phi         ; 0.000        ; 0.013      ; 2.875      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[7]                ; phi          ; phi         ; 0.000        ; 0.013      ; 2.875      ;
; 2.556 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[15]               ; phi          ; phi         ; 0.000        ; 0.019      ; 2.881      ;
+-------+--------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'phi'                                                                                                                                                            ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 5.331  ; 5.331  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 4.264  ; 4.264  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 4.390  ; 4.390  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 4.339  ; 4.339  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 2.953  ; 2.953  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 3.226  ; 3.226  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 4.318  ; 4.318  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 5.331  ; 5.331  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 4.111  ; 4.111  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 3.768  ; 3.768  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 1.491  ; 1.491  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 2.143  ; 2.143  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 2.535  ; 2.535  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 1.657  ; 1.657  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 1.700  ; 1.700  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 2.670  ; 2.670  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 3.768  ; 3.768  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 1.902  ; 1.902  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.422 ; -0.422 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; -0.271 ; -0.271 ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 1.759  ; 1.759  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 2.428  ; 2.428  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 3.288  ; 3.288  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; -0.168 ; -0.168 ; Fall       ; phi             ;
;  d[1]     ; clk50      ; -0.275 ; -0.275 ; Fall       ; phi             ;
;  d[2]     ; clk50      ; -0.110 ; -0.110 ; Fall       ; phi             ;
;  d[3]     ; clk50      ; -0.874 ; -0.874 ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.705 ; -0.705 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.434 ; -0.434 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 3.288  ; 3.288  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; -0.322 ; -0.322 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -2.687 ; -2.687 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -3.998 ; -3.998 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -4.124 ; -4.124 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -4.073 ; -4.073 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -2.687 ; -2.687 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -2.960 ; -2.960 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -4.052 ; -4.052 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -5.065 ; -5.065 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -3.845 ; -3.845 ; Rise       ; clock           ;
; d[*]      ; clk50      ; -0.351 ; -0.351 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; -0.441 ; -0.441 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; -0.829 ; -0.829 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -1.225 ; -1.225 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; -0.351 ; -0.351 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; -0.465 ; -0.465 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; -1.009 ; -1.009 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -2.122 ; -2.122 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; -0.767 ; -0.767 ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.688  ; 0.688  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.537  ; 0.537  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; -0.113 ; -0.113 ; Rise       ; phi             ;
; v_inv     ; clk50      ; -0.412 ; -0.412 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 1.140  ; 1.140  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.434  ; 0.434  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.541  ; 0.541  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.376  ; 0.376  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 1.140  ; 1.140  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.971  ; 0.971  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.700  ; 0.700  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -2.364 ; -2.364 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.588  ; 0.588  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 7.684  ; 7.684  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 7.688  ; 7.688  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 8.044  ; 8.044  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 7.683  ; 7.683  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 8.043  ; 8.043  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 13.741 ; 13.741 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 13.537 ; 13.537 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 13.459 ; 13.459 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 13.741 ; 13.741 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 20.181 ; 20.181 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 19.885 ; 19.885 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 20.181 ; 20.181 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 19.743 ; 19.743 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 19.464 ; 19.464 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 19.836 ; 19.836 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 19.418 ; 19.418 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 19.777 ; 19.777 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 18.413 ; 18.413 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 19.249 ; 19.249 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 15.907 ; 15.907 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.439 ; 14.439 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 14.247 ; 14.247 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 14.270 ; 14.270 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 17.795 ; 17.795 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 17.463 ; 17.463 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 14.199 ; 14.199 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.545 ; 13.545 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.568 ; 13.568 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 14.199 ; 14.199 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.594 ; 13.594 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.611 ; 13.611 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.545 ; 13.545 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.933 ; 13.933 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.710 ; 13.710 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 11.480 ; 11.480 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 19.262 ; 19.262 ; Rise       ; phi             ;
; we_n      ; clk50      ; 11.840 ; 11.840 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 17.192 ; 17.192 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 17.192 ; 17.192 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 16.811 ; 16.811 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 16.799 ; 16.799 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 16.815 ; 16.815 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 17.142 ; 17.142 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 16.817 ; 16.817 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 16.832 ; 16.832 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 15.295 ; 15.295 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 16.540 ; 16.540 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 7.684  ; 7.684  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 7.688  ; 7.688  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 8.044  ; 8.044  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 7.683  ; 7.683  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 8.043  ; 8.043  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 13.459 ; 13.459 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 13.537 ; 13.537 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 13.459 ; 13.459 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 13.741 ; 13.741 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 13.604 ; 13.604 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 15.167 ; 15.167 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 16.746 ; 16.746 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 15.274 ; 15.274 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 15.033 ; 15.033 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 15.114 ; 15.114 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 14.946 ; 14.946 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 16.038 ; 16.038 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 14.978 ; 14.978 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 15.267 ; 15.267 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 15.907 ; 15.907 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.439 ; 14.439 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 14.247 ; 14.247 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 14.270 ; 14.270 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 13.604 ; 13.604 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 14.318 ; 14.318 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 13.545 ; 13.545 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.545 ; 13.545 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.568 ; 13.568 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 14.199 ; 14.199 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.594 ; 13.594 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.611 ; 13.611 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.545 ; 13.545 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.933 ; 13.933 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.710 ; 13.710 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 11.480 ; 11.480 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 15.908 ; 15.908 ; Rise       ; phi             ;
; we_n      ; clk50      ; 11.840 ; 11.840 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 14.209 ; 14.209 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 17.192 ; 17.192 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 16.811 ; 16.811 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 16.799 ; 16.799 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 16.510 ; 16.510 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 16.862 ; 16.862 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 16.469 ; 16.469 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 16.302 ; 16.302 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 14.209 ; 14.209 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 16.357 ; 16.357 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; d[*]      ; clk50      ; 12.020 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 12.774 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 12.774 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.807 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.020 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.025 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.025 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 12.269 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 12.281 ;      ; Rise       ; phi             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; d[*]      ; clk50      ; 12.020 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 12.774 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 12.774 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.807 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.020 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.025 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.025 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 12.269 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 12.281 ;      ; Rise       ; phi             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 12.020    ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 12.774    ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 12.774    ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.807    ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.020    ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.025    ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.025    ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 12.269    ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 12.281    ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 12.020    ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 12.774    ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 12.774    ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.807    ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.020    ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.025    ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.025    ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 12.269    ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 12.281    ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk50 ; 8.899   ; 0.000         ;
; clock ; 134.910 ; 0.000         ;
; phi   ; 135.910 ; 0.000         ;
+-------+---------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; phi   ; -0.249 ; -1.234        ;
; clk50 ; 0.215  ; 0.000         ;
; clock ; 0.215  ; 0.000         ;
+-------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; phi   ; 277.876 ; 0.000         ;
+-------+---------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; phi   ; 0.593 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clk50 ; 7.873   ; 0.000                ;
; clock ; 69.000  ; 0.000                ;
; phi   ; 138.077 ; 0.000                ;
+-------+---------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 8.899  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|ibank                                                                                                                                         ; clock        ; clk50       ; 10.000       ; -0.142     ; 1.132      ;
; 9.392  ; div50[2]                                                                                                                                                      ; div50[2]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.640      ;
; 9.497  ; div50[2]                                                                                                                                                      ; div50[0]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.535      ;
; 9.499  ; div50[2]                                                                                                                                                      ; div50[1]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.533      ;
; 15.871 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.575     ; 1.553      ;
; 15.871 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.575     ; 1.553      ;
; 15.871 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.575     ; 1.553      ;
; 15.906 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.571     ; 1.522      ;
; 15.906 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.571     ; 1.522      ;
; 15.906 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.571     ; 1.522      ;
; 15.950 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.575     ; 1.474      ;
; 15.950 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.575     ; 1.474      ;
; 15.950 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.575     ; 1.474      ;
; 15.976 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -2.632     ; 1.424      ;
; 15.985 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.571     ; 1.443      ;
; 15.985 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.571     ; 1.443      ;
; 15.985 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.571     ; 1.443      ;
; 16.055 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -2.632     ; 1.345      ;
; 16.106 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.555     ; 1.338      ;
; 16.106 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.555     ; 1.338      ;
; 16.106 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.555     ; 1.338      ;
; 16.141 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.551     ; 1.307      ;
; 16.141 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.551     ; 1.307      ;
; 16.141 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.551     ; 1.307      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.144 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.232      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.199 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.177      ;
; 16.325 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -2.656     ; 1.051      ;
; 16.380 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -2.656     ; 0.996      ;
; 16.552 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -2.656     ; 0.824      ;
; 16.631 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -2.656     ; 0.745      ;
; 17.408 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -1.188     ; 1.403      ;
; 17.408 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -1.188     ; 1.403      ;
; 17.408 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -1.188     ; 1.403      ;
; 17.443 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -1.184     ; 1.372      ;
; 17.443 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -1.184     ; 1.372      ;
; 17.443 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -1.184     ; 1.372      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.421     ; 3.701      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.948 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.425     ; 3.659      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 134.979 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.459     ; 3.594      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.014 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.443     ; 3.575      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.021 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.566      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.067 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.445     ; 3.520      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.094 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.437     ; 3.501      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.442     ; 3.442      ;
; 135.216 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.388      ;
; 135.216 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.388      ;
; 135.216 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.388      ;
; 135.216 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.388      ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'phi'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.081     ; 4.041      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
; 135.945 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.065     ; 4.022      ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'phi'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.249 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.439      ; 1.328      ;
; -0.195 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.439      ; 1.382      ;
; -0.153 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.425      ; 1.410      ;
; -0.089 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.424      ; 1.473      ;
; -0.087 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.421      ; 1.472      ;
; -0.084 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.437      ; 1.491      ;
; -0.083 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.441      ; 1.496      ;
; -0.070 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.453      ; 1.521      ;
; -0.067 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.455      ; 1.526      ;
; -0.057 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.425      ; 1.506      ;
; -0.031 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.424      ; 1.531      ;
; -0.030 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.441      ; 1.549      ;
; -0.028 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.437      ; 1.547      ;
; -0.010 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.441      ; 1.569      ;
; -0.001 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.425      ; 1.562      ;
; 0.000  ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.455      ; 1.593      ;
; 0.008  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.417      ; 1.563      ;
; 0.013  ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.445      ; 1.596      ;
; 0.049  ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.441      ; 1.628      ;
; 0.098  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.445      ; 1.681      ;
; 0.100  ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.457      ; 1.695      ;
; 0.115  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.457      ; 1.710      ;
; 0.118  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.431      ; 1.687      ;
; 0.119  ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.453      ; 1.710      ;
; 0.125  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.441      ; 1.704      ;
; 0.151  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.421      ; 1.710      ;
; 0.157  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.433      ; 1.728      ;
; 0.166  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.438      ; 1.742      ;
; 0.175  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.441      ; 1.754      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[2]                         ; T80s:c_Z80|T80:u0|TState[2]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|XY_Ind                            ; T80s:c_Z80|T80:u0|XY_Ind                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|Alternate                         ; T80s:c_Z80|T80:u0|Alternate                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|PC[0]                             ; T80s:c_Z80|T80:u0|PC[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|R[7]                              ; T80s:c_Z80|T80:u0|R[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[1]                ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; cnt[0]                                              ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; cnt[1]                                              ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|BTR_r                             ; T80s:c_Z80|T80:u0|BTR_r                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[0]                           ; T80s:c_Z80|T80:u0|ISet[0]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[1]                         ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|NMI_s                             ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[1]                           ; T80s:c_Z80|T80:u0|ISet[1]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[0]                         ; T80s:c_Z80|T80:u0|TState[0]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|modes97:c_modes97|mode_v_inv              ; top:c_top|modes97:c_modes97|mode_v_inv                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|video81:c_video81|faking                  ; top:c_top|video81:c_video81|faking                                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; top:c_top|video81:c_video81|line_cnt[7]             ; top:c_top|video81:c_video81|line_cnt[7]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; T80s:c_Z80|T80:u0|ACC[6]                            ; T80s:c_Z80|T80:u0|Ap[6]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; T80s:c_Z80|T80:u0|ACC[5]                            ; T80s:c_Z80|T80:u0|Ap[5]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.455      ; 1.835      ;
; 0.243  ; T80s:c_Z80|T80:u0|Ap[3]                             ; T80s:c_Z80|T80:u0|ACC[3]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; cnt[0]                                              ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; cnt[1]                                              ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; T80s:c_Z80|T80:u0|NMI_s                             ; T80s:c_Z80|T80:u0|NMICycle                                                                                    ; phi          ; phi         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; T80s:c_Z80|T80:u0|ACC[2]                            ; T80s:c_Z80|T80:u0|Ap[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; cnt[1]                                              ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; T80s:c_Z80|T80:u0|ACC[3]                            ; T80s:c_Z80|T80:u0|Ap[3]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; T80s:c_Z80|T80:u0|NMI_s                             ; T80s:c_Z80|T80:u0|IntCycle                                                                                    ; phi          ; phi         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; T80s:c_Z80|T80:u0|ACC[0]                            ; T80s:c_Z80|T80:u0|Ap[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; T80s:c_Z80|T80:u0|ACC[7]                            ; T80s:c_Z80|T80:u0|Ap[7]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.405      ;
; 0.255  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.407      ;
; 0.259  ; T80s:c_Z80|T80:u0|ACC[4]                            ; T80s:c_Z80|T80:u0|Ap[4]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.411      ;
; 0.260  ; T80s:c_Z80|T80:u0|MCycle[2]                         ; T80s:c_Z80|T80:u0|Pre_XY_F_M[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 0.412      ;
; 0.261  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.457      ; 1.856      ;
; 0.261  ; T80s:c_Z80|T80:u0|MCycle[0]                         ; T80s:c_Z80|T80:u0|Pre_XY_F_M[0]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 0.413      ;
; 0.263  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.438      ; 1.839      ;
; 0.264  ; T80s:c_Z80|T80:u0|A[6]                              ; T80s:c_Z80|T80:u0|INT_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.416      ;
; 0.267  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.453      ; 1.858      ;
; 0.268  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.445      ; 1.851      ;
; 0.280  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.441      ; 1.859      ;
; 0.281  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.437      ; 1.856      ;
; 0.288  ; T80s:c_Z80|T80:u0|TState[2]                         ; T80s:c_Z80|T80:u0|TmpAddr[11]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 0.440      ;
; 0.289  ; T80s:c_Z80|T80:u0|Ap[2]                             ; T80s:c_Z80|T80:u0|ACC[2]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.441      ;
; 0.291  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.433      ; 1.862      ;
; 0.292  ; T80s:c_Z80|T80:u0|TState[2]                         ; T80s:c_Z80|T80:u0|TmpAddr[8]                                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 0.444      ;
; 0.294  ; T80s:c_Z80|T80:u0|Ap[5]                             ; T80s:c_Z80|T80:u0|ACC[5]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.446      ;
; 0.297  ; T80s:c_Z80|T80:u0|Ap[6]                             ; T80s:c_Z80|T80:u0|ACC[6]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.449      ;
; 0.302  ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.438      ; 1.878      ;
; 0.302  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.454      ;
; 0.312  ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.421      ; 1.871      ;
; 0.312  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 0.464      ;
; 0.312  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 0.464      ;
; 0.313  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 0.465      ;
; 0.316  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]                                                                  ; phi          ; phi         ; 0.000        ; 0.000      ; 0.468      ;
; 0.321  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.473      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; div50[0]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; div50[1]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|ibank                                                                                                                 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; div50[0]                                                                                                                             ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; div50[1]                                                                                                                             ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; div50[1]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; DBLSCAN:scan2x|ovs                                                                                                                   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.410      ;
; 0.269 ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                             ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.421      ;
; 0.294 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.491      ;
; 0.296 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.493      ;
; 0.298 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.495      ;
; 0.298 ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.495      ;
; 0.301 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.498      ;
; 0.301 ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.453      ;
; 0.302 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.499      ;
; 0.311 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.463      ;
; 0.333 ; DBLSCAN:scan2x|obank                                                                                                                 ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.485      ;
; 0.340 ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.492      ;
; 0.356 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.508      ;
; 0.360 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                             ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.518      ;
; 0.370 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; DBLSCAN:scan2x|hpos_i[8]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; DBLSCAN:scan2x|vsync_in_t1                                                                                                           ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; div50[0]                                                                                                                             ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; DBLSCAN:scan2x|ohs                                                                                                                   ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; div50[2]                                                                                                                             ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.533      ;
; 0.382 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; div50[2]                                                                                                                             ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.535      ;
; 0.384 ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; DBLSCAN:scan2x|ohs_t1                                                                                                                ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; DBLSCAN:scan2x|obank_t1                                                                                                              ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.539      ;
; 0.390 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.542      ;
; 0.408 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.605      ;
; 0.413 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.610      ;
; 0.414 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.611      ;
; 0.418 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.619      ;
; 0.421 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.622      ;
; 0.424 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.625      ;
; 0.426 ; DBLSCAN:scan2x|hpos_o[8]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.627      ;
; 0.426 ; DBLSCAN:scan2x|hpos_o[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.627      ;
; 0.458 ; DBLSCAN:scan2x|ovs_t1                                                                                                                ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.610      ;
; 0.488 ; div50[2]                                                                                                                             ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.640      ;
; 0.494 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.646      ;
; 0.498 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.651      ;
; 0.504 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.656      ;
; 0.510 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; DBLSCAN:scan2x|hpos_i[3]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.664      ;
; 0.516 ; DBLSCAN:scan2x|hpos_o[7]                                                                                                             ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.083      ; 0.738      ;
; 0.519 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.083      ; 0.740      ;
; 0.522 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.747      ;
; 0.522 ; DBLSCAN:scan2x|hpos_o[2]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; DBLSCAN:scan2x|hpos_o[4]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.674      ;
; 0.525 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.083      ; 0.746      ;
; 0.525 ; DBLSCAN:scan2x|hpos_o[5]                                                                                                             ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.677      ;
; 0.528 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.083      ; 0.749      ;
; 0.529 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.754      ;
; 0.529 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.083      ; 0.750      ;
; 0.531 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6] ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; -0.041     ; 0.642      ;
; 0.533 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.758      ;
; 0.533 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                             ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                             ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; DBLSCAN:scan2x|hpos_i[5]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.083      ; 0.756      ;
; 0.536 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.761      ;
; 0.538 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.763      ;
; 0.539 ; DBLSCAN:scan2x|hpos_o[0]                                                                                                             ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.691      ;
; 0.541 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                             ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.766      ;
; 0.545 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                             ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; DBLSCAN:scan2x|hpos_o[1]                                                                                                             ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; DBLSCAN:scan2x|hpos_o[3]                                                                                                             ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.697      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|row_count[2]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_read     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.141     ; 0.367      ;
; 0.240 ; top:c_top|video81:c_video81|video_pixel[3]                                                    ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; top:c_top|video81:c_video81|video_pixel[6]                                                    ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; top:c_top|video81:c_video81|video_pixel[1]                                                    ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.268 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.420      ;
; 0.268 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.420      ;
; 0.291 ; top:c_top|video81:c_video81|video_pixel[4]                                                    ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.443      ;
; 0.293 ; top:c_top|video81:c_video81|video_pixel[2]                                                    ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.445      ;
; 0.327 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.369 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.375 ; top:c_top|video81:c_video81|video_pixel[5]                                                    ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; top:c_top|video81:c_video81|video_pixel[0]                                                    ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.386 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.540      ;
; 0.439 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.591      ;
; 0.469 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.621      ;
; 0.498 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 1.621 ; top:c_top|video81:c_video81|faking                                                            ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.381     ; 0.392      ;
; 1.889 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.663      ;
; 1.895 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.669      ;
; 1.960 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.366     ; 0.746      ;
; 1.964 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -1.383     ; 0.733      ;
; 2.014 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.788      ;
; 2.015 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.789      ;
; 2.022 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.796      ;
; 2.024 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.798      ;
; 2.024 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.798      ;
; 2.080 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -1.383     ; 0.849      ;
; 2.111 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.378     ; 0.885      ;
; 2.161 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.377     ; 0.936      ;
; 2.266 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -1.383     ; 1.035      ;
; 2.266 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -1.383     ; 1.035      ;
; 2.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.044      ;
; 2.324 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.096      ;
; 2.360 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -0.602     ; 1.910      ;
; 2.362 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -1.383     ; 1.131      ;
; 2.362 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -1.383     ; 1.131      ;
; 2.485 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -0.602     ; 2.035      ;
; 2.513 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -0.602     ; 2.063      ;
; 2.545 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -1.383     ; 1.314      ;
; 2.606 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.378      ;
; 2.624 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -1.383     ; 1.393      ;
; 2.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.462      ;
; 2.789 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.385     ; 1.556      ;
; 2.872 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.644      ;
; 2.893 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.665      ;
; 2.900 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -0.602     ; 2.450      ;
; 2.900 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -0.602     ; 2.450      ;
; 2.901 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -0.602     ; 2.451      ;
; 2.910 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.682      ;
; 2.911 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.385     ; 1.678      ;
; 2.914 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.385     ; 1.681      ;
; 2.942 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.385     ; 1.709      ;
; 2.973 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -0.602     ; 2.523      ;
; 2.981 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.384     ; 1.749      ;
; 2.988 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -0.602     ; 2.538      ;
; 3.025 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.380     ; 1.797      ;
; 3.036 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.385     ; 1.803      ;
; 3.064 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.385     ; 1.831      ;
; 3.084 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.377     ; 1.859      ;
; 3.103 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.369     ; 1.886      ;
; 3.104 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.382     ; 1.874      ;
; 3.106 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.384     ; 1.874      ;
; 3.116 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.367     ; 1.901      ;
; 3.133 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.384     ; 1.901      ;
; 3.209 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.377     ; 1.984      ;
; 3.228 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.369     ; 2.011      ;
; 3.229 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.382     ; 1.999      ;
; 3.237 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.377     ; 2.012      ;
; 3.241 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.367     ; 2.026      ;
; 3.256 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.369     ; 2.039      ;
; 3.257 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.382     ; 2.027      ;
; 3.269 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.367     ; 2.054      ;
; 3.315 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.366     ; 2.101      ;
; 3.329 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.096      ;
; 3.329 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.096      ;
; 3.330 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.097      ;
; 3.402 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.169      ;
; 3.417 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.184      ;
; 3.440 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.366     ; 2.226      ;
; 3.451 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.218      ;
; 3.451 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.218      ;
; 3.452 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.219      ;
; 3.459 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.384     ; 2.227      ;
; 3.468 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.366     ; 2.254      ;
; 3.521 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.384     ; 2.289      ;
; 3.521 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.384     ; 2.289      ;
; 3.522 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.384     ; 2.290      ;
; 3.524 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.291      ;
; 3.539 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.385     ; 2.306      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'phi'                                                                                                                                                 ;
+---------+--------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 277.876 ; s_n_reset                            ; T80s:c_Z80|IORQ_n                                   ; phi          ; phi         ; 280.000      ; -0.755     ; 1.401      ;
; 277.876 ; s_n_reset                            ; T80s:c_Z80|WR_n                                     ; phi          ; phi         ; 280.000      ; -0.755     ; 1.401      ;
; 277.876 ; s_n_reset                            ; T80s:c_Z80|RD_n                                     ; phi          ; phi         ; 280.000      ; -0.755     ; 1.401      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.336 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received   ; phi          ; phi         ; 280.000      ; 0.007      ; 1.703      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.389 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.659      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.403 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received   ; phi          ; phi         ; 280.000      ; 0.007      ; 1.636      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]  ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]        ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]        ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]        ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]        ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.417 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.622      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.424 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]       ; phi          ; phi         ; 280.000      ; 0.007      ; 1.615      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]       ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]       ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]        ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]        ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]        ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]        ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]        ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]       ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]       ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]       ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]       ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.425 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]        ; phi          ; phi         ; 280.000      ; 0.002      ; 1.609      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.426 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received   ; phi          ; phi         ; 280.000      ; 0.007      ; 1.613      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.456 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.592      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.479 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]  ; phi          ; phi         ; 280.000      ; 0.016      ; 1.569      ;
; 278.484 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]  ; phi          ; phi         ; 280.000      ; 0.007      ; 1.555      ;
; 278.484 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; phi          ; phi         ; 280.000      ; 0.007      ; 1.555      ;
; 278.484 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; phi          ; phi         ; 280.000      ; 0.007      ; 1.555      ;
; 278.484 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample    ; phi          ; phi         ; 280.000      ; 0.007      ; 1.555      ;
; 278.484 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]        ; phi          ; phi         ; 280.000      ; 0.007      ; 1.555      ;
; 278.484 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]        ; phi          ; phi         ; 280.000      ; 0.007      ; 1.555      ;
; 278.484 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]        ; phi          ; phi         ; 280.000      ; 0.007      ; 1.555      ;
+---------+--------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'phi'                                                                                                                                                    ;
+-------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.593 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_rom0                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.745      ;
; 0.963 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_chr13                  ; phi          ; phi         ; 0.000        ; 0.018      ; 1.133      ;
; 1.015 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.186      ;
; 1.015 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.186      ;
; 1.015 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.186      ;
; 1.018 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_reset                  ; phi          ; phi         ; 0.000        ; -0.002     ; 1.168      ;
; 1.038 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.209      ;
; 1.038 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.209      ;
; 1.038 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.209      ;
; 1.041 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|modes97:c_modes97|mode_reset                  ; phi          ; phi         ; 0.000        ; -0.002     ; 1.191      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][1]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][1]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][4]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][2]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][2]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.102 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][3]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.272      ;
; 1.105 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.276      ;
; 1.105 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.276      ;
; 1.105 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3]      ; phi          ; phi         ; 0.000        ; 0.019      ; 1.276      ;
; 1.108 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|modes97:c_modes97|mode_reset                  ; phi          ; phi         ; 0.000        ; -0.002     ; 1.258      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][4]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.124 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.299      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][1]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][1]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][4]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][2]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][2]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][3]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.295      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][1]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.302      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.302      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.302      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][0]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.302      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][2]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.302      ;
; 1.130 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][3]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.302      ;
; 1.132 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.307      ;
; 1.132 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.307      ;
; 1.132 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.307      ;
; 1.132 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.307      ;
; 1.132 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.307      ;
; 1.132 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.307      ;
; 1.132 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.307      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.136 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.308      ;
; 1.143 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]    ; phi          ; phi         ; 0.000        ; 0.020      ; 1.315      ;
; 1.143 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.315      ;
; 1.143 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.315      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][4]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.147 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]      ; phi          ; phi         ; 0.000        ; 0.023      ; 1.322      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][1]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.325      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.325      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.325      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.323      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]      ; phi          ; phi         ; 0.000        ; 0.018      ; 1.323      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][0]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.325      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][2]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.325      ;
; 1.153 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][3]      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.325      ;
; 1.155 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.330      ;
; 1.155 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.330      ;
; 1.155 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.330      ;
; 1.155 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.330      ;
; 1.155 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.330      ;
; 1.155 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.330      ;
; 1.155 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]    ; phi          ; phi         ; 0.000        ; 0.023      ; 1.330      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
; 1.159 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; phi          ; phi         ; 0.000        ; 0.020      ; 1.331      ;
+-------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'phi'                                                                                                                                                            ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1  ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 1.806  ; 1.806  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 1.576  ; 1.576  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 1.564  ; 1.564  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 1.613  ; 1.613  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 1.117  ; 1.117  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 1.212  ; 1.212  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 1.510  ; 1.510  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 1.806  ; 1.806  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 1.481  ; 1.481  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.853  ; 0.853  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 0.232  ; 0.232  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 0.342  ; 0.342  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 0.519  ; 0.519  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.240  ; 0.240  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 0.297  ; 0.297  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.478  ; 0.478  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 0.853  ; 0.853  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 0.286  ; 0.286  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.354 ; -0.354 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; -0.327 ; -0.327 ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.324  ; 0.324  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 0.558  ; 0.558  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.875  ; 0.875  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; -0.253 ; -0.253 ; Fall       ; phi             ;
;  d[1]     ; clk50      ; -0.339 ; -0.339 ; Fall       ; phi             ;
;  d[2]     ; clk50      ; -0.226 ; -0.226 ; Fall       ; phi             ;
;  d[3]     ; clk50      ; -0.510 ; -0.510 ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.462 ; -0.462 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.408 ; -0.408 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 0.875  ; 0.875  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; -0.348 ; -0.348 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -0.997 ; -0.997 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -1.456 ; -1.456 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -1.444 ; -1.444 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -1.493 ; -1.493 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -0.997 ; -0.997 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -1.092 ; -1.092 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -1.390 ; -1.390 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -1.686 ; -1.686 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -1.361 ; -1.361 ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.176  ; 0.176  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 0.124  ; 0.124  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 0.079  ; 0.079  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -0.101 ; -0.101 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.176  ; 0.176  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 0.116  ; 0.116  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.039  ; 0.039  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -0.341 ; -0.341 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 0.081  ; 0.081  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.474  ; 0.474  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.447  ; 0.447  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.188  ; 0.188  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 0.000  ; 0.000  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.630  ; 0.630  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.373  ; 0.373  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.459  ; 0.459  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.346  ; 0.346  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.630  ; 0.630  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.582  ; 0.582  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.528  ; 0.528  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -0.378 ; -0.378 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.468  ; 0.468  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 3.603 ; 3.603 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 3.605 ; 3.605 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 3.706 ; 3.706 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 3.600 ; 3.600 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 3.704 ; 3.704 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.834 ; 5.834 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.825 ; 5.825 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 8.432 ; 8.432 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 8.399 ; 8.399 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 8.432 ; 8.432 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 8.267 ; 8.267 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 8.242 ; 8.242 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 8.359 ; 8.359 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 8.210 ; 8.210 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 8.322 ; 8.322 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 7.889 ; 7.889 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 8.068 ; 8.068 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 7.033 ; 7.033 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.612 ; 6.612 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.487 ; 6.487 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.495 ; 6.495 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 7.604 ; 7.604 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 7.548 ; 7.548 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.599 ; 6.599 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.316 ; 6.316 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.326 ; 6.326 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.599 ; 6.599 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.341 ; 6.341 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.349 ; 6.349 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.312 ; 6.312 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.431 ; 6.431 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.389 ; 6.389 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.319 ; 5.319 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 8.075 ; 8.075 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.436 ; 5.436 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 7.474 ; 7.474 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.474 ; 7.474 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 7.319 ; 7.319 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 7.274 ; 7.274 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 7.322 ; 7.322 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 7.434 ; 7.434 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 7.300 ; 7.300 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 7.328 ; 7.328 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 6.838 ; 6.838 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 7.129 ; 7.129 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 3.603 ; 3.603 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 3.605 ; 3.605 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 3.706 ; 3.706 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 3.600 ; 3.600 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 3.704 ; 3.704 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.825 ; 5.825 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.834 ; 5.834 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.825 ; 5.825 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 6.242 ; 6.242 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 6.854 ; 6.854 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.338 ; 7.338 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 6.793 ; 6.793 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 6.769 ; 6.769 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 6.813 ; 6.813 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 6.733 ; 6.733 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 7.051 ; 7.051 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 6.795 ; 6.795 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 6.748 ; 6.748 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 7.033 ; 7.033 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.612 ; 6.612 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.487 ; 6.487 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.495 ; 6.495 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 6.242 ; 6.242 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 6.482 ; 6.482 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.312 ; 6.312 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.316 ; 6.316 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.326 ; 6.326 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.599 ; 6.599 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.341 ; 6.341 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.349 ; 6.349 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.312 ; 6.312 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.431 ; 6.431 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.389 ; 6.389 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.319 ; 5.319 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 6.642 ; 6.642 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.436 ; 5.436 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 6.511 ; 6.511 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.474 ; 7.474 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 7.319 ; 7.319 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 7.274 ; 7.274 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 7.240 ; 7.240 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 7.335 ; 7.335 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 7.213 ; 7.213 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 7.157 ; 7.157 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 6.511 ; 6.511 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 7.087 ; 7.087 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; d[*]      ; clk50      ; 5.597 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.827 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.827 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.850 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.597 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.598 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.598 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.629 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.641 ;      ; Rise       ; phi             ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; d[*]      ; clk50      ; 5.597 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.827 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.827 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.850 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.597 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.598 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.598 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.629 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.641 ;      ; Rise       ; phi             ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 5.597     ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.827     ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.827     ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.850     ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.597     ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.598     ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.598     ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.629     ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.641     ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 5.597     ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.827     ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.827     ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.850     ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.597     ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.598     ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.598     ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.629     ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.641     ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; 6.943   ; -0.249 ; 275.338  ; 0.593   ; 6.933               ;
;  clk50           ; 6.943   ; 0.215  ; N/A      ; N/A     ; 6.933               ;
;  clock           ; 127.198 ; 0.215  ; N/A      ; N/A     ; 68.758              ;
;  phi             ; 129.591 ; -0.249 ; 275.338  ; 0.593   ; 137.223             ;
; Design-wide TNS  ; 0.0     ; -1.234 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50           ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clock           ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  phi             ; 0.000   ; -1.234 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 5.331  ; 5.331  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 4.264  ; 4.264  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 4.390  ; 4.390  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 4.339  ; 4.339  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 2.953  ; 2.953  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 3.226  ; 3.226  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 4.318  ; 4.318  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 5.331  ; 5.331  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 4.111  ; 4.111  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 3.768  ; 3.768  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 1.491  ; 1.491  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 2.143  ; 2.143  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 2.535  ; 2.535  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 1.657  ; 1.657  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 1.700  ; 1.700  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 2.670  ; 2.670  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 3.768  ; 3.768  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 1.902  ; 1.902  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.354 ; -0.354 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; -0.271 ; -0.271 ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 1.759  ; 1.759  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 2.428  ; 2.428  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 3.288  ; 3.288  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; -0.168 ; -0.168 ; Fall       ; phi             ;
;  d[1]     ; clk50      ; -0.275 ; -0.275 ; Fall       ; phi             ;
;  d[2]     ; clk50      ; -0.110 ; -0.110 ; Fall       ; phi             ;
;  d[3]     ; clk50      ; -0.510 ; -0.510 ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.462 ; -0.462 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.408 ; -0.408 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 3.288  ; 3.288  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; -0.322 ; -0.322 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -0.997 ; -0.997 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -1.456 ; -1.456 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -1.444 ; -1.444 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -1.493 ; -1.493 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -0.997 ; -0.997 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -1.092 ; -1.092 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -1.390 ; -1.390 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -1.686 ; -1.686 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -1.361 ; -1.361 ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.176  ; 0.176  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 0.124  ; 0.124  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 0.079  ; 0.079  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -0.101 ; -0.101 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.176  ; 0.176  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 0.116  ; 0.116  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.039  ; 0.039  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -0.341 ; -0.341 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 0.081  ; 0.081  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.688  ; 0.688  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.537  ; 0.537  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.188  ; 0.188  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 0.000  ; 0.000  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 1.140  ; 1.140  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.434  ; 0.434  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.541  ; 0.541  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.376  ; 0.376  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 1.140  ; 1.140  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.971  ; 0.971  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.700  ; 0.700  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -0.378 ; -0.378 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.588  ; 0.588  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 7.684  ; 7.684  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 7.688  ; 7.688  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 8.044  ; 8.044  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 7.683  ; 7.683  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 8.043  ; 8.043  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 13.741 ; 13.741 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 13.537 ; 13.537 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 13.459 ; 13.459 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 13.741 ; 13.741 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 20.181 ; 20.181 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 19.885 ; 19.885 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 20.181 ; 20.181 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 19.743 ; 19.743 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 19.464 ; 19.464 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 19.836 ; 19.836 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 19.418 ; 19.418 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 19.777 ; 19.777 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 18.413 ; 18.413 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 19.249 ; 19.249 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 15.907 ; 15.907 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.439 ; 14.439 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 14.247 ; 14.247 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 14.270 ; 14.270 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 17.795 ; 17.795 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 17.463 ; 17.463 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 14.199 ; 14.199 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.545 ; 13.545 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.568 ; 13.568 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 14.199 ; 14.199 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.594 ; 13.594 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.611 ; 13.611 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.545 ; 13.545 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.933 ; 13.933 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.710 ; 13.710 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 11.480 ; 11.480 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 19.262 ; 19.262 ; Rise       ; phi             ;
; we_n      ; clk50      ; 11.840 ; 11.840 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 17.192 ; 17.192 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 17.192 ; 17.192 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 16.811 ; 16.811 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 16.799 ; 16.799 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 16.815 ; 16.815 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 17.142 ; 17.142 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 16.817 ; 16.817 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 16.832 ; 16.832 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 15.295 ; 15.295 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 16.540 ; 16.540 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 3.603 ; 3.603 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 3.605 ; 3.605 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 3.706 ; 3.706 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 3.600 ; 3.600 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 3.704 ; 3.704 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.825 ; 5.825 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.834 ; 5.834 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.825 ; 5.825 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 6.242 ; 6.242 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 6.854 ; 6.854 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.338 ; 7.338 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 6.793 ; 6.793 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 6.769 ; 6.769 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 6.813 ; 6.813 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 6.733 ; 6.733 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 7.051 ; 7.051 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 6.795 ; 6.795 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 6.748 ; 6.748 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 7.033 ; 7.033 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.612 ; 6.612 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.487 ; 6.487 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.495 ; 6.495 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 6.242 ; 6.242 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 6.482 ; 6.482 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.312 ; 6.312 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.316 ; 6.316 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.326 ; 6.326 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.599 ; 6.599 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.341 ; 6.341 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.349 ; 6.349 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.312 ; 6.312 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.431 ; 6.431 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.389 ; 6.389 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.319 ; 5.319 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 6.642 ; 6.642 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.436 ; 5.436 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 6.511 ; 6.511 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.474 ; 7.474 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 7.319 ; 7.319 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 7.274 ; 7.274 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 7.240 ; 7.240 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 7.335 ; 7.335 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 7.213 ; 7.213 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 7.157 ; 7.157 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 6.511 ; 6.511 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 7.087 ; 7.087 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 458      ; 0        ; 0        ; 0        ;
; clock      ; clk50    ; 21       ; 15       ; 0        ; 0        ;
; phi        ; clk50    ; 42       ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 25       ; 0        ; 0        ; 0        ;
; phi        ; clock    ; 373      ; 10       ; 0        ; 0        ;
; clock      ; phi      ; 48       ; 0        ; 0        ; 0        ;
; phi        ; phi      ; 8732025  ; 256      ; 831      ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 458      ; 0        ; 0        ; 0        ;
; clock      ; clk50    ; 21       ; 15       ; 0        ; 0        ;
; phi        ; clk50    ; 42       ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 25       ; 0        ; 0        ; 0        ;
; phi        ; clock    ; 373      ; 10       ; 0        ; 0        ;
; clock      ; phi      ; 48       ; 0        ; 0        ; 0        ;
; phi        ; phi      ; 8732025  ; 256      ; 831      ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; phi        ; phi      ; 504      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; phi        ; phi      ; 504      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 47    ; 47   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 20 11:55:34 2015
Info: Command: quartus_sta zxgate -c zxgate
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'zxgate.sdc'
Warning (332060): Node: T80s:c_Z80|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.943         0.000 clk50 
    Info (332119):   127.198         0.000 clock 
    Info (332119):   129.591         0.000 phi 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 clk50 
    Info (332119):     0.499         0.000 clock 
    Info (332119):     0.499         0.000 phi 
Info (332146): Worst-case recovery slack is 275.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   275.338         0.000 phi 
Info (332146): Worst-case removal slack is 1.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.358         0.000 phi 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 clk50 
    Info (332119):    68.758         0.000 clock 
    Info (332119):   137.223         0.000 phi 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: T80s:c_Z80|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 8.899
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.899         0.000 clk50 
    Info (332119):   134.910         0.000 clock 
    Info (332119):   135.910         0.000 phi 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.249
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.249        -1.234 phi 
    Info (332119):     0.215         0.000 clk50 
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 277.876
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   277.876         0.000 phi 
Info (332146): Worst-case removal slack is 0.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.593         0.000 phi 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk50 
    Info (332119):    69.000         0.000 clock 
    Info (332119):   138.077         0.000 phi 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 530 megabytes
    Info: Processing ended: Fri Nov 20 11:55:35 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


