<root><simulation><result_generated_time />2023-05-13 01:17:48<layer><layer_spec />{'B': 1, 'K': 192, 'C': 32, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 25088, 'O': 150528}<total_data_reuse />{'W': 784, 'I': 192.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'FY_3', 'K_4']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [64, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('C', 2), ('FY', 1), ('K', 16)], [('C', 8)]], [], []]<I />[[[('K', 16)], []], [[('C', 2), ('FY', 1)], [('C', 8), ('OY', 4)]], [], []]<O />[[[('C', 2), ('FY', 1)], [('C', 8)]], [[('K', 16)], [('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 2), ('C', 2), ('OX', 7), ('K', 2)], [('K', 6), ('OY', 7)], []]<I />[[('OX', 2), ('OX', 2), ('C', 2), ('OX', 7), ('K', 2), ('K', 6)], [('OY', 7)], []]<O />[[('OX', 2), ('OX', 2), ('C', 2)], [('OX', 7), ('K', 2), ('K', 6), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 28, 7, 1], 'I': [16.0, 12.0, 1.0, 1.0], 'O': [16.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 49152, 49152], 'I': [448, 200704, 200704], 'O': [32, 1204224, 1204224], 'O_partial': [32, 0, 0], 'O_final': [0, 1204224, 1204224]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.06, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.04, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.06, 0.04, 0.0]}<effective_mem_size_bit />{'W': [16, 49152, 49152], 'I': [448, 200704, 200704], 'O': [32, 172032, 1204224], 'O_partial': [32, 0, 0], 'O_final': [0, 172032, 1204224]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [64, 64, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[301056, 43008], [43008, 6144], [6144, 0]]<I />[[301056, 25088], [25088, 25088], [25088, 0]]<O />[[(150528, 301056), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]<O_partial />[[(150528, 301056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (150528, 0)], [(0, 150528), (150528, 0)], [(0, 150528), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[37632, 5376], [672, 96], [24, 0]]<I />[[37632, 3136], [392, 392], [98, 0]]<O />[[(18816, 37632), (18816, 0)], [(0, 2352), (2352, 0)], [(0, 588), (0, 0)]]<O_partial />[([18816, 37632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18816, 0]), ([0, 2352], [2352, 0]), ([0, 588], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />0</mac_count></basic_info><energy><total_energy />10531358.5<mem_energy_breakdown><W />[14.6, 79.7, 32.0]<I />[13.8, 77.7, 130.5]<O />[26.4, 466.1, 783.1]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />0.0<total />10529734.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9032<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9032<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5208<latency_cycle_without_data_loading />4704<ideal_computing_cycle />4704<data_loading><load_cycle_total />504<load_cycle_individual />{'W': [16, 96, 0], 'I': [56, 392, 0]}<load_cycle_combined />{'W': 96, 'I': 392}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4703], [-4592, -3936], [-4704, -4704]], 'I': [[-4703], [-294, 0], [-4704, -4704]], 'O': [[-4704], [-4704, -2352], [-2352, -4116]]}<mem_stall_cycle_shared />{'W': [[-4703], [-4592, 0], [0, 0]], 'I': [[-4703], [-294, 0], [0, 0]], 'O': [[-4704], [-4704, -2352], [-2352, -4116]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 49152, 49152], 'I': [448, 200704, 200704], 'O': [32, 1204224, 1204224], 'O_partial': [32, 0, 0], 'O_final': [0, 1204224, 1204224]}<data_size_each_level_total />{'W': [8192, 49152, 49152], 'I': [28672, 200704, 200704], 'O': [2048, 1204224, 1204224]}<loop_cycles_each_level />{'W': [112, 4704, 4704], 'I': [672, 4704, 4704], 'O': [8, 4704, 4704]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [12, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.7], [42.7, 42.7], [42.7, 42.7]], 'O': [[8.0, 4.0], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [73.1, 73.1], [73.1, 10.4]], 'I': [[8.0, 8.0], [512.0, 42.7], [42.7, 42.7]], 'O': [[8.0, 8.0], [512.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [73.1, 10.4], [10.4, 0]], 'I': [[8.0, 8.0], [512.0, 42.7], [42.7, 0]], 'O': [[8.0, 4.0], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [841.1, 309.1], [53.1, 256.0]], 'I': [[8.0, 8.0], [841.1, 309.1], [53.1, 256.0]], 'O': [[8.0, 4.0], [841.1, 309.1], [53.1, 256.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4704], [112, 112, 42], [4704, 4704, 1]], 'I': [[1, 1, 4704], [56, 672, 7], [4704, 4704, 1]], 'O': [[1, 1, 4704], [8, 8, 588], [4704, 4704, 1]]}<trans_time_real />{'W': [[0, 1, 4704], [[0, 112, 42], [16, 112, 42]], [[96, 4704, 1], [24, 4704, 1]]], 'I': [[0, 1, 4704], [[7, 672, 7], [56, 672, 7]], [[392, 4704, 1], [98, 4704, 1]]], 'O': [[0, 1, 4704], [[0, 8, 588], [4, 8, 588]], [[2352, 4704, 1], [588, 4704, 1]]]}<single_stall_cycle />{'W': [[-1], [-112, -96], [-4608, -4680]], 'I': [[-1], [-49, 0], [-4312, -4606]], 'O': [[-1], [-8, -4], [-2352, -4116]]}<single_stall_count />{'W': [4703, 41, 0], 'I': [4703, 6, 0], 'O': [4704, 588, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2352, 0]}, 1: {'W': [656, 0], 'I': [336, 0], 'O': [2352, 2352]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4704, -4704], [-2352, -4704]], 1: [[-3712, -4704], [-2352, -2352]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>