
OtonomArac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b794  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  0800b928  0800b928  0001b928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf14  0800bf14  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf14  0800bf14  0001bf14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf1c  0800bf1c  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800bf1c  0800bf1c  0001bf1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf24  0800bf24  0001bf24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800bf28  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e8  2**0
                  CONTENTS
 10 .bss          000005ac  200001e8  200001e8  000201e8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000794  20000794  000201e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 14 .debug_info   000132c9  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000037ee  00000000  00000000  00033524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f50  00000000  00000000  00036d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000bbc  00000000  00000000  00037c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000265ee  00000000  00000000  00038824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016b5d  00000000  00000000  0005ee12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cd80f  00000000  00000000  0007596f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000051f0  00000000  00000000  00143180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00148370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b90c 	.word	0x0800b90c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800b90c 	.word	0x0800b90c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9a6 	b.w	8000fdc <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff0b 	bl	8000acc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc81 	bl	80005e8 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc02 	bl	80004f4 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc78 	bl	80005e8 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff faba 	bl	8000278 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9e08      	ldr	r6, [sp, #32]
 8000d1a:	460d      	mov	r5, r1
 8000d1c:	4604      	mov	r4, r0
 8000d1e:	460f      	mov	r7, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14a      	bne.n	8000dba <__udivmoddi4+0xa6>
 8000d24:	428a      	cmp	r2, r1
 8000d26:	4694      	mov	ip, r2
 8000d28:	d965      	bls.n	8000df6 <__udivmoddi4+0xe2>
 8000d2a:	fab2 f382 	clz	r3, r2
 8000d2e:	b143      	cbz	r3, 8000d42 <__udivmoddi4+0x2e>
 8000d30:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d34:	f1c3 0220 	rsb	r2, r3, #32
 8000d38:	409f      	lsls	r7, r3
 8000d3a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d3e:	4317      	orrs	r7, r2
 8000d40:	409c      	lsls	r4, r3
 8000d42:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d46:	fa1f f58c 	uxth.w	r5, ip
 8000d4a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d4e:	0c22      	lsrs	r2, r4, #16
 8000d50:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d54:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d58:	fb01 f005 	mul.w	r0, r1, r5
 8000d5c:	4290      	cmp	r0, r2
 8000d5e:	d90a      	bls.n	8000d76 <__udivmoddi4+0x62>
 8000d60:	eb1c 0202 	adds.w	r2, ip, r2
 8000d64:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d68:	f080 811c 	bcs.w	8000fa4 <__udivmoddi4+0x290>
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	f240 8119 	bls.w	8000fa4 <__udivmoddi4+0x290>
 8000d72:	3902      	subs	r1, #2
 8000d74:	4462      	add	r2, ip
 8000d76:	1a12      	subs	r2, r2, r0
 8000d78:	b2a4      	uxth	r4, r4
 8000d7a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d7e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d82:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d86:	fb00 f505 	mul.w	r5, r0, r5
 8000d8a:	42a5      	cmp	r5, r4
 8000d8c:	d90a      	bls.n	8000da4 <__udivmoddi4+0x90>
 8000d8e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d92:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d96:	f080 8107 	bcs.w	8000fa8 <__udivmoddi4+0x294>
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	f240 8104 	bls.w	8000fa8 <__udivmoddi4+0x294>
 8000da0:	4464      	add	r4, ip
 8000da2:	3802      	subs	r0, #2
 8000da4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	2100      	movs	r1, #0
 8000dac:	b11e      	cbz	r6, 8000db6 <__udivmoddi4+0xa2>
 8000dae:	40dc      	lsrs	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	e9c6 4300 	strd	r4, r3, [r6]
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0xbc>
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	f000 80ed 	beq.w	8000f9e <__udivmoddi4+0x28a>
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd0:	fab3 f183 	clz	r1, r3
 8000dd4:	2900      	cmp	r1, #0
 8000dd6:	d149      	bne.n	8000e6c <__udivmoddi4+0x158>
 8000dd8:	42ab      	cmp	r3, r5
 8000dda:	d302      	bcc.n	8000de2 <__udivmoddi4+0xce>
 8000ddc:	4282      	cmp	r2, r0
 8000dde:	f200 80f8 	bhi.w	8000fd2 <__udivmoddi4+0x2be>
 8000de2:	1a84      	subs	r4, r0, r2
 8000de4:	eb65 0203 	sbc.w	r2, r5, r3
 8000de8:	2001      	movs	r0, #1
 8000dea:	4617      	mov	r7, r2
 8000dec:	2e00      	cmp	r6, #0
 8000dee:	d0e2      	beq.n	8000db6 <__udivmoddi4+0xa2>
 8000df0:	e9c6 4700 	strd	r4, r7, [r6]
 8000df4:	e7df      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000df6:	b902      	cbnz	r2, 8000dfa <__udivmoddi4+0xe6>
 8000df8:	deff      	udf	#255	; 0xff
 8000dfa:	fab2 f382 	clz	r3, r2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f040 8090 	bne.w	8000f24 <__udivmoddi4+0x210>
 8000e04:	1a8a      	subs	r2, r1, r2
 8000e06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0a:	fa1f fe8c 	uxth.w	lr, ip
 8000e0e:	2101      	movs	r1, #1
 8000e10:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e14:	fb07 2015 	mls	r0, r7, r5, r2
 8000e18:	0c22      	lsrs	r2, r4, #16
 8000e1a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e1e:	fb0e f005 	mul.w	r0, lr, r5
 8000e22:	4290      	cmp	r0, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x124>
 8000e26:	eb1c 0202 	adds.w	r2, ip, r2
 8000e2a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0x122>
 8000e30:	4290      	cmp	r0, r2
 8000e32:	f200 80cb 	bhi.w	8000fcc <__udivmoddi4+0x2b8>
 8000e36:	4645      	mov	r5, r8
 8000e38:	1a12      	subs	r2, r2, r0
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e40:	fb07 2210 	mls	r2, r7, r0, r2
 8000e44:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e48:	fb0e fe00 	mul.w	lr, lr, r0
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x14e>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x14c>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	f200 80bb 	bhi.w	8000fd6 <__udivmoddi4+0x2c2>
 8000e60:	4610      	mov	r0, r2
 8000e62:	eba4 040e 	sub.w	r4, r4, lr
 8000e66:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e6a:	e79f      	b.n	8000dac <__udivmoddi4+0x98>
 8000e6c:	f1c1 0720 	rsb	r7, r1, #32
 8000e70:	408b      	lsls	r3, r1
 8000e72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e7a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e7e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e82:	40fd      	lsrs	r5, r7
 8000e84:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e88:	4323      	orrs	r3, r4
 8000e8a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e8e:	fa1f fe8c 	uxth.w	lr, ip
 8000e92:	fb09 5518 	mls	r5, r9, r8, r5
 8000e96:	0c1c      	lsrs	r4, r3, #16
 8000e98:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e9c:	fb08 f50e 	mul.w	r5, r8, lr
 8000ea0:	42a5      	cmp	r5, r4
 8000ea2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eaa:	d90b      	bls.n	8000ec4 <__udivmoddi4+0x1b0>
 8000eac:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eb4:	f080 8088 	bcs.w	8000fc8 <__udivmoddi4+0x2b4>
 8000eb8:	42a5      	cmp	r5, r4
 8000eba:	f240 8085 	bls.w	8000fc8 <__udivmoddi4+0x2b4>
 8000ebe:	f1a8 0802 	sub.w	r8, r8, #2
 8000ec2:	4464      	add	r4, ip
 8000ec4:	1b64      	subs	r4, r4, r5
 8000ec6:	b29d      	uxth	r5, r3
 8000ec8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ecc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ed4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x1da>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ee4:	d26c      	bcs.n	8000fc0 <__udivmoddi4+0x2ac>
 8000ee6:	45a6      	cmp	lr, r4
 8000ee8:	d96a      	bls.n	8000fc0 <__udivmoddi4+0x2ac>
 8000eea:	3b02      	subs	r3, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ef2:	fba3 9502 	umull	r9, r5, r3, r2
 8000ef6:	eba4 040e 	sub.w	r4, r4, lr
 8000efa:	42ac      	cmp	r4, r5
 8000efc:	46c8      	mov	r8, r9
 8000efe:	46ae      	mov	lr, r5
 8000f00:	d356      	bcc.n	8000fb0 <__udivmoddi4+0x29c>
 8000f02:	d053      	beq.n	8000fac <__udivmoddi4+0x298>
 8000f04:	b156      	cbz	r6, 8000f1c <__udivmoddi4+0x208>
 8000f06:	ebb0 0208 	subs.w	r2, r0, r8
 8000f0a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f0e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f12:	40ca      	lsrs	r2, r1
 8000f14:	40cc      	lsrs	r4, r1
 8000f16:	4317      	orrs	r7, r2
 8000f18:	e9c6 7400 	strd	r7, r4, [r6]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	2100      	movs	r1, #0
 8000f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f24:	f1c3 0120 	rsb	r1, r3, #32
 8000f28:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f2c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f30:	fa25 f101 	lsr.w	r1, r5, r1
 8000f34:	409d      	lsls	r5, r3
 8000f36:	432a      	orrs	r2, r5
 8000f38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f3c:	fa1f fe8c 	uxth.w	lr, ip
 8000f40:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f44:	fb07 1510 	mls	r5, r7, r0, r1
 8000f48:	0c11      	lsrs	r1, r2, #16
 8000f4a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f4e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f52:	428d      	cmp	r5, r1
 8000f54:	fa04 f403 	lsl.w	r4, r4, r3
 8000f58:	d908      	bls.n	8000f6c <__udivmoddi4+0x258>
 8000f5a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f5e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f62:	d22f      	bcs.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f64:	428d      	cmp	r5, r1
 8000f66:	d92d      	bls.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f68:	3802      	subs	r0, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	1b49      	subs	r1, r1, r5
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f74:	fb07 1115 	mls	r1, r7, r5, r1
 8000f78:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f7c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f80:	4291      	cmp	r1, r2
 8000f82:	d908      	bls.n	8000f96 <__udivmoddi4+0x282>
 8000f84:	eb1c 0202 	adds.w	r2, ip, r2
 8000f88:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f8c:	d216      	bcs.n	8000fbc <__udivmoddi4+0x2a8>
 8000f8e:	4291      	cmp	r1, r2
 8000f90:	d914      	bls.n	8000fbc <__udivmoddi4+0x2a8>
 8000f92:	3d02      	subs	r5, #2
 8000f94:	4462      	add	r2, ip
 8000f96:	1a52      	subs	r2, r2, r1
 8000f98:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f9c:	e738      	b.n	8000e10 <__udivmoddi4+0xfc>
 8000f9e:	4631      	mov	r1, r6
 8000fa0:	4630      	mov	r0, r6
 8000fa2:	e708      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000fa4:	4639      	mov	r1, r7
 8000fa6:	e6e6      	b.n	8000d76 <__udivmoddi4+0x62>
 8000fa8:	4610      	mov	r0, r2
 8000faa:	e6fb      	b.n	8000da4 <__udivmoddi4+0x90>
 8000fac:	4548      	cmp	r0, r9
 8000fae:	d2a9      	bcs.n	8000f04 <__udivmoddi4+0x1f0>
 8000fb0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fb4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	e7a3      	b.n	8000f04 <__udivmoddi4+0x1f0>
 8000fbc:	4645      	mov	r5, r8
 8000fbe:	e7ea      	b.n	8000f96 <__udivmoddi4+0x282>
 8000fc0:	462b      	mov	r3, r5
 8000fc2:	e794      	b.n	8000eee <__udivmoddi4+0x1da>
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	e7d1      	b.n	8000f6c <__udivmoddi4+0x258>
 8000fc8:	46d0      	mov	r8, sl
 8000fca:	e77b      	b.n	8000ec4 <__udivmoddi4+0x1b0>
 8000fcc:	3d02      	subs	r5, #2
 8000fce:	4462      	add	r2, ip
 8000fd0:	e732      	b.n	8000e38 <__udivmoddi4+0x124>
 8000fd2:	4608      	mov	r0, r1
 8000fd4:	e70a      	b.n	8000dec <__udivmoddi4+0xd8>
 8000fd6:	4464      	add	r4, ip
 8000fd8:	3802      	subs	r0, #2
 8000fda:	e742      	b.n	8000e62 <__udivmoddi4+0x14e>

08000fdc <__aeabi_idiv0>:
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08c      	sub	sp, #48	; 0x30
 8000fe4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	f107 031c 	add.w	r3, r7, #28
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
 8000ff4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
 8000ffa:	4b91      	ldr	r3, [pc, #580]	; (8001240 <MX_GPIO_Init+0x260>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffe:	4a90      	ldr	r2, [pc, #576]	; (8001240 <MX_GPIO_Init+0x260>)
 8001000:	f043 0310 	orr.w	r3, r3, #16
 8001004:	6313      	str	r3, [r2, #48]	; 0x30
 8001006:	4b8e      	ldr	r3, [pc, #568]	; (8001240 <MX_GPIO_Init+0x260>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	f003 0310 	and.w	r3, r3, #16
 800100e:	61bb      	str	r3, [r7, #24]
 8001010:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	4b8a      	ldr	r3, [pc, #552]	; (8001240 <MX_GPIO_Init+0x260>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	4a89      	ldr	r2, [pc, #548]	; (8001240 <MX_GPIO_Init+0x260>)
 800101c:	f043 0304 	orr.w	r3, r3, #4
 8001020:	6313      	str	r3, [r2, #48]	; 0x30
 8001022:	4b87      	ldr	r3, [pc, #540]	; (8001240 <MX_GPIO_Init+0x260>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	f003 0304 	and.w	r3, r3, #4
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	4b83      	ldr	r3, [pc, #524]	; (8001240 <MX_GPIO_Init+0x260>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a82      	ldr	r2, [pc, #520]	; (8001240 <MX_GPIO_Init+0x260>)
 8001038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b80      	ldr	r3, [pc, #512]	; (8001240 <MX_GPIO_Init+0x260>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	4b7c      	ldr	r3, [pc, #496]	; (8001240 <MX_GPIO_Init+0x260>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a7b      	ldr	r2, [pc, #492]	; (8001240 <MX_GPIO_Init+0x260>)
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b79      	ldr	r3, [pc, #484]	; (8001240 <MX_GPIO_Init+0x260>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	4b75      	ldr	r3, [pc, #468]	; (8001240 <MX_GPIO_Init+0x260>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	4a74      	ldr	r2, [pc, #464]	; (8001240 <MX_GPIO_Init+0x260>)
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	6313      	str	r3, [r2, #48]	; 0x30
 8001076:	4b72      	ldr	r3, [pc, #456]	; (8001240 <MX_GPIO_Init+0x260>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b6e      	ldr	r3, [pc, #440]	; (8001240 <MX_GPIO_Init+0x260>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a6d      	ldr	r2, [pc, #436]	; (8001240 <MX_GPIO_Init+0x260>)
 800108c:	f043 0308 	orr.w	r3, r3, #8
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b6b      	ldr	r3, [pc, #428]	; (8001240 <MX_GPIO_Init+0x260>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f003 0308 	and.w	r3, r3, #8
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800109e:	2200      	movs	r2, #0
 80010a0:	2108      	movs	r1, #8
 80010a2:	4868      	ldr	r0, [pc, #416]	; (8001244 <MX_GPIO_Init+0x264>)
 80010a4:	f003 f848 	bl	8004138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2101      	movs	r1, #1
 80010ac:	4866      	ldr	r0, [pc, #408]	; (8001248 <MX_GPIO_Init+0x268>)
 80010ae:	f003 f843 	bl	8004138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80010b2:	2200      	movs	r2, #0
 80010b4:	f24f 0110 	movw	r1, #61456	; 0xf010
 80010b8:	4864      	ldr	r0, [pc, #400]	; (800124c <MX_GPIO_Init+0x26c>)
 80010ba:	f003 f83d 	bl	8004138 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80010be:	2308      	movs	r3, #8
 80010c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ca:	2300      	movs	r3, #0
 80010cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80010ce:	f107 031c 	add.w	r3, r7, #28
 80010d2:	4619      	mov	r1, r3
 80010d4:	485b      	ldr	r0, [pc, #364]	; (8001244 <MX_GPIO_Init+0x264>)
 80010d6:	f002 fe93 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80010da:	2301      	movs	r3, #1
 80010dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010de:	2301      	movs	r3, #1
 80010e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e6:	2300      	movs	r3, #0
 80010e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80010ea:	f107 031c 	add.w	r3, r7, #28
 80010ee:	4619      	mov	r1, r3
 80010f0:	4855      	ldr	r0, [pc, #340]	; (8001248 <MX_GPIO_Init+0x268>)
 80010f2:	f002 fe85 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80010f6:	2308      	movs	r3, #8
 80010f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	2300      	movs	r3, #0
 8001104:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001106:	2305      	movs	r3, #5
 8001108:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800110a:	f107 031c 	add.w	r3, r7, #28
 800110e:	4619      	mov	r1, r3
 8001110:	484d      	ldr	r0, [pc, #308]	; (8001248 <MX_GPIO_Init+0x268>)
 8001112:	f002 fe75 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001116:	2301      	movs	r3, #1
 8001118:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800111a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800111e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001124:	f107 031c 	add.w	r3, r7, #28
 8001128:	4619      	mov	r1, r3
 800112a:	4849      	ldr	r0, [pc, #292]	; (8001250 <MX_GPIO_Init+0x270>)
 800112c:	f002 fe68 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001130:	2310      	movs	r3, #16
 8001132:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001134:	2302      	movs	r3, #2
 8001136:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113c:	2300      	movs	r3, #0
 800113e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001140:	2306      	movs	r3, #6
 8001142:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 031c 	add.w	r3, r7, #28
 8001148:	4619      	mov	r1, r3
 800114a:	4841      	ldr	r0, [pc, #260]	; (8001250 <MX_GPIO_Init+0x270>)
 800114c:	f002 fe58 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001150:	2304      	movs	r3, #4
 8001152:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001154:	2300      	movs	r3, #0
 8001156:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	4619      	mov	r1, r3
 8001162:	483c      	ldr	r0, [pc, #240]	; (8001254 <MX_GPIO_Init+0x274>)
 8001164:	f002 fe4c 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800116c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116e:	2302      	movs	r3, #2
 8001170:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	2300      	movs	r3, #0
 8001178:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800117a:	2305      	movs	r3, #5
 800117c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	4833      	ldr	r0, [pc, #204]	; (8001254 <MX_GPIO_Init+0x274>)
 8001186:	f002 fe3b 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800118a:	f24f 0310 	movw	r3, #61456	; 0xf010
 800118e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2301      	movs	r3, #1
 8001192:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	2300      	movs	r3, #0
 800119a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800119c:	f107 031c 	add.w	r3, r7, #28
 80011a0:	4619      	mov	r1, r3
 80011a2:	482a      	ldr	r0, [pc, #168]	; (800124c <MX_GPIO_Init+0x26c>)
 80011a4:	f002 fe2c 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80011a8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011ba:	2306      	movs	r3, #6
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	4619      	mov	r1, r3
 80011c4:	4820      	ldr	r0, [pc, #128]	; (8001248 <MX_GPIO_Init+0x268>)
 80011c6:	f002 fe1b 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80011ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d0:	2300      	movs	r3, #0
 80011d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	4619      	mov	r1, r3
 80011de:	481c      	ldr	r0, [pc, #112]	; (8001250 <MX_GPIO_Init+0x270>)
 80011e0:	f002 fe0e 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80011e4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80011e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80011f6:	230a      	movs	r3, #10
 80011f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	f107 031c 	add.w	r3, r7, #28
 80011fe:	4619      	mov	r1, r3
 8001200:	4813      	ldr	r0, [pc, #76]	; (8001250 <MX_GPIO_Init+0x270>)
 8001202:	f002 fdfd 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001206:	2320      	movs	r3, #32
 8001208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800120a:	2300      	movs	r3, #0
 800120c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	4619      	mov	r1, r3
 8001218:	480c      	ldr	r0, [pc, #48]	; (800124c <MX_GPIO_Init+0x26c>)
 800121a:	f002 fdf1 	bl	8003e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800121e:	2302      	movs	r3, #2
 8001220:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001222:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4619      	mov	r1, r3
 8001232:	4804      	ldr	r0, [pc, #16]	; (8001244 <MX_GPIO_Init+0x264>)
 8001234:	f002 fde4 	bl	8003e00 <HAL_GPIO_Init>

}
 8001238:	bf00      	nop
 800123a:	3730      	adds	r7, #48	; 0x30
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40023800 	.word	0x40023800
 8001244:	40021000 	.word	0x40021000
 8001248:	40020800 	.word	0x40020800
 800124c:	40020c00 	.word	0x40020c00
 8001250:	40020000 	.word	0x40020000
 8001254:	40020400 	.word	0x40020400

08001258 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <MX_I2C1_Init+0x50>)
 800125e:	4a13      	ldr	r2, [pc, #76]	; (80012ac <MX_I2C1_Init+0x54>)
 8001260:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001264:	4a12      	ldr	r2, [pc, #72]	; (80012b0 <MX_I2C1_Init+0x58>)
 8001266:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_I2C1_Init+0x50>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001276:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800127a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <MX_I2C1_Init+0x50>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001294:	4804      	ldr	r0, [pc, #16]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001296:	f002 ff69 	bl	800416c <HAL_I2C_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a0:	f000 fe3c 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000204 	.word	0x20000204
 80012ac:	40005400 	.word	0x40005400
 80012b0:	000186a0 	.word	0x000186a0

080012b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a19      	ldr	r2, [pc, #100]	; (8001338 <HAL_I2C_MspInit+0x84>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d12c      	bne.n	8001330 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	4b18      	ldr	r3, [pc, #96]	; (800133c <HAL_I2C_MspInit+0x88>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a17      	ldr	r2, [pc, #92]	; (800133c <HAL_I2C_MspInit+0x88>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <HAL_I2C_MspInit+0x88>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80012f2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80012f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f8:	2312      	movs	r3, #18
 80012fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001304:	2304      	movs	r3, #4
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001308:	f107 0314 	add.w	r3, r7, #20
 800130c:	4619      	mov	r1, r3
 800130e:	480c      	ldr	r0, [pc, #48]	; (8001340 <HAL_I2C_MspInit+0x8c>)
 8001310:	f002 fd76 	bl	8003e00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_I2C_MspInit+0x88>)
 800131a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_I2C_MspInit+0x88>)
 800131e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001322:	6413      	str	r3, [r2, #64]	; 0x40
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_I2C_MspInit+0x88>)
 8001326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001330:	bf00      	nop
 8001332:	3728      	adds	r7, #40	; 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40005400 	.word	0x40005400
 800133c:	40023800 	.word	0x40023800
 8001340:	40020400 	.word	0x40020400

08001344 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d106      	bne.n	8001366 <prv_parse_number+0x22>
        t = gh->p.term_str;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3371      	adds	r3, #113	; 0x71
 800135c:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 800135e:	e002      	b.n	8001366 <prv_parse_number+0x22>
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	3301      	adds	r3, #1
 8001364:	603b      	str	r3, [r7, #0]
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d003      	beq.n	8001374 <prv_parse_number+0x30>
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b20      	cmp	r3, #32
 8001372:	d0f5      	beq.n	8001360 <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b2d      	cmp	r3, #45	; 0x2d
 800137a:	d104      	bne.n	8001386 <prv_parse_number+0x42>
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	3301      	adds	r3, #1
 8001380:	603b      	str	r3, [r7, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <prv_parse_number+0x44>
 8001386:	2300      	movs	r3, #0
 8001388:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 800138a:	e00d      	b.n	80013a8 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 800138c:	68fa      	ldr	r2, [r7, #12]
 800138e:	4613      	mov	r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	461a      	mov	r2, r3
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	3b30      	subs	r3, #48	; 0x30
 800139e:	4413      	add	r3, r2
 80013a0:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	3301      	adds	r3, #1
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d007      	beq.n	80013be <prv_parse_number+0x7a>
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b2f      	cmp	r3, #47	; 0x2f
 80013b4:	d903      	bls.n	80013be <prv_parse_number+0x7a>
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b39      	cmp	r3, #57	; 0x39
 80013bc:	d9e6      	bls.n	800138c <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 80013be:	7afb      	ldrb	r3, [r7, #11]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <prv_parse_number+0x86>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	425b      	negs	r3, r3
 80013c8:	e000      	b.n	80013cc <prv_parse_number+0x88>
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d106      	bne.n	80013f6 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3371      	adds	r3, #113	; 0x71
 80013ec:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80013ee:	e002      	b.n	80013f6 <prv_parse_float_number+0x1e>
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	3301      	adds	r3, #1
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d003      	beq.n	8001404 <prv_parse_float_number+0x2c>
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b20      	cmp	r3, #32
 8001402:	d0f5      	beq.n	80013f0 <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8001404:	2100      	movs	r1, #0
 8001406:	6838      	ldr	r0, [r7, #0]
 8001408:	f008 fa72 	bl	80098f0 <strtod>
 800140c:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8001410:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001414:	ec43 2b17 	vmov	d7, r2, r3
}
 8001418:	eeb0 0a47 	vmov.f32	s0, s14
 800141c:	eef0 0a67 	vmov.f32	s1, s15
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b088      	sub	sp, #32
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 8001430:	2100      	movs	r1, #0
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ffd0 	bl	80013d8 <prv_parse_float_number>
 8001438:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 800143c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001440:	f7ff fb82 	bl	8000b48 <__aeabi_d2iz>
 8001444:	4603      	mov	r3, r0
 8001446:	4a1d      	ldr	r2, [pc, #116]	; (80014bc <prv_parse_lat_long+0x94>)
 8001448:	fb82 1203 	smull	r1, r2, r2, r3
 800144c:	1152      	asrs	r2, r2, #5
 800144e:	17db      	asrs	r3, r3, #31
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff f85e 	bl	8000514 <__aeabi_i2d>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <prv_parse_lat_long+0x98>)
 8001466:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800146a:	f7ff f8bd 	bl	80005e8 <__aeabi_dmul>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001476:	f7fe feff 	bl	8000278 <__aeabi_dsub>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <prv_parse_lat_long+0x9c>)
 8001488:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800148c:	f7ff f9d6 	bl	800083c <__aeabi_ddiv>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001498:	f7fe fef0 	bl	800027c <__adddf3>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 80014a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014a8:	ec43 2b17 	vmov	d7, r2, r3
}
 80014ac:	eeb0 0a47 	vmov.f32	s0, s14
 80014b0:	eef0 0a67 	vmov.f32	s1, s15
 80014b4:	3720      	adds	r7, #32
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	51eb851f 	.word	0x51eb851f
 80014c0:	40590000 	.word	0x40590000
 80014c4:	404e0000 	.word	0x404e0000

080014c8 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 80014c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 80014d8:	2900      	cmp	r1, #0
 80014da:	d169      	bne.n	80015b0 <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3371      	adds	r3, #113	; 0x71
 80014e0:	2206      	movs	r2, #6
 80014e2:	49ba      	ldr	r1, [pc, #744]	; (80017cc <prv_parse_term+0x304>)
 80014e4:	4618      	mov	r0, r3
 80014e6:	f008 fb1c 	bl	8009b22 <strncmp>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d009      	beq.n	8001504 <prv_parse_term+0x3c>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	3371      	adds	r3, #113	; 0x71
 80014f4:	2206      	movs	r2, #6
 80014f6:	49b6      	ldr	r1, [pc, #728]	; (80017d0 <prv_parse_term+0x308>)
 80014f8:	4618      	mov	r0, r3
 80014fa:	f008 fb12 	bl	8009b22 <strncmp>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d104      	bne.n	800150e <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2201      	movs	r2, #1
 8001508:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800150c:	e04e      	b.n	80015ac <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3371      	adds	r3, #113	; 0x71
 8001512:	2206      	movs	r2, #6
 8001514:	49af      	ldr	r1, [pc, #700]	; (80017d4 <prv_parse_term+0x30c>)
 8001516:	4618      	mov	r0, r3
 8001518:	f008 fb03 	bl	8009b22 <strncmp>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d009      	beq.n	8001536 <prv_parse_term+0x6e>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	3371      	adds	r3, #113	; 0x71
 8001526:	2206      	movs	r2, #6
 8001528:	49ab      	ldr	r1, [pc, #684]	; (80017d8 <prv_parse_term+0x310>)
 800152a:	4618      	mov	r0, r3
 800152c:	f008 faf9 	bl	8009b22 <strncmp>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d104      	bne.n	8001540 <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2202      	movs	r2, #2
 800153a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800153e:	e035      	b.n	80015ac <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3371      	adds	r3, #113	; 0x71
 8001544:	2206      	movs	r2, #6
 8001546:	49a5      	ldr	r1, [pc, #660]	; (80017dc <prv_parse_term+0x314>)
 8001548:	4618      	mov	r0, r3
 800154a:	f008 faea 	bl	8009b22 <strncmp>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d009      	beq.n	8001568 <prv_parse_term+0xa0>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3371      	adds	r3, #113	; 0x71
 8001558:	2206      	movs	r2, #6
 800155a:	49a1      	ldr	r1, [pc, #644]	; (80017e0 <prv_parse_term+0x318>)
 800155c:	4618      	mov	r0, r3
 800155e:	f008 fae0 	bl	8009b22 <strncmp>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d104      	bne.n	8001572 <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2203      	movs	r2, #3
 800156c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001570:	e01c      	b.n	80015ac <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3371      	adds	r3, #113	; 0x71
 8001576:	2206      	movs	r2, #6
 8001578:	499a      	ldr	r1, [pc, #616]	; (80017e4 <prv_parse_term+0x31c>)
 800157a:	4618      	mov	r0, r3
 800157c:	f008 fad1 	bl	8009b22 <strncmp>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d009      	beq.n	800159a <prv_parse_term+0xd2>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3371      	adds	r3, #113	; 0x71
 800158a:	2206      	movs	r2, #6
 800158c:	4996      	ldr	r1, [pc, #600]	; (80017e8 <prv_parse_term+0x320>)
 800158e:	4618      	mov	r0, r3
 8001590:	f008 fac7 	bl	8009b22 <strncmp>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d104      	bne.n	80015a4 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2204      	movs	r2, #4
 800159e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80015a2:	e003      	b.n	80015ac <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        }
        return 1;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e231      	b.n	8001a14 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80015b6:	2900      	cmp	r1, #0
 80015b8:	f000 822b 	beq.w	8001a12 <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 80015bc:	6879      	ldr	r1, [r7, #4]
 80015be:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80015c2:	2901      	cmp	r1, #1
 80015c4:	f040 80c9 	bne.w	800175a <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80015ce:	3b01      	subs	r3, #1
 80015d0:	2b0a      	cmp	r3, #10
 80015d2:	f200 8213 	bhi.w	80019fc <prv_parse_term+0x534>
 80015d6:	a201      	add	r2, pc, #4	; (adr r2, 80015dc <prv_parse_term+0x114>)
 80015d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015dc:	08001609 	.word	0x08001609
 80015e0:	08001683 	.word	0x08001683
 80015e4:	08001699 	.word	0x08001699
 80015e8:	080016c3 	.word	0x080016c3
 80015ec:	080016d9 	.word	0x080016d9
 80015f0:	08001703 	.word	0x08001703
 80015f4:	08001717 	.word	0x08001717
 80015f8:	080019fd 	.word	0x080019fd
 80015fc:	0800172b 	.word	0x0800172b
 8001600:	080019fd 	.word	0x080019fd
 8001604:	08001743 	.word	0x08001743
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800160e:	3b30      	subs	r3, #48	; 0x30
 8001610:	b2db      	uxtb	r3, r3
 8001612:	461a      	mov	r2, r3
 8001614:	0092      	lsls	r2, r2, #2
 8001616:	4413      	add	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	b2da      	uxtb	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001622:	4413      	add	r3, r2
 8001624:	b2db      	uxtb	r3, r3
 8001626:	3b30      	subs	r3, #48	; 0x30
 8001628:	b2da      	uxtb	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8001636:	3b30      	subs	r3, #48	; 0x30
 8001638:	b2db      	uxtb	r3, r3
 800163a:	461a      	mov	r2, r3
 800163c:	0092      	lsls	r2, r2, #2
 800163e:	4413      	add	r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	b2da      	uxtb	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800164a:	4413      	add	r3, r2
 800164c:	b2db      	uxtb	r3, r3
 800164e:	3b30      	subs	r3, #48	; 0x30
 8001650:	b2da      	uxtb	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800165e:	3b30      	subs	r3, #48	; 0x30
 8001660:	b2db      	uxtb	r3, r3
 8001662:	461a      	mov	r2, r3
 8001664:	0092      	lsls	r2, r2, #2
 8001666:	4413      	add	r3, r2
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	b2da      	uxtb	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001672:	4413      	add	r3, r2
 8001674:	b2db      	uxtb	r3, r3
 8001676:	3b30      	subs	r3, #48	; 0x30
 8001678:	b2da      	uxtb	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                break;
 8001680:	e1c7      	b.n	8001a12 <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff fed0 	bl	8001428 <prv_parse_lat_long>
 8001688:	eeb0 7a40 	vmov.f32	s14, s0
 800168c:	eef0 7a60 	vmov.f32	s15, s1
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 8001696:	e1bc      	b.n	8001a12 <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800169e:	2b53      	cmp	r3, #83	; 0x53
 80016a0:	d005      	beq.n	80016ae <prv_parse_term+0x1e6>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80016a8:	2b73      	cmp	r3, #115	; 0x73
 80016aa:	f040 81a9 	bne.w	8001a00 <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 80016b4:	4690      	mov	r8, r2
 80016b6:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	e9c3 8922 	strd	r8, r9, [r3, #136]	; 0x88
                }
                break;
 80016c0:	e19e      	b.n	8001a00 <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff feb0 	bl	8001428 <prv_parse_lat_long>
 80016c8:	eeb0 7a40 	vmov.f32	s14, s0
 80016cc:	eef0 7a60 	vmov.f32	s15, s1
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 80016d6:	e19c      	b.n	8001a12 <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80016de:	2b57      	cmp	r3, #87	; 0x57
 80016e0:	d005      	beq.n	80016ee <prv_parse_term+0x226>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80016e8:	2b77      	cmp	r3, #119	; 0x77
 80016ea:	f040 818b 	bne.w	8001a04 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 80016f4:	4614      	mov	r4, r2
 80016f6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	e9c3 4524 	strd	r4, r5, [r3, #144]	; 0x90
                }
                break;
 8001700:	e180      	b.n	8001a04 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8001702:	2100      	movs	r1, #0
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff fe1d 	bl	8001344 <prv_parse_number>
 800170a:	4603      	mov	r3, r0
 800170c:	b2da      	uxtb	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
                break;
 8001714:	e17d      	b.n	8001a12 <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8001716:	2100      	movs	r1, #0
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff fe13 	bl	8001344 <prv_parse_number>
 800171e:	4603      	mov	r3, r0
 8001720:	b2da      	uxtb	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
                break;
 8001728:	e173      	b.n	8001a12 <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 800172a:	2100      	movs	r1, #0
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f7ff fe53 	bl	80013d8 <prv_parse_float_number>
 8001732:	eeb0 7a40 	vmov.f32	s14, s0
 8001736:	eef0 7a60 	vmov.f32	s15, s1
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8001740:	e167      	b.n	8001a12 <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 8001742:	2100      	movs	r1, #0
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff fe47 	bl	80013d8 <prv_parse_float_number>
 800174a:	eeb0 7a40 	vmov.f32	s14, s0
 800174e:	eef0 7a60 	vmov.f32	s15, s1
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 8001758:	e15b      	b.n	8001a12 <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 800175a:	6879      	ldr	r1, [r7, #4]
 800175c:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001760:	2902      	cmp	r1, #2
 8001762:	f040 8083 	bne.w	800186c <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800176c:	3b02      	subs	r3, #2
 800176e:	2b0f      	cmp	r3, #15
 8001770:	d860      	bhi.n	8001834 <prv_parse_term+0x36c>
 8001772:	a201      	add	r2, pc, #4	; (adr r2, 8001778 <prv_parse_term+0x2b0>)
 8001774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001778:	080017b9 	.word	0x080017b9
 800177c:	08001835 	.word	0x08001835
 8001780:	08001835 	.word	0x08001835
 8001784:	08001835 	.word	0x08001835
 8001788:	08001835 	.word	0x08001835
 800178c:	08001835 	.word	0x08001835
 8001790:	08001835 	.word	0x08001835
 8001794:	08001835 	.word	0x08001835
 8001798:	08001835 	.word	0x08001835
 800179c:	08001835 	.word	0x08001835
 80017a0:	08001835 	.word	0x08001835
 80017a4:	08001835 	.word	0x08001835
 80017a8:	08001835 	.word	0x08001835
 80017ac:	080017ed 	.word	0x080017ed
 80017b0:	08001805 	.word	0x08001805
 80017b4:	0800181d 	.word	0x0800181d
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 80017b8:	2100      	movs	r1, #0
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff fdc2 	bl	8001344 <prv_parse_number>
 80017c0:	4603      	mov	r3, r0
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
                break;
 80017ca:	e122      	b.n	8001a12 <prv_parse_term+0x54a>
 80017cc:	0800b928 	.word	0x0800b928
 80017d0:	0800b930 	.word	0x0800b930
 80017d4:	0800b938 	.word	0x0800b938
 80017d8:	0800b940 	.word	0x0800b940
 80017dc:	0800b948 	.word	0x0800b948
 80017e0:	0800b950 	.word	0x0800b950
 80017e4:	0800b958 	.word	0x0800b958
 80017e8:	0800b960 	.word	0x0800b960
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 80017ec:	2100      	movs	r1, #0
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff fdf2 	bl	80013d8 <prv_parse_float_number>
 80017f4:	eeb0 7a40 	vmov.f32	s14, s0
 80017f8:	eef0 7a60 	vmov.f32	s15, s1
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8001802:	e106      	b.n	8001a12 <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8001804:	2100      	movs	r1, #0
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff fde6 	bl	80013d8 <prv_parse_float_number>
 800180c:	eeb0 7a40 	vmov.f32	s14, s0
 8001810:	eef0 7a60 	vmov.f32	s15, s1
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 800181a:	e0fa      	b.n	8001a12 <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 800181c:	2100      	movs	r1, #0
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff fdda 	bl	80013d8 <prv_parse_float_number>
 8001824:	eeb0 7a40 	vmov.f32	s14, s0
 8001828:	eef0 7a60 	vmov.f32	s15, s1
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8001832:	e0ee      	b.n	8001a12 <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800183a:	2b02      	cmp	r3, #2
 800183c:	f240 80e4 	bls.w	8001a08 <prv_parse_term+0x540>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001846:	2b0e      	cmp	r3, #14
 8001848:	f200 80de 	bhi.w	8001a08 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 800184c:	2100      	movs	r1, #0
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff fd78 	bl	8001344 <prv_parse_number>
 8001854:	4602      	mov	r2, r0
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800185c:	3b03      	subs	r3, #3
 800185e:	b2d1      	uxtb	r1, r2
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	4413      	add	r3, r2
 8001864:	460a      	mov	r2, r1
 8001866:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
                }
                break;
 800186a:	e0cd      	b.n	8001a08 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001872:	2903      	cmp	r1, #3
 8001874:	d11b      	bne.n	80018ae <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800187c:	2b02      	cmp	r3, #2
 800187e:	d002      	beq.n	8001886 <prv_parse_term+0x3be>
 8001880:	2b03      	cmp	r3, #3
 8001882:	d00a      	beq.n	800189a <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8001884:	e0c5      	b.n	8001a12 <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8001886:	2100      	movs	r1, #0
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff fd5b 	bl	8001344 <prv_parse_number>
 800188e:	4603      	mov	r3, r0
 8001890:	b2da      	uxtb	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                break;
 8001898:	e0bb      	b.n	8001a12 <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 800189a:	2100      	movs	r1, #0
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff fd51 	bl	8001344 <prv_parse_number>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b2da      	uxtb	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 80018ac:	e0b1      	b.n	8001a12 <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80018b4:	2904      	cmp	r1, #4
 80018b6:	f040 80ac 	bne.w	8001a12 <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 80018c0:	3902      	subs	r1, #2
 80018c2:	2909      	cmp	r1, #9
 80018c4:	f200 80a2 	bhi.w	8001a0c <prv_parse_term+0x544>
 80018c8:	a001      	add	r0, pc, #4	; (adr r0, 80018d0 <prv_parse_term+0x408>)
 80018ca:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80018ce:	bf00      	nop
 80018d0:	080018f9 	.word	0x080018f9
 80018d4:	08001a0d 	.word	0x08001a0d
 80018d8:	08001a0d 	.word	0x08001a0d
 80018dc:	08001a0d 	.word	0x08001a0d
 80018e0:	08001a0d 	.word	0x08001a0d
 80018e4:	08001913 	.word	0x08001913
 80018e8:	0800192b 	.word	0x0800192b
 80018ec:	08001943 	.word	0x08001943
 80018f0:	080019bd 	.word	0x080019bd
 80018f4:	080019d5 	.word	0x080019d5
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80018fe:	2b41      	cmp	r3, #65	; 0x41
 8001900:	bf0c      	ite	eq
 8001902:	2301      	moveq	r3, #1
 8001904:	2300      	movne	r3, #0
 8001906:	b2db      	uxtb	r3, r3
 8001908:	461a      	mov	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 8001910:	e07f      	b.n	8001a12 <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8001912:	2100      	movs	r1, #0
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f7ff fd5f 	bl	80013d8 <prv_parse_float_number>
 800191a:	eeb0 7a40 	vmov.f32	s14, s0
 800191e:	eef0 7a60 	vmov.f32	s15, s1
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8001928:	e073      	b.n	8001a12 <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 800192a:	2100      	movs	r1, #0
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fd53 	bl	80013d8 <prv_parse_float_number>
 8001932:	eeb0 7a40 	vmov.f32	s14, s0
 8001936:	eef0 7a60 	vmov.f32	s15, s1
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8001940:	e067      	b.n	8001a12 <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001948:	3b30      	subs	r3, #48	; 0x30
 800194a:	b2db      	uxtb	r3, r3
 800194c:	461a      	mov	r2, r3
 800194e:	0092      	lsls	r2, r2, #2
 8001950:	4413      	add	r3, r2
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	b2da      	uxtb	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800195c:	4413      	add	r3, r2
 800195e:	b2db      	uxtb	r3, r3
 8001960:	3b30      	subs	r3, #48	; 0x30
 8001962:	b2da      	uxtb	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8001970:	3b30      	subs	r3, #48	; 0x30
 8001972:	b2db      	uxtb	r3, r3
 8001974:	461a      	mov	r2, r3
 8001976:	0092      	lsls	r2, r2, #2
 8001978:	4413      	add	r3, r2
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	b2da      	uxtb	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001984:	4413      	add	r3, r2
 8001986:	b2db      	uxtb	r3, r3
 8001988:	3b30      	subs	r3, #48	; 0x30
 800198a:	b2da      	uxtb	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001998:	3b30      	subs	r3, #48	; 0x30
 800199a:	b2db      	uxtb	r3, r3
 800199c:	461a      	mov	r2, r3
 800199e:	0092      	lsls	r2, r2, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80019ac:	4413      	add	r3, r2
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	3b30      	subs	r3, #48	; 0x30
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
                break;
 80019ba:	e02a      	b.n	8001a12 <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 80019bc:	2100      	movs	r1, #0
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff fd0a 	bl	80013d8 <prv_parse_float_number>
 80019c4:	eeb0 7a40 	vmov.f32	s14, s0
 80019c8:	eef0 7a60 	vmov.f32	s15, s1
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 80019d2:	e01e      	b.n	8001a12 <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 80019da:	2957      	cmp	r1, #87	; 0x57
 80019dc:	d004      	beq.n	80019e8 <prv_parse_term+0x520>
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 80019e4:	2977      	cmp	r1, #119	; 0x77
 80019e6:	d113      	bne.n	8001a10 <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	; 0xa0
 80019ee:	4602      	mov	r2, r0
 80019f0:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
                }
                break;
 80019fa:	e009      	b.n	8001a10 <prv_parse_term+0x548>
                break;
 80019fc:	bf00      	nop
 80019fe:	e008      	b.n	8001a12 <prv_parse_term+0x54a>
                break;
 8001a00:	bf00      	nop
 8001a02:	e006      	b.n	8001a12 <prv_parse_term+0x54a>
                break;
 8001a04:	bf00      	nop
 8001a06:	e004      	b.n	8001a12 <prv_parse_term+0x54a>
                break;
 8001a08:	bf00      	nop
 8001a0a:	e002      	b.n	8001a12 <prv_parse_term+0x54a>
            default:
                break;
 8001a0c:	bf00      	nop
 8001a0e:	e000      	b.n	8001a12 <prv_parse_term+0x54a>
                break;
 8001a10:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 8001a12:	2301      	movs	r3, #1
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a1e:	bf00      	nop

08001a20 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a2e:	2b2f      	cmp	r3, #47	; 0x2f
 8001a30:	d90d      	bls.n	8001a4e <prv_check_crc+0x2e>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a38:	2b39      	cmp	r3, #57	; 0x39
 8001a3a:	d808      	bhi.n	8001a4e <prv_check_crc+0x2e>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a42:	3b30      	subs	r3, #48	; 0x30
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	b25a      	sxtb	r2, r3
 8001a4c:	e026      	b.n	8001a9c <prv_check_crc+0x7c>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a54:	2b60      	cmp	r3, #96	; 0x60
 8001a56:	d90d      	bls.n	8001a74 <prv_check_crc+0x54>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a5e:	2b7a      	cmp	r3, #122	; 0x7a
 8001a60:	d808      	bhi.n	8001a74 <prv_check_crc+0x54>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a68:	3b57      	subs	r3, #87	; 0x57
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	b25a      	sxtb	r2, r3
 8001a72:	e013      	b.n	8001a9c <prv_check_crc+0x7c>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a7a:	2b40      	cmp	r3, #64	; 0x40
 8001a7c:	d90d      	bls.n	8001a9a <prv_check_crc+0x7a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a84:	2b5a      	cmp	r3, #90	; 0x5a
 8001a86:	d808      	bhi.n	8001a9a <prv_check_crc+0x7a>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001a8e:	3b37      	subs	r3, #55	; 0x37
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	b25a      	sxtb	r2, r3
 8001a98:	e000      	b.n	8001a9c <prv_check_crc+0x7c>
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001aa2:	2b2f      	cmp	r3, #47	; 0x2f
 8001aa4:	d90c      	bls.n	8001ac0 <prv_check_crc+0xa0>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001aac:	2b39      	cmp	r3, #57	; 0x39
 8001aae:	d807      	bhi.n	8001ac0 <prv_check_crc+0xa0>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001ab6:	b25b      	sxtb	r3, r3
 8001ab8:	f003 030f 	and.w	r3, r3, #15
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	e028      	b.n	8001b12 <prv_check_crc+0xf2>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001ac6:	2b60      	cmp	r3, #96	; 0x60
 8001ac8:	d90e      	bls.n	8001ae8 <prv_check_crc+0xc8>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001ad0:	2b7a      	cmp	r3, #122	; 0x7a
 8001ad2:	d809      	bhi.n	8001ae8 <prv_check_crc+0xc8>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001ada:	3b57      	subs	r3, #87	; 0x57
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	b25b      	sxtb	r3, r3
 8001ae0:	f003 030f 	and.w	r3, r3, #15
 8001ae4:	b25b      	sxtb	r3, r3
 8001ae6:	e014      	b.n	8001b12 <prv_check_crc+0xf2>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001aee:	2b40      	cmp	r3, #64	; 0x40
 8001af0:	d90e      	bls.n	8001b10 <prv_check_crc+0xf0>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001af8:	2b5a      	cmp	r3, #90	; 0x5a
 8001afa:	d809      	bhi.n	8001b10 <prv_check_crc+0xf0>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b02:	3b37      	subs	r3, #55	; 0x37
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	b25b      	sxtb	r3, r3
 8001b08:	f003 030f 	and.w	r3, r3, #15
 8001b0c:	b25b      	sxtb	r3, r3
 8001b0e:	e000      	b.n	8001b12 <prv_check_crc+0xf2>
 8001b10:	2300      	movs	r3, #0
 8001b12:	4313      	orrs	r3, r2
 8001b14:	b25b      	sxtb	r3, r3
 8001b16:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001b1e:	7bfa      	ldrb	r2, [r7, #15]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	bf0c      	ite	eq
 8001b24:	2301      	moveq	r3, #1
 8001b26:	2300      	movne	r3, #0
 8001b28:	b2db      	uxtb	r3, r3
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b082      	sub	sp, #8
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d136      	bne.n	8001bb6 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        gh->hours = gh->p.data.gga.hours;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001bb4:	e061      	b.n	8001c7a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d121      	bne.n	8001c04 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f103 0041 	add.w	r0, r3, #65	; 0x41
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	33a1      	adds	r3, #161	; 0xa1
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f008 f816 	bl	8009c2e <memcpy>
 8001c02:	e03a      	b.n	8001c7a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d106      	bne.n	8001c1c <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8001c1a:	e02e      	b.n	8001c7a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	d129      	bne.n	8001c7a <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        gh->speed = gh->p.data.rmc.speed;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001c44:	6879      	ldr	r1, [r7, #4]
 8001c46:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
        gh->variation = gh->p.data.rmc.variation;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
        gh->date = gh->p.data.rmc.date;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        gh->month = gh->p.data.rmc.month;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        gh->year = gh->p.data.rmc.year;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 208b 	ldrb.w	r2, [r3, #139]	; 0x8b
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8001c7a:	2301      	movs	r3, #1
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8001c8c:	22b0      	movs	r2, #176	; 0xb0
 8001c8e:	2100      	movs	r1, #0
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f007 ff3e 	bl	8009b12 <memset>
    return 1;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001cb0:	e0ad      	b.n	8001e0e <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b24      	cmp	r3, #36	; 0x24
 8001cb8:	d128      	bne.n	8001d0c <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	3370      	adds	r3, #112	; 0x70
 8001cbe:	2240      	movs	r2, #64	; 0x40
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f007 ff25 	bl	8009b12 <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001cce:	2b0b      	cmp	r3, #11
 8001cd0:	f200 8097 	bhi.w	8001e02 <lwgps_process+0x162>
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001cda:	4619      	mov	r1, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	781a      	ldrb	r2, [r3, #0]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001cee:	3301      	adds	r3, #1
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001cfe:	461a      	mov	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	4413      	add	r3, r2
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001d0a:	e07a      	b.n	8001e02 <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b2c      	cmp	r3, #44	; 0x2c
 8001d12:	d11d      	bne.n	8001d50 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	f7ff fbd7 	bl	80014c8 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	4053      	eors	r3, r2
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001d44:	3301      	adds	r3, #1
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001d4e:	e058      	b.n	8001e02 <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b2a      	cmp	r3, #42	; 0x2a
 8001d56:	d117      	bne.n	8001d88 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f7ff fbb5 	bl	80014c8 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001d86:	e03c      	b.n	8001e02 <lwgps_process+0x162>
        } else if (*d == '\r') {
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b0d      	cmp	r3, #13
 8001d8e:	d109      	bne.n	8001da4 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f7ff fe45 	bl	8001a20 <prv_check_crc>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d032      	beq.n	8001e02 <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f7ff feca 	bl	8001b36 <prv_copy_from_tmp_memory>
 8001da2:	e02e      	b.n	8001e02 <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d109      	bne.n	8001dc2 <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	4053      	eors	r3, r2
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001dc8:	2b0b      	cmp	r3, #11
 8001dca:	d81a      	bhi.n	8001e02 <lwgps_process+0x162>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	781a      	ldrb	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	440b      	add	r3, r1
 8001ddc:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001de6:	3301      	adds	r3, #1
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001df6:	461a      	mov	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	3301      	adds	r3, #1
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	607b      	str	r3, [r7, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	f47f af4e 	bne.w	8001cb2 <lwgps_process+0x12>
        }
    }
    return 1;
 8001e16:	2301      	movs	r3, #1
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e24:	f001 fdb2 	bl	800398c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e28:	f000 f80e 	bl	8001e48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e2c:	f7ff f8d8 	bl	8000fe0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001e30:	f7ff fa12 	bl	8001258 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001e34:	f000 f9da 	bl	80021ec <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001e38:	f000 fb94 	bl	8002564 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  setup();
 8001e3c:	f000 f874 	bl	8001f28 <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 8001e40:	f000 f8be 	bl	8001fc0 <loop>
 8001e44:	e7fc      	b.n	8001e40 <main+0x20>
	...

08001e48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b094      	sub	sp, #80	; 0x50
 8001e4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e4e:	f107 0320 	add.w	r3, r7, #32
 8001e52:	2230      	movs	r2, #48	; 0x30
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f007 fe5b 	bl	8009b12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
 8001e70:	4b28      	ldr	r3, [pc, #160]	; (8001f14 <SystemClock_Config+0xcc>)
 8001e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e74:	4a27      	ldr	r2, [pc, #156]	; (8001f14 <SystemClock_Config+0xcc>)
 8001e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e7a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e7c:	4b25      	ldr	r3, [pc, #148]	; (8001f14 <SystemClock_Config+0xcc>)
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e84:	60bb      	str	r3, [r7, #8]
 8001e86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e88:	2300      	movs	r3, #0
 8001e8a:	607b      	str	r3, [r7, #4]
 8001e8c:	4b22      	ldr	r3, [pc, #136]	; (8001f18 <SystemClock_Config+0xd0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a21      	ldr	r2, [pc, #132]	; (8001f18 <SystemClock_Config+0xd0>)
 8001e92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e96:	6013      	str	r3, [r2, #0]
 8001e98:	4b1f      	ldr	r3, [pc, #124]	; (8001f18 <SystemClock_Config+0xd0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea0:	607b      	str	r3, [r7, #4]
 8001ea2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ea8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eb2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001eb8:	2308      	movs	r3, #8
 8001eba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ebc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001ec0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eca:	f107 0320 	add.w	r3, r7, #32
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f003 fdf0 	bl	8005ab4 <HAL_RCC_OscConfig>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001eda:	f000 f81f 	bl	8001f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ede:	230f      	movs	r3, #15
 8001ee0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001eea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001eee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ef6:	f107 030c 	add.w	r3, r7, #12
 8001efa:	2105      	movs	r1, #5
 8001efc:	4618      	mov	r0, r3
 8001efe:	f004 f851 	bl	8005fa4 <HAL_RCC_ClockConfig>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001f08:	f000 f808 	bl	8001f1c <Error_Handler>
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3750      	adds	r7, #80	; 0x50
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40007000 	.word	0x40007000

08001f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f24:	e7fe      	b.n	8001f24 <Error_Handler+0x8>
	...

08001f28 <setup>:
void Gorevler1();
void Gorevler2();
void Gorevler3();

void setup()
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af02      	add	r7, sp, #8
	uart3.Yapilandir(115200, GPIOD, GPIO_PIN_8,GPIOB ,GPIO_PIN_11);
 8001f2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f32:	9301      	str	r3, [sp, #4]
 8001f34:	4b17      	ldr	r3, [pc, #92]	; (8001f94 <setup+0x6c>)
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f3c:	4a16      	ldr	r2, [pc, #88]	; (8001f98 <setup+0x70>)
 8001f3e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001f42:	4816      	ldr	r0, [pc, #88]	; (8001f9c <setup+0x74>)
 8001f44:	f001 fb3b 	bl	80035be <_ZN4Uart10YapilandirEmP12GPIO_TypeDeftS1_t>
	gps.Yapilandir();
 8001f48:	4815      	ldr	r0, [pc, #84]	; (8001fa0 <setup+0x78>)
 8001f4a:	f000 fc2f 	bl	80027ac <_ZN3GPS10YapilandirEv>
	imu.DBC_MPU6500_YAPILANDIR();
 8001f4e:	4815      	ldr	r0, [pc, #84]	; (8001fa4 <setup+0x7c>)
 8001f50:	f000 fceb 	bl	800292a <_ZN5MyImu22DBC_MPU6500_YAPILANDIREv>
	imu.DBC_GYRO_OFSET();
 8001f54:	4813      	ldr	r0, [pc, #76]	; (8001fa4 <setup+0x7c>)
 8001f56:	f000 fd4d 	bl	80029f4 <_ZN5MyImu14DBC_GYRO_OFSETEv>
	timer7.Yapilandir(84000,5);
 8001f5a:	2205      	movs	r2, #5
 8001f5c:	4912      	ldr	r1, [pc, #72]	; (8001fa8 <setup+0x80>)
 8001f5e:	4813      	ldr	r0, [pc, #76]	; (8001fac <setup+0x84>)
 8001f60:	f001 fbf4 	bl	800374c <_ZN5Timer10YapilandirEmm>
	timer7.AktifEt();
 8001f64:	4811      	ldr	r0, [pc, #68]	; (8001fac <setup+0x84>)
 8001f66:	f001 fc10 	bl	800378a <_ZN5Timer7AktifEtEv>

	gorev.GorevAl(Gorevler2,25);
 8001f6a:	2219      	movs	r2, #25
 8001f6c:	4910      	ldr	r1, [pc, #64]	; (8001fb0 <setup+0x88>)
 8001f6e:	4811      	ldr	r0, [pc, #68]	; (8001fb4 <setup+0x8c>)
 8001f70:	f001 fa62 	bl	8003438 <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(Gorevler3,500);
 8001f74:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f78:	490f      	ldr	r1, [pc, #60]	; (8001fb8 <setup+0x90>)
 8001f7a:	480e      	ldr	r0, [pc, #56]	; (8001fb4 <setup+0x8c>)
 8001f7c:	f001 fa5c 	bl	8003438 <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(Gorevler1,1000);
 8001f80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f84:	490d      	ldr	r1, [pc, #52]	; (8001fbc <setup+0x94>)
 8001f86:	480b      	ldr	r0, [pc, #44]	; (8001fb4 <setup+0x8c>)
 8001f88:	f001 fa56 	bl	8003438 <_ZN13Gorevyonetici7GorevAlEPFvvEs>
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40020400 	.word	0x40020400
 8001f98:	40020c00 	.word	0x40020c00
 8001f9c:	20000284 	.word	0x20000284
 8001fa0:	20000398 	.word	0x20000398
 8001fa4:	20000350 	.word	0x20000350
 8001fa8:	00014820 	.word	0x00014820
 8001fac:	200002e4 	.word	0x200002e4
 8001fb0:	08002041 	.word	0x08002041
 8001fb4:	200002e8 	.word	0x200002e8
 8001fb8:	080020f9 	.word	0x080020f9
 8001fbc:	08001fd5 	.word	0x08001fd5

08001fc0 <loop>:

void loop()
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	gorev.GorevCalistir();
 8001fc4:	4802      	ldr	r0, [pc, #8]	; (8001fd0 <loop+0x10>)
 8001fc6:	f001 fab9 	bl	800353c <_ZN13Gorevyonetici13GorevCalistirEv>
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200002e8 	.word	0x200002e8

08001fd4 <_Z9Gorevler1v>:

void Gorevler1()
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	ed2d 8b02 	vpush	{d8}
 8001fda:	af00      	add	r7, sp, #0
	//gps.LatitudeAl();
	//gps.LongitudeAl();
	GPIOD->ODR ^= GPIO_PIN_12;
 8001fdc:	4b13      	ldr	r3, [pc, #76]	; (800202c <_Z9Gorevler1v+0x58>)
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	4a12      	ldr	r2, [pc, #72]	; (800202c <_Z9Gorevler1v+0x58>)
 8001fe2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8001fe6:	6153      	str	r3, [r2, #20]
	gpsPaket.PaketOlustur(*gps.LatitudeAl(),*gps.LongitudeAl());
 8001fe8:	4811      	ldr	r0, [pc, #68]	; (8002030 <_Z9Gorevler1v+0x5c>)
 8001fea:	f000 fc58 	bl	800289e <_ZN3GPS10LatitudeAlEv>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	ed93 8a00 	vldr	s16, [r3]
 8001ff4:	480e      	ldr	r0, [pc, #56]	; (8002030 <_Z9Gorevler1v+0x5c>)
 8001ff6:	f000 fc5f 	bl	80028b8 <_ZN3GPS11LongitudeAlEv>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	edd3 7a00 	vldr	s15, [r3]
 8002000:	eef0 0a67 	vmov.f32	s1, s15
 8002004:	eeb0 0a48 	vmov.f32	s0, s16
 8002008:	480a      	ldr	r0, [pc, #40]	; (8002034 <_Z9Gorevler1v+0x60>)
 800200a:	f001 f8a8 	bl	800315e <_ZN5Paket12PaketOlusturEff>
	gpsPaket.gpsPaketCagir(GpsDataPacket);
 800200e:	490a      	ldr	r1, [pc, #40]	; (8002038 <_Z9Gorevler1v+0x64>)
 8002010:	4808      	ldr	r0, [pc, #32]	; (8002034 <_Z9Gorevler1v+0x60>)
 8002012:	f001 f980 	bl	8003316 <_ZN5Paket13gpsPaketCagirEPh>
	uart3.transmit(GpsDataPacket, sizeof(GpsDataPacket));
 8002016:	220c      	movs	r2, #12
 8002018:	4907      	ldr	r1, [pc, #28]	; (8002038 <_Z9Gorevler1v+0x64>)
 800201a:	4808      	ldr	r0, [pc, #32]	; (800203c <_Z9Gorevler1v+0x68>)
 800201c:	f001 fb2b 	bl	8003676 <_ZN4Uart8transmitEPht>
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	ecbd 8b02 	vpop	{d8}
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40020c00 	.word	0x40020c00
 8002030:	20000398 	.word	0x20000398
 8002034:	200004e0 	.word	0x200004e0
 8002038:	20000258 	.word	0x20000258
 800203c:	20000284 	.word	0x20000284

08002040 <_Z9Gorevler2v>:
void Gorevler2()
{
 8002040:	b580      	push	{r7, lr}
 8002042:	ed2d 8b04 	vpush	{d8-d9}
 8002046:	af00      	add	r7, sp, #0
	GPIOD->ODR ^= GPIO_PIN_13;
 8002048:	4b24      	ldr	r3, [pc, #144]	; (80020dc <_Z9Gorevler2v+0x9c>)
 800204a:	695b      	ldr	r3, [r3, #20]
 800204c:	4a23      	ldr	r2, [pc, #140]	; (80020dc <_Z9Gorevler2v+0x9c>)
 800204e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002052:	6153      	str	r3, [r2, #20]
	imu.DBC_ACI_BULMA();
 8002054:	4822      	ldr	r0, [pc, #136]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 8002056:	f000 fe3f 	bl	8002cd8 <_ZN5MyImu13DBC_ACI_BULMAEv>
	pitch=*imu.PitchAl();
 800205a:	4821      	ldr	r0, [pc, #132]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 800205c:	f001 f808 	bl	8003070 <_ZN5MyImu7PitchAlEv>
 8002060:	4603      	mov	r3, r0
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a1f      	ldr	r2, [pc, #124]	; (80020e4 <_Z9Gorevler2v+0xa4>)
 8002066:	6013      	str	r3, [r2, #0]
	roll=*imu.RollAl();
 8002068:	481d      	ldr	r0, [pc, #116]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 800206a:	f001 f80d 	bl	8003088 <_ZN5MyImu6RollAlEv>
 800206e:	4603      	mov	r3, r0
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a1d      	ldr	r2, [pc, #116]	; (80020e8 <_Z9Gorevler2v+0xa8>)
 8002074:	6013      	str	r3, [r2, #0]
	yaw=*imu.YawAl();
 8002076:	481a      	ldr	r0, [pc, #104]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 8002078:	f001 f812 	bl	80030a0 <_ZN5MyImu5YawAlEv>
 800207c:	4603      	mov	r3, r0
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a1a      	ldr	r2, [pc, #104]	; (80020ec <_Z9Gorevler2v+0xac>)
 8002082:	6013      	str	r3, [r2, #0]
	imuPaket.PaketOlustur(*imu.PitchAl(), *imu.RollAl(), *imu.YawAl(), *imu.SicaklikAl());
 8002084:	4816      	ldr	r0, [pc, #88]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 8002086:	f000 fff3 	bl	8003070 <_ZN5MyImu7PitchAlEv>
 800208a:	4603      	mov	r3, r0
 800208c:	ed93 8a00 	vldr	s16, [r3]
 8002090:	4813      	ldr	r0, [pc, #76]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 8002092:	f000 fff9 	bl	8003088 <_ZN5MyImu6RollAlEv>
 8002096:	4603      	mov	r3, r0
 8002098:	edd3 8a00 	vldr	s17, [r3]
 800209c:	4810      	ldr	r0, [pc, #64]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 800209e:	f000 ffff 	bl	80030a0 <_ZN5MyImu5YawAlEv>
 80020a2:	4603      	mov	r3, r0
 80020a4:	ed93 9a00 	vldr	s18, [r3]
 80020a8:	480d      	ldr	r0, [pc, #52]	; (80020e0 <_Z9Gorevler2v+0xa0>)
 80020aa:	f001 f805 	bl	80030b8 <_ZN5MyImu10SicaklikAlEv>
 80020ae:	4603      	mov	r3, r0
 80020b0:	edd3 7a00 	vldr	s15, [r3]
 80020b4:	eef0 1a67 	vmov.f32	s3, s15
 80020b8:	eeb0 1a49 	vmov.f32	s2, s18
 80020bc:	eef0 0a68 	vmov.f32	s1, s17
 80020c0:	eeb0 0a48 	vmov.f32	s0, s16
 80020c4:	480a      	ldr	r0, [pc, #40]	; (80020f0 <_Z9Gorevler2v+0xb0>)
 80020c6:	f001 f89d 	bl	8003204 <_ZN5Paket12PaketOlusturEffff>
	imuPaket.imuPaketCagir(ImuDataPacket);
 80020ca:	490a      	ldr	r1, [pc, #40]	; (80020f4 <_Z9Gorevler2v+0xb4>)
 80020cc:	4808      	ldr	r0, [pc, #32]	; (80020f0 <_Z9Gorevler2v+0xb0>)
 80020ce:	f001 f931 	bl	8003334 <_ZN5Paket13imuPaketCagirEPh>

}
 80020d2:	bf00      	nop
 80020d4:	46bd      	mov	sp, r7
 80020d6:	ecbd 8b04 	vpop	{d8-d9}
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40020c00 	.word	0x40020c00
 80020e0:	20000350 	.word	0x20000350
 80020e4:	20000278 	.word	0x20000278
 80020e8:	2000027c 	.word	0x2000027c
 80020ec:	20000280 	.word	0x20000280
 80020f0:	2000051c 	.word	0x2000051c
 80020f4:	20000264 	.word	0x20000264

080020f8 <_Z9Gorevler3v>:
void Gorevler3()
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	uart3.transmit(ImuDataPacket, sizeof(ImuDataPacket));
 80020fc:	2214      	movs	r2, #20
 80020fe:	4903      	ldr	r1, [pc, #12]	; (800210c <_Z9Gorevler3v+0x14>)
 8002100:	4803      	ldr	r0, [pc, #12]	; (8002110 <_Z9Gorevler3v+0x18>)
 8002102:	f001 fab8 	bl	8003676 <_ZN4Uart8transmitEPht>
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20000264 	.word	0x20000264
 8002110:	20000284 	.word	0x20000284

08002114 <TIM3_IRQHandler>:
extern "C" void TIM3_IRQHandler()
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	gorev.BayrakKaldir();
 8002118:	4802      	ldr	r0, [pc, #8]	; (8002124 <TIM3_IRQHandler+0x10>)
 800211a:	f001 f9b9 	bl	8003490 <_ZN13Gorevyonetici12BayrakKaldirEv>
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	200002e8 	.word	0x200002e8

08002128 <HAL_UART_RxCpltCallback>:

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
	gps.UartRxCpltCallback();
 8002130:	4803      	ldr	r0, [pc, #12]	; (8002140 <HAL_UART_RxCpltCallback+0x18>)
 8002132:	f000 fb51 	bl	80027d8 <_ZN3GPS18UartRxCpltCallbackEv>
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000398 	.word	0x20000398

08002144 <_Z41__static_initialization_and_destruction_0ii>:
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af02      	add	r7, sp, #8
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d128      	bne.n	80021a6 <_Z41__static_initialization_and_destruction_0ii+0x62>
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800215a:	4293      	cmp	r3, r2
 800215c:	d123      	bne.n	80021a6 <_Z41__static_initialization_and_destruction_0ii+0x62>
Uart uart3(USART3);
 800215e:	4914      	ldr	r1, [pc, #80]	; (80021b0 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002160:	4814      	ldr	r0, [pc, #80]	; (80021b4 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002162:	f001 fa1d 	bl	80035a0 <_ZN4UartC1EP13USART_TypeDef>
Timer timer7(TIM3);
 8002166:	4914      	ldr	r1, [pc, #80]	; (80021b8 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8002168:	4814      	ldr	r0, [pc, #80]	; (80021bc <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800216a:	f001 fadf 	bl	800372c <_ZN5TimerC1EP11TIM_TypeDef>
Gorevyonetici gorev(TIM3);
 800216e:	4912      	ldr	r1, [pc, #72]	; (80021b8 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8002170:	4813      	ldr	r0, [pc, #76]	; (80021c0 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8002172:	f001 f92d 	bl	80033d0 <_ZN13GorevyoneticiC1EP11TIM_TypeDef>
MyImu imu(&hi2c1);
 8002176:	4913      	ldr	r1, [pc, #76]	; (80021c4 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8002178:	4813      	ldr	r0, [pc, #76]	; (80021c8 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800217a:	f000 fbaa 	bl	80028d2 <_ZN5MyImuC1EP17I2C_HandleTypeDef>
GPS gps(&huart2);
 800217e:	4913      	ldr	r1, [pc, #76]	; (80021cc <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8002180:	4813      	ldr	r0, [pc, #76]	; (80021d0 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002182:	f000 faf2 	bl	800276a <_ZN3GPSC1EP20__UART_HandleTypeDef>
Paket gpsPaket(0x12, 0x34, 0x01, 0x08); //veri boyutu 8
 8002186:	2308      	movs	r3, #8
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	2301      	movs	r3, #1
 800218c:	2234      	movs	r2, #52	; 0x34
 800218e:	2112      	movs	r1, #18
 8002190:	4810      	ldr	r0, [pc, #64]	; (80021d4 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8002192:	f000 ff9d 	bl	80030d0 <_ZN5PaketC1Ehhhh>
Paket imuPaket(0x12, 0x34, 0x02, 0x10);//veri boyutu 16
 8002196:	2310      	movs	r3, #16
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	2302      	movs	r3, #2
 800219c:	2234      	movs	r2, #52	; 0x34
 800219e:	2112      	movs	r1, #18
 80021a0:	480d      	ldr	r0, [pc, #52]	; (80021d8 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80021a2:	f000 ff95 	bl	80030d0 <_ZN5PaketC1Ehhhh>
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40004800 	.word	0x40004800
 80021b4:	20000284 	.word	0x20000284
 80021b8:	40000400 	.word	0x40000400
 80021bc:	200002e4 	.word	0x200002e4
 80021c0:	200002e8 	.word	0x200002e8
 80021c4:	20000204 	.word	0x20000204
 80021c8:	20000350 	.word	0x20000350
 80021cc:	200005b4 	.word	0x200005b4
 80021d0:	20000398 	.word	0x20000398
 80021d4:	200004e0 	.word	0x200004e0
 80021d8:	2000051c 	.word	0x2000051c

080021dc <_GLOBAL__sub_I_GpsDataPacket>:
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
 80021e0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80021e4:	2001      	movs	r0, #1
 80021e6:	f7ff ffad 	bl	8002144 <_Z41__static_initialization_and_destruction_0ii>
 80021ea:	bd80      	pop	{r7, pc}

080021ec <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021f0:	4b17      	ldr	r3, [pc, #92]	; (8002250 <MX_SPI1_Init+0x64>)
 80021f2:	4a18      	ldr	r2, [pc, #96]	; (8002254 <MX_SPI1_Init+0x68>)
 80021f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021f6:	4b16      	ldr	r3, [pc, #88]	; (8002250 <MX_SPI1_Init+0x64>)
 80021f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021fe:	4b14      	ldr	r3, [pc, #80]	; (8002250 <MX_SPI1_Init+0x64>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <MX_SPI1_Init+0x64>)
 8002206:	2200      	movs	r2, #0
 8002208:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800220a:	4b11      	ldr	r3, [pc, #68]	; (8002250 <MX_SPI1_Init+0x64>)
 800220c:	2200      	movs	r2, #0
 800220e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <MX_SPI1_Init+0x64>)
 8002212:	2200      	movs	r2, #0
 8002214:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002216:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <MX_SPI1_Init+0x64>)
 8002218:	f44f 7200 	mov.w	r2, #512	; 0x200
 800221c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800221e:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <MX_SPI1_Init+0x64>)
 8002220:	2200      	movs	r2, #0
 8002222:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <MX_SPI1_Init+0x64>)
 8002226:	2200      	movs	r2, #0
 8002228:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <MX_SPI1_Init+0x64>)
 800222c:	2200      	movs	r2, #0
 800222e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <MX_SPI1_Init+0x64>)
 8002232:	2200      	movs	r2, #0
 8002234:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002236:	4b06      	ldr	r3, [pc, #24]	; (8002250 <MX_SPI1_Init+0x64>)
 8002238:	220a      	movs	r2, #10
 800223a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800223c:	4804      	ldr	r0, [pc, #16]	; (8002250 <MX_SPI1_Init+0x64>)
 800223e:	f004 f8d1 	bl	80063e4 <HAL_SPI_Init>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002248:	f7ff fe68 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000558 	.word	0x20000558
 8002254:	40013000 	.word	0x40013000

08002258 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	; 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a19      	ldr	r2, [pc, #100]	; (80022dc <HAL_SPI_MspInit+0x84>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d12b      	bne.n	80022d2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <HAL_SPI_MspInit+0x88>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	4a17      	ldr	r2, [pc, #92]	; (80022e0 <HAL_SPI_MspInit+0x88>)
 8002284:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002288:	6453      	str	r3, [r2, #68]	; 0x44
 800228a:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <HAL_SPI_MspInit+0x88>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <HAL_SPI_MspInit+0x88>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	4a10      	ldr	r2, [pc, #64]	; (80022e0 <HAL_SPI_MspInit+0x88>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6313      	str	r3, [r2, #48]	; 0x30
 80022a6:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <HAL_SPI_MspInit+0x88>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80022b2:	23e0      	movs	r3, #224	; 0xe0
 80022b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b6:	2302      	movs	r3, #2
 80022b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022c2:	2305      	movs	r3, #5
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c6:	f107 0314 	add.w	r3, r7, #20
 80022ca:	4619      	mov	r1, r3
 80022cc:	4805      	ldr	r0, [pc, #20]	; (80022e4 <HAL_SPI_MspInit+0x8c>)
 80022ce:	f001 fd97 	bl	8003e00 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80022d2:	bf00      	nop
 80022d4:	3728      	adds	r7, #40	; 0x28
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40013000 	.word	0x40013000
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40020000 	.word	0x40020000

080022e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	607b      	str	r3, [r7, #4]
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <HAL_MspInit+0x4c>)
 80022f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f6:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <HAL_MspInit+0x4c>)
 80022f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022fc:	6453      	str	r3, [r2, #68]	; 0x44
 80022fe:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <HAL_MspInit+0x4c>)
 8002300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	603b      	str	r3, [r7, #0]
 800230e:	4b09      	ldr	r3, [pc, #36]	; (8002334 <HAL_MspInit+0x4c>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	4a08      	ldr	r2, [pc, #32]	; (8002334 <HAL_MspInit+0x4c>)
 8002314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002318:	6413      	str	r3, [r2, #64]	; 0x40
 800231a:	4b06      	ldr	r3, [pc, #24]	; (8002334 <HAL_MspInit+0x4c>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002326:	2007      	movs	r0, #7
 8002328:	f001 fc96 	bl	8003c58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232c:	bf00      	nop
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40023800 	.word	0x40023800

08002338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800233c:	e7fe      	b.n	800233c <NMI_Handler+0x4>

0800233e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002342:	e7fe      	b.n	8002342 <HardFault_Handler+0x4>

08002344 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002348:	e7fe      	b.n	8002348 <MemManage_Handler+0x4>

0800234a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800234a:	b480      	push	{r7}
 800234c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800234e:	e7fe      	b.n	800234e <BusFault_Handler+0x4>

08002350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002354:	e7fe      	b.n	8002354 <UsageFault_Handler+0x4>

08002356 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002356:	b480      	push	{r7}
 8002358:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002384:	f001 fb54 	bl	8003a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002388:	bf00      	nop
 800238a:	bd80      	pop	{r7, pc}

0800238c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002390:	4802      	ldr	r0, [pc, #8]	; (800239c <USART2_IRQHandler+0x10>)
 8002392:	f004 f9b1 	bl	80066f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	200005b4 	.word	0x200005b4

080023a0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80023a4:	4802      	ldr	r0, [pc, #8]	; (80023b0 <USART3_IRQHandler+0x10>)
 80023a6:	f004 f9a7 	bl	80066f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	200005fc 	.word	0x200005fc

080023b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return 1;
 80023b8:	2301      	movs	r3, #1
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <_kill>:

int _kill(int pid, int sig)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023ce:	f007 fc01 	bl	8009bd4 <__errno>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2216      	movs	r2, #22
 80023d6:	601a      	str	r2, [r3, #0]
  return -1;
 80023d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_exit>:

void _exit (int status)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023ec:	f04f 31ff 	mov.w	r1, #4294967295
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7ff ffe7 	bl	80023c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023f6:	e7fe      	b.n	80023f6 <_exit+0x12>

080023f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	e00a      	b.n	8002420 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800240a:	f3af 8000 	nop.w
 800240e:	4601      	mov	r1, r0
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	1c5a      	adds	r2, r3, #1
 8002414:	60ba      	str	r2, [r7, #8]
 8002416:	b2ca      	uxtb	r2, r1
 8002418:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	3301      	adds	r3, #1
 800241e:	617b      	str	r3, [r7, #20]
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	429a      	cmp	r2, r3
 8002426:	dbf0      	blt.n	800240a <_read+0x12>
  }

  return len;
 8002428:	687b      	ldr	r3, [r7, #4]
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b086      	sub	sp, #24
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	e009      	b.n	8002458 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	1c5a      	adds	r2, r3, #1
 8002448:	60ba      	str	r2, [r7, #8]
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	3301      	adds	r3, #1
 8002456:	617b      	str	r3, [r7, #20]
 8002458:	697a      	ldr	r2, [r7, #20]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	429a      	cmp	r2, r3
 800245e:	dbf1      	blt.n	8002444 <_write+0x12>
  }
  return len;
 8002460:	687b      	ldr	r3, [r7, #4]
}
 8002462:	4618      	mov	r0, r3
 8002464:	3718      	adds	r7, #24
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <_close>:

int _close(int file)
{
 800246a:	b480      	push	{r7}
 800246c:	b083      	sub	sp, #12
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002472:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002482:	b480      	push	{r7}
 8002484:	b083      	sub	sp, #12
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
 800248a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002492:	605a      	str	r2, [r3, #4]
  return 0;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <_isatty>:

int _isatty(int file)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b083      	sub	sp, #12
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024aa:	2301      	movs	r3, #1
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
	...

080024d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024dc:	4a14      	ldr	r2, [pc, #80]	; (8002530 <_sbrk+0x5c>)
 80024de:	4b15      	ldr	r3, [pc, #84]	; (8002534 <_sbrk+0x60>)
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024e8:	4b13      	ldr	r3, [pc, #76]	; (8002538 <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024f0:	4b11      	ldr	r3, [pc, #68]	; (8002538 <_sbrk+0x64>)
 80024f2:	4a12      	ldr	r2, [pc, #72]	; (800253c <_sbrk+0x68>)
 80024f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024f6:	4b10      	ldr	r3, [pc, #64]	; (8002538 <_sbrk+0x64>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4413      	add	r3, r2
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	429a      	cmp	r2, r3
 8002502:	d207      	bcs.n	8002514 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002504:	f007 fb66 	bl	8009bd4 <__errno>
 8002508:	4603      	mov	r3, r0
 800250a:	220c      	movs	r2, #12
 800250c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800250e:	f04f 33ff 	mov.w	r3, #4294967295
 8002512:	e009      	b.n	8002528 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <_sbrk+0x64>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800251a:	4b07      	ldr	r3, [pc, #28]	; (8002538 <_sbrk+0x64>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4413      	add	r3, r2
 8002522:	4a05      	ldr	r2, [pc, #20]	; (8002538 <_sbrk+0x64>)
 8002524:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002526:	68fb      	ldr	r3, [r7, #12]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20020000 	.word	0x20020000
 8002534:	00000400 	.word	0x00000400
 8002538:	200005b0 	.word	0x200005b0
 800253c:	20000798 	.word	0x20000798

08002540 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002544:	4b06      	ldr	r3, [pc, #24]	; (8002560 <SystemInit+0x20>)
 8002546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254a:	4a05      	ldr	r2, [pc, #20]	; (8002560 <SystemInit+0x20>)
 800254c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002550:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	e000ed00 	.word	0xe000ed00

08002564 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002568:	4b11      	ldr	r3, [pc, #68]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800256a:	4a12      	ldr	r2, [pc, #72]	; (80025b4 <MX_USART2_UART_Init+0x50>)
 800256c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002570:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002574:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002576:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002578:	2200      	movs	r2, #0
 800257a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800257c:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800257e:	2200      	movs	r2, #0
 8002580:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002582:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002584:	2200      	movs	r2, #0
 8002586:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002588:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800258a:	220c      	movs	r2, #12
 800258c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800258e:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002590:	2200      	movs	r2, #0
 8002592:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 8002596:	2200      	movs	r2, #0
 8002598:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800259a:	4805      	ldr	r0, [pc, #20]	; (80025b0 <MX_USART2_UART_Init+0x4c>)
 800259c:	f003 ffab 	bl	80064f6 <HAL_UART_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025a6:	f7ff fcb9 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	200005b4 	.word	0x200005b4
 80025b4:	40004400 	.word	0x40004400

080025b8 <HAL_UART_MspInit>:
  /* USER CODE END USART3_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08c      	sub	sp, #48	; 0x30
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c0:	f107 031c 	add.w	r3, r7, #28
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	605a      	str	r2, [r3, #4]
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	60da      	str	r2, [r3, #12]
 80025ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a4a      	ldr	r2, [pc, #296]	; (8002700 <HAL_UART_MspInit+0x148>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d134      	bne.n	8002644 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	61bb      	str	r3, [r7, #24]
 80025de:	4b49      	ldr	r3, [pc, #292]	; (8002704 <HAL_UART_MspInit+0x14c>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	4a48      	ldr	r2, [pc, #288]	; (8002704 <HAL_UART_MspInit+0x14c>)
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	6413      	str	r3, [r2, #64]	; 0x40
 80025ea:	4b46      	ldr	r3, [pc, #280]	; (8002704 <HAL_UART_MspInit+0x14c>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f2:	61bb      	str	r3, [r7, #24]
 80025f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	617b      	str	r3, [r7, #20]
 80025fa:	4b42      	ldr	r3, [pc, #264]	; (8002704 <HAL_UART_MspInit+0x14c>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	4a41      	ldr	r2, [pc, #260]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6313      	str	r3, [r2, #48]	; 0x30
 8002606:	4b3f      	ldr	r3, [pc, #252]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002612:	230c      	movs	r3, #12
 8002614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002616:	2302      	movs	r3, #2
 8002618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261e:	2303      	movs	r3, #3
 8002620:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002622:	2307      	movs	r3, #7
 8002624:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002626:	f107 031c 	add.w	r3, r7, #28
 800262a:	4619      	mov	r1, r3
 800262c:	4836      	ldr	r0, [pc, #216]	; (8002708 <HAL_UART_MspInit+0x150>)
 800262e:	f001 fbe7 	bl	8003e00 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2100      	movs	r1, #0
 8002636:	2026      	movs	r0, #38	; 0x26
 8002638:	f001 fb19 	bl	8003c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800263c:	2026      	movs	r0, #38	; 0x26
 800263e:	f001 fb32 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002642:	e058      	b.n	80026f6 <HAL_UART_MspInit+0x13e>
  else if(uartHandle->Instance==USART3)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a30      	ldr	r2, [pc, #192]	; (800270c <HAL_UART_MspInit+0x154>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d153      	bne.n	80026f6 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART3_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	4b2c      	ldr	r3, [pc, #176]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	4a2b      	ldr	r2, [pc, #172]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002658:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800265c:	6413      	str	r3, [r2, #64]	; 0x40
 800265e:	4b29      	ldr	r3, [pc, #164]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	4b25      	ldr	r3, [pc, #148]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	4a24      	ldr	r2, [pc, #144]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002674:	f043 0302 	orr.w	r3, r3, #2
 8002678:	6313      	str	r3, [r2, #48]	; 0x30
 800267a:	4b22      	ldr	r3, [pc, #136]	; (8002704 <HAL_UART_MspInit+0x14c>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <HAL_UART_MspInit+0x14c>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	4a1d      	ldr	r2, [pc, #116]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002690:	f043 0308 	orr.w	r3, r3, #8
 8002694:	6313      	str	r3, [r2, #48]	; 0x30
 8002696:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_UART_MspInit+0x14c>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	60bb      	str	r3, [r7, #8]
 80026a0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80026a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a8:	2302      	movs	r3, #2
 80026aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b0:	2303      	movs	r3, #3
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026b4:	2307      	movs	r3, #7
 80026b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b8:	f107 031c 	add.w	r3, r7, #28
 80026bc:	4619      	mov	r1, r3
 80026be:	4814      	ldr	r0, [pc, #80]	; (8002710 <HAL_UART_MspInit+0x158>)
 80026c0:	f001 fb9e 	bl	8003e00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80026c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ca:	2302      	movs	r3, #2
 80026cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d2:	2303      	movs	r3, #3
 80026d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026d6:	2307      	movs	r3, #7
 80026d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026da:	f107 031c 	add.w	r3, r7, #28
 80026de:	4619      	mov	r1, r3
 80026e0:	480c      	ldr	r0, [pc, #48]	; (8002714 <HAL_UART_MspInit+0x15c>)
 80026e2:	f001 fb8d 	bl	8003e00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80026e6:	2200      	movs	r2, #0
 80026e8:	2100      	movs	r1, #0
 80026ea:	2027      	movs	r0, #39	; 0x27
 80026ec:	f001 fabf 	bl	8003c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80026f0:	2027      	movs	r0, #39	; 0x27
 80026f2:	f001 fad8 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
}
 80026f6:	bf00      	nop
 80026f8:	3730      	adds	r7, #48	; 0x30
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40004400 	.word	0x40004400
 8002704:	40023800 	.word	0x40023800
 8002708:	40020000 	.word	0x40020000
 800270c:	40004800 	.word	0x40004800
 8002710:	40020400 	.word	0x40020400
 8002714:	40020c00 	.word	0x40020c00

08002718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002718:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002750 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800271c:	f7ff ff10 	bl	8002540 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002720:	480c      	ldr	r0, [pc, #48]	; (8002754 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002722:	490d      	ldr	r1, [pc, #52]	; (8002758 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002724:	4a0d      	ldr	r2, [pc, #52]	; (800275c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002728:	e002      	b.n	8002730 <LoopCopyDataInit>

0800272a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800272a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800272c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800272e:	3304      	adds	r3, #4

08002730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002734:	d3f9      	bcc.n	800272a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002736:	4a0a      	ldr	r2, [pc, #40]	; (8002760 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002738:	4c0a      	ldr	r4, [pc, #40]	; (8002764 <LoopFillZerobss+0x22>)
  movs r3, #0
 800273a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800273c:	e001      	b.n	8002742 <LoopFillZerobss>

0800273e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800273e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002740:	3204      	adds	r2, #4

08002742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002744:	d3fb      	bcc.n	800273e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002746:	f007 fa4b 	bl	8009be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800274a:	f7ff fb69 	bl	8001e20 <main>
  bx  lr    
 800274e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002750:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002758:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800275c:	0800bf28 	.word	0x0800bf28
  ldr r2, =_sbss
 8002760:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002764:	20000794 	.word	0x20000794

08002768 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002768:	e7fe      	b.n	8002768 <ADC_IRQHandler>

0800276a <_ZN3GPSC1EP20__UART_HandleTypeDef>:
 *  Created on: Jun 29, 2024
 *      Author: onurd
 */
#include "Gps.h"

GPS::GPS(UART_HandleTypeDef* huart)
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	6039      	str	r1, [r7, #0]
{
	this->huart_=huart;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	601a      	str	r2, [r3, #0]
	this->rxIndex_u8=0;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	this->rxData_u8=0;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
	this->latitude_f32=0;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f04f 0200 	mov.w	r2, #0
 8002790:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	this->longitude_f32=0;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f04f 0200 	mov.w	r2, #0
 800279a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4618      	mov	r0, r3
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <_ZN3GPS10YapilandirEv>:

void GPS::Yapilandir()
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
    lwgps_init(&gps_);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3308      	adds	r3, #8
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff fa63 	bl	8001c84 <lwgps_init>
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f203 1339 	addw	r3, r3, #313	; 0x139
 80027c8:	2201      	movs	r2, #1
 80027ca:	4619      	mov	r1, r3
 80027cc:	f003 ff6e 	bl	80066ac <HAL_UART_Receive_IT>
}
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <_ZN3GPS18UartRxCpltCallbackEv>:

void GPS::UartRxCpltCallback()
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
    if (rxData_u8 != '\n' && rxIndex_u8 < sizeof(rxBuffer_))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3139 	ldrb.w	r3, [r3, #313]	; 0x139
 80027e6:	2b0a      	cmp	r3, #10
 80027e8:	d016      	beq.n	8002818 <_ZN3GPS18UartRxCpltCallbackEv+0x40>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 80027f0:	b25b      	sxtb	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	db10      	blt.n	8002818 <_ZN3GPS18UartRxCpltCallbackEv+0x40>
    {
        rxBuffer_[rxIndex_u8++] = rxData_u8;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 80027fc:	1c5a      	adds	r2, r3, #1
 80027fe:	b2d1      	uxtb	r1, r2
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	f882 1138 	strb.w	r1, [r2, #312]	; 0x138
 8002806:	4619      	mov	r1, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 2139 	ldrb.w	r2, [r3, #313]	; 0x139
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	440b      	add	r3, r1
 8002812:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8002816:	e017      	b.n	8002848 <_ZN3GPS18UartRxCpltCallbackEv+0x70>
    }
    else
    {
        lwgps_process(&gps_, rxBuffer_, rxIndex_u8 + 1);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f103 0008 	add.w	r0, r3, #8
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 800282a:	3301      	adds	r3, #1
 800282c:	461a      	mov	r2, r3
 800282e:	f7ff fa37 	bl	8001ca0 <lwgps_process>
        GpsDataCek();
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f815 	bl	8002862 <_ZN3GPS10GpsDataCekEv>
        rxIndex_u8 = 0;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
        rxData_u8 = 0;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
    }
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6818      	ldr	r0, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f203 1339 	addw	r3, r3, #313	; 0x139
 8002852:	2201      	movs	r2, #1
 8002854:	4619      	mov	r1, r3
 8002856:	f003 ff29 	bl	80066ac <HAL_UART_Receive_IT>
}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <_ZN3GPS10GpsDataCekEv>:

void GPS::GpsDataCek()
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
	 latitude_f32 = gps_.latitude;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002870:	4610      	mov	r0, r2
 8002872:	4619      	mov	r1, r3
 8002874:	f7fe f9b0 	bl	8000bd8 <__aeabi_d2f>
 8002878:	4602      	mov	r2, r0
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	 longitude_f32 = gps_.longitude;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002886:	4610      	mov	r0, r2
 8002888:	4619      	mov	r1, r3
 800288a:	f7fe f9a5 	bl	8000bd8 <__aeabi_d2f>
 800288e:	4602      	mov	r2, r0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <_ZN3GPS10LatitudeAlEv>:

float* GPS::LatitudeAl()
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
    return &latitude_f32;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f503 739e 	add.w	r3, r3, #316	; 0x13c
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <_ZN3GPS11LongitudeAlEv>:

float* GPS::LongitudeAl()
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
    return &longitude_f32;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f503 73a0 	add.w	r3, r3, #320	; 0x140
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <_ZN5MyImuC1EP17I2C_HandleTypeDef>:
#define ACC_CNFG_REG 0X1C
#define MPU6500_ADDRESS 0x68<< 1
#define WHO_AM_I 0x75
#define RESET_BIT 0x80

MyImu::MyImu(I2C_HandleTypeDef *hi2c)
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	6039      	str	r1, [r7, #0]
{
	this->hi2c=hi2c;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	601a      	str	r2, [r3, #0]
}
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <_ZN5MyImu17DBC_MPU6500_ResetEv>:

void MyImu::DBC_MPU6500_Reset()
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af04      	add	r7, sp, #16
 80028f6:	6078      	str	r0, [r7, #4]
	data_u8 = RESET_BIT;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2280      	movs	r2, #128	; 0x80
 80028fc:	711a      	strb	r2, [r3, #4]
	HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 1000);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	3304      	adds	r3, #4
 8002906:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800290a:	9202      	str	r2, [sp, #8]
 800290c:	2201      	movs	r2, #1
 800290e:	9201      	str	r2, [sp, #4]
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2301      	movs	r3, #1
 8002914:	226b      	movs	r2, #107	; 0x6b
 8002916:	21d0      	movs	r1, #208	; 0xd0
 8002918:	f002 f89c 	bl	8004a54 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 800291c:	2064      	movs	r0, #100	; 0x64
 800291e:	f001 f8a7 	bl	8003a70 <HAL_Delay>
}
 8002922:	bf00      	nop
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <_ZN5MyImu22DBC_MPU6500_YAPILANDIREv>:
void MyImu::DBC_MPU6500_YAPILANDIR()
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b088      	sub	sp, #32
 800292e:	af04      	add	r7, sp, #16
 8002930:	6078      	str	r0, [r7, #4]
	uint8_t check_u8;
	DBC_MPU6500_Reset();
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7ff ffdc 	bl	80028f0 <_ZN5MyImu17DBC_MPU6500_ResetEv>
	// yoklama sorgusu versiyon sorgusu crc kontrol ,sekmeli yap gps ekran ac ekran balantekran

	HAL_I2C_Mem_Read(hi2c, MPU6500_ADDRESS , WHO_AM_I, 1, &check_u8, 1, 1000);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6818      	ldr	r0, [r3, #0]
 800293c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002940:	9302      	str	r3, [sp, #8]
 8002942:	2301      	movs	r3, #1
 8002944:	9301      	str	r3, [sp, #4]
 8002946:	f107 030f 	add.w	r3, r7, #15
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	2301      	movs	r3, #1
 800294e:	2275      	movs	r2, #117	; 0x75
 8002950:	21d0      	movs	r1, #208	; 0xd0
 8002952:	f002 f979 	bl	8004c48 <HAL_I2C_Mem_Read>
	if (check_u8 == 0x70)
 8002956:	7bfb      	ldrb	r3, [r7, #15]
 8002958:	2b70      	cmp	r3, #112	; 0x70
 800295a:	d147      	bne.n	80029ec <_ZN5MyImu22DBC_MPU6500_YAPILANDIREv+0xc2>
	{
		data_u8 = 0x00;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 1000);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6818      	ldr	r0, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3304      	adds	r3, #4
 800296a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800296e:	9202      	str	r2, [sp, #8]
 8002970:	2201      	movs	r2, #1
 8002972:	9201      	str	r2, [sp, #4]
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	2301      	movs	r3, #1
 8002978:	226b      	movs	r2, #107	; 0x6b
 800297a:	21d0      	movs	r1, #208	; 0xd0
 800297c:	f002 f86a 	bl	8004a54 <HAL_I2C_Mem_Write>
		// SMPLRT_DIV register
		data_u8 = 0x07;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2207      	movs	r2, #7
 8002984:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS ,SMPLRT_DIV_REG, 1, &data_u8, 1, 1000);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6818      	ldr	r0, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3304      	adds	r3, #4
 800298e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002992:	9202      	str	r2, [sp, #8]
 8002994:	2201      	movs	r2, #1
 8002996:	9201      	str	r2, [sp, #4]
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	2301      	movs	r3, #1
 800299c:	2219      	movs	r2, #25
 800299e:	21d0      	movs	r1, #208	; 0xd0
 80029a0:	f002 f858 	bl	8004a54 <HAL_I2C_Mem_Write>
		//  ACCEL_CONFIG Register 2g(00),4g(01),8g(10),16g(11) 4:3
		data_u8 = 0x00;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS, ACC_CNFG_REG, 1, &data_u8, 1, 1000);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3304      	adds	r3, #4
 80029b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029b6:	9202      	str	r2, [sp, #8]
 80029b8:	2201      	movs	r2, #1
 80029ba:	9201      	str	r2, [sp, #4]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	2301      	movs	r3, #1
 80029c0:	221c      	movs	r2, #28
 80029c2:	21d0      	movs	r1, #208	; 0xd0
 80029c4:	f002 f846 	bl	8004a54 <HAL_I2C_Mem_Write>
		//  GYRO_CONFIG Register +250dps(00),+500dps(01),+1000dps(10),+2000dps(11) 4:3
		data_u8 = 0x00;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , GYRO_CNFG_REG, 1, &data_u8, 1, 1000);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6818      	ldr	r0, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3304      	adds	r3, #4
 80029d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029da:	9202      	str	r2, [sp, #8]
 80029dc:	2201      	movs	r2, #1
 80029de:	9201      	str	r2, [sp, #4]
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	2301      	movs	r3, #1
 80029e4:	221b      	movs	r2, #27
 80029e6:	21d0      	movs	r1, #208	; 0xd0
 80029e8:	f002 f834 	bl	8004a54 <HAL_I2C_Mem_Write>
	}
}
 80029ec:	bf00      	nop
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <_ZN5MyImu14DBC_GYRO_OFSETEv>:

void MyImu::DBC_GYRO_OFSET()
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	for(int i=0; i<2000; i++)
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	e032      	b.n	8002a68 <_ZN5MyImu14DBC_GYRO_OFSETEv+0x74>
	{
		DBC_GYRO_OKU();
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f92e 	bl	8002c64 <_ZN5MyImu12DBC_GYRO_OKUEv>

		gyroHesap[0] += gyroEksen[0];
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002a14:	ee07 3a90 	vmov	s15, r3
 8002a18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	edc3 7a05 	vstr	s15, [r3, #20]
	    gyroHesap[1] += gyroEksen[1];
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	ed93 7a06 	vldr	s14, [r3, #24]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002a32:	ee07 3a90 	vmov	s15, r3
 8002a36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	edc3 7a06 	vstr	s15, [r3, #24]
	    gyroHesap[2] += gyroEksen[2];
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	ed93 7a07 	vldr	s14, [r3, #28]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002a50:	ee07 3a90 	vmov	s15, r3
 8002a54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	edc3 7a07 	vstr	s15, [r3, #28]
	for(int i=0; i<2000; i++)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	3301      	adds	r3, #1
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002a6e:	dbc8      	blt.n	8002a02 <_ZN5MyImu14DBC_GYRO_OFSETEv+0xe>
	 }
		gyroHesap[0] /= 2000;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a76:	eddf 6a11 	vldr	s13, [pc, #68]	; 8002abc <_ZN5MyImu14DBC_GYRO_OFSETEv+0xc8>
 8002a7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	edc3 7a05 	vstr	s15, [r3, #20]
		gyroHesap[1] /= 2000;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	ed93 7a06 	vldr	s14, [r3, #24]
 8002a8a:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002abc <_ZN5MyImu14DBC_GYRO_OFSETEv+0xc8>
 8002a8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	edc3 7a06 	vstr	s15, [r3, #24]
	    gyroHesap[2] /= 2000;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	ed93 7a07 	vldr	s14, [r3, #28]
 8002a9e:	eddf 6a07 	vldr	s13, [pc, #28]	; 8002abc <_ZN5MyImu14DBC_GYRO_OFSETEv+0xc8>
 8002aa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	edc3 7a07 	vstr	s15, [r3, #28]
	    //HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
	    HAL_Delay(100);
 8002aac:	2064      	movs	r0, #100	; 0x64
 8002aae:	f000 ffdf 	bl	8003a70 <HAL_Delay>
}
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	44fa0000 	.word	0x44fa0000

08002ac0 <_ZN5MyImu12DBC_DATA_OKUEv>:
void MyImu::DBC_DATA_OKU()
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
    DBC_ACC_OKU();
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 f843 	bl	8002b54 <_ZN5MyImu11DBC_ACC_OKUEv>
    DBC_SICAKLIK_OKU();
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f87a 	bl	8002bc8 <_ZN5MyImu16DBC_SICAKLIK_OKUEv>
    DBC_GYRO_OKU();
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f8c5 	bl	8002c64 <_ZN5MyImu12DBC_GYRO_OKUEv>

    gyroEksen[0] -= gyroHesap[0];
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002ae0:	ee07 3a90 	vmov	s15, r3
 8002ae4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	edd3 7a05 	vldr	s15, [r3, #20]
 8002aee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002af6:	ee17 3a90 	vmov	r3, s15
 8002afa:	b21a      	sxth	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	80da      	strh	r2, [r3, #6]
    gyroEksen[1] -= gyroHesap[1];
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002b06:	ee07 3a90 	vmov	s15, r3
 8002b0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b1c:	ee17 3a90 	vmov	r3, s15
 8002b20:	b21a      	sxth	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	811a      	strh	r2, [r3, #8]
    gyroEksen[2] -= gyroHesap[2];
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002b2c:	ee07 3a90 	vmov	s15, r3
 8002b30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b42:	ee17 3a90 	vmov	r3, s15
 8002b46:	b21a      	sxth	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	815a      	strh	r2, [r3, #10]
}
 8002b4c:	bf00      	nop
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <_ZN5MyImu11DBC_ACC_OKUEv>:
void MyImu::DBC_ACC_OKU()
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af02      	add	r7, sp, #8
 8002b5a:	6078      	str	r0, [r7, #4]
	uint8_t accBuffer[6];

	accBuffer[0] = 0x3B;
 8002b5c:	233b      	movs	r3, #59	; 0x3b
 8002b5e:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, accBuffer, 1, 10);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	f107 0208 	add.w	r2, r7, #8
 8002b68:	230a      	movs	r3, #10
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	21d0      	movs	r1, #208	; 0xd0
 8002b70:	f001 fc40 	bl	80043f4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, accBuffer, 6, 10);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6818      	ldr	r0, [r3, #0]
 8002b78:	f107 0208 	add.w	r2, r7, #8
 8002b7c:	230a      	movs	r3, #10
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2306      	movs	r3, #6
 8002b82:	21d0      	movs	r1, #208	; 0xd0
 8002b84:	f001 fd34 	bl	80045f0 <HAL_I2C_Master_Receive>
	accEksen[0] = (accBuffer[0] << 8 | accBuffer[1]);
 8002b88:	7a3b      	ldrb	r3, [r7, #8]
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	b21a      	sxth	r2, r3
 8002b8e:	7a7b      	ldrb	r3, [r7, #9]
 8002b90:	b21b      	sxth	r3, r3
 8002b92:	4313      	orrs	r3, r2
 8002b94:	b21a      	sxth	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	819a      	strh	r2, [r3, #12]
	accEksen[1] = (accBuffer[2] << 8 | accBuffer[3]);
 8002b9a:	7abb      	ldrb	r3, [r7, #10]
 8002b9c:	021b      	lsls	r3, r3, #8
 8002b9e:	b21a      	sxth	r2, r3
 8002ba0:	7afb      	ldrb	r3, [r7, #11]
 8002ba2:	b21b      	sxth	r3, r3
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	b21a      	sxth	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	81da      	strh	r2, [r3, #14]
	accEksen[2] = (accBuffer[4] << 8 | accBuffer[5]);
 8002bac:	7b3b      	ldrb	r3, [r7, #12]
 8002bae:	021b      	lsls	r3, r3, #8
 8002bb0:	b21a      	sxth	r2, r3
 8002bb2:	7b7b      	ldrb	r3, [r7, #13]
 8002bb4:	b21b      	sxth	r3, r3
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	b21a      	sxth	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	821a      	strh	r2, [r3, #16]
}
 8002bbe:	bf00      	nop
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
	...

08002bc8 <_ZN5MyImu16DBC_SICAKLIK_OKUEv>:
void MyImu::DBC_SICAKLIK_OKU()
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af02      	add	r7, sp, #8
 8002bce:	6078      	str	r0, [r7, #4]
	uint8_t sicaklikBuffer[2];

	sicaklikBuffer[0] = 0x41;
 8002bd0:	2341      	movs	r3, #65	; 0x41
 8002bd2:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 1, 10);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6818      	ldr	r0, [r3, #0]
 8002bd8:	f107 020c 	add.w	r2, r7, #12
 8002bdc:	230a      	movs	r3, #10
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	2301      	movs	r3, #1
 8002be2:	21d0      	movs	r1, #208	; 0xd0
 8002be4:	f001 fc06 	bl	80043f4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 2, 10);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6818      	ldr	r0, [r3, #0]
 8002bec:	f107 020c 	add.w	r2, r7, #12
 8002bf0:	230a      	movs	r3, #10
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	21d0      	movs	r1, #208	; 0xd0
 8002bf8:	f001 fcfa 	bl	80045f0 <HAL_I2C_Master_Receive>
	hamSicaklik_u16 = (sicaklikBuffer[0] << 8 | sicaklikBuffer[1]);
 8002bfc:	7b3b      	ldrb	r3, [r7, #12]
 8002bfe:	021b      	lsls	r3, r3, #8
 8002c00:	b21a      	sxth	r2, r3
 8002c02:	7b7b      	ldrb	r3, [r7, #13]
 8002c04:	b21b      	sxth	r3, r3
 8002c06:	4313      	orrs	r3, r2
 8002c08:	b21b      	sxth	r3, r3
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	Sicaklik_f=((float)((float)hamSicaklik_u16 / 340.0)) + 36.53;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002c18:	ee07 3a90 	vmov	s15, r3
 8002c1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c20:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002c60 <_ZN5MyImu16DBC_SICAKLIK_OKUEv+0x98>
 8002c24:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002c28:	ee16 0a90 	vmov	r0, s13
 8002c2c:	f7fd fc84 	bl	8000538 <__aeabi_f2d>
 8002c30:	a309      	add	r3, pc, #36	; (adr r3, 8002c58 <_ZN5MyImu16DBC_SICAKLIK_OKUEv+0x90>)
 8002c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c36:	f7fd fb21 	bl	800027c <__adddf3>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4610      	mov	r0, r2
 8002c40:	4619      	mov	r1, r3
 8002c42:	f7fd ffc9 	bl	8000bd8 <__aeabi_d2f>
 8002c46:	4602      	mov	r2, r0
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	645a      	str	r2, [r3, #68]	; 0x44
}
 8002c4c:	bf00      	nop
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	f3af 8000 	nop.w
 8002c58:	0a3d70a4 	.word	0x0a3d70a4
 8002c5c:	404243d7 	.word	0x404243d7
 8002c60:	43aa0000 	.word	0x43aa0000

08002c64 <_ZN5MyImu12DBC_GYRO_OKUEv>:
void MyImu::DBC_GYRO_OKU()
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af02      	add	r7, sp, #8
 8002c6a:	6078      	str	r0, [r7, #4]
	uint8_t gyroBuffer[6];

	gyroBuffer[0] = 0x43;
 8002c6c:	2343      	movs	r3, #67	; 0x43
 8002c6e:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, gyroBuffer, 1, 10);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6818      	ldr	r0, [r3, #0]
 8002c74:	f107 0208 	add.w	r2, r7, #8
 8002c78:	230a      	movs	r3, #10
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	21d0      	movs	r1, #208	; 0xd0
 8002c80:	f001 fbb8 	bl	80043f4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, gyroBuffer, 6, 10);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6818      	ldr	r0, [r3, #0]
 8002c88:	f107 0208 	add.w	r2, r7, #8
 8002c8c:	230a      	movs	r3, #10
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	2306      	movs	r3, #6
 8002c92:	21d0      	movs	r1, #208	; 0xd0
 8002c94:	f001 fcac 	bl	80045f0 <HAL_I2C_Master_Receive>
	gyroEksen[0] = (gyroBuffer[0] << 8 | gyroBuffer[1]);
 8002c98:	7a3b      	ldrb	r3, [r7, #8]
 8002c9a:	021b      	lsls	r3, r3, #8
 8002c9c:	b21a      	sxth	r2, r3
 8002c9e:	7a7b      	ldrb	r3, [r7, #9]
 8002ca0:	b21b      	sxth	r3, r3
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	b21a      	sxth	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	80da      	strh	r2, [r3, #6]
	gyroEksen[1] = (gyroBuffer[2] << 8 | gyroBuffer[3]);
 8002caa:	7abb      	ldrb	r3, [r7, #10]
 8002cac:	021b      	lsls	r3, r3, #8
 8002cae:	b21a      	sxth	r2, r3
 8002cb0:	7afb      	ldrb	r3, [r7, #11]
 8002cb2:	b21b      	sxth	r3, r3
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	b21a      	sxth	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	811a      	strh	r2, [r3, #8]
	gyroEksen[2] = (gyroBuffer[4] << 8 | gyroBuffer[5]);
 8002cbc:	7b3b      	ldrb	r3, [r7, #12]
 8002cbe:	021b      	lsls	r3, r3, #8
 8002cc0:	b21a      	sxth	r2, r3
 8002cc2:	7b7b      	ldrb	r3, [r7, #13]
 8002cc4:	b21b      	sxth	r3, r3
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	b21a      	sxth	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	815a      	strh	r2, [r3, #10]

}
 8002cce:	bf00      	nop
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
	...

08002cd8 <_ZN5MyImu13DBC_ACI_BULMAEv>:
void MyImu::DBC_ACI_BULMA()
{
 8002cd8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
	DBC_DATA_OKU();//0.0014 0.000001066
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff feec 	bl	8002ac0 <_ZN5MyImu12DBC_DATA_OKUEv>
	//Ham Veri Iyilestirmeleri
	gyroPitchAci_f += gyroEksen[0] * 0.000207; //65.5 * 4000 mikrosaniye
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fd fc23 	bl	8000538 <__aeabi_f2d>
 8002cf2:	4604      	mov	r4, r0
 8002cf4:	460d      	mov	r5, r1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7fd fc09 	bl	8000514 <__aeabi_i2d>
 8002d02:	a3cf      	add	r3, pc, #828	; (adr r3, 8003040 <_ZN5MyImu13DBC_ACI_BULMAEv+0x368>)
 8002d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d08:	f7fd fc6e 	bl	80005e8 <__aeabi_dmul>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4620      	mov	r0, r4
 8002d12:	4629      	mov	r1, r5
 8002d14:	f7fd fab2 	bl	800027c <__adddf3>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	4619      	mov	r1, r3
 8002d20:	f7fd ff5a 	bl	8000bd8 <__aeabi_d2f>
 8002d24:	4602      	mov	r2, r0
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	631a      	str	r2, [r3, #48]	; 0x30
	gyroRollAci_f += gyroEksen[1] * 0.000207;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fd fc02 	bl	8000538 <__aeabi_f2d>
 8002d34:	4604      	mov	r4, r0
 8002d36:	460d      	mov	r5, r1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd fbe8 	bl	8000514 <__aeabi_i2d>
 8002d44:	a3be      	add	r3, pc, #760	; (adr r3, 8003040 <_ZN5MyImu13DBC_ACI_BULMAEv+0x368>)
 8002d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d4a:	f7fd fc4d 	bl	80005e8 <__aeabi_dmul>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	460b      	mov	r3, r1
 8002d52:	4620      	mov	r0, r4
 8002d54:	4629      	mov	r1, r5
 8002d56:	f7fd fa91 	bl	800027c <__adddf3>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4610      	mov	r0, r2
 8002d60:	4619      	mov	r1, r3
 8002d62:	f7fd ff39 	bl	8000bd8 <__aeabi_d2f>
 8002d66:	4602      	mov	r2, r0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	62da      	str	r2, [r3, #44]	; 0x2c
	gyroYawAci_f += gyroEksen[2] * 0.000207;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fd fbe1 	bl	8000538 <__aeabi_f2d>
 8002d76:	4604      	mov	r4, r0
 8002d78:	460d      	mov	r5, r1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7fd fbc7 	bl	8000514 <__aeabi_i2d>
 8002d86:	a3ae      	add	r3, pc, #696	; (adr r3, 8003040 <_ZN5MyImu13DBC_ACI_BULMAEv+0x368>)
 8002d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8c:	f7fd fc2c 	bl	80005e8 <__aeabi_dmul>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4620      	mov	r0, r4
 8002d96:	4629      	mov	r1, r5
 8002d98:	f7fd fa70 	bl	800027c <__adddf3>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4610      	mov	r0, r2
 8002da2:	4619      	mov	r1, r3
 8002da4:	f7fd ff18 	bl	8000bd8 <__aeabi_d2f>
 8002da8:	4602      	mov	r2, r0
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	635a      	str	r2, [r3, #52]	; 0x34

	gyroPitchAci_f += gyroRollAci_f * sin(gyroEksen[2]* 0.000001066);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7fd fbc0 	bl	8000538 <__aeabi_f2d>
 8002db8:	4604      	mov	r4, r0
 8002dba:	460d      	mov	r5, r1
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7fd fbb9 	bl	8000538 <__aeabi_f2d>
 8002dc6:	4680      	mov	r8, r0
 8002dc8:	4689      	mov	r9, r1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fd fb9f 	bl	8000514 <__aeabi_i2d>
 8002dd6:	a39c      	add	r3, pc, #624	; (adr r3, 8003048 <_ZN5MyImu13DBC_ACI_BULMAEv+0x370>)
 8002dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ddc:	f7fd fc04 	bl	80005e8 <__aeabi_dmul>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	ec43 2b17 	vmov	d7, r2, r3
 8002de8:	eeb0 0a47 	vmov.f32	s0, s14
 8002dec:	eef0 0a67 	vmov.f32	s1, s15
 8002df0:	f004 fc42 	bl	8007678 <sin>
 8002df4:	ec53 2b10 	vmov	r2, r3, d0
 8002df8:	4640      	mov	r0, r8
 8002dfa:	4649      	mov	r1, r9
 8002dfc:	f7fd fbf4 	bl	80005e8 <__aeabi_dmul>
 8002e00:	4602      	mov	r2, r0
 8002e02:	460b      	mov	r3, r1
 8002e04:	4620      	mov	r0, r4
 8002e06:	4629      	mov	r1, r5
 8002e08:	f7fd fa38 	bl	800027c <__adddf3>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	460b      	mov	r3, r1
 8002e10:	4610      	mov	r0, r2
 8002e12:	4619      	mov	r1, r3
 8002e14:	f7fd fee0 	bl	8000bd8 <__aeabi_d2f>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	631a      	str	r2, [r3, #48]	; 0x30
	gyroRollAci_f -= gyroPitchAci_f * sin(gyroEksen[2]* 0.000001066);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fd fb88 	bl	8000538 <__aeabi_f2d>
 8002e28:	4604      	mov	r4, r0
 8002e2a:	460d      	mov	r5, r1
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7fd fb81 	bl	8000538 <__aeabi_f2d>
 8002e36:	4680      	mov	r8, r0
 8002e38:	4689      	mov	r9, r1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fd fb67 	bl	8000514 <__aeabi_i2d>
 8002e46:	a380      	add	r3, pc, #512	; (adr r3, 8003048 <_ZN5MyImu13DBC_ACI_BULMAEv+0x370>)
 8002e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4c:	f7fd fbcc 	bl	80005e8 <__aeabi_dmul>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	ec43 2b17 	vmov	d7, r2, r3
 8002e58:	eeb0 0a47 	vmov.f32	s0, s14
 8002e5c:	eef0 0a67 	vmov.f32	s1, s15
 8002e60:	f004 fc0a 	bl	8007678 <sin>
 8002e64:	ec53 2b10 	vmov	r2, r3, d0
 8002e68:	4640      	mov	r0, r8
 8002e6a:	4649      	mov	r1, r9
 8002e6c:	f7fd fbbc 	bl	80005e8 <__aeabi_dmul>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4620      	mov	r0, r4
 8002e76:	4629      	mov	r1, r5
 8002e78:	f7fd f9fe 	bl	8000278 <__aeabi_dsub>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	4610      	mov	r0, r2
 8002e82:	4619      	mov	r1, r3
 8002e84:	f7fd fea8 	bl	8000bd8 <__aeabi_d2f>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	62da      	str	r2, [r3, #44]	; 0x2c

	accToplamVektor_s16 = sqrt((accEksen[0]*accEksen[0])+(accEksen[1]*accEksen[1])+(accEksen[2]*accEksen[2]));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002e94:	461a      	mov	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002e9c:	fb03 f202 	mul.w	r2, r3, r2
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002eae:	fb01 f303 	mul.w	r3, r1, r3
 8002eb2:	441a      	add	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002eba:	4619      	mov	r1, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002ec2:	fb01 f303 	mul.w	r3, r1, r3
 8002ec6:	4413      	add	r3, r2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fd fb23 	bl	8000514 <__aeabi_i2d>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	ec43 2b10 	vmov	d0, r2, r3
 8002ed6:	f004 fb99 	bl	800760c <sqrt>
 8002eda:	ec53 2b10 	vmov	r2, r3, d0
 8002ede:	4610      	mov	r0, r2
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	f7fd fe31 	bl	8000b48 <__aeabi_d2iz>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	b21a      	sxth	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	841a      	strh	r2, [r3, #32]

	//57.296 =1 /(3.142 /180)
	accPitchAci_f = asin((float)accEksen[1]/accToplamVektor_s16)*57.296;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002ef4:	ee07 3a90 	vmov	s15, r3
 8002ef8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002f02:	ee07 3a90 	vmov	s15, r3
 8002f06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f0a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f0e:	ee16 0a90 	vmov	r0, s13
 8002f12:	f7fd fb11 	bl	8000538 <__aeabi_f2d>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	ec43 2b10 	vmov	d0, r2, r3
 8002f1e:	f004 fb41 	bl	80075a4 <asin>
 8002f22:	ec51 0b10 	vmov	r0, r1, d0
 8002f26:	a34a      	add	r3, pc, #296	; (adr r3, 8003050 <_ZN5MyImu13DBC_ACI_BULMAEv+0x378>)
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f7fd fb5c 	bl	80005e8 <__aeabi_dmul>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	f7fd fe4e 	bl	8000bd8 <__aeabi_d2f>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	625a      	str	r2, [r3, #36]	; 0x24
	accRollAci_f = asin((float)accEksen[0]/accToplamVektor_s16)*-57.296;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002f48:	ee07 3a90 	vmov	s15, r3
 8002f4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002f56:	ee07 3a90 	vmov	s15, r3
 8002f5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f5e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002f62:	ee16 0a90 	vmov	r0, s13
 8002f66:	f7fd fae7 	bl	8000538 <__aeabi_f2d>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	ec43 2b10 	vmov	d0, r2, r3
 8002f72:	f004 fb17 	bl	80075a4 <asin>
 8002f76:	ec51 0b10 	vmov	r0, r1, d0
 8002f7a:	a337      	add	r3, pc, #220	; (adr r3, 8003058 <_ZN5MyImu13DBC_ACI_BULMAEv+0x380>)
 8002f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f80:	f7fd fb32 	bl	80005e8 <__aeabi_dmul>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4610      	mov	r0, r2
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	f7fd fe24 	bl	8000bd8 <__aeabi_d2f>
 8002f90:	4602      	mov	r2, r0
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	629a      	str	r2, [r3, #40]	; 0x28

	pitchAcisi_f = gyroPitchAci_f * 0.9 + accPitchAci_f * 0.1;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7fd facc 	bl	8000538 <__aeabi_f2d>
 8002fa0:	a32f      	add	r3, pc, #188	; (adr r3, 8003060 <_ZN5MyImu13DBC_ACI_BULMAEv+0x388>)
 8002fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa6:	f7fd fb1f 	bl	80005e8 <__aeabi_dmul>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4614      	mov	r4, r2
 8002fb0:	461d      	mov	r5, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fd fabe 	bl	8000538 <__aeabi_f2d>
 8002fbc:	a32a      	add	r3, pc, #168	; (adr r3, 8003068 <_ZN5MyImu13DBC_ACI_BULMAEv+0x390>)
 8002fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc2:	f7fd fb11 	bl	80005e8 <__aeabi_dmul>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	4620      	mov	r0, r4
 8002fcc:	4629      	mov	r1, r5
 8002fce:	f7fd f955 	bl	800027c <__adddf3>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	4610      	mov	r0, r2
 8002fd8:	4619      	mov	r1, r3
 8002fda:	f7fd fdfd 	bl	8000bd8 <__aeabi_d2f>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	63da      	str	r2, [r3, #60]	; 0x3c
	rollAci_f = gyroRollAci_f * 0.9 + accRollAci_f * 0.1;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fd faa5 	bl	8000538 <__aeabi_f2d>
 8002fee:	a31c      	add	r3, pc, #112	; (adr r3, 8003060 <_ZN5MyImu13DBC_ACI_BULMAEv+0x388>)
 8002ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff4:	f7fd faf8 	bl	80005e8 <__aeabi_dmul>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	4614      	mov	r4, r2
 8002ffe:	461d      	mov	r5, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003004:	4618      	mov	r0, r3
 8003006:	f7fd fa97 	bl	8000538 <__aeabi_f2d>
 800300a:	a317      	add	r3, pc, #92	; (adr r3, 8003068 <_ZN5MyImu13DBC_ACI_BULMAEv+0x390>)
 800300c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003010:	f7fd faea 	bl	80005e8 <__aeabi_dmul>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	4620      	mov	r0, r4
 800301a:	4629      	mov	r1, r5
 800301c:	f7fd f92e 	bl	800027c <__adddf3>
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	4610      	mov	r0, r2
 8003026:	4619      	mov	r1, r3
 8003028:	f7fd fdd6 	bl	8000bd8 <__aeabi_d2f>
 800302c:	4602      	mov	r2, r0
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003032:	bf00      	nop
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800303c:	f3af 8000 	nop.w
 8003040:	75e6362a 	.word	0x75e6362a
 8003044:	3f2b21c4 	.word	0x3f2b21c4
 8003048:	652c6e62 	.word	0x652c6e62
 800304c:	3eb1e26f 	.word	0x3eb1e26f
 8003050:	53f7ced9 	.word	0x53f7ced9
 8003054:	404ca5e3 	.word	0x404ca5e3
 8003058:	53f7ced9 	.word	0x53f7ced9
 800305c:	c04ca5e3 	.word	0xc04ca5e3
 8003060:	cccccccd 	.word	0xcccccccd
 8003064:	3feccccc 	.word	0x3feccccc
 8003068:	9999999a 	.word	0x9999999a
 800306c:	3fb99999 	.word	0x3fb99999

08003070 <_ZN5MyImu7PitchAlEv>:

float* MyImu::PitchAl()
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
    return &pitchAcisi_f;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	333c      	adds	r3, #60	; 0x3c
}
 800307c:	4618      	mov	r0, r3
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <_ZN5MyImu6RollAlEv>:

float* MyImu::RollAl()
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
    return &rollAci_f;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3338      	adds	r3, #56	; 0x38
}
 8003094:	4618      	mov	r0, r3
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <_ZN5MyImu5YawAlEv>:
float* MyImu::YawAl()
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
    return &gyroYawAci_f;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3334      	adds	r3, #52	; 0x34
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <_ZN5MyImu10SicaklikAlEv>:
float* MyImu::SicaklikAl()
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
    return &Sicaklik_f;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3344      	adds	r3, #68	; 0x44
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <_ZN5PaketC1Ehhhh>:
 *      Author: onurd
 */
#include "Paket.h"
#include <string.h>

Paket::Paket(uint8_t baslik1_u8, uint8_t baslik2_u8, uint8_t paketTipi_u8, uint8_t dataBoyutu_u8)
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	4608      	mov	r0, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	461a      	mov	r2, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	70fb      	strb	r3, [r7, #3]
 80030e2:	460b      	mov	r3, r1
 80030e4:	70bb      	strb	r3, [r7, #2]
 80030e6:	4613      	mov	r3, r2
 80030e8:	707b      	strb	r3, [r7, #1]
{
	this->baslik1_u8=baslik1_u8;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	78fa      	ldrb	r2, [r7, #3]
 80030ee:	f883 2020 	strb.w	r2, [r3, #32]
	this->baslik2_u8=baslik2_u8;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	78ba      	ldrb	r2, [r7, #2]
 80030f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	this->paketTipi_u8=paketTipi_u8;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	787a      	ldrb	r2, [r7, #1]
 80030fe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	this->dataBoyutu_u8=dataBoyutu_u8;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	7c3a      	ldrb	r2, [r7, #16]
 8003106:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	this->latitude=0;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	625a      	str	r2, [r3, #36]	; 0x24
	this->longitude=0;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	629a      	str	r2, [r3, #40]	; 0x28
	this->pitch=0;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	62da      	str	r2, [r3, #44]	; 0x2c
	this->roll=0;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f04f 0200 	mov.w	r2, #0
 8003128:	631a      	str	r2, [r3, #48]	; 0x30
	this->yaw=0;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	635a      	str	r2, [r3, #52]	; 0x34
	this->sicaklik=0;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f04f 0200 	mov.w	r2, #0
 8003138:	639a      	str	r2, [r3, #56]	; 0x38
    memset(gpspaket, 0, sizeof(gpspaket));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	220c      	movs	r2, #12
 800313e:	2100      	movs	r1, #0
 8003140:	4618      	mov	r0, r3
 8003142:	f006 fce6 	bl	8009b12 <memset>
    memset(imupaket, 0, sizeof(imupaket));
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	330c      	adds	r3, #12
 800314a:	2214      	movs	r2, #20
 800314c:	2100      	movs	r1, #0
 800314e:	4618      	mov	r0, r3
 8003150:	f006 fcdf 	bl	8009b12 <memset>
}
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4618      	mov	r0, r3
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <_ZN5Paket12PaketOlusturEff>:

void Paket::PaketOlustur(float latitude,float longitude)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b088      	sub	sp, #32
 8003162:	af00      	add	r7, sp, #0
 8003164:	60f8      	str	r0, [r7, #12]
 8003166:	ed87 0a02 	vstr	s0, [r7, #8]
 800316a:	edc7 0a01 	vstr	s1, [r7, #4]
	uint8_t latBytes_u8[4];
	uint8_t lonBytes_u8[4];
    gpspaket[0] = baslik1_u8;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	701a      	strb	r2, [r3, #0]
    gpspaket[1] = baslik2_u8;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	705a      	strb	r2, [r3, #1]
    gpspaket[2] = paketTipi_u8;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	709a      	strb	r2, [r3, #2]
    gpspaket[3] = dataBoyutu_u8;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	70da      	strb	r2, [r3, #3]
    this->latitude = latitude;
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	625a      	str	r2, [r3, #36]	; 0x24
    this->longitude = longitude;
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	629a      	str	r2, [r3, #40]	; 0x28

    floatToBytes(&latitude, latBytes_u8);
 80031a2:	f107 0218 	add.w	r2, r7, #24
 80031a6:	f107 0308 	add.w	r3, r7, #8
 80031aa:	4619      	mov	r1, r3
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 f8d1 	bl	8003354 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&longitude, lonBytes_u8);
 80031b2:	f107 0214 	add.w	r2, r7, #20
 80031b6:	1d3b      	adds	r3, r7, #4
 80031b8:	4619      	mov	r1, r3
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 f8ca 	bl	8003354 <_ZN5Paket12floatToBytesEPfPh>

    for(int i = 0; i < 4; i++)
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	e016      	b.n	80031f4 <_ZN5Paket12PaketOlusturEff+0x96>
    {
        gpspaket[7 - i] = latBytes_u8[i];
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	f1c3 0307 	rsb	r3, r3, #7
 80031cc:	f107 0118 	add.w	r1, r7, #24
 80031d0:	69fa      	ldr	r2, [r7, #28]
 80031d2:	440a      	add	r2, r1
 80031d4:	7811      	ldrb	r1, [r2, #0]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	54d1      	strb	r1, [r2, r3]
        gpspaket[11 - i] = lonBytes_u8[i];
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	f1c3 030b 	rsb	r3, r3, #11
 80031e0:	f107 0114 	add.w	r1, r7, #20
 80031e4:	69fa      	ldr	r2, [r7, #28]
 80031e6:	440a      	add	r2, r1
 80031e8:	7811      	ldrb	r1, [r2, #0]
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	54d1      	strb	r1, [r2, r3]
    for(int i = 0; i < 4; i++)
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	3301      	adds	r3, #1
 80031f2:	61fb      	str	r3, [r7, #28]
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	dde5      	ble.n	80031c6 <_ZN5Paket12PaketOlusturEff+0x68>
    }
}
 80031fa:	bf00      	nop
 80031fc:	bf00      	nop
 80031fe:	3720      	adds	r7, #32
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <_ZN5Paket12PaketOlusturEffff>:
void Paket::PaketOlustur(float pitch,float roll,float yaw,float sicaklik)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b08c      	sub	sp, #48	; 0x30
 8003208:	af00      	add	r7, sp, #0
 800320a:	6178      	str	r0, [r7, #20]
 800320c:	ed87 0a04 	vstr	s0, [r7, #16]
 8003210:	edc7 0a03 	vstr	s1, [r7, #12]
 8003214:	ed87 1a02 	vstr	s2, [r7, #8]
 8003218:	edc7 1a01 	vstr	s3, [r7, #4]
    uint8_t pitchBytes_u8[4];
    uint8_t rollBytes_u8[4];
    uint8_t yawBytes_u8[4];
    uint8_t sicaklikBytes_u8[4];
    imupaket[0] = baslik1_u8;
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	731a      	strb	r2, [r3, #12]
    imupaket[1] = baslik2_u8;
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	735a      	strb	r2, [r3, #13]
    imupaket[2] = paketTipi_u8;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	739a      	strb	r2, [r3, #14]
    imupaket[3] = dataBoyutu_u8;
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	73da      	strb	r2, [r3, #15]
    this->pitch = pitch;
 8003244:	693a      	ldr	r2, [r7, #16]
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	62da      	str	r2, [r3, #44]	; 0x2c
    this->roll = roll;
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	631a      	str	r2, [r3, #48]	; 0x30
    this->yaw = yaw;
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	635a      	str	r2, [r3, #52]	; 0x34
    this-> sicaklik = sicaklik;
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	639a      	str	r2, [r3, #56]	; 0x38

    floatToBytes(&pitch, pitchBytes_u8);
 800325c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003260:	f107 0310 	add.w	r3, r7, #16
 8003264:	4619      	mov	r1, r3
 8003266:	6978      	ldr	r0, [r7, #20]
 8003268:	f000 f874 	bl	8003354 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&roll, rollBytes_u8);
 800326c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8003270:	f107 030c 	add.w	r3, r7, #12
 8003274:	4619      	mov	r1, r3
 8003276:	6978      	ldr	r0, [r7, #20]
 8003278:	f000 f86c 	bl	8003354 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&yaw, yawBytes_u8);
 800327c:	f107 0220 	add.w	r2, r7, #32
 8003280:	f107 0308 	add.w	r3, r7, #8
 8003284:	4619      	mov	r1, r3
 8003286:	6978      	ldr	r0, [r7, #20]
 8003288:	f000 f864 	bl	8003354 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&sicaklik, sicaklikBytes_u8);
 800328c:	f107 021c 	add.w	r2, r7, #28
 8003290:	1d3b      	adds	r3, r7, #4
 8003292:	4619      	mov	r1, r3
 8003294:	6978      	ldr	r0, [r7, #20]
 8003296:	f000 f85d 	bl	8003354 <_ZN5Paket12floatToBytesEPfPh>

    for(int i = 0; i < 4; i++)
 800329a:	2300      	movs	r3, #0
 800329c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800329e:	e032      	b.n	8003306 <_ZN5Paket12PaketOlusturEffff+0x102>
    {
        imupaket[7 - i] = pitchBytes_u8[i];
 80032a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a2:	f1c3 0307 	rsb	r3, r3, #7
 80032a6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80032aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032ac:	440a      	add	r2, r1
 80032ae:	7811      	ldrb	r1, [r2, #0]
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	4413      	add	r3, r2
 80032b4:	460a      	mov	r2, r1
 80032b6:	731a      	strb	r2, [r3, #12]
        imupaket[11 - i] = rollBytes_u8[i];
 80032b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ba:	f1c3 030b 	rsb	r3, r3, #11
 80032be:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80032c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032c4:	440a      	add	r2, r1
 80032c6:	7811      	ldrb	r1, [r2, #0]
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	4413      	add	r3, r2
 80032cc:	460a      	mov	r2, r1
 80032ce:	731a      	strb	r2, [r3, #12]
        imupaket[15 - i] = yawBytes_u8[i];
 80032d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d2:	f1c3 030f 	rsb	r3, r3, #15
 80032d6:	f107 0120 	add.w	r1, r7, #32
 80032da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032dc:	440a      	add	r2, r1
 80032de:	7811      	ldrb	r1, [r2, #0]
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	4413      	add	r3, r2
 80032e4:	460a      	mov	r2, r1
 80032e6:	731a      	strb	r2, [r3, #12]
        imupaket[19 - i] = sicaklikBytes_u8[i];
 80032e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ea:	f1c3 0313 	rsb	r3, r3, #19
 80032ee:	f107 011c 	add.w	r1, r7, #28
 80032f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032f4:	440a      	add	r2, r1
 80032f6:	7811      	ldrb	r1, [r2, #0]
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	4413      	add	r3, r2
 80032fc:	460a      	mov	r2, r1
 80032fe:	731a      	strb	r2, [r3, #12]
    for(int i = 0; i < 4; i++)
 8003300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003302:	3301      	adds	r3, #1
 8003304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003308:	2b03      	cmp	r3, #3
 800330a:	ddc9      	ble.n	80032a0 <_ZN5Paket12PaketOlusturEffff+0x9c>
    }
}
 800330c:	bf00      	nop
 800330e:	bf00      	nop
 8003310:	3730      	adds	r7, #48	; 0x30
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <_ZN5Paket13gpsPaketCagirEPh>:
void Paket::gpsPaketCagir(uint8_t *kopyaDizi)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
 800331e:	6039      	str	r1, [r7, #0]
	memcpy(kopyaDizi, gpspaket, sizeof(gpspaket));
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	220c      	movs	r2, #12
 8003324:	4619      	mov	r1, r3
 8003326:	6838      	ldr	r0, [r7, #0]
 8003328:	f006 fc81 	bl	8009c2e <memcpy>
}
 800332c:	bf00      	nop
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <_ZN5Paket13imuPaketCagirEPh>:
void Paket::imuPaketCagir(uint8_t *kopyaDizi)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
	memcpy(kopyaDizi, imupaket, sizeof(imupaket));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	330c      	adds	r3, #12
 8003342:	2214      	movs	r2, #20
 8003344:	4619      	mov	r1, r3
 8003346:	6838      	ldr	r0, [r7, #0]
 8003348:	f006 fc71 	bl	8009c2e <memcpy>
}
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <_ZN5Paket12floatToBytesEPfPh>:
uint32_t Paket::floatToBytes(float *Deger_f, uint8_t* bytes)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
    uint8_t* p = (uint8_t*)Deger_f;
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < 4; i++)
 8003364:	2300      	movs	r3, #0
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	e00a      	b.n	8003380 <_ZN5Paket12floatToBytesEPfPh+0x2c>
    {
        bytes[i] = p[i];
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	441a      	add	r2, r3
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	440b      	add	r3, r1
 8003376:	7812      	ldrb	r2, [r2, #0]
 8003378:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	3301      	adds	r3, #1
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	2b03      	cmp	r3, #3
 8003384:	ddf1      	ble.n	800336a <_ZN5Paket12floatToBytesEPfPh+0x16>
    }
    return (bytes[3] << 24) | (bytes[2] << 16) | (bytes[1] << 8) | (bytes[0] & 0xFF);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	3303      	adds	r3, #3
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	061a      	lsls	r2, r3, #24
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	3302      	adds	r3, #2
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	041b      	lsls	r3, r3, #16
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3301      	adds	r3, #1
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	021b      	lsls	r3, r3, #8
 80033a0:	4313      	orrs	r3, r2
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	7812      	ldrb	r2, [r2, #0]
 80033a6:	4313      	orrs	r3, r2
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	371c      	adds	r7, #28
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <_ZN5GorevC1Ev>:
#include "stm32f4xx_hal.h"
#include "stdint.h"

#define maxGorev 10

struct Gorev {
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	719a      	strb	r2, [r3, #6]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <_ZN13GorevyoneticiC1EP11TIM_TypeDef>:
#include "gorevyonetici.h"


Gorevyonetici::Gorevyonetici(TIM_TypeDef* pTimerAlan)
 80033d0:	b5b0      	push	{r4, r5, r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	705a      	strb	r2, [r3, #1]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	709a      	strb	r2, [r3, #2]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	70da      	strb	r2, [r3, #3]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	711a      	strb	r2, [r3, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3310      	adds	r3, #16
 80033fc:	2409      	movs	r4, #9
 80033fe:	461d      	mov	r5, r3
 8003400:	e004      	b.n	800340c <_ZN13GorevyoneticiC1EP11TIM_TypeDef+0x3c>
 8003402:	4628      	mov	r0, r5
 8003404:	f7ff ffd6 	bl	80033b4 <_ZN5GorevC1Ev>
 8003408:	3508      	adds	r5, #8
 800340a:	3c01      	subs	r4, #1
 800340c:	2c00      	cmp	r4, #0
 800340e:	daf8      	bge.n	8003402 <_ZN13GorevyoneticiC1EP11TIM_TypeDef+0x32>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
{
    this->pTimerAlan = pTimerAlan;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	609a      	str	r2, [r3, #8]
}
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4618      	mov	r0, r3
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bdb0      	pop	{r4, r5, r7, pc}

08003438 <_ZN13Gorevyonetici7GorevAlEPFvvEs>:

void Gorevyonetici::GorevAl(void (*gorev)(), int16_t ms_s16)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	4613      	mov	r3, r2
 8003444:	80fb      	strh	r3, [r7, #6]
	if (gorevSayac < maxGorev)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800344c:	2b09      	cmp	r3, #9
 800344e:	d819      	bhi.n	8003484 <_ZN13Gorevyonetici7GorevAlEPFvvEs+0x4c>
	{
	    gorevler[gorevSayac].gorev = gorev;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8003456:	461a      	mov	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	3202      	adds	r2, #2
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	    gorevler[gorevSayac].ms_s16 = ms_s16;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	3302      	adds	r3, #2
 800346c:	00db      	lsls	r3, r3, #3
 800346e:	4413      	add	r3, r2
 8003470:	88fa      	ldrh	r2, [r7, #6]
 8003472:	809a      	strh	r2, [r3, #4]
	    gorevSayac++;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800347a:	3301      	adds	r3, #1
 800347c:	b2da      	uxtb	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	}
}
 8003484:	bf00      	nop
 8003486:	3714      	adds	r7, #20
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <_ZN13Gorevyonetici12BayrakKaldirEv>:
void Gorevyonetici::BayrakKaldir()
{
 8003490:	b480      	push	{r7}
 8003492:	b085      	sub	sp, #20
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
    pTimerAlan->SR &= ~(TIM_SR_UIF);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	691a      	ldr	r2, [r3, #16]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f022 0201 	bic.w	r2, r2, #1
 80034a6:	611a      	str	r2, [r3, #16]
    Counter_u16++;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80034ae:	3301      	adds	r3, #1
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    for (int i = 0; i < gorevSayac; i++)
 80034b8:	2300      	movs	r3, #0
 80034ba:	60fb      	str	r3, [r7, #12]
 80034bc:	e01b      	b.n	80034f6 <_ZN13Gorevyonetici12BayrakKaldirEv+0x66>
    {
		if (0 == Counter_u16 % gorevler[i].ms_s16)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80034c4:	461a      	mov	r2, r3
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	3302      	adds	r3, #2
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	440b      	add	r3, r1
 80034d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80034d4:	fb92 f1f3 	sdiv	r1, r2, r3
 80034d8:	fb01 f303 	mul.w	r3, r1, r3
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d106      	bne.n	80034f0 <_ZN13Gorevyonetici12BayrakKaldirEv+0x60>
		{
		   gorevler[i].Bayrak = true;
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	3302      	adds	r3, #2
 80034e8:	00db      	lsls	r3, r3, #3
 80034ea:	4413      	add	r3, r2
 80034ec:	2201      	movs	r2, #1
 80034ee:	719a      	strb	r2, [r3, #6]
    for (int i = 0; i < gorevSayac; i++)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	3301      	adds	r3, #1
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80034fc:	461a      	mov	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4293      	cmp	r3, r2
 8003502:	dbdc      	blt.n	80034be <_ZN13Gorevyonetici12BayrakKaldirEv+0x2e>
		}
     }
    if (Counter_u16 % 1000 == 0)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800350a:	4a0b      	ldr	r2, [pc, #44]	; (8003538 <_ZN13Gorevyonetici12BayrakKaldirEv+0xa8>)
 800350c:	fba2 1203 	umull	r1, r2, r2, r3
 8003510:	0992      	lsrs	r2, r2, #6
 8003512:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003516:	fb01 f202 	mul.w	r2, r1, r2
 800351a:	1a9b      	subs	r3, r3, r2
 800351c:	b29b      	uxth	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d103      	bne.n	800352a <_ZN13Gorevyonetici12BayrakKaldirEv+0x9a>
  	{
  	    Counter_u16=0;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  	}
}
 800352a:	bf00      	nop
 800352c:	3714      	adds	r7, #20
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	10624dd3 	.word	0x10624dd3

0800353c <_ZN13Gorevyonetici13GorevCalistirEv>:

void Gorevyonetici::GorevCalistir()
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < gorevSayac; i++)
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	e01e      	b.n	8003588 <_ZN13Gorevyonetici13GorevCalistirEv+0x4c>
	{
		if (gorevler[i].Bayrak && gorevler[i].gorev)
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	3302      	adds	r3, #2
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	4413      	add	r3, r2
 8003554:	799b      	ldrb	r3, [r3, #6]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d013      	beq.n	8003582 <_ZN13Gorevyonetici13GorevCalistirEv+0x46>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	3202      	adds	r2, #2
 8003560:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00c      	beq.n	8003582 <_ZN13Gorevyonetici13GorevCalistirEv+0x46>
	    {
	        gorevler[i].Bayrak = false;
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	3302      	adds	r3, #2
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	4413      	add	r3, r2
 8003572:	2200      	movs	r2, #0
 8003574:	719a      	strb	r2, [r3, #6]
	        gorevler[i].gorev();
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	3202      	adds	r2, #2
 800357c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8003580:	4798      	blx	r3
	for (int i = 0; i < gorevSayac; i++)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	3301      	adds	r3, #1
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800358e:	461a      	mov	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4293      	cmp	r3, r2
 8003594:	dbd9      	blt.n	800354a <_ZN13Gorevyonetici13GorevCalistirEv+0xe>
	    }
	}

}
 8003596:	bf00      	nop
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <_ZN4UartC1EP13USART_TypeDef>:
 *  Created on: Jul 11, 2024
 *      Author: onurd
 */
#include "myUart.h"

Uart::Uart(USART_TypeDef *pGirilenUart)
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
{
	this->pGirilenUart=pGirilenUart;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	601a      	str	r2, [r3, #0]
}
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4618      	mov	r0, r3
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <_ZN4Uart10YapilandirEmP12GPIO_TypeDeftS1_t>:

void Uart::Yapilandir(uint32_t baudRate, GPIO_TypeDef *txPort, uint16_t txPin, GPIO_TypeDef *rxPort, uint16_t rxPin) {
 80035be:	b580      	push	{r7, lr}
 80035c0:	b084      	sub	sp, #16
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	60f8      	str	r0, [r7, #12]
 80035c6:	60b9      	str	r1, [r7, #8]
 80035c8:	607a      	str	r2, [r7, #4]
 80035ca:	807b      	strh	r3, [r7, #2]

    GPIO_InitStruct.Pin = txPin;
 80035cc:	887a      	ldrh	r2, [r7, #2]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	64da      	str	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2202      	movs	r2, #2
 80035d6:	651a      	str	r2, [r3, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	655a      	str	r2, [r3, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2203      	movs	r2, #3
 80035e2:	659a      	str	r2, [r3, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2207      	movs	r2, #7
 80035e8:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_GPIO_Init(txPort, &GPIO_InitStruct);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	334c      	adds	r3, #76	; 0x4c
 80035ee:	4619      	mov	r1, r3
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 fc05 	bl	8003e00 <HAL_GPIO_Init>


    GPIO_InitStruct.Pin = rxPin;
 80035f6:	8bba      	ldrh	r2, [r7, #28]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	64da      	str	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2202      	movs	r2, #2
 8003600:	651a      	str	r2, [r3, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	655a      	str	r2, [r3, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2203      	movs	r2, #3
 800360c:	659a      	str	r2, [r3, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2207      	movs	r2, #7
 8003612:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_GPIO_Init(rxPort, &GPIO_InitStruct);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	334c      	adds	r3, #76	; 0x4c
 8003618:	4619      	mov	r1, r3
 800361a:	69b8      	ldr	r0, [r7, #24]
 800361c:	f000 fbf0 	bl	8003e00 <HAL_GPIO_Init>


    huart.Instance = pGirilenUart;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	605a      	str	r2, [r3, #4]
    huart.Init.BaudRate = baudRate;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	609a      	str	r2, [r3, #8]
    huart.Init.WordLength = UART_WORDLENGTH_8B;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	60da      	str	r2, [r3, #12]
    huart.Init.StopBits = UART_STOPBITS_1;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	611a      	str	r2, [r3, #16]
    huart.Init.Parity = UART_PARITY_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	615a      	str	r2, [r3, #20]
    huart.Init.Mode = UART_MODE_TX_RX;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	220c      	movs	r2, #12
 8003644:	619a      	str	r2, [r3, #24]
    huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	61da      	str	r2, [r3, #28]
    huart.Init.OverSampling = UART_OVERSAMPLING_16;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	621a      	str	r2, [r3, #32]

    if (HAL_UART_Init(&huart) != HAL_OK)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	3304      	adds	r3, #4
 8003656:	4618      	mov	r0, r3
 8003658:	f002 ff4d 	bl	80064f6 <HAL_UART_Init>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	bf14      	ite	ne
 8003662:	2301      	movne	r3, #1
 8003664:	2300      	moveq	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b00      	cmp	r3, #0
 800366a:	d000      	beq.n	800366e <_ZN4Uart10YapilandirEmP12GPIO_TypeDeftS1_t+0xb0>
    {
    	while(1)
 800366c:	e7fe      	b.n	800366c <_ZN4Uart10YapilandirEmP12GPIO_TypeDeftS1_t+0xae>
    		{

    	    }
    }
}
 800366e:	bf00      	nop
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <_ZN4Uart8transmitEPht>:

void Uart::transmit(uint8_t *data, uint16_t size)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b084      	sub	sp, #16
 800367a:	af00      	add	r7, sp, #0
 800367c:	60f8      	str	r0, [r7, #12]
 800367e:	60b9      	str	r1, [r7, #8]
 8003680:	4613      	mov	r3, r2
 8003682:	80fb      	strh	r3, [r7, #6]
    HAL_UART_Transmit(&huart, data, size, HAL_MAX_DELAY);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1d18      	adds	r0, r3, #4
 8003688:	88fa      	ldrh	r2, [r7, #6]
 800368a:	f04f 33ff 	mov.w	r3, #4294967295
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	f002 ff81 	bl	8006596 <HAL_UART_Transmit>
}
 8003694:	bf00      	nop
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	db0b      	blt.n	80036c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	f003 021f 	and.w	r2, r3, #31
 80036b4:	4907      	ldr	r1, [pc, #28]	; (80036d4 <__NVIC_EnableIRQ+0x38>)
 80036b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	2001      	movs	r0, #1
 80036be:	fa00 f202 	lsl.w	r2, r0, r2
 80036c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	e000e100 	.word	0xe000e100

080036d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	6039      	str	r1, [r7, #0]
 80036e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	db0a      	blt.n	8003702 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	490c      	ldr	r1, [pc, #48]	; (8003724 <__NVIC_SetPriority+0x4c>)
 80036f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f6:	0112      	lsls	r2, r2, #4
 80036f8:	b2d2      	uxtb	r2, r2
 80036fa:	440b      	add	r3, r1
 80036fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003700:	e00a      	b.n	8003718 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	b2da      	uxtb	r2, r3
 8003706:	4908      	ldr	r1, [pc, #32]	; (8003728 <__NVIC_SetPriority+0x50>)
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	3b04      	subs	r3, #4
 8003710:	0112      	lsls	r2, r2, #4
 8003712:	b2d2      	uxtb	r2, r2
 8003714:	440b      	add	r3, r1
 8003716:	761a      	strb	r2, [r3, #24]
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	e000e100 	.word	0xe000e100
 8003728:	e000ed00 	.word	0xe000ed00

0800372c <_ZN5TimerC1EP11TIM_TypeDef>:
#include "mytimer.h"

Timer::Timer(TIM_TypeDef* pTimerAlan)
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
{
    this->pTimerAlan = pTimerAlan;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	601a      	str	r2, [r3, #0]
    TimerClockAktifEt();
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 f837 	bl	80037b0 <_ZN5Timer17TimerClockAktifEtEv>
}
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4618      	mov	r0, r3
 8003746:	3708      	adds	r7, #8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <_ZN5Timer10YapilandirEmm>:

void Timer::Yapilandir(uint32_t prescaler_u32, uint32_t period_u32)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
	pTimerAlan->PSC = prescaler_u32 - 1;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	3a01      	subs	r2, #1
 8003760:	629a      	str	r2, [r3, #40]	; 0x28
	pTimerAlan->ARR = period_u32 - 1;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	3a01      	subs	r2, #1
 800376a:	62da      	str	r2, [r3, #44]	; 0x2c
	pTimerAlan->DIER |= TIM_DIER_UIE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	60da      	str	r2, [r3, #12]
    TimerInterruptAktifEt();
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f8a5 	bl	80038cc <_ZN5Timer21TimerInterruptAktifEtEv>
}
 8003782:	bf00      	nop
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <_ZN5Timer7AktifEtEv>:

void Timer::AktifEt()
{
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
	pTimerAlan->CR1 |= TIM_CR1_CEN;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f042 0201 	orr.w	r2, r2, #1
 80037a0:	601a      	str	r2, [r3, #0]
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <_ZN5Timer17TimerClockAktifEtEv>:
{
    return pTimerAlan->CNT;
}

void Timer::TimerClockAktifEt()
{
 80037b0:	b480      	push	{r7}
 80037b2:	b089      	sub	sp, #36	; 0x24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
    if (this->pTimerAlan == TIM2)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c0:	d10e      	bne.n	80037e0 <_ZN5Timer17TimerClockAktifEtEv+0x30>
    {
        __HAL_RCC_TIM2_CLK_ENABLE();
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	4b3b      	ldr	r3, [pc, #236]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80037c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ca:	4a3a      	ldr	r2, [pc, #232]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80037cc:	f043 0301 	orr.w	r3, r3, #1
 80037d0:	6413      	str	r3, [r2, #64]	; 0x40
 80037d2:	4b38      	ldr	r3, [pc, #224]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	61fb      	str	r3, [r7, #28]
 80037dc:	69fb      	ldr	r3, [r7, #28]
    }
    else if (this->pTimerAlan == TIM7)
    {
        __HAL_RCC_TIM7_CLK_ENABLE();
    }
}
 80037de:	e062      	b.n	80038a6 <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM3)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a34      	ldr	r2, [pc, #208]	; (80038b8 <_ZN5Timer17TimerClockAktifEtEv+0x108>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d10e      	bne.n	8003808 <_ZN5Timer17TimerClockAktifEtEv+0x58>
        __HAL_RCC_TIM3_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	61bb      	str	r3, [r7, #24]
 80037ee:	4b31      	ldr	r3, [pc, #196]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	4a30      	ldr	r2, [pc, #192]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80037f4:	f043 0302 	orr.w	r3, r3, #2
 80037f8:	6413      	str	r3, [r2, #64]	; 0x40
 80037fa:	4b2e      	ldr	r3, [pc, #184]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	61bb      	str	r3, [r7, #24]
 8003804:	69bb      	ldr	r3, [r7, #24]
}
 8003806:	e04e      	b.n	80038a6 <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM4)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a2b      	ldr	r2, [pc, #172]	; (80038bc <_ZN5Timer17TimerClockAktifEtEv+0x10c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d10e      	bne.n	8003830 <_ZN5Timer17TimerClockAktifEtEv+0x80>
        __HAL_RCC_TIM4_CLK_ENABLE();
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	4b27      	ldr	r3, [pc, #156]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	4a26      	ldr	r2, [pc, #152]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800381c:	f043 0304 	orr.w	r3, r3, #4
 8003820:	6413      	str	r3, [r2, #64]	; 0x40
 8003822:	4b24      	ldr	r3, [pc, #144]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	f003 0304 	and.w	r3, r3, #4
 800382a:	617b      	str	r3, [r7, #20]
 800382c:	697b      	ldr	r3, [r7, #20]
}
 800382e:	e03a      	b.n	80038a6 <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM5)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a22      	ldr	r2, [pc, #136]	; (80038c0 <_ZN5Timer17TimerClockAktifEtEv+0x110>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d10e      	bne.n	8003858 <_ZN5Timer17TimerClockAktifEtEv+0xa8>
        __HAL_RCC_TIM5_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	613b      	str	r3, [r7, #16]
 800383e:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	4a1c      	ldr	r2, [pc, #112]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003844:	f043 0308 	orr.w	r3, r3, #8
 8003848:	6413      	str	r3, [r2, #64]	; 0x40
 800384a:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	f003 0308 	and.w	r3, r3, #8
 8003852:	613b      	str	r3, [r7, #16]
 8003854:	693b      	ldr	r3, [r7, #16]
}
 8003856:	e026      	b.n	80038a6 <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM6)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a19      	ldr	r2, [pc, #100]	; (80038c4 <_ZN5Timer17TimerClockAktifEtEv+0x114>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d10e      	bne.n	8003880 <_ZN5Timer17TimerClockAktifEtEv+0xd0>
        __HAL_RCC_TIM6_CLK_ENABLE();
 8003862:	2300      	movs	r3, #0
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	4b13      	ldr	r3, [pc, #76]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386a:	4a12      	ldr	r2, [pc, #72]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800386c:	f043 0310 	orr.w	r3, r3, #16
 8003870:	6413      	str	r3, [r2, #64]	; 0x40
 8003872:	4b10      	ldr	r3, [pc, #64]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	f003 0310 	and.w	r3, r3, #16
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]
}
 800387e:	e012      	b.n	80038a6 <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM7)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a10      	ldr	r2, [pc, #64]	; (80038c8 <_ZN5Timer17TimerClockAktifEtEv+0x118>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d10d      	bne.n	80038a6 <_ZN5Timer17TimerClockAktifEtEv+0xf6>
        __HAL_RCC_TIM7_CLK_ENABLE();
 800388a:	2300      	movs	r3, #0
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	4a08      	ldr	r2, [pc, #32]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8003894:	f043 0320 	orr.w	r3, r3, #32
 8003898:	6413      	str	r3, [r2, #64]	; 0x40
 800389a:	4b06      	ldr	r3, [pc, #24]	; (80038b4 <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	f003 0320 	and.w	r3, r3, #32
 80038a2:	60bb      	str	r3, [r7, #8]
 80038a4:	68bb      	ldr	r3, [r7, #8]
}
 80038a6:	bf00      	nop
 80038a8:	3724      	adds	r7, #36	; 0x24
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	40023800 	.word	0x40023800
 80038b8:	40000400 	.word	0x40000400
 80038bc:	40000800 	.word	0x40000800
 80038c0:	40000c00 	.word	0x40000c00
 80038c4:	40001000 	.word	0x40001000
 80038c8:	40001400 	.word	0x40001400

080038cc <_ZN5Timer21TimerInterruptAktifEtEv>:

void Timer::TimerInterruptAktifEt()
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
    if (this->pTimerAlan == TIM2)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038dc:	d107      	bne.n	80038ee <_ZN5Timer21TimerInterruptAktifEtEv+0x22>
    {
        NVIC_EnableIRQ(TIM2_IRQn);
 80038de:	201c      	movs	r0, #28
 80038e0:	f7ff fedc 	bl	800369c <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM2_IRQn, 2);
 80038e4:	2102      	movs	r1, #2
 80038e6:	201c      	movs	r0, #28
 80038e8:	f7ff fef6 	bl	80036d8 <__NVIC_SetPriority>
    else if (this->pTimerAlan == TIM7)
    {
        NVIC_EnableIRQ(TIM7_IRQn);
        NVIC_SetPriority(TIM7_IRQn, 2);
    }
}
 80038ec:	e03f      	b.n	800396e <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM3)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a21      	ldr	r2, [pc, #132]	; (8003978 <_ZN5Timer21TimerInterruptAktifEtEv+0xac>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d107      	bne.n	8003908 <_ZN5Timer21TimerInterruptAktifEtEv+0x3c>
        NVIC_EnableIRQ(TIM3_IRQn);
 80038f8:	201d      	movs	r0, #29
 80038fa:	f7ff fecf 	bl	800369c <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM3_IRQn, 2);
 80038fe:	2102      	movs	r1, #2
 8003900:	201d      	movs	r0, #29
 8003902:	f7ff fee9 	bl	80036d8 <__NVIC_SetPriority>
}
 8003906:	e032      	b.n	800396e <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM4)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a1b      	ldr	r2, [pc, #108]	; (800397c <_ZN5Timer21TimerInterruptAktifEtEv+0xb0>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d107      	bne.n	8003922 <_ZN5Timer21TimerInterruptAktifEtEv+0x56>
        NVIC_EnableIRQ(TIM4_IRQn);
 8003912:	201e      	movs	r0, #30
 8003914:	f7ff fec2 	bl	800369c <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM4_IRQn, 2);
 8003918:	2102      	movs	r1, #2
 800391a:	201e      	movs	r0, #30
 800391c:	f7ff fedc 	bl	80036d8 <__NVIC_SetPriority>
}
 8003920:	e025      	b.n	800396e <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM5)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a16      	ldr	r2, [pc, #88]	; (8003980 <_ZN5Timer21TimerInterruptAktifEtEv+0xb4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d107      	bne.n	800393c <_ZN5Timer21TimerInterruptAktifEtEv+0x70>
        NVIC_EnableIRQ(TIM5_IRQn);
 800392c:	2032      	movs	r0, #50	; 0x32
 800392e:	f7ff feb5 	bl	800369c <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM5_IRQn, 2);
 8003932:	2102      	movs	r1, #2
 8003934:	2032      	movs	r0, #50	; 0x32
 8003936:	f7ff fecf 	bl	80036d8 <__NVIC_SetPriority>
}
 800393a:	e018      	b.n	800396e <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM6)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a10      	ldr	r2, [pc, #64]	; (8003984 <_ZN5Timer21TimerInterruptAktifEtEv+0xb8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d107      	bne.n	8003956 <_ZN5Timer21TimerInterruptAktifEtEv+0x8a>
        NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003946:	2036      	movs	r0, #54	; 0x36
 8003948:	f7ff fea8 	bl	800369c <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM6_DAC_IRQn, 2);
 800394c:	2102      	movs	r1, #2
 800394e:	2036      	movs	r0, #54	; 0x36
 8003950:	f7ff fec2 	bl	80036d8 <__NVIC_SetPriority>
}
 8003954:	e00b      	b.n	800396e <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM7)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a0b      	ldr	r2, [pc, #44]	; (8003988 <_ZN5Timer21TimerInterruptAktifEtEv+0xbc>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d106      	bne.n	800396e <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
        NVIC_EnableIRQ(TIM7_IRQn);
 8003960:	2037      	movs	r0, #55	; 0x37
 8003962:	f7ff fe9b 	bl	800369c <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM7_IRQn, 2);
 8003966:	2102      	movs	r1, #2
 8003968:	2037      	movs	r0, #55	; 0x37
 800396a:	f7ff feb5 	bl	80036d8 <__NVIC_SetPriority>
}
 800396e:	bf00      	nop
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40000400 	.word	0x40000400
 800397c:	40000800 	.word	0x40000800
 8003980:	40000c00 	.word	0x40000c00
 8003984:	40001000 	.word	0x40001000
 8003988:	40001400 	.word	0x40001400

0800398c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003990:	4b0e      	ldr	r3, [pc, #56]	; (80039cc <HAL_Init+0x40>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a0d      	ldr	r2, [pc, #52]	; (80039cc <HAL_Init+0x40>)
 8003996:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800399a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800399c:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <HAL_Init+0x40>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a0a      	ldr	r2, [pc, #40]	; (80039cc <HAL_Init+0x40>)
 80039a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039a8:	4b08      	ldr	r3, [pc, #32]	; (80039cc <HAL_Init+0x40>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a07      	ldr	r2, [pc, #28]	; (80039cc <HAL_Init+0x40>)
 80039ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039b4:	2003      	movs	r0, #3
 80039b6:	f000 f94f 	bl	8003c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039ba:	2000      	movs	r0, #0
 80039bc:	f000 f808 	bl	80039d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039c0:	f7fe fc92 	bl	80022e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	40023c00 	.word	0x40023c00

080039d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039d8:	4b12      	ldr	r3, [pc, #72]	; (8003a24 <HAL_InitTick+0x54>)
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	4b12      	ldr	r3, [pc, #72]	; (8003a28 <HAL_InitTick+0x58>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	4619      	mov	r1, r3
 80039e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80039ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 f967 	bl	8003cc2 <HAL_SYSTICK_Config>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e00e      	b.n	8003a1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2b0f      	cmp	r3, #15
 8003a02:	d80a      	bhi.n	8003a1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a04:	2200      	movs	r2, #0
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	f04f 30ff 	mov.w	r0, #4294967295
 8003a0c:	f000 f92f 	bl	8003c6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a10:	4a06      	ldr	r2, [pc, #24]	; (8003a2c <HAL_InitTick+0x5c>)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	e000      	b.n	8003a1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	20000000 	.word	0x20000000
 8003a28:	20000008 	.word	0x20000008
 8003a2c:	20000004 	.word	0x20000004

08003a30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a34:	4b06      	ldr	r3, [pc, #24]	; (8003a50 <HAL_IncTick+0x20>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <HAL_IncTick+0x24>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4413      	add	r3, r2
 8003a40:	4a04      	ldr	r2, [pc, #16]	; (8003a54 <HAL_IncTick+0x24>)
 8003a42:	6013      	str	r3, [r2, #0]
}
 8003a44:	bf00      	nop
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	20000008 	.word	0x20000008
 8003a54:	20000644 	.word	0x20000644

08003a58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a5c:	4b03      	ldr	r3, [pc, #12]	; (8003a6c <HAL_GetTick+0x14>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	20000644 	.word	0x20000644

08003a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a78:	f7ff ffee 	bl	8003a58 <HAL_GetTick>
 8003a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a88:	d005      	beq.n	8003a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a8a:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <HAL_Delay+0x44>)
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	461a      	mov	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	4413      	add	r3, r2
 8003a94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a96:	bf00      	nop
 8003a98:	f7ff ffde 	bl	8003a58 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d8f7      	bhi.n	8003a98 <HAL_Delay+0x28>
  {
  }
}
 8003aa8:	bf00      	nop
 8003aaa:	bf00      	nop
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000008 	.word	0x20000008

08003ab8 <__NVIC_SetPriorityGrouping>:
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <__NVIC_SetPriorityGrouping+0x44>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ae0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aea:	4a04      	ldr	r2, [pc, #16]	; (8003afc <__NVIC_SetPriorityGrouping+0x44>)
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	60d3      	str	r3, [r2, #12]
}
 8003af0:	bf00      	nop
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	e000ed00 	.word	0xe000ed00

08003b00 <__NVIC_GetPriorityGrouping>:
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b04:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <__NVIC_GetPriorityGrouping+0x18>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	0a1b      	lsrs	r3, r3, #8
 8003b0a:	f003 0307 	and.w	r3, r3, #7
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr
 8003b18:	e000ed00 	.word	0xe000ed00

08003b1c <__NVIC_EnableIRQ>:
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	db0b      	blt.n	8003b46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	f003 021f 	and.w	r2, r3, #31
 8003b34:	4907      	ldr	r1, [pc, #28]	; (8003b54 <__NVIC_EnableIRQ+0x38>)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	2001      	movs	r0, #1
 8003b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	e000e100 	.word	0xe000e100

08003b58 <__NVIC_SetPriority>:
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	4603      	mov	r3, r0
 8003b60:	6039      	str	r1, [r7, #0]
 8003b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	db0a      	blt.n	8003b82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	b2da      	uxtb	r2, r3
 8003b70:	490c      	ldr	r1, [pc, #48]	; (8003ba4 <__NVIC_SetPriority+0x4c>)
 8003b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b76:	0112      	lsls	r2, r2, #4
 8003b78:	b2d2      	uxtb	r2, r2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b80:	e00a      	b.n	8003b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	4908      	ldr	r1, [pc, #32]	; (8003ba8 <__NVIC_SetPriority+0x50>)
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	3b04      	subs	r3, #4
 8003b90:	0112      	lsls	r2, r2, #4
 8003b92:	b2d2      	uxtb	r2, r2
 8003b94:	440b      	add	r3, r1
 8003b96:	761a      	strb	r2, [r3, #24]
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	e000e100 	.word	0xe000e100
 8003ba8:	e000ed00 	.word	0xe000ed00

08003bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b089      	sub	sp, #36	; 0x24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	f1c3 0307 	rsb	r3, r3, #7
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	bf28      	it	cs
 8003bca:	2304      	movcs	r3, #4
 8003bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	3304      	adds	r3, #4
 8003bd2:	2b06      	cmp	r3, #6
 8003bd4:	d902      	bls.n	8003bdc <NVIC_EncodePriority+0x30>
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	3b03      	subs	r3, #3
 8003bda:	e000      	b.n	8003bde <NVIC_EncodePriority+0x32>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be0:	f04f 32ff 	mov.w	r2, #4294967295
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43da      	mvns	r2, r3
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	401a      	ands	r2, r3
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfe:	43d9      	mvns	r1, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c04:	4313      	orrs	r3, r2
         );
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3724      	adds	r7, #36	; 0x24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
	...

08003c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c24:	d301      	bcc.n	8003c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c26:	2301      	movs	r3, #1
 8003c28:	e00f      	b.n	8003c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c2a:	4a0a      	ldr	r2, [pc, #40]	; (8003c54 <SysTick_Config+0x40>)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c32:	210f      	movs	r1, #15
 8003c34:	f04f 30ff 	mov.w	r0, #4294967295
 8003c38:	f7ff ff8e 	bl	8003b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c3c:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <SysTick_Config+0x40>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c42:	4b04      	ldr	r3, [pc, #16]	; (8003c54 <SysTick_Config+0x40>)
 8003c44:	2207      	movs	r2, #7
 8003c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	e000e010 	.word	0xe000e010

08003c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f7ff ff29 	bl	8003ab8 <__NVIC_SetPriorityGrouping>
}
 8003c66:	bf00      	nop
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b086      	sub	sp, #24
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	4603      	mov	r3, r0
 8003c76:	60b9      	str	r1, [r7, #8]
 8003c78:	607a      	str	r2, [r7, #4]
 8003c7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c80:	f7ff ff3e 	bl	8003b00 <__NVIC_GetPriorityGrouping>
 8003c84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	68b9      	ldr	r1, [r7, #8]
 8003c8a:	6978      	ldr	r0, [r7, #20]
 8003c8c:	f7ff ff8e 	bl	8003bac <NVIC_EncodePriority>
 8003c90:	4602      	mov	r2, r0
 8003c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c96:	4611      	mov	r1, r2
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff ff5d 	bl	8003b58 <__NVIC_SetPriority>
}
 8003c9e:	bf00      	nop
 8003ca0:	3718      	adds	r7, #24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	4603      	mov	r3, r0
 8003cae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff ff31 	bl	8003b1c <__NVIC_EnableIRQ>
}
 8003cba:	bf00      	nop
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b082      	sub	sp, #8
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7ff ffa2 	bl	8003c14 <SysTick_Config>
 8003cd0:	4603      	mov	r3, r0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b084      	sub	sp, #16
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ce8:	f7ff feb6 	bl	8003a58 <HAL_GetTick>
 8003cec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d008      	beq.n	8003d0c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2280      	movs	r2, #128	; 0x80
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e052      	b.n	8003db2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0216 	bic.w	r2, r2, #22
 8003d1a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695a      	ldr	r2, [r3, #20]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d2a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d103      	bne.n	8003d3c <HAL_DMA_Abort+0x62>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d007      	beq.n	8003d4c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 0208 	bic.w	r2, r2, #8
 8003d4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 0201 	bic.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d5c:	e013      	b.n	8003d86 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d5e:	f7ff fe7b 	bl	8003a58 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b05      	cmp	r3, #5
 8003d6a:	d90c      	bls.n	8003d86 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2203      	movs	r2, #3
 8003d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e015      	b.n	8003db2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1e4      	bne.n	8003d5e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d98:	223f      	movs	r2, #63	; 0x3f
 8003d9a:	409a      	lsls	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d004      	beq.n	8003dd8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2280      	movs	r2, #128	; 0x80
 8003dd2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e00c      	b.n	8003df2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2205      	movs	r2, #5
 8003ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0201 	bic.w	r2, r2, #1
 8003dee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
	...

08003e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b089      	sub	sp, #36	; 0x24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e16:	2300      	movs	r3, #0
 8003e18:	61fb      	str	r3, [r7, #28]
 8003e1a:	e16b      	b.n	80040f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	f040 815a 	bne.w	80040ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f003 0303 	and.w	r3, r3, #3
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d005      	beq.n	8003e52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d130      	bne.n	8003eb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	2203      	movs	r2, #3
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	43db      	mvns	r3, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4013      	ands	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68da      	ldr	r2, [r3, #12]
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e88:	2201      	movs	r2, #1
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	43db      	mvns	r3, r3
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	4013      	ands	r3, r2
 8003e96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	091b      	lsrs	r3, r3, #4
 8003e9e:	f003 0201 	and.w	r2, r3, #1
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 0303 	and.w	r3, r3, #3
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	d017      	beq.n	8003ef0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	2203      	movs	r2, #3
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	43db      	mvns	r3, r3
 8003ed2:	69ba      	ldr	r2, [r7, #24]
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d123      	bne.n	8003f44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	08da      	lsrs	r2, r3, #3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3208      	adds	r2, #8
 8003f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	220f      	movs	r2, #15
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	43db      	mvns	r3, r3
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	691a      	ldr	r2, [r3, #16]
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	08da      	lsrs	r2, r3, #3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3208      	adds	r2, #8
 8003f3e:	69b9      	ldr	r1, [r7, #24]
 8003f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	2203      	movs	r2, #3
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f003 0203 	and.w	r2, r3, #3
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 80b4 	beq.w	80040ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	4b60      	ldr	r3, [pc, #384]	; (800410c <HAL_GPIO_Init+0x30c>)
 8003f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f8e:	4a5f      	ldr	r2, [pc, #380]	; (800410c <HAL_GPIO_Init+0x30c>)
 8003f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f94:	6453      	str	r3, [r2, #68]	; 0x44
 8003f96:	4b5d      	ldr	r3, [pc, #372]	; (800410c <HAL_GPIO_Init+0x30c>)
 8003f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fa2:	4a5b      	ldr	r2, [pc, #364]	; (8004110 <HAL_GPIO_Init+0x310>)
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	089b      	lsrs	r3, r3, #2
 8003fa8:	3302      	adds	r3, #2
 8003faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	f003 0303 	and.w	r3, r3, #3
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	220f      	movs	r2, #15
 8003fba:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbe:	43db      	mvns	r3, r3
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a52      	ldr	r2, [pc, #328]	; (8004114 <HAL_GPIO_Init+0x314>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d02b      	beq.n	8004026 <HAL_GPIO_Init+0x226>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a51      	ldr	r2, [pc, #324]	; (8004118 <HAL_GPIO_Init+0x318>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d025      	beq.n	8004022 <HAL_GPIO_Init+0x222>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a50      	ldr	r2, [pc, #320]	; (800411c <HAL_GPIO_Init+0x31c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d01f      	beq.n	800401e <HAL_GPIO_Init+0x21e>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a4f      	ldr	r2, [pc, #316]	; (8004120 <HAL_GPIO_Init+0x320>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d019      	beq.n	800401a <HAL_GPIO_Init+0x21a>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a4e      	ldr	r2, [pc, #312]	; (8004124 <HAL_GPIO_Init+0x324>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d013      	beq.n	8004016 <HAL_GPIO_Init+0x216>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a4d      	ldr	r2, [pc, #308]	; (8004128 <HAL_GPIO_Init+0x328>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d00d      	beq.n	8004012 <HAL_GPIO_Init+0x212>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a4c      	ldr	r2, [pc, #304]	; (800412c <HAL_GPIO_Init+0x32c>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d007      	beq.n	800400e <HAL_GPIO_Init+0x20e>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a4b      	ldr	r2, [pc, #300]	; (8004130 <HAL_GPIO_Init+0x330>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d101      	bne.n	800400a <HAL_GPIO_Init+0x20a>
 8004006:	2307      	movs	r3, #7
 8004008:	e00e      	b.n	8004028 <HAL_GPIO_Init+0x228>
 800400a:	2308      	movs	r3, #8
 800400c:	e00c      	b.n	8004028 <HAL_GPIO_Init+0x228>
 800400e:	2306      	movs	r3, #6
 8004010:	e00a      	b.n	8004028 <HAL_GPIO_Init+0x228>
 8004012:	2305      	movs	r3, #5
 8004014:	e008      	b.n	8004028 <HAL_GPIO_Init+0x228>
 8004016:	2304      	movs	r3, #4
 8004018:	e006      	b.n	8004028 <HAL_GPIO_Init+0x228>
 800401a:	2303      	movs	r3, #3
 800401c:	e004      	b.n	8004028 <HAL_GPIO_Init+0x228>
 800401e:	2302      	movs	r3, #2
 8004020:	e002      	b.n	8004028 <HAL_GPIO_Init+0x228>
 8004022:	2301      	movs	r3, #1
 8004024:	e000      	b.n	8004028 <HAL_GPIO_Init+0x228>
 8004026:	2300      	movs	r3, #0
 8004028:	69fa      	ldr	r2, [r7, #28]
 800402a:	f002 0203 	and.w	r2, r2, #3
 800402e:	0092      	lsls	r2, r2, #2
 8004030:	4093      	lsls	r3, r2
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	4313      	orrs	r3, r2
 8004036:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004038:	4935      	ldr	r1, [pc, #212]	; (8004110 <HAL_GPIO_Init+0x310>)
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	089b      	lsrs	r3, r3, #2
 800403e:	3302      	adds	r3, #2
 8004040:	69ba      	ldr	r2, [r7, #24]
 8004042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004046:	4b3b      	ldr	r3, [pc, #236]	; (8004134 <HAL_GPIO_Init+0x334>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	43db      	mvns	r3, r3
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4013      	ands	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800406a:	4a32      	ldr	r2, [pc, #200]	; (8004134 <HAL_GPIO_Init+0x334>)
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004070:	4b30      	ldr	r3, [pc, #192]	; (8004134 <HAL_GPIO_Init+0x334>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	43db      	mvns	r3, r3
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	4013      	ands	r3, r2
 800407e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	4313      	orrs	r3, r2
 8004092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004094:	4a27      	ldr	r2, [pc, #156]	; (8004134 <HAL_GPIO_Init+0x334>)
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800409a:	4b26      	ldr	r3, [pc, #152]	; (8004134 <HAL_GPIO_Init+0x334>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	43db      	mvns	r3, r3
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	4013      	ands	r3, r2
 80040a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d003      	beq.n	80040be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040b6:	69ba      	ldr	r2, [r7, #24]
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040be:	4a1d      	ldr	r2, [pc, #116]	; (8004134 <HAL_GPIO_Init+0x334>)
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040c4:	4b1b      	ldr	r3, [pc, #108]	; (8004134 <HAL_GPIO_Init+0x334>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	43db      	mvns	r3, r3
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	4013      	ands	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d003      	beq.n	80040e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040e8:	4a12      	ldr	r2, [pc, #72]	; (8004134 <HAL_GPIO_Init+0x334>)
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	3301      	adds	r3, #1
 80040f2:	61fb      	str	r3, [r7, #28]
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	2b0f      	cmp	r3, #15
 80040f8:	f67f ae90 	bls.w	8003e1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	3724      	adds	r7, #36	; 0x24
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	40023800 	.word	0x40023800
 8004110:	40013800 	.word	0x40013800
 8004114:	40020000 	.word	0x40020000
 8004118:	40020400 	.word	0x40020400
 800411c:	40020800 	.word	0x40020800
 8004120:	40020c00 	.word	0x40020c00
 8004124:	40021000 	.word	0x40021000
 8004128:	40021400 	.word	0x40021400
 800412c:	40021800 	.word	0x40021800
 8004130:	40021c00 	.word	0x40021c00
 8004134:	40013c00 	.word	0x40013c00

08004138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	460b      	mov	r3, r1
 8004142:	807b      	strh	r3, [r7, #2]
 8004144:	4613      	mov	r3, r2
 8004146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004148:	787b      	ldrb	r3, [r7, #1]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800414e:	887a      	ldrh	r2, [r7, #2]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004154:	e003      	b.n	800415e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004156:	887b      	ldrh	r3, [r7, #2]
 8004158:	041a      	lsls	r2, r3, #16
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	619a      	str	r2, [r3, #24]
}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
	...

0800416c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e12b      	b.n	80043d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d106      	bne.n	8004198 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7fd f88e 	bl	80012b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2224      	movs	r2, #36	; 0x24
 800419c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f022 0201 	bic.w	r2, r2, #1
 80041ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041d0:	f002 f8e0 	bl	8006394 <HAL_RCC_GetPCLK1Freq>
 80041d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	4a81      	ldr	r2, [pc, #516]	; (80043e0 <HAL_I2C_Init+0x274>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d807      	bhi.n	80041f0 <HAL_I2C_Init+0x84>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4a80      	ldr	r2, [pc, #512]	; (80043e4 <HAL_I2C_Init+0x278>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	bf94      	ite	ls
 80041e8:	2301      	movls	r3, #1
 80041ea:	2300      	movhi	r3, #0
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	e006      	b.n	80041fe <HAL_I2C_Init+0x92>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4a7d      	ldr	r2, [pc, #500]	; (80043e8 <HAL_I2C_Init+0x27c>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	bf94      	ite	ls
 80041f8:	2301      	movls	r3, #1
 80041fa:	2300      	movhi	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d001      	beq.n	8004206 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e0e7      	b.n	80043d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4a78      	ldr	r2, [pc, #480]	; (80043ec <HAL_I2C_Init+0x280>)
 800420a:	fba2 2303 	umull	r2, r3, r2, r3
 800420e:	0c9b      	lsrs	r3, r3, #18
 8004210:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	430a      	orrs	r2, r1
 8004224:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	4a6a      	ldr	r2, [pc, #424]	; (80043e0 <HAL_I2C_Init+0x274>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d802      	bhi.n	8004240 <HAL_I2C_Init+0xd4>
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	3301      	adds	r3, #1
 800423e:	e009      	b.n	8004254 <HAL_I2C_Init+0xe8>
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004246:	fb02 f303 	mul.w	r3, r2, r3
 800424a:	4a69      	ldr	r2, [pc, #420]	; (80043f0 <HAL_I2C_Init+0x284>)
 800424c:	fba2 2303 	umull	r2, r3, r2, r3
 8004250:	099b      	lsrs	r3, r3, #6
 8004252:	3301      	adds	r3, #1
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6812      	ldr	r2, [r2, #0]
 8004258:	430b      	orrs	r3, r1
 800425a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004266:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	495c      	ldr	r1, [pc, #368]	; (80043e0 <HAL_I2C_Init+0x274>)
 8004270:	428b      	cmp	r3, r1
 8004272:	d819      	bhi.n	80042a8 <HAL_I2C_Init+0x13c>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	1e59      	subs	r1, r3, #1
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004282:	1c59      	adds	r1, r3, #1
 8004284:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004288:	400b      	ands	r3, r1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00a      	beq.n	80042a4 <HAL_I2C_Init+0x138>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	1e59      	subs	r1, r3, #1
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	005b      	lsls	r3, r3, #1
 8004298:	fbb1 f3f3 	udiv	r3, r1, r3
 800429c:	3301      	adds	r3, #1
 800429e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a2:	e051      	b.n	8004348 <HAL_I2C_Init+0x1dc>
 80042a4:	2304      	movs	r3, #4
 80042a6:	e04f      	b.n	8004348 <HAL_I2C_Init+0x1dc>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d111      	bne.n	80042d4 <HAL_I2C_Init+0x168>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	1e58      	subs	r0, r3, #1
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6859      	ldr	r1, [r3, #4]
 80042b8:	460b      	mov	r3, r1
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	440b      	add	r3, r1
 80042be:	fbb0 f3f3 	udiv	r3, r0, r3
 80042c2:	3301      	adds	r3, #1
 80042c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	bf0c      	ite	eq
 80042cc:	2301      	moveq	r3, #1
 80042ce:	2300      	movne	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	e012      	b.n	80042fa <HAL_I2C_Init+0x18e>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	1e58      	subs	r0, r3, #1
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6859      	ldr	r1, [r3, #4]
 80042dc:	460b      	mov	r3, r1
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	440b      	add	r3, r1
 80042e2:	0099      	lsls	r1, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ea:	3301      	adds	r3, #1
 80042ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	bf0c      	ite	eq
 80042f4:	2301      	moveq	r3, #1
 80042f6:	2300      	movne	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_Init+0x196>
 80042fe:	2301      	movs	r3, #1
 8004300:	e022      	b.n	8004348 <HAL_I2C_Init+0x1dc>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10e      	bne.n	8004328 <HAL_I2C_Init+0x1bc>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	1e58      	subs	r0, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6859      	ldr	r1, [r3, #4]
 8004312:	460b      	mov	r3, r1
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	440b      	add	r3, r1
 8004318:	fbb0 f3f3 	udiv	r3, r0, r3
 800431c:	3301      	adds	r3, #1
 800431e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004322:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004326:	e00f      	b.n	8004348 <HAL_I2C_Init+0x1dc>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	1e58      	subs	r0, r3, #1
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6859      	ldr	r1, [r3, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	0099      	lsls	r1, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	fbb0 f3f3 	udiv	r3, r0, r3
 800433e:	3301      	adds	r3, #1
 8004340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004344:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004348:	6879      	ldr	r1, [r7, #4]
 800434a:	6809      	ldr	r1, [r1, #0]
 800434c:	4313      	orrs	r3, r2
 800434e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69da      	ldr	r2, [r3, #28]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004376:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6911      	ldr	r1, [r2, #16]
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	68d2      	ldr	r2, [r2, #12]
 8004382:	4311      	orrs	r1, r2
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	6812      	ldr	r2, [r2, #0]
 8004388:	430b      	orrs	r3, r1
 800438a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695a      	ldr	r2, [r3, #20]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	431a      	orrs	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	430a      	orrs	r2, r1
 80043a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2220      	movs	r2, #32
 80043c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	000186a0 	.word	0x000186a0
 80043e4:	001e847f 	.word	0x001e847f
 80043e8:	003d08ff 	.word	0x003d08ff
 80043ec:	431bde83 	.word	0x431bde83
 80043f0:	10624dd3 	.word	0x10624dd3

080043f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b088      	sub	sp, #32
 80043f8:	af02      	add	r7, sp, #8
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	607a      	str	r2, [r7, #4]
 80043fe:	461a      	mov	r2, r3
 8004400:	460b      	mov	r3, r1
 8004402:	817b      	strh	r3, [r7, #10]
 8004404:	4613      	mov	r3, r2
 8004406:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004408:	f7ff fb26 	bl	8003a58 <HAL_GetTick>
 800440c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b20      	cmp	r3, #32
 8004418:	f040 80e0 	bne.w	80045dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	2319      	movs	r3, #25
 8004422:	2201      	movs	r2, #1
 8004424:	4970      	ldr	r1, [pc, #448]	; (80045e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f001 f90e 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004432:	2302      	movs	r3, #2
 8004434:	e0d3      	b.n	80045de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800443c:	2b01      	cmp	r3, #1
 800443e:	d101      	bne.n	8004444 <HAL_I2C_Master_Transmit+0x50>
 8004440:	2302      	movs	r3, #2
 8004442:	e0cc      	b.n	80045de <HAL_I2C_Master_Transmit+0x1ea>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b01      	cmp	r3, #1
 8004458:	d007      	beq.n	800446a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 0201 	orr.w	r2, r2, #1
 8004468:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004478:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2221      	movs	r2, #33	; 0x21
 800447e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2210      	movs	r2, #16
 8004486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	893a      	ldrh	r2, [r7, #8]
 800449a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	4a50      	ldr	r2, [pc, #320]	; (80045ec <HAL_I2C_Master_Transmit+0x1f8>)
 80044aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80044ac:	8979      	ldrh	r1, [r7, #10]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	6a3a      	ldr	r2, [r7, #32]
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 fdfa 	bl	80050ac <I2C_MasterRequestWrite>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e08d      	b.n	80045de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044c2:	2300      	movs	r3, #0
 80044c4:	613b      	str	r3, [r7, #16]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	613b      	str	r3, [r7, #16]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80044d8:	e066      	b.n	80045a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	6a39      	ldr	r1, [r7, #32]
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f001 f9cc 	bl	800587c <I2C_WaitOnTXEFlagUntilTimeout>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00d      	beq.n	8004506 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ee:	2b04      	cmp	r3, #4
 80044f0:	d107      	bne.n	8004502 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004500:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e06b      	b.n	80045de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450a:	781a      	ldrb	r2, [r3, #0]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	1c5a      	adds	r2, r3, #1
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004520:	b29b      	uxth	r3, r3
 8004522:	3b01      	subs	r3, #1
 8004524:	b29a      	uxth	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452e:	3b01      	subs	r3, #1
 8004530:	b29a      	uxth	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b04      	cmp	r3, #4
 8004542:	d11b      	bne.n	800457c <HAL_I2C_Master_Transmit+0x188>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004548:	2b00      	cmp	r3, #0
 800454a:	d017      	beq.n	800457c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004550:	781a      	ldrb	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455c:	1c5a      	adds	r2, r3, #1
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004566:	b29b      	uxth	r3, r3
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004574:	3b01      	subs	r3, #1
 8004576:	b29a      	uxth	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	6a39      	ldr	r1, [r7, #32]
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f001 f9c3 	bl	800590c <I2C_WaitOnBTFFlagUntilTimeout>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00d      	beq.n	80045a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	2b04      	cmp	r3, #4
 8004592:	d107      	bne.n	80045a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e01a      	b.n	80045de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d194      	bne.n	80044da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2220      	movs	r2, #32
 80045c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	e000      	b.n	80045de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80045dc:	2302      	movs	r3, #2
  }
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	00100002 	.word	0x00100002
 80045ec:	ffff0000 	.word	0xffff0000

080045f0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b08c      	sub	sp, #48	; 0x30
 80045f4:	af02      	add	r7, sp, #8
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	607a      	str	r2, [r7, #4]
 80045fa:	461a      	mov	r2, r3
 80045fc:	460b      	mov	r3, r1
 80045fe:	817b      	strh	r3, [r7, #10]
 8004600:	4613      	mov	r3, r2
 8004602:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004604:	f7ff fa28 	bl	8003a58 <HAL_GetTick>
 8004608:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b20      	cmp	r3, #32
 8004614:	f040 8217 	bne.w	8004a46 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2319      	movs	r3, #25
 800461e:	2201      	movs	r2, #1
 8004620:	497c      	ldr	r1, [pc, #496]	; (8004814 <HAL_I2C_Master_Receive+0x224>)
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f001 f810 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800462e:	2302      	movs	r3, #2
 8004630:	e20a      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_I2C_Master_Receive+0x50>
 800463c:	2302      	movs	r3, #2
 800463e:	e203      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b01      	cmp	r3, #1
 8004654:	d007      	beq.n	8004666 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f042 0201 	orr.w	r2, r2, #1
 8004664:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004674:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2222      	movs	r2, #34	; 0x22
 800467a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2210      	movs	r2, #16
 8004682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	893a      	ldrh	r2, [r7, #8]
 8004696:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a5c      	ldr	r2, [pc, #368]	; (8004818 <HAL_I2C_Master_Receive+0x228>)
 80046a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80046a8:	8979      	ldrh	r1, [r7, #10]
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 fd7e 	bl	80051b0 <I2C_MasterRequestRead>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e1c4      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d113      	bne.n	80046ee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046c6:	2300      	movs	r3, #0
 80046c8:	623b      	str	r3, [r7, #32]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	623b      	str	r3, [r7, #32]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	623b      	str	r3, [r7, #32]
 80046da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ea:	601a      	str	r2, [r3, #0]
 80046ec:	e198      	b.n	8004a20 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d11b      	bne.n	800472e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004704:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004706:	2300      	movs	r3, #0
 8004708:	61fb      	str	r3, [r7, #28]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	61fb      	str	r3, [r7, #28]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	61fb      	str	r3, [r7, #28]
 800471a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	e178      	b.n	8004a20 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004732:	2b02      	cmp	r3, #2
 8004734:	d11b      	bne.n	800476e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004744:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004754:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004756:	2300      	movs	r3, #0
 8004758:	61bb      	str	r3, [r7, #24]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	61bb      	str	r3, [r7, #24]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	61bb      	str	r3, [r7, #24]
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	e158      	b.n	8004a20 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800477c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	617b      	str	r3, [r7, #20]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004794:	e144      	b.n	8004a20 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800479a:	2b03      	cmp	r3, #3
 800479c:	f200 80f1 	bhi.w	8004982 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d123      	bne.n	80047f0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f001 f8f5 	bl	800599c <I2C_WaitOnRXNEFlagUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e145      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	691a      	ldr	r2, [r3, #16]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ce:	1c5a      	adds	r2, r3, #1
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	3b01      	subs	r3, #1
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80047ee:	e117      	b.n	8004a20 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d14e      	bne.n	8004896 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fa:	9300      	str	r3, [sp, #0]
 80047fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047fe:	2200      	movs	r2, #0
 8004800:	4906      	ldr	r1, [pc, #24]	; (800481c <HAL_I2C_Master_Receive+0x22c>)
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 ff20 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d008      	beq.n	8004820 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e11a      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
 8004812:	bf00      	nop
 8004814:	00100002 	.word	0x00100002
 8004818:	ffff0000 	.word	0xffff0000
 800481c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800482e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	691a      	ldr	r2, [r3, #16]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800484c:	3b01      	subs	r3, #1
 800484e:	b29a      	uxth	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004858:	b29b      	uxth	r3, r3
 800485a:	3b01      	subs	r3, #1
 800485c:	b29a      	uxth	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	691a      	ldr	r2, [r3, #16]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486c:	b2d2      	uxtb	r2, r2
 800486e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487e:	3b01      	subs	r3, #1
 8004880:	b29a      	uxth	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800488a:	b29b      	uxth	r3, r3
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004894:	e0c4      	b.n	8004a20 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800489c:	2200      	movs	r2, #0
 800489e:	496c      	ldr	r1, [pc, #432]	; (8004a50 <HAL_I2C_Master_Receive+0x460>)
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 fed1 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e0cb      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	691a      	ldr	r2, [r3, #16]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	1c5a      	adds	r2, r3, #1
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	3b01      	subs	r3, #1
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f4:	9300      	str	r3, [sp, #0]
 80048f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f8:	2200      	movs	r2, #0
 80048fa:	4955      	ldr	r1, [pc, #340]	; (8004a50 <HAL_I2C_Master_Receive+0x460>)
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 fea3 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e09d      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800491a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691a      	ldr	r2, [r3, #16]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004926:	b2d2      	uxtb	r2, r2
 8004928:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492e:	1c5a      	adds	r2, r3, #1
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004944:	b29b      	uxth	r3, r3
 8004946:	3b01      	subs	r3, #1
 8004948:	b29a      	uxth	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	691a      	ldr	r2, [r3, #16]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496a:	3b01      	subs	r3, #1
 800496c:	b29a      	uxth	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004976:	b29b      	uxth	r3, r3
 8004978:	3b01      	subs	r3, #1
 800497a:	b29a      	uxth	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004980:	e04e      	b.n	8004a20 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004984:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f001 f808 	bl	800599c <I2C_WaitOnRXNEFlagUntilTimeout>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e058      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	691a      	ldr	r2, [r3, #16]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a0:	b2d2      	uxtb	r2, r2
 80049a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049be:	b29b      	uxth	r3, r3
 80049c0:	3b01      	subs	r3, #1
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	f003 0304 	and.w	r3, r3, #4
 80049d2:	2b04      	cmp	r3, #4
 80049d4:	d124      	bne.n	8004a20 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049da:	2b03      	cmp	r3, #3
 80049dc:	d107      	bne.n	80049ee <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ec:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	691a      	ldr	r2, [r3, #16]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	b2d2      	uxtb	r2, r2
 80049fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f47f aeb6 	bne.w	8004796 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a42:	2300      	movs	r3, #0
 8004a44:	e000      	b.n	8004a48 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004a46:	2302      	movs	r3, #2
  }
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3728      	adds	r7, #40	; 0x28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	00010004 	.word	0x00010004

08004a54 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b088      	sub	sp, #32
 8004a58:	af02      	add	r7, sp, #8
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	4608      	mov	r0, r1
 8004a5e:	4611      	mov	r1, r2
 8004a60:	461a      	mov	r2, r3
 8004a62:	4603      	mov	r3, r0
 8004a64:	817b      	strh	r3, [r7, #10]
 8004a66:	460b      	mov	r3, r1
 8004a68:	813b      	strh	r3, [r7, #8]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a6e:	f7fe fff3 	bl	8003a58 <HAL_GetTick>
 8004a72:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	f040 80d9 	bne.w	8004c34 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	2319      	movs	r3, #25
 8004a88:	2201      	movs	r2, #1
 8004a8a:	496d      	ldr	r1, [pc, #436]	; (8004c40 <HAL_I2C_Mem_Write+0x1ec>)
 8004a8c:	68f8      	ldr	r0, [r7, #12]
 8004a8e:	f000 fddb 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a98:	2302      	movs	r3, #2
 8004a9a:	e0cc      	b.n	8004c36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d101      	bne.n	8004aaa <HAL_I2C_Mem_Write+0x56>
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	e0c5      	b.n	8004c36 <HAL_I2C_Mem_Write+0x1e2>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d007      	beq.n	8004ad0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f042 0201 	orr.w	r2, r2, #1
 8004ace:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ade:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2221      	movs	r2, #33	; 0x21
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2240      	movs	r2, #64	; 0x40
 8004aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6a3a      	ldr	r2, [r7, #32]
 8004afa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	4a4d      	ldr	r2, [pc, #308]	; (8004c44 <HAL_I2C_Mem_Write+0x1f0>)
 8004b10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b12:	88f8      	ldrh	r0, [r7, #6]
 8004b14:	893a      	ldrh	r2, [r7, #8]
 8004b16:	8979      	ldrh	r1, [r7, #10]
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	9301      	str	r3, [sp, #4]
 8004b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	4603      	mov	r3, r0
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 fc12 	bl	800534c <I2C_RequestMemoryWrite>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d052      	beq.n	8004bd4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e081      	b.n	8004c36 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f000 fea0 	bl	800587c <I2C_WaitOnTXEFlagUntilTimeout>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00d      	beq.n	8004b5e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d107      	bne.n	8004b5a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e06b      	b.n	8004c36 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	781a      	ldrb	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6e:	1c5a      	adds	r2, r3, #1
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	3b01      	subs	r3, #1
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	f003 0304 	and.w	r3, r3, #4
 8004b98:	2b04      	cmp	r3, #4
 8004b9a:	d11b      	bne.n	8004bd4 <HAL_I2C_Mem_Write+0x180>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d017      	beq.n	8004bd4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	781a      	ldrb	r2, [r3, #0]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	1c5a      	adds	r2, r3, #1
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bbe:	3b01      	subs	r3, #1
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1aa      	bne.n	8004b32 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f000 fe93 	bl	800590c <I2C_WaitOnBTFFlagUntilTimeout>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00d      	beq.n	8004c08 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	2b04      	cmp	r3, #4
 8004bf2:	d107      	bne.n	8004c04 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c02:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e016      	b.n	8004c36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2200      	movs	r2, #0
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c30:	2300      	movs	r3, #0
 8004c32:	e000      	b.n	8004c36 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004c34:	2302      	movs	r3, #2
  }
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	00100002 	.word	0x00100002
 8004c44:	ffff0000 	.word	0xffff0000

08004c48 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b08c      	sub	sp, #48	; 0x30
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	4608      	mov	r0, r1
 8004c52:	4611      	mov	r1, r2
 8004c54:	461a      	mov	r2, r3
 8004c56:	4603      	mov	r3, r0
 8004c58:	817b      	strh	r3, [r7, #10]
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	813b      	strh	r3, [r7, #8]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c62:	f7fe fef9 	bl	8003a58 <HAL_GetTick>
 8004c66:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b20      	cmp	r3, #32
 8004c72:	f040 8214 	bne.w	800509e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	2319      	movs	r3, #25
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	497b      	ldr	r1, [pc, #492]	; (8004e6c <HAL_I2C_Mem_Read+0x224>)
 8004c80:	68f8      	ldr	r0, [r7, #12]
 8004c82:	f000 fce1 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e207      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d101      	bne.n	8004c9e <HAL_I2C_Mem_Read+0x56>
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	e200      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d007      	beq.n	8004cc4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f042 0201 	orr.w	r2, r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cd2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2222      	movs	r2, #34	; 0x22
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2240      	movs	r2, #64	; 0x40
 8004ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004cf4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4a5b      	ldr	r2, [pc, #364]	; (8004e70 <HAL_I2C_Mem_Read+0x228>)
 8004d04:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d06:	88f8      	ldrh	r0, [r7, #6]
 8004d08:	893a      	ldrh	r2, [r7, #8]
 8004d0a:	8979      	ldrh	r1, [r7, #10]
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0e:	9301      	str	r3, [sp, #4]
 8004d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	4603      	mov	r3, r0
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 fbae 	bl	8005478 <I2C_RequestMemoryRead>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e1bc      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d113      	bne.n	8004d56 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d2e:	2300      	movs	r3, #0
 8004d30:	623b      	str	r3, [r7, #32]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	623b      	str	r3, [r7, #32]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	623b      	str	r3, [r7, #32]
 8004d42:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d52:	601a      	str	r2, [r3, #0]
 8004d54:	e190      	b.n	8005078 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d11b      	bne.n	8004d96 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d6e:	2300      	movs	r3, #0
 8004d70:	61fb      	str	r3, [r7, #28]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	61fb      	str	r3, [r7, #28]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	61fb      	str	r3, [r7, #28]
 8004d82:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d92:	601a      	str	r2, [r3, #0]
 8004d94:	e170      	b.n	8005078 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d11b      	bne.n	8004dd6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	61bb      	str	r3, [r7, #24]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	61bb      	str	r3, [r7, #24]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	61bb      	str	r3, [r7, #24]
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	e150      	b.n	8005078 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	695b      	ldr	r3, [r3, #20]
 8004de0:	617b      	str	r3, [r7, #20]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	617b      	str	r3, [r7, #20]
 8004dea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004dec:	e144      	b.n	8005078 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df2:	2b03      	cmp	r3, #3
 8004df4:	f200 80f1 	bhi.w	8004fda <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d123      	bne.n	8004e48 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 fdc9 	bl	800599c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d001      	beq.n	8004e14 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e145      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	691a      	ldr	r2, [r3, #16]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1e:	b2d2      	uxtb	r2, r2
 8004e20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	b29a      	uxth	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e46:	e117      	b.n	8005078 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d14e      	bne.n	8004eee <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e52:	9300      	str	r3, [sp, #0]
 8004e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e56:	2200      	movs	r2, #0
 8004e58:	4906      	ldr	r1, [pc, #24]	; (8004e74 <HAL_I2C_Mem_Read+0x22c>)
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f000 fbf4 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d008      	beq.n	8004e78 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e11a      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
 8004e6a:	bf00      	nop
 8004e6c:	00100002 	.word	0x00100002
 8004e70:	ffff0000 	.word	0xffff0000
 8004e74:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691a      	ldr	r2, [r3, #16]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e92:	b2d2      	uxtb	r2, r2
 8004e94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	691a      	ldr	r2, [r3, #16]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec4:	b2d2      	uxtb	r2, r2
 8004ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	1c5a      	adds	r2, r3, #1
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004eec:	e0c4      	b.n	8005078 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	496c      	ldr	r1, [pc, #432]	; (80050a8 <HAL_I2C_Mem_Read+0x460>)
 8004ef8:	68f8      	ldr	r0, [r7, #12]
 8004efa:	f000 fba5 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0cb      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f22:	b2d2      	uxtb	r2, r2
 8004f24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f34:	3b01      	subs	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f50:	2200      	movs	r2, #0
 8004f52:	4955      	ldr	r1, [pc, #340]	; (80050a8 <HAL_I2C_Mem_Read+0x460>)
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 fb77 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d001      	beq.n	8004f64 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e09d      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	691a      	ldr	r2, [r3, #16]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7e:	b2d2      	uxtb	r2, r2
 8004f80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f86:	1c5a      	adds	r2, r3, #1
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	691a      	ldr	r2, [r3, #16]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb0:	b2d2      	uxtb	r2, r2
 8004fb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb8:	1c5a      	adds	r2, r3, #1
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004fd8:	e04e      	b.n	8005078 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fdc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 fcdc 	bl	800599c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e058      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff8:	b2d2      	uxtb	r2, r2
 8004ffa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	1c5a      	adds	r2, r3, #1
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500a:	3b01      	subs	r3, #1
 800500c:	b29a      	uxth	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f003 0304 	and.w	r3, r3, #4
 800502a:	2b04      	cmp	r3, #4
 800502c:	d124      	bne.n	8005078 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005032:	2b03      	cmp	r3, #3
 8005034:	d107      	bne.n	8005046 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005044:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	691a      	ldr	r2, [r3, #16]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	b2d2      	uxtb	r2, r2
 8005052:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005062:	3b01      	subs	r3, #1
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800506e:	b29b      	uxth	r3, r3
 8005070:	3b01      	subs	r3, #1
 8005072:	b29a      	uxth	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800507c:	2b00      	cmp	r3, #0
 800507e:	f47f aeb6 	bne.w	8004dee <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2220      	movs	r2, #32
 8005086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800509a:	2300      	movs	r3, #0
 800509c:	e000      	b.n	80050a0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800509e:	2302      	movs	r3, #2
  }
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3728      	adds	r7, #40	; 0x28
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	00010004 	.word	0x00010004

080050ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	607a      	str	r2, [r7, #4]
 80050b6:	603b      	str	r3, [r7, #0]
 80050b8:	460b      	mov	r3, r1
 80050ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d006      	beq.n	80050d6 <I2C_MasterRequestWrite+0x2a>
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d003      	beq.n	80050d6 <I2C_MasterRequestWrite+0x2a>
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050d4:	d108      	bne.n	80050e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	e00b      	b.n	8005100 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ec:	2b12      	cmp	r3, #18
 80050ee:	d107      	bne.n	8005100 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 fa9b 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d00d      	beq.n	8005134 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005126:	d103      	bne.n	8005130 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800512e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e035      	b.n	80051a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800513c:	d108      	bne.n	8005150 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800513e:	897b      	ldrh	r3, [r7, #10]
 8005140:	b2db      	uxtb	r3, r3
 8005142:	461a      	mov	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800514c:	611a      	str	r2, [r3, #16]
 800514e:	e01b      	b.n	8005188 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005150:	897b      	ldrh	r3, [r7, #10]
 8005152:	11db      	asrs	r3, r3, #7
 8005154:	b2db      	uxtb	r3, r3
 8005156:	f003 0306 	and.w	r3, r3, #6
 800515a:	b2db      	uxtb	r3, r3
 800515c:	f063 030f 	orn	r3, r3, #15
 8005160:	b2da      	uxtb	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	490e      	ldr	r1, [pc, #56]	; (80051a8 <I2C_MasterRequestWrite+0xfc>)
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 fae4 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e010      	b.n	80051a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800517e:	897b      	ldrh	r3, [r7, #10]
 8005180:	b2da      	uxtb	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	4907      	ldr	r1, [pc, #28]	; (80051ac <I2C_MasterRequestWrite+0x100>)
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 fad4 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e000      	b.n	80051a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3718      	adds	r7, #24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	00010008 	.word	0x00010008
 80051ac:	00010002 	.word	0x00010002

080051b0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b088      	sub	sp, #32
 80051b4:	af02      	add	r7, sp, #8
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	607a      	str	r2, [r7, #4]
 80051ba:	603b      	str	r3, [r7, #0]
 80051bc:	460b      	mov	r3, r1
 80051be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80051d4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d006      	beq.n	80051ea <I2C_MasterRequestRead+0x3a>
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d003      	beq.n	80051ea <I2C_MasterRequestRead+0x3a>
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80051e8:	d108      	bne.n	80051fc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051f8:	601a      	str	r2, [r3, #0]
 80051fa:	e00b      	b.n	8005214 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005200:	2b11      	cmp	r3, #17
 8005202:	d107      	bne.n	8005214 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005212:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 fa11 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00d      	beq.n	8005248 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800523a:	d103      	bne.n	8005244 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005242:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e079      	b.n	800533c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005250:	d108      	bne.n	8005264 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005252:	897b      	ldrh	r3, [r7, #10]
 8005254:	b2db      	uxtb	r3, r3
 8005256:	f043 0301 	orr.w	r3, r3, #1
 800525a:	b2da      	uxtb	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	611a      	str	r2, [r3, #16]
 8005262:	e05f      	b.n	8005324 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005264:	897b      	ldrh	r3, [r7, #10]
 8005266:	11db      	asrs	r3, r3, #7
 8005268:	b2db      	uxtb	r3, r3
 800526a:	f003 0306 	and.w	r3, r3, #6
 800526e:	b2db      	uxtb	r3, r3
 8005270:	f063 030f 	orn	r3, r3, #15
 8005274:	b2da      	uxtb	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	4930      	ldr	r1, [pc, #192]	; (8005344 <I2C_MasterRequestRead+0x194>)
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 fa5a 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e054      	b.n	800533c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005292:	897b      	ldrh	r3, [r7, #10]
 8005294:	b2da      	uxtb	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	4929      	ldr	r1, [pc, #164]	; (8005348 <I2C_MasterRequestRead+0x198>)
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 fa4a 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e044      	b.n	800533c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b2:	2300      	movs	r3, #0
 80052b4:	613b      	str	r3, [r7, #16]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	613b      	str	r3, [r7, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052d6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 f9af 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00d      	beq.n	800530c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052fe:	d103      	bne.n	8005308 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005306:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e017      	b.n	800533c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800530c:	897b      	ldrh	r3, [r7, #10]
 800530e:	11db      	asrs	r3, r3, #7
 8005310:	b2db      	uxtb	r3, r3
 8005312:	f003 0306 	and.w	r3, r3, #6
 8005316:	b2db      	uxtb	r3, r3
 8005318:	f063 030e 	orn	r3, r3, #14
 800531c:	b2da      	uxtb	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	4907      	ldr	r1, [pc, #28]	; (8005348 <I2C_MasterRequestRead+0x198>)
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f000 fa06 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	00010008 	.word	0x00010008
 8005348:	00010002 	.word	0x00010002

0800534c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b088      	sub	sp, #32
 8005350:	af02      	add	r7, sp, #8
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	4608      	mov	r0, r1
 8005356:	4611      	mov	r1, r2
 8005358:	461a      	mov	r2, r3
 800535a:	4603      	mov	r3, r0
 800535c:	817b      	strh	r3, [r7, #10]
 800535e:	460b      	mov	r3, r1
 8005360:	813b      	strh	r3, [r7, #8]
 8005362:	4613      	mov	r3, r2
 8005364:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005374:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005378:	9300      	str	r3, [sp, #0]
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	2200      	movs	r2, #0
 800537e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f000 f960 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00d      	beq.n	80053aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005398:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800539c:	d103      	bne.n	80053a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e05f      	b.n	800546a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053aa:	897b      	ldrh	r3, [r7, #10]
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	461a      	mov	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053bc:	6a3a      	ldr	r2, [r7, #32]
 80053be:	492d      	ldr	r1, [pc, #180]	; (8005474 <I2C_RequestMemoryWrite+0x128>)
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 f9bb 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e04c      	b.n	800546a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053d0:	2300      	movs	r3, #0
 80053d2:	617b      	str	r3, [r7, #20]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	617b      	str	r3, [r7, #20]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	617b      	str	r3, [r7, #20]
 80053e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053e8:	6a39      	ldr	r1, [r7, #32]
 80053ea:	68f8      	ldr	r0, [r7, #12]
 80053ec:	f000 fa46 	bl	800587c <I2C_WaitOnTXEFlagUntilTimeout>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00d      	beq.n	8005412 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fa:	2b04      	cmp	r3, #4
 80053fc:	d107      	bne.n	800540e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800540c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e02b      	b.n	800546a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005412:	88fb      	ldrh	r3, [r7, #6]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d105      	bne.n	8005424 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005418:	893b      	ldrh	r3, [r7, #8]
 800541a:	b2da      	uxtb	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	611a      	str	r2, [r3, #16]
 8005422:	e021      	b.n	8005468 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005424:	893b      	ldrh	r3, [r7, #8]
 8005426:	0a1b      	lsrs	r3, r3, #8
 8005428:	b29b      	uxth	r3, r3
 800542a:	b2da      	uxtb	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005432:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005434:	6a39      	ldr	r1, [r7, #32]
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 fa20 	bl	800587c <I2C_WaitOnTXEFlagUntilTimeout>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00d      	beq.n	800545e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	2b04      	cmp	r3, #4
 8005448:	d107      	bne.n	800545a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005458:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e005      	b.n	800546a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800545e:	893b      	ldrh	r3, [r7, #8]
 8005460:	b2da      	uxtb	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	00010002 	.word	0x00010002

08005478 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b088      	sub	sp, #32
 800547c:	af02      	add	r7, sp, #8
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	4608      	mov	r0, r1
 8005482:	4611      	mov	r1, r2
 8005484:	461a      	mov	r2, r3
 8005486:	4603      	mov	r3, r0
 8005488:	817b      	strh	r3, [r7, #10]
 800548a:	460b      	mov	r3, r1
 800548c:	813b      	strh	r3, [r7, #8]
 800548e:	4613      	mov	r3, r2
 8005490:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 f8c2 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00d      	beq.n	80054e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054d8:	d103      	bne.n	80054e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e0aa      	b.n	800563c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054e6:	897b      	ldrh	r3, [r7, #10]
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	461a      	mov	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	6a3a      	ldr	r2, [r7, #32]
 80054fa:	4952      	ldr	r1, [pc, #328]	; (8005644 <I2C_RequestMemoryRead+0x1cc>)
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f000 f91d 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e097      	b.n	800563c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800550c:	2300      	movs	r3, #0
 800550e:	617b      	str	r3, [r7, #20]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	617b      	str	r3, [r7, #20]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005524:	6a39      	ldr	r1, [r7, #32]
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f000 f9a8 	bl	800587c <I2C_WaitOnTXEFlagUntilTimeout>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00d      	beq.n	800554e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	2b04      	cmp	r3, #4
 8005538:	d107      	bne.n	800554a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005548:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e076      	b.n	800563c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800554e:	88fb      	ldrh	r3, [r7, #6]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d105      	bne.n	8005560 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005554:	893b      	ldrh	r3, [r7, #8]
 8005556:	b2da      	uxtb	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	611a      	str	r2, [r3, #16]
 800555e:	e021      	b.n	80055a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005560:	893b      	ldrh	r3, [r7, #8]
 8005562:	0a1b      	lsrs	r3, r3, #8
 8005564:	b29b      	uxth	r3, r3
 8005566:	b2da      	uxtb	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800556e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005570:	6a39      	ldr	r1, [r7, #32]
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 f982 	bl	800587c <I2C_WaitOnTXEFlagUntilTimeout>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00d      	beq.n	800559a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005582:	2b04      	cmp	r3, #4
 8005584:	d107      	bne.n	8005596 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005594:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e050      	b.n	800563c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800559a:	893b      	ldrh	r3, [r7, #8]
 800559c:	b2da      	uxtb	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055a6:	6a39      	ldr	r1, [r7, #32]
 80055a8:	68f8      	ldr	r0, [r7, #12]
 80055aa:	f000 f967 	bl	800587c <I2C_WaitOnTXEFlagUntilTimeout>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d00d      	beq.n	80055d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b8:	2b04      	cmp	r3, #4
 80055ba:	d107      	bne.n	80055cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e035      	b.n	800563c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 f82b 	bl	8005648 <I2C_WaitOnFlagUntilTimeout>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00d      	beq.n	8005614 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005606:	d103      	bne.n	8005610 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800560e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e013      	b.n	800563c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005614:	897b      	ldrh	r3, [r7, #10]
 8005616:	b2db      	uxtb	r3, r3
 8005618:	f043 0301 	orr.w	r3, r3, #1
 800561c:	b2da      	uxtb	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	6a3a      	ldr	r2, [r7, #32]
 8005628:	4906      	ldr	r1, [pc, #24]	; (8005644 <I2C_RequestMemoryRead+0x1cc>)
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f000 f886 	bl	800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e000      	b.n	800563c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3718      	adds	r7, #24
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	00010002 	.word	0x00010002

08005648 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	603b      	str	r3, [r7, #0]
 8005654:	4613      	mov	r3, r2
 8005656:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005658:	e048      	b.n	80056ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005660:	d044      	beq.n	80056ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005662:	f7fe f9f9 	bl	8003a58 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d302      	bcc.n	8005678 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d139      	bne.n	80056ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	0c1b      	lsrs	r3, r3, #16
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b01      	cmp	r3, #1
 8005680:	d10d      	bne.n	800569e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	695b      	ldr	r3, [r3, #20]
 8005688:	43da      	mvns	r2, r3
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	4013      	ands	r3, r2
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	bf0c      	ite	eq
 8005694:	2301      	moveq	r3, #1
 8005696:	2300      	movne	r3, #0
 8005698:	b2db      	uxtb	r3, r3
 800569a:	461a      	mov	r2, r3
 800569c:	e00c      	b.n	80056b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	43da      	mvns	r2, r3
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	4013      	ands	r3, r2
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	bf0c      	ite	eq
 80056b0:	2301      	moveq	r3, #1
 80056b2:	2300      	movne	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	461a      	mov	r2, r3
 80056b8:	79fb      	ldrb	r3, [r7, #7]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d116      	bne.n	80056ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2220      	movs	r2, #32
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d8:	f043 0220 	orr.w	r2, r3, #32
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e023      	b.n	8005734 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	0c1b      	lsrs	r3, r3, #16
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d10d      	bne.n	8005712 <I2C_WaitOnFlagUntilTimeout+0xca>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	43da      	mvns	r2, r3
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	4013      	ands	r3, r2
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	bf0c      	ite	eq
 8005708:	2301      	moveq	r3, #1
 800570a:	2300      	movne	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	461a      	mov	r2, r3
 8005710:	e00c      	b.n	800572c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	43da      	mvns	r2, r3
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	4013      	ands	r3, r2
 800571e:	b29b      	uxth	r3, r3
 8005720:	2b00      	cmp	r3, #0
 8005722:	bf0c      	ite	eq
 8005724:	2301      	moveq	r3, #1
 8005726:	2300      	movne	r3, #0
 8005728:	b2db      	uxtb	r3, r3
 800572a:	461a      	mov	r2, r3
 800572c:	79fb      	ldrb	r3, [r7, #7]
 800572e:	429a      	cmp	r2, r3
 8005730:	d093      	beq.n	800565a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	3710      	adds	r7, #16
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800574a:	e071      	b.n	8005830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005756:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800575a:	d123      	bne.n	80057a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800576a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005774:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2220      	movs	r2, #32
 8005780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005790:	f043 0204 	orr.w	r2, r3, #4
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e067      	b.n	8005874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057aa:	d041      	beq.n	8005830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ac:	f7fe f954 	bl	8003a58 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d302      	bcc.n	80057c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d136      	bne.n	8005830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	0c1b      	lsrs	r3, r3, #16
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d10c      	bne.n	80057e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	43da      	mvns	r2, r3
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	4013      	ands	r3, r2
 80057d8:	b29b      	uxth	r3, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	bf14      	ite	ne
 80057de:	2301      	movne	r3, #1
 80057e0:	2300      	moveq	r3, #0
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	e00b      	b.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	43da      	mvns	r2, r3
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	4013      	ands	r3, r2
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	bf14      	ite	ne
 80057f8:	2301      	movne	r3, #1
 80057fa:	2300      	moveq	r3, #0
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d016      	beq.n	8005830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2220      	movs	r2, #32
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581c:	f043 0220 	orr.w	r2, r3, #32
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e021      	b.n	8005874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	0c1b      	lsrs	r3, r3, #16
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b01      	cmp	r3, #1
 8005838:	d10c      	bne.n	8005854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	43da      	mvns	r2, r3
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	4013      	ands	r3, r2
 8005846:	b29b      	uxth	r3, r3
 8005848:	2b00      	cmp	r3, #0
 800584a:	bf14      	ite	ne
 800584c:	2301      	movne	r3, #1
 800584e:	2300      	moveq	r3, #0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	e00b      	b.n	800586c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	699b      	ldr	r3, [r3, #24]
 800585a:	43da      	mvns	r2, r3
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	4013      	ands	r3, r2
 8005860:	b29b      	uxth	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	bf14      	ite	ne
 8005866:	2301      	movne	r3, #1
 8005868:	2300      	moveq	r3, #0
 800586a:	b2db      	uxtb	r3, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	f47f af6d 	bne.w	800574c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005888:	e034      	b.n	80058f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 f8e3 	bl	8005a56 <I2C_IsAcknowledgeFailed>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e034      	b.n	8005904 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a0:	d028      	beq.n	80058f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a2:	f7fe f8d9 	bl	8003a58 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d302      	bcc.n	80058b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d11d      	bne.n	80058f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c2:	2b80      	cmp	r3, #128	; 0x80
 80058c4:	d016      	beq.n	80058f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e0:	f043 0220 	orr.w	r2, r3, #32
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e007      	b.n	8005904 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058fe:	2b80      	cmp	r3, #128	; 0x80
 8005900:	d1c3      	bne.n	800588a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3710      	adds	r7, #16
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005918:	e034      	b.n	8005984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 f89b 	bl	8005a56 <I2C_IsAcknowledgeFailed>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e034      	b.n	8005994 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005930:	d028      	beq.n	8005984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005932:	f7fe f891 	bl	8003a58 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	429a      	cmp	r2, r3
 8005940:	d302      	bcc.n	8005948 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d11d      	bne.n	8005984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f003 0304 	and.w	r3, r3, #4
 8005952:	2b04      	cmp	r3, #4
 8005954:	d016      	beq.n	8005984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	f043 0220 	orr.w	r2, r3, #32
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e007      	b.n	8005994 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	f003 0304 	and.w	r3, r3, #4
 800598e:	2b04      	cmp	r3, #4
 8005990:	d1c3      	bne.n	800591a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059a8:	e049      	b.n	8005a3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	f003 0310 	and.w	r3, r3, #16
 80059b4:	2b10      	cmp	r3, #16
 80059b6:	d119      	bne.n	80059ec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f06f 0210 	mvn.w	r2, #16
 80059c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2220      	movs	r2, #32
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e030      	b.n	8005a4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ec:	f7fe f834 	bl	8003a58 <HAL_GetTick>
 80059f0:	4602      	mov	r2, r0
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	1ad3      	subs	r3, r2, r3
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d302      	bcc.n	8005a02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d11d      	bne.n	8005a3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	695b      	ldr	r3, [r3, #20]
 8005a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0c:	2b40      	cmp	r3, #64	; 0x40
 8005a0e:	d016      	beq.n	8005a3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2a:	f043 0220 	orr.w	r2, r3, #32
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e007      	b.n	8005a4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	695b      	ldr	r3, [r3, #20]
 8005a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a48:	2b40      	cmp	r3, #64	; 0x40
 8005a4a:	d1ae      	bne.n	80059aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	695b      	ldr	r3, [r3, #20]
 8005a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a6c:	d11b      	bne.n	8005aa6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005a76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a92:	f043 0204 	orr.w	r2, r3, #4
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e000      	b.n	8005aa8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d101      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e267      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d075      	beq.n	8005bbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ad2:	4b88      	ldr	r3, [pc, #544]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f003 030c 	and.w	r3, r3, #12
 8005ada:	2b04      	cmp	r3, #4
 8005adc:	d00c      	beq.n	8005af8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ade:	4b85      	ldr	r3, [pc, #532]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ae6:	2b08      	cmp	r3, #8
 8005ae8:	d112      	bne.n	8005b10 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aea:	4b82      	ldr	r3, [pc, #520]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005af2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005af6:	d10b      	bne.n	8005b10 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005af8:	4b7e      	ldr	r3, [pc, #504]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d05b      	beq.n	8005bbc <HAL_RCC_OscConfig+0x108>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d157      	bne.n	8005bbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e242      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b18:	d106      	bne.n	8005b28 <HAL_RCC_OscConfig+0x74>
 8005b1a:	4b76      	ldr	r3, [pc, #472]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a75      	ldr	r2, [pc, #468]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	e01d      	b.n	8005b64 <HAL_RCC_OscConfig+0xb0>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b30:	d10c      	bne.n	8005b4c <HAL_RCC_OscConfig+0x98>
 8005b32:	4b70      	ldr	r3, [pc, #448]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a6f      	ldr	r2, [pc, #444]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b3c:	6013      	str	r3, [r2, #0]
 8005b3e:	4b6d      	ldr	r3, [pc, #436]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a6c      	ldr	r2, [pc, #432]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b48:	6013      	str	r3, [r2, #0]
 8005b4a:	e00b      	b.n	8005b64 <HAL_RCC_OscConfig+0xb0>
 8005b4c:	4b69      	ldr	r3, [pc, #420]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a68      	ldr	r2, [pc, #416]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b56:	6013      	str	r3, [r2, #0]
 8005b58:	4b66      	ldr	r3, [pc, #408]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a65      	ldr	r2, [pc, #404]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d013      	beq.n	8005b94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b6c:	f7fd ff74 	bl	8003a58 <HAL_GetTick>
 8005b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b72:	e008      	b.n	8005b86 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b74:	f7fd ff70 	bl	8003a58 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	2b64      	cmp	r3, #100	; 0x64
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e207      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b86:	4b5b      	ldr	r3, [pc, #364]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0f0      	beq.n	8005b74 <HAL_RCC_OscConfig+0xc0>
 8005b92:	e014      	b.n	8005bbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b94:	f7fd ff60 	bl	8003a58 <HAL_GetTick>
 8005b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b9c:	f7fd ff5c 	bl	8003a58 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b64      	cmp	r3, #100	; 0x64
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e1f3      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bae:	4b51      	ldr	r3, [pc, #324]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1f0      	bne.n	8005b9c <HAL_RCC_OscConfig+0xe8>
 8005bba:	e000      	b.n	8005bbe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d063      	beq.n	8005c92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005bca:	4b4a      	ldr	r3, [pc, #296]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f003 030c 	and.w	r3, r3, #12
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00b      	beq.n	8005bee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bd6:	4b47      	ldr	r3, [pc, #284]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005bde:	2b08      	cmp	r3, #8
 8005be0:	d11c      	bne.n	8005c1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005be2:	4b44      	ldr	r3, [pc, #272]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d116      	bne.n	8005c1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bee:	4b41      	ldr	r3, [pc, #260]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d005      	beq.n	8005c06 <HAL_RCC_OscConfig+0x152>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d001      	beq.n	8005c06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e1c7      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c06:	4b3b      	ldr	r3, [pc, #236]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	00db      	lsls	r3, r3, #3
 8005c14:	4937      	ldr	r1, [pc, #220]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c1a:	e03a      	b.n	8005c92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d020      	beq.n	8005c66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c24:	4b34      	ldr	r3, [pc, #208]	; (8005cf8 <HAL_RCC_OscConfig+0x244>)
 8005c26:	2201      	movs	r2, #1
 8005c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c2a:	f7fd ff15 	bl	8003a58 <HAL_GetTick>
 8005c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c30:	e008      	b.n	8005c44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c32:	f7fd ff11 	bl	8003a58 <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d901      	bls.n	8005c44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e1a8      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c44:	4b2b      	ldr	r3, [pc, #172]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d0f0      	beq.n	8005c32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c50:	4b28      	ldr	r3, [pc, #160]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	00db      	lsls	r3, r3, #3
 8005c5e:	4925      	ldr	r1, [pc, #148]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005c60:	4313      	orrs	r3, r2
 8005c62:	600b      	str	r3, [r1, #0]
 8005c64:	e015      	b.n	8005c92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c66:	4b24      	ldr	r3, [pc, #144]	; (8005cf8 <HAL_RCC_OscConfig+0x244>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c6c:	f7fd fef4 	bl	8003a58 <HAL_GetTick>
 8005c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c72:	e008      	b.n	8005c86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c74:	f7fd fef0 	bl	8003a58 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d901      	bls.n	8005c86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e187      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c86:	4b1b      	ldr	r3, [pc, #108]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1f0      	bne.n	8005c74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0308 	and.w	r3, r3, #8
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d036      	beq.n	8005d0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d016      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ca6:	4b15      	ldr	r3, [pc, #84]	; (8005cfc <HAL_RCC_OscConfig+0x248>)
 8005ca8:	2201      	movs	r2, #1
 8005caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cac:	f7fd fed4 	bl	8003a58 <HAL_GetTick>
 8005cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cb2:	e008      	b.n	8005cc6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cb4:	f7fd fed0 	bl	8003a58 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e167      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cc6:	4b0b      	ldr	r3, [pc, #44]	; (8005cf4 <HAL_RCC_OscConfig+0x240>)
 8005cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cca:	f003 0302 	and.w	r3, r3, #2
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d0f0      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x200>
 8005cd2:	e01b      	b.n	8005d0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cd4:	4b09      	ldr	r3, [pc, #36]	; (8005cfc <HAL_RCC_OscConfig+0x248>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cda:	f7fd febd 	bl	8003a58 <HAL_GetTick>
 8005cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ce0:	e00e      	b.n	8005d00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ce2:	f7fd feb9 	bl	8003a58 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d907      	bls.n	8005d00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e150      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
 8005cf4:	40023800 	.word	0x40023800
 8005cf8:	42470000 	.word	0x42470000
 8005cfc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d00:	4b88      	ldr	r3, [pc, #544]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1ea      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 8097 	beq.w	8005e48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d1e:	4b81      	ldr	r3, [pc, #516]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10f      	bne.n	8005d4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60bb      	str	r3, [r7, #8]
 8005d2e:	4b7d      	ldr	r3, [pc, #500]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d32:	4a7c      	ldr	r2, [pc, #496]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d38:	6413      	str	r3, [r2, #64]	; 0x40
 8005d3a:	4b7a      	ldr	r3, [pc, #488]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d42:	60bb      	str	r3, [r7, #8]
 8005d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d46:	2301      	movs	r3, #1
 8005d48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d4a:	4b77      	ldr	r3, [pc, #476]	; (8005f28 <HAL_RCC_OscConfig+0x474>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d118      	bne.n	8005d88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d56:	4b74      	ldr	r3, [pc, #464]	; (8005f28 <HAL_RCC_OscConfig+0x474>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a73      	ldr	r2, [pc, #460]	; (8005f28 <HAL_RCC_OscConfig+0x474>)
 8005d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d62:	f7fd fe79 	bl	8003a58 <HAL_GetTick>
 8005d66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d68:	e008      	b.n	8005d7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d6a:	f7fd fe75 	bl	8003a58 <HAL_GetTick>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	1ad3      	subs	r3, r2, r3
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	d901      	bls.n	8005d7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	e10c      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d7c:	4b6a      	ldr	r3, [pc, #424]	; (8005f28 <HAL_RCC_OscConfig+0x474>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d0f0      	beq.n	8005d6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d106      	bne.n	8005d9e <HAL_RCC_OscConfig+0x2ea>
 8005d90:	4b64      	ldr	r3, [pc, #400]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d94:	4a63      	ldr	r2, [pc, #396]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005d96:	f043 0301 	orr.w	r3, r3, #1
 8005d9a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d9c:	e01c      	b.n	8005dd8 <HAL_RCC_OscConfig+0x324>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	2b05      	cmp	r3, #5
 8005da4:	d10c      	bne.n	8005dc0 <HAL_RCC_OscConfig+0x30c>
 8005da6:	4b5f      	ldr	r3, [pc, #380]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005daa:	4a5e      	ldr	r2, [pc, #376]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005dac:	f043 0304 	orr.w	r3, r3, #4
 8005db0:	6713      	str	r3, [r2, #112]	; 0x70
 8005db2:	4b5c      	ldr	r3, [pc, #368]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db6:	4a5b      	ldr	r2, [pc, #364]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005db8:	f043 0301 	orr.w	r3, r3, #1
 8005dbc:	6713      	str	r3, [r2, #112]	; 0x70
 8005dbe:	e00b      	b.n	8005dd8 <HAL_RCC_OscConfig+0x324>
 8005dc0:	4b58      	ldr	r3, [pc, #352]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc4:	4a57      	ldr	r2, [pc, #348]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005dc6:	f023 0301 	bic.w	r3, r3, #1
 8005dca:	6713      	str	r3, [r2, #112]	; 0x70
 8005dcc:	4b55      	ldr	r3, [pc, #340]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd0:	4a54      	ldr	r2, [pc, #336]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005dd2:	f023 0304 	bic.w	r3, r3, #4
 8005dd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d015      	beq.n	8005e0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de0:	f7fd fe3a 	bl	8003a58 <HAL_GetTick>
 8005de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005de6:	e00a      	b.n	8005dfe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005de8:	f7fd fe36 	bl	8003a58 <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e0cb      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dfe:	4b49      	ldr	r3, [pc, #292]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0ee      	beq.n	8005de8 <HAL_RCC_OscConfig+0x334>
 8005e0a:	e014      	b.n	8005e36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e0c:	f7fd fe24 	bl	8003a58 <HAL_GetTick>
 8005e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e12:	e00a      	b.n	8005e2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e14:	f7fd fe20 	bl	8003a58 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e0b5      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e2a:	4b3e      	ldr	r3, [pc, #248]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1ee      	bne.n	8005e14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e36:	7dfb      	ldrb	r3, [r7, #23]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d105      	bne.n	8005e48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e3c:	4b39      	ldr	r3, [pc, #228]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e40:	4a38      	ldr	r2, [pc, #224]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005e42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	f000 80a1 	beq.w	8005f94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e52:	4b34      	ldr	r3, [pc, #208]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f003 030c 	and.w	r3, r3, #12
 8005e5a:	2b08      	cmp	r3, #8
 8005e5c:	d05c      	beq.n	8005f18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d141      	bne.n	8005eea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e66:	4b31      	ldr	r3, [pc, #196]	; (8005f2c <HAL_RCC_OscConfig+0x478>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e6c:	f7fd fdf4 	bl	8003a58 <HAL_GetTick>
 8005e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e72:	e008      	b.n	8005e86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e74:	f7fd fdf0 	bl	8003a58 <HAL_GetTick>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d901      	bls.n	8005e86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e087      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e86:	4b27      	ldr	r3, [pc, #156]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1f0      	bne.n	8005e74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	69da      	ldr	r2, [r3, #28]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea0:	019b      	lsls	r3, r3, #6
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea8:	085b      	lsrs	r3, r3, #1
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	041b      	lsls	r3, r3, #16
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb4:	061b      	lsls	r3, r3, #24
 8005eb6:	491b      	ldr	r1, [pc, #108]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ebc:	4b1b      	ldr	r3, [pc, #108]	; (8005f2c <HAL_RCC_OscConfig+0x478>)
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec2:	f7fd fdc9 	bl	8003a58 <HAL_GetTick>
 8005ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ec8:	e008      	b.n	8005edc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005eca:	f7fd fdc5 	bl	8003a58 <HAL_GetTick>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d901      	bls.n	8005edc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e05c      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005edc:	4b11      	ldr	r3, [pc, #68]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0f0      	beq.n	8005eca <HAL_RCC_OscConfig+0x416>
 8005ee8:	e054      	b.n	8005f94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eea:	4b10      	ldr	r3, [pc, #64]	; (8005f2c <HAL_RCC_OscConfig+0x478>)
 8005eec:	2200      	movs	r2, #0
 8005eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ef0:	f7fd fdb2 	bl	8003a58 <HAL_GetTick>
 8005ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ef6:	e008      	b.n	8005f0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ef8:	f7fd fdae 	bl	8003a58 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d901      	bls.n	8005f0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e045      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f0a:	4b06      	ldr	r3, [pc, #24]	; (8005f24 <HAL_RCC_OscConfig+0x470>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1f0      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x444>
 8005f16:	e03d      	b.n	8005f94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d107      	bne.n	8005f30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e038      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
 8005f24:	40023800 	.word	0x40023800
 8005f28:	40007000 	.word	0x40007000
 8005f2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f30:	4b1b      	ldr	r3, [pc, #108]	; (8005fa0 <HAL_RCC_OscConfig+0x4ec>)
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d028      	beq.n	8005f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d121      	bne.n	8005f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d11a      	bne.n	8005f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005f60:	4013      	ands	r3, r2
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005f66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d111      	bne.n	8005f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f76:	085b      	lsrs	r3, r3, #1
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d107      	bne.n	8005f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d001      	beq.n	8005f94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e000      	b.n	8005f96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3718      	adds	r7, #24
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	40023800 	.word	0x40023800

08005fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e0cc      	b.n	8006152 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fb8:	4b68      	ldr	r3, [pc, #416]	; (800615c <HAL_RCC_ClockConfig+0x1b8>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d90c      	bls.n	8005fe0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc6:	4b65      	ldr	r3, [pc, #404]	; (800615c <HAL_RCC_ClockConfig+0x1b8>)
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	b2d2      	uxtb	r2, r2
 8005fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fce:	4b63      	ldr	r3, [pc, #396]	; (800615c <HAL_RCC_ClockConfig+0x1b8>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d001      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e0b8      	b.n	8006152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0302 	and.w	r3, r3, #2
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d020      	beq.n	800602e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0304 	and.w	r3, r3, #4
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ff8:	4b59      	ldr	r3, [pc, #356]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	4a58      	ldr	r2, [pc, #352]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006002:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0308 	and.w	r3, r3, #8
 800600c:	2b00      	cmp	r3, #0
 800600e:	d005      	beq.n	800601c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006010:	4b53      	ldr	r3, [pc, #332]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	4a52      	ldr	r2, [pc, #328]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006016:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800601a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800601c:	4b50      	ldr	r3, [pc, #320]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	494d      	ldr	r1, [pc, #308]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 800602a:	4313      	orrs	r3, r2
 800602c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d044      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d107      	bne.n	8006052 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006042:	4b47      	ldr	r3, [pc, #284]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d119      	bne.n	8006082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e07f      	b.n	8006152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	2b02      	cmp	r3, #2
 8006058:	d003      	beq.n	8006062 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800605e:	2b03      	cmp	r3, #3
 8006060:	d107      	bne.n	8006072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006062:	4b3f      	ldr	r3, [pc, #252]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d109      	bne.n	8006082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e06f      	b.n	8006152 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006072:	4b3b      	ldr	r3, [pc, #236]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e067      	b.n	8006152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006082:	4b37      	ldr	r3, [pc, #220]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f023 0203 	bic.w	r2, r3, #3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	4934      	ldr	r1, [pc, #208]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006090:	4313      	orrs	r3, r2
 8006092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006094:	f7fd fce0 	bl	8003a58 <HAL_GetTick>
 8006098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800609a:	e00a      	b.n	80060b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800609c:	f7fd fcdc 	bl	8003a58 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e04f      	b.n	8006152 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060b2:	4b2b      	ldr	r3, [pc, #172]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f003 020c 	and.w	r2, r3, #12
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d1eb      	bne.n	800609c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060c4:	4b25      	ldr	r3, [pc, #148]	; (800615c <HAL_RCC_ClockConfig+0x1b8>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0307 	and.w	r3, r3, #7
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d20c      	bcs.n	80060ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060d2:	4b22      	ldr	r3, [pc, #136]	; (800615c <HAL_RCC_ClockConfig+0x1b8>)
 80060d4:	683a      	ldr	r2, [r7, #0]
 80060d6:	b2d2      	uxtb	r2, r2
 80060d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060da:	4b20      	ldr	r3, [pc, #128]	; (800615c <HAL_RCC_ClockConfig+0x1b8>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0307 	and.w	r3, r3, #7
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d001      	beq.n	80060ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e032      	b.n	8006152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 0304 	and.w	r3, r3, #4
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d008      	beq.n	800610a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060f8:	4b19      	ldr	r3, [pc, #100]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	4916      	ldr	r1, [pc, #88]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006106:	4313      	orrs	r3, r2
 8006108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0308 	and.w	r3, r3, #8
 8006112:	2b00      	cmp	r3, #0
 8006114:	d009      	beq.n	800612a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006116:	4b12      	ldr	r3, [pc, #72]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	00db      	lsls	r3, r3, #3
 8006124:	490e      	ldr	r1, [pc, #56]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006126:	4313      	orrs	r3, r2
 8006128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800612a:	f000 f821 	bl	8006170 <HAL_RCC_GetSysClockFreq>
 800612e:	4602      	mov	r2, r0
 8006130:	4b0b      	ldr	r3, [pc, #44]	; (8006160 <HAL_RCC_ClockConfig+0x1bc>)
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	091b      	lsrs	r3, r3, #4
 8006136:	f003 030f 	and.w	r3, r3, #15
 800613a:	490a      	ldr	r1, [pc, #40]	; (8006164 <HAL_RCC_ClockConfig+0x1c0>)
 800613c:	5ccb      	ldrb	r3, [r1, r3]
 800613e:	fa22 f303 	lsr.w	r3, r2, r3
 8006142:	4a09      	ldr	r2, [pc, #36]	; (8006168 <HAL_RCC_ClockConfig+0x1c4>)
 8006144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006146:	4b09      	ldr	r3, [pc, #36]	; (800616c <HAL_RCC_ClockConfig+0x1c8>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4618      	mov	r0, r3
 800614c:	f7fd fc40 	bl	80039d0 <HAL_InitTick>

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	40023c00 	.word	0x40023c00
 8006160:	40023800 	.word	0x40023800
 8006164:	0800b968 	.word	0x0800b968
 8006168:	20000000 	.word	0x20000000
 800616c:	20000004 	.word	0x20000004

08006170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006174:	b094      	sub	sp, #80	; 0x50
 8006176:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006178:	2300      	movs	r3, #0
 800617a:	647b      	str	r3, [r7, #68]	; 0x44
 800617c:	2300      	movs	r3, #0
 800617e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006180:	2300      	movs	r3, #0
 8006182:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006184:	2300      	movs	r3, #0
 8006186:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006188:	4b79      	ldr	r3, [pc, #484]	; (8006370 <HAL_RCC_GetSysClockFreq+0x200>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f003 030c 	and.w	r3, r3, #12
 8006190:	2b08      	cmp	r3, #8
 8006192:	d00d      	beq.n	80061b0 <HAL_RCC_GetSysClockFreq+0x40>
 8006194:	2b08      	cmp	r3, #8
 8006196:	f200 80e1 	bhi.w	800635c <HAL_RCC_GetSysClockFreq+0x1ec>
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_RCC_GetSysClockFreq+0x34>
 800619e:	2b04      	cmp	r3, #4
 80061a0:	d003      	beq.n	80061aa <HAL_RCC_GetSysClockFreq+0x3a>
 80061a2:	e0db      	b.n	800635c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061a4:	4b73      	ldr	r3, [pc, #460]	; (8006374 <HAL_RCC_GetSysClockFreq+0x204>)
 80061a6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80061a8:	e0db      	b.n	8006362 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061aa:	4b73      	ldr	r3, [pc, #460]	; (8006378 <HAL_RCC_GetSysClockFreq+0x208>)
 80061ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80061ae:	e0d8      	b.n	8006362 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061b0:	4b6f      	ldr	r3, [pc, #444]	; (8006370 <HAL_RCC_GetSysClockFreq+0x200>)
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061b8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80061ba:	4b6d      	ldr	r3, [pc, #436]	; (8006370 <HAL_RCC_GetSysClockFreq+0x200>)
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d063      	beq.n	800628e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061c6:	4b6a      	ldr	r3, [pc, #424]	; (8006370 <HAL_RCC_GetSysClockFreq+0x200>)
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	099b      	lsrs	r3, r3, #6
 80061cc:	2200      	movs	r2, #0
 80061ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80061d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80061d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d8:	633b      	str	r3, [r7, #48]	; 0x30
 80061da:	2300      	movs	r3, #0
 80061dc:	637b      	str	r3, [r7, #52]	; 0x34
 80061de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80061e2:	4622      	mov	r2, r4
 80061e4:	462b      	mov	r3, r5
 80061e6:	f04f 0000 	mov.w	r0, #0
 80061ea:	f04f 0100 	mov.w	r1, #0
 80061ee:	0159      	lsls	r1, r3, #5
 80061f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061f4:	0150      	lsls	r0, r2, #5
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4621      	mov	r1, r4
 80061fc:	1a51      	subs	r1, r2, r1
 80061fe:	6139      	str	r1, [r7, #16]
 8006200:	4629      	mov	r1, r5
 8006202:	eb63 0301 	sbc.w	r3, r3, r1
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	f04f 0200 	mov.w	r2, #0
 800620c:	f04f 0300 	mov.w	r3, #0
 8006210:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006214:	4659      	mov	r1, fp
 8006216:	018b      	lsls	r3, r1, #6
 8006218:	4651      	mov	r1, sl
 800621a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800621e:	4651      	mov	r1, sl
 8006220:	018a      	lsls	r2, r1, #6
 8006222:	4651      	mov	r1, sl
 8006224:	ebb2 0801 	subs.w	r8, r2, r1
 8006228:	4659      	mov	r1, fp
 800622a:	eb63 0901 	sbc.w	r9, r3, r1
 800622e:	f04f 0200 	mov.w	r2, #0
 8006232:	f04f 0300 	mov.w	r3, #0
 8006236:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800623a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800623e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006242:	4690      	mov	r8, r2
 8006244:	4699      	mov	r9, r3
 8006246:	4623      	mov	r3, r4
 8006248:	eb18 0303 	adds.w	r3, r8, r3
 800624c:	60bb      	str	r3, [r7, #8]
 800624e:	462b      	mov	r3, r5
 8006250:	eb49 0303 	adc.w	r3, r9, r3
 8006254:	60fb      	str	r3, [r7, #12]
 8006256:	f04f 0200 	mov.w	r2, #0
 800625a:	f04f 0300 	mov.w	r3, #0
 800625e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006262:	4629      	mov	r1, r5
 8006264:	024b      	lsls	r3, r1, #9
 8006266:	4621      	mov	r1, r4
 8006268:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800626c:	4621      	mov	r1, r4
 800626e:	024a      	lsls	r2, r1, #9
 8006270:	4610      	mov	r0, r2
 8006272:	4619      	mov	r1, r3
 8006274:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006276:	2200      	movs	r2, #0
 8006278:	62bb      	str	r3, [r7, #40]	; 0x28
 800627a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800627c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006280:	f7fa fcfa 	bl	8000c78 <__aeabi_uldivmod>
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	4613      	mov	r3, r2
 800628a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800628c:	e058      	b.n	8006340 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800628e:	4b38      	ldr	r3, [pc, #224]	; (8006370 <HAL_RCC_GetSysClockFreq+0x200>)
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	099b      	lsrs	r3, r3, #6
 8006294:	2200      	movs	r2, #0
 8006296:	4618      	mov	r0, r3
 8006298:	4611      	mov	r1, r2
 800629a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800629e:	623b      	str	r3, [r7, #32]
 80062a0:	2300      	movs	r3, #0
 80062a2:	627b      	str	r3, [r7, #36]	; 0x24
 80062a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80062a8:	4642      	mov	r2, r8
 80062aa:	464b      	mov	r3, r9
 80062ac:	f04f 0000 	mov.w	r0, #0
 80062b0:	f04f 0100 	mov.w	r1, #0
 80062b4:	0159      	lsls	r1, r3, #5
 80062b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062ba:	0150      	lsls	r0, r2, #5
 80062bc:	4602      	mov	r2, r0
 80062be:	460b      	mov	r3, r1
 80062c0:	4641      	mov	r1, r8
 80062c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80062c6:	4649      	mov	r1, r9
 80062c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80062cc:	f04f 0200 	mov.w	r2, #0
 80062d0:	f04f 0300 	mov.w	r3, #0
 80062d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80062d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80062dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80062e0:	ebb2 040a 	subs.w	r4, r2, sl
 80062e4:	eb63 050b 	sbc.w	r5, r3, fp
 80062e8:	f04f 0200 	mov.w	r2, #0
 80062ec:	f04f 0300 	mov.w	r3, #0
 80062f0:	00eb      	lsls	r3, r5, #3
 80062f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062f6:	00e2      	lsls	r2, r4, #3
 80062f8:	4614      	mov	r4, r2
 80062fa:	461d      	mov	r5, r3
 80062fc:	4643      	mov	r3, r8
 80062fe:	18e3      	adds	r3, r4, r3
 8006300:	603b      	str	r3, [r7, #0]
 8006302:	464b      	mov	r3, r9
 8006304:	eb45 0303 	adc.w	r3, r5, r3
 8006308:	607b      	str	r3, [r7, #4]
 800630a:	f04f 0200 	mov.w	r2, #0
 800630e:	f04f 0300 	mov.w	r3, #0
 8006312:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006316:	4629      	mov	r1, r5
 8006318:	028b      	lsls	r3, r1, #10
 800631a:	4621      	mov	r1, r4
 800631c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006320:	4621      	mov	r1, r4
 8006322:	028a      	lsls	r2, r1, #10
 8006324:	4610      	mov	r0, r2
 8006326:	4619      	mov	r1, r3
 8006328:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800632a:	2200      	movs	r2, #0
 800632c:	61bb      	str	r3, [r7, #24]
 800632e:	61fa      	str	r2, [r7, #28]
 8006330:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006334:	f7fa fca0 	bl	8000c78 <__aeabi_uldivmod>
 8006338:	4602      	mov	r2, r0
 800633a:	460b      	mov	r3, r1
 800633c:	4613      	mov	r3, r2
 800633e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006340:	4b0b      	ldr	r3, [pc, #44]	; (8006370 <HAL_RCC_GetSysClockFreq+0x200>)
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	0c1b      	lsrs	r3, r3, #16
 8006346:	f003 0303 	and.w	r3, r3, #3
 800634a:	3301      	adds	r3, #1
 800634c:	005b      	lsls	r3, r3, #1
 800634e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006350:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006352:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006354:	fbb2 f3f3 	udiv	r3, r2, r3
 8006358:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800635a:	e002      	b.n	8006362 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800635c:	4b05      	ldr	r3, [pc, #20]	; (8006374 <HAL_RCC_GetSysClockFreq+0x204>)
 800635e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006360:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006362:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006364:	4618      	mov	r0, r3
 8006366:	3750      	adds	r7, #80	; 0x50
 8006368:	46bd      	mov	sp, r7
 800636a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800636e:	bf00      	nop
 8006370:	40023800 	.word	0x40023800
 8006374:	00f42400 	.word	0x00f42400
 8006378:	007a1200 	.word	0x007a1200

0800637c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800637c:	b480      	push	{r7}
 800637e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006380:	4b03      	ldr	r3, [pc, #12]	; (8006390 <HAL_RCC_GetHCLKFreq+0x14>)
 8006382:	681b      	ldr	r3, [r3, #0]
}
 8006384:	4618      	mov	r0, r3
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	20000000 	.word	0x20000000

08006394 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006398:	f7ff fff0 	bl	800637c <HAL_RCC_GetHCLKFreq>
 800639c:	4602      	mov	r2, r0
 800639e:	4b05      	ldr	r3, [pc, #20]	; (80063b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	0a9b      	lsrs	r3, r3, #10
 80063a4:	f003 0307 	and.w	r3, r3, #7
 80063a8:	4903      	ldr	r1, [pc, #12]	; (80063b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063aa:	5ccb      	ldrb	r3, [r1, r3]
 80063ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	40023800 	.word	0x40023800
 80063b8:	0800b978 	.word	0x0800b978

080063bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80063c0:	f7ff ffdc 	bl	800637c <HAL_RCC_GetHCLKFreq>
 80063c4:	4602      	mov	r2, r0
 80063c6:	4b05      	ldr	r3, [pc, #20]	; (80063dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	0b5b      	lsrs	r3, r3, #13
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	4903      	ldr	r1, [pc, #12]	; (80063e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063d2:	5ccb      	ldrb	r3, [r1, r3]
 80063d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063d8:	4618      	mov	r0, r3
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	40023800 	.word	0x40023800
 80063e0:	0800b978 	.word	0x0800b978

080063e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d101      	bne.n	80063f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e07b      	b.n	80064ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d108      	bne.n	8006410 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006406:	d009      	beq.n	800641c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	61da      	str	r2, [r3, #28]
 800640e:	e005      	b.n	800641c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006428:	b2db      	uxtb	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	d106      	bne.n	800643c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7fb ff0e 	bl	8002258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006452:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006464:	431a      	orrs	r2, r3
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800646e:	431a      	orrs	r2, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	f003 0302 	and.w	r3, r3, #2
 8006478:	431a      	orrs	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	431a      	orrs	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800648c:	431a      	orrs	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	69db      	ldr	r3, [r3, #28]
 8006492:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006496:	431a      	orrs	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a1b      	ldr	r3, [r3, #32]
 800649c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064a0:	ea42 0103 	orr.w	r1, r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	430a      	orrs	r2, r1
 80064b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	0c1b      	lsrs	r3, r3, #16
 80064ba:	f003 0104 	and.w	r1, r3, #4
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	f003 0210 	and.w	r2, r3, #16
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	430a      	orrs	r2, r1
 80064cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	69da      	ldr	r2, [r3, #28]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3708      	adds	r7, #8
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b082      	sub	sp, #8
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e042      	b.n	800658e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800650e:	b2db      	uxtb	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d106      	bne.n	8006522 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f7fc f84b 	bl	80025b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2224      	movs	r2, #36	; 0x24
 8006526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68da      	ldr	r2, [r3, #12]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006538:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fdbe 	bl	80070bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	691a      	ldr	r2, [r3, #16]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800654e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	695a      	ldr	r2, [r3, #20]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800655e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68da      	ldr	r2, [r3, #12]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800656e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2220      	movs	r2, #32
 800657a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3708      	adds	r7, #8
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b08a      	sub	sp, #40	; 0x28
 800659a:	af02      	add	r7, sp, #8
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	603b      	str	r3, [r7, #0]
 80065a2:	4613      	mov	r3, r2
 80065a4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b20      	cmp	r3, #32
 80065b4:	d175      	bne.n	80066a2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <HAL_UART_Transmit+0x2c>
 80065bc:	88fb      	ldrh	r3, [r7, #6]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e06e      	b.n	80066a4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2221      	movs	r2, #33	; 0x21
 80065d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065d4:	f7fd fa40 	bl	8003a58 <HAL_GetTick>
 80065d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	88fa      	ldrh	r2, [r7, #6]
 80065de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	88fa      	ldrh	r2, [r7, #6]
 80065e4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065ee:	d108      	bne.n	8006602 <HAL_UART_Transmit+0x6c>
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d104      	bne.n	8006602 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80065f8:	2300      	movs	r3, #0
 80065fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	61bb      	str	r3, [r7, #24]
 8006600:	e003      	b.n	800660a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006606:	2300      	movs	r3, #0
 8006608:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800660a:	e02e      	b.n	800666a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	9300      	str	r3, [sp, #0]
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	2200      	movs	r2, #0
 8006614:	2180      	movs	r1, #128	; 0x80
 8006616:	68f8      	ldr	r0, [r7, #12]
 8006618:	f000 fb20 	bl	8006c5c <UART_WaitOnFlagUntilTimeout>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d005      	beq.n	800662e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2220      	movs	r2, #32
 8006626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e03a      	b.n	80066a4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10b      	bne.n	800664c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	881b      	ldrh	r3, [r3, #0]
 8006638:	461a      	mov	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006642:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	3302      	adds	r3, #2
 8006648:	61bb      	str	r3, [r7, #24]
 800664a:	e007      	b.n	800665c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	781a      	ldrb	r2, [r3, #0]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	3301      	adds	r3, #1
 800665a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006660:	b29b      	uxth	r3, r3
 8006662:	3b01      	subs	r3, #1
 8006664:	b29a      	uxth	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800666e:	b29b      	uxth	r3, r3
 8006670:	2b00      	cmp	r3, #0
 8006672:	d1cb      	bne.n	800660c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	2200      	movs	r2, #0
 800667c:	2140      	movs	r1, #64	; 0x40
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f000 faec 	bl	8006c5c <UART_WaitOnFlagUntilTimeout>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d005      	beq.n	8006696 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2220      	movs	r2, #32
 800668e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	e006      	b.n	80066a4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2220      	movs	r2, #32
 800669a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800669e:	2300      	movs	r3, #0
 80066a0:	e000      	b.n	80066a4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80066a2:	2302      	movs	r3, #2
  }
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3720      	adds	r7, #32
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	4613      	mov	r3, r2
 80066b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b20      	cmp	r3, #32
 80066c4:	d112      	bne.n	80066ec <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <HAL_UART_Receive_IT+0x26>
 80066cc:	88fb      	ldrh	r3, [r7, #6]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e00b      	b.n	80066ee <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80066dc:	88fb      	ldrh	r3, [r7, #6]
 80066de:	461a      	mov	r2, r3
 80066e0:	68b9      	ldr	r1, [r7, #8]
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	f000 fb13 	bl	8006d0e <UART_Start_Receive_IT>
 80066e8:	4603      	mov	r3, r0
 80066ea:	e000      	b.n	80066ee <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80066ec:	2302      	movs	r3, #2
  }
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
	...

080066f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b0ba      	sub	sp, #232	; 0xe8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800671e:	2300      	movs	r3, #0
 8006720:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006724:	2300      	movs	r3, #0
 8006726:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800672a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800672e:	f003 030f 	and.w	r3, r3, #15
 8006732:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006736:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10f      	bne.n	800675e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800673e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006742:	f003 0320 	and.w	r3, r3, #32
 8006746:	2b00      	cmp	r3, #0
 8006748:	d009      	beq.n	800675e <HAL_UART_IRQHandler+0x66>
 800674a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800674e:	f003 0320 	and.w	r3, r3, #32
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fbf2 	bl	8006f40 <UART_Receive_IT>
      return;
 800675c:	e25b      	b.n	8006c16 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800675e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 80de 	beq.w	8006924 <HAL_UART_IRQHandler+0x22c>
 8006768:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d106      	bne.n	8006782 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006778:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800677c:	2b00      	cmp	r3, #0
 800677e:	f000 80d1 	beq.w	8006924 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00b      	beq.n	80067a6 <HAL_UART_IRQHandler+0xae>
 800678e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006796:	2b00      	cmp	r3, #0
 8006798:	d005      	beq.n	80067a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800679e:	f043 0201 	orr.w	r2, r3, #1
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067aa:	f003 0304 	and.w	r3, r3, #4
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00b      	beq.n	80067ca <HAL_UART_IRQHandler+0xd2>
 80067b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067b6:	f003 0301 	and.w	r3, r3, #1
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d005      	beq.n	80067ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067c2:	f043 0202 	orr.w	r2, r3, #2
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ce:	f003 0302 	and.w	r3, r3, #2
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00b      	beq.n	80067ee <HAL_UART_IRQHandler+0xf6>
 80067d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d005      	beq.n	80067ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e6:	f043 0204 	orr.w	r2, r3, #4
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80067ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067f2:	f003 0308 	and.w	r3, r3, #8
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d011      	beq.n	800681e <HAL_UART_IRQHandler+0x126>
 80067fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067fe:	f003 0320 	and.w	r3, r3, #32
 8006802:	2b00      	cmp	r3, #0
 8006804:	d105      	bne.n	8006812 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800680a:	f003 0301 	and.w	r3, r3, #1
 800680e:	2b00      	cmp	r3, #0
 8006810:	d005      	beq.n	800681e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006816:	f043 0208 	orr.w	r2, r3, #8
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006822:	2b00      	cmp	r3, #0
 8006824:	f000 81f2 	beq.w	8006c0c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800682c:	f003 0320 	and.w	r3, r3, #32
 8006830:	2b00      	cmp	r3, #0
 8006832:	d008      	beq.n	8006846 <HAL_UART_IRQHandler+0x14e>
 8006834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006838:	f003 0320 	and.w	r3, r3, #32
 800683c:	2b00      	cmp	r3, #0
 800683e:	d002      	beq.n	8006846 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f000 fb7d 	bl	8006f40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006850:	2b40      	cmp	r3, #64	; 0x40
 8006852:	bf0c      	ite	eq
 8006854:	2301      	moveq	r3, #1
 8006856:	2300      	movne	r3, #0
 8006858:	b2db      	uxtb	r3, r3
 800685a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006862:	f003 0308 	and.w	r3, r3, #8
 8006866:	2b00      	cmp	r3, #0
 8006868:	d103      	bne.n	8006872 <HAL_UART_IRQHandler+0x17a>
 800686a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800686e:	2b00      	cmp	r3, #0
 8006870:	d04f      	beq.n	8006912 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 fa85 	bl	8006d82 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006882:	2b40      	cmp	r3, #64	; 0x40
 8006884:	d141      	bne.n	800690a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	3314      	adds	r3, #20
 800688c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006890:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006894:	e853 3f00 	ldrex	r3, [r3]
 8006898:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800689c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	3314      	adds	r3, #20
 80068ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80068b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80068b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80068be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80068ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1d9      	bne.n	8006886 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d013      	beq.n	8006902 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068de:	4a7e      	ldr	r2, [pc, #504]	; (8006ad8 <HAL_UART_IRQHandler+0x3e0>)
 80068e0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7fd fa67 	bl	8003dba <HAL_DMA_Abort_IT>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d016      	beq.n	8006920 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80068fc:	4610      	mov	r0, r2
 80068fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006900:	e00e      	b.n	8006920 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f994 	bl	8006c30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006908:	e00a      	b.n	8006920 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 f990 	bl	8006c30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006910:	e006      	b.n	8006920 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f98c 	bl	8006c30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800691e:	e175      	b.n	8006c0c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006920:	bf00      	nop
    return;
 8006922:	e173      	b.n	8006c0c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006928:	2b01      	cmp	r3, #1
 800692a:	f040 814f 	bne.w	8006bcc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800692e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006932:	f003 0310 	and.w	r3, r3, #16
 8006936:	2b00      	cmp	r3, #0
 8006938:	f000 8148 	beq.w	8006bcc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800693c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006940:	f003 0310 	and.w	r3, r3, #16
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 8141 	beq.w	8006bcc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800694a:	2300      	movs	r3, #0
 800694c:	60bb      	str	r3, [r7, #8]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	60bb      	str	r3, [r7, #8]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	60bb      	str	r3, [r7, #8]
 800695e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800696a:	2b40      	cmp	r3, #64	; 0x40
 800696c:	f040 80b6 	bne.w	8006adc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800697c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 8145 	beq.w	8006c10 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800698a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800698e:	429a      	cmp	r2, r3
 8006990:	f080 813e 	bcs.w	8006c10 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800699a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069a6:	f000 8088 	beq.w	8006aba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	330c      	adds	r3, #12
 80069b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80069b8:	e853 3f00 	ldrex	r3, [r3]
 80069bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80069c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	330c      	adds	r3, #12
 80069d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80069d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80069da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80069e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80069e6:	e841 2300 	strex	r3, r2, [r1]
 80069ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80069ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1d9      	bne.n	80069aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3314      	adds	r3, #20
 80069fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a00:	e853 3f00 	ldrex	r3, [r3]
 8006a04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006a06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a08:	f023 0301 	bic.w	r3, r3, #1
 8006a0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3314      	adds	r3, #20
 8006a16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006a1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006a1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006a22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006a26:	e841 2300 	strex	r3, r2, [r1]
 8006a2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006a2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1e1      	bne.n	80069f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	3314      	adds	r3, #20
 8006a38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a3c:	e853 3f00 	ldrex	r3, [r3]
 8006a40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006a42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	3314      	adds	r3, #20
 8006a52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006a56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006a58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006a5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006a64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e3      	bne.n	8006a32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2220      	movs	r2, #32
 8006a6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	330c      	adds	r3, #12
 8006a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a82:	e853 3f00 	ldrex	r3, [r3]
 8006a86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006a88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a8a:	f023 0310 	bic.w	r3, r3, #16
 8006a8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	330c      	adds	r3, #12
 8006a98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006a9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8006a9e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006aa2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006aa4:	e841 2300 	strex	r3, r2, [r1]
 8006aa8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006aaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1e3      	bne.n	8006a78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7fd f910 	bl	8003cda <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2202      	movs	r2, #2
 8006abe:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	4619      	mov	r1, r3
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 f8b7 	bl	8006c44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ad6:	e09b      	b.n	8006c10 <HAL_UART_IRQHandler+0x518>
 8006ad8:	08006e49 	.word	0x08006e49
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 808e 	beq.w	8006c14 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006af8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 8089 	beq.w	8006c14 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	330c      	adds	r3, #12
 8006b08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b0c:	e853 3f00 	ldrex	r3, [r3]
 8006b10:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b18:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	330c      	adds	r3, #12
 8006b22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006b26:	647a      	str	r2, [r7, #68]	; 0x44
 8006b28:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b2e:	e841 2300 	strex	r3, r2, [r1]
 8006b32:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d1e3      	bne.n	8006b02 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	3314      	adds	r3, #20
 8006b40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b44:	e853 3f00 	ldrex	r3, [r3]
 8006b48:	623b      	str	r3, [r7, #32]
   return(result);
 8006b4a:	6a3b      	ldr	r3, [r7, #32]
 8006b4c:	f023 0301 	bic.w	r3, r3, #1
 8006b50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	3314      	adds	r3, #20
 8006b5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006b5e:	633a      	str	r2, [r7, #48]	; 0x30
 8006b60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b66:	e841 2300 	strex	r3, r2, [r1]
 8006b6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1e3      	bne.n	8006b3a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2220      	movs	r2, #32
 8006b76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	330c      	adds	r3, #12
 8006b86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	e853 3f00 	ldrex	r3, [r3]
 8006b8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f023 0310 	bic.w	r3, r3, #16
 8006b96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006ba4:	61fa      	str	r2, [r7, #28]
 8006ba6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba8:	69b9      	ldr	r1, [r7, #24]
 8006baa:	69fa      	ldr	r2, [r7, #28]
 8006bac:	e841 2300 	strex	r3, r2, [r1]
 8006bb0:	617b      	str	r3, [r7, #20]
   return(result);
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1e3      	bne.n	8006b80 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bbe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 f83d 	bl	8006c44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006bca:	e023      	b.n	8006c14 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d009      	beq.n	8006bec <HAL_UART_IRQHandler+0x4f4>
 8006bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d003      	beq.n	8006bec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 f943 	bl	8006e70 <UART_Transmit_IT>
    return;
 8006bea:	e014      	b.n	8006c16 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00e      	beq.n	8006c16 <HAL_UART_IRQHandler+0x51e>
 8006bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d008      	beq.n	8006c16 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 f983 	bl	8006f10 <UART_EndTransmit_IT>
    return;
 8006c0a:	e004      	b.n	8006c16 <HAL_UART_IRQHandler+0x51e>
    return;
 8006c0c:	bf00      	nop
 8006c0e:	e002      	b.n	8006c16 <HAL_UART_IRQHandler+0x51e>
      return;
 8006c10:	bf00      	nop
 8006c12:	e000      	b.n	8006c16 <HAL_UART_IRQHandler+0x51e>
      return;
 8006c14:	bf00      	nop
  }
}
 8006c16:	37e8      	adds	r7, #232	; 0xe8
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}

08006c1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c24:	bf00      	nop
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr

08006c30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c50:	bf00      	nop
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b086      	sub	sp, #24
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	603b      	str	r3, [r7, #0]
 8006c68:	4613      	mov	r3, r2
 8006c6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c6c:	e03b      	b.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c74:	d037      	beq.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c76:	f7fc feef 	bl	8003a58 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	6a3a      	ldr	r2, [r7, #32]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d302      	bcc.n	8006c8c <UART_WaitOnFlagUntilTimeout+0x30>
 8006c86:	6a3b      	ldr	r3, [r7, #32]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e03a      	b.n	8006d06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	f003 0304 	and.w	r3, r3, #4
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d023      	beq.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	2b80      	cmp	r3, #128	; 0x80
 8006ca2:	d020      	beq.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b40      	cmp	r3, #64	; 0x40
 8006ca8:	d01d      	beq.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0308 	and.w	r3, r3, #8
 8006cb4:	2b08      	cmp	r3, #8
 8006cb6:	d116      	bne.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006cb8:	2300      	movs	r3, #0
 8006cba:	617b      	str	r3, [r7, #20]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	617b      	str	r3, [r7, #20]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	617b      	str	r3, [r7, #20]
 8006ccc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f000 f857 	bl	8006d82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2208      	movs	r2, #8
 8006cd8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e00f      	b.n	8006d06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	4013      	ands	r3, r2
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	bf0c      	ite	eq
 8006cf6:	2301      	moveq	r3, #1
 8006cf8:	2300      	movne	r3, #0
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	79fb      	ldrb	r3, [r7, #7]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d0b4      	beq.n	8006c6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d04:	2300      	movs	r3, #0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3718      	adds	r7, #24
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d0e:	b480      	push	{r7}
 8006d10:	b085      	sub	sp, #20
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	60f8      	str	r0, [r7, #12]
 8006d16:	60b9      	str	r1, [r7, #8]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	88fa      	ldrh	r2, [r7, #6]
 8006d26:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	88fa      	ldrh	r2, [r7, #6]
 8006d2c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2200      	movs	r2, #0
 8006d32:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2222      	movs	r2, #34	; 0x22
 8006d38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	691b      	ldr	r3, [r3, #16]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d007      	beq.n	8006d54 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68da      	ldr	r2, [r3, #12]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d52:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	695a      	ldr	r2, [r3, #20]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f042 0201 	orr.w	r2, r2, #1
 8006d62:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68da      	ldr	r2, [r3, #12]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f042 0220 	orr.w	r2, r2, #32
 8006d72:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3714      	adds	r7, #20
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr

08006d82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d82:	b480      	push	{r7}
 8006d84:	b095      	sub	sp, #84	; 0x54
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	330c      	adds	r3, #12
 8006d90:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d94:	e853 3f00 	ldrex	r3, [r3]
 8006d98:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006da0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	330c      	adds	r3, #12
 8006da8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006daa:	643a      	str	r2, [r7, #64]	; 0x40
 8006dac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006db0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006db2:	e841 2300 	strex	r3, r2, [r1]
 8006db6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1e5      	bne.n	8006d8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	3314      	adds	r3, #20
 8006dc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc6:	6a3b      	ldr	r3, [r7, #32]
 8006dc8:	e853 3f00 	ldrex	r3, [r3]
 8006dcc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	f023 0301 	bic.w	r3, r3, #1
 8006dd4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	3314      	adds	r3, #20
 8006ddc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006dde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006de0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006de4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006de6:	e841 2300 	strex	r3, r2, [r1]
 8006dea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1e5      	bne.n	8006dbe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d119      	bne.n	8006e2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	330c      	adds	r3, #12
 8006e00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	e853 3f00 	ldrex	r3, [r3]
 8006e08:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	f023 0310 	bic.w	r3, r3, #16
 8006e10:	647b      	str	r3, [r7, #68]	; 0x44
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	330c      	adds	r3, #12
 8006e18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e1a:	61ba      	str	r2, [r7, #24]
 8006e1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	6979      	ldr	r1, [r7, #20]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	e841 2300 	strex	r3, r2, [r1]
 8006e26:	613b      	str	r3, [r7, #16]
   return(result);
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1e5      	bne.n	8006dfa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2220      	movs	r2, #32
 8006e32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006e3c:	bf00      	nop
 8006e3e:	3754      	adds	r7, #84	; 0x54
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f7ff fee4 	bl	8006c30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e68:	bf00      	nop
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b085      	sub	sp, #20
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b21      	cmp	r3, #33	; 0x21
 8006e82:	d13e      	bne.n	8006f02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e8c:	d114      	bne.n	8006eb8 <UART_Transmit_IT+0x48>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d110      	bne.n	8006eb8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a1b      	ldr	r3, [r3, #32]
 8006e9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	881b      	ldrh	r3, [r3, #0]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eaa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a1b      	ldr	r3, [r3, #32]
 8006eb0:	1c9a      	adds	r2, r3, #2
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	621a      	str	r2, [r3, #32]
 8006eb6:	e008      	b.n	8006eca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a1b      	ldr	r3, [r3, #32]
 8006ebc:	1c59      	adds	r1, r3, #1
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	6211      	str	r1, [r2, #32]
 8006ec2:	781a      	ldrb	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10f      	bne.n	8006efe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68da      	ldr	r2, [r3, #12]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006eec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68da      	ldr	r2, [r3, #12]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006efc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006efe:	2300      	movs	r3, #0
 8006f00:	e000      	b.n	8006f04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f02:	2302      	movs	r3, #2
  }
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68da      	ldr	r2, [r3, #12]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2220      	movs	r2, #32
 8006f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff fe73 	bl	8006c1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3708      	adds	r7, #8
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b08c      	sub	sp, #48	; 0x30
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b22      	cmp	r3, #34	; 0x22
 8006f52:	f040 80ae 	bne.w	80070b2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f5e:	d117      	bne.n	8006f90 <UART_Receive_IT+0x50>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d113      	bne.n	8006f90 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f70:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f88:	1c9a      	adds	r2, r3, #2
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	629a      	str	r2, [r3, #40]	; 0x28
 8006f8e:	e026      	b.n	8006fde <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006f96:	2300      	movs	r3, #0
 8006f98:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fa2:	d007      	beq.n	8006fb4 <UART_Receive_IT+0x74>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d10a      	bne.n	8006fc2 <UART_Receive_IT+0x82>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d106      	bne.n	8006fc2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	b2da      	uxtb	r2, r3
 8006fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fbe:	701a      	strb	r2, [r3, #0]
 8006fc0:	e008      	b.n	8006fd4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fce:	b2da      	uxtb	r2, r3
 8006fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fd2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd8:	1c5a      	adds	r2, r3, #1
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	4619      	mov	r1, r3
 8006fec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d15d      	bne.n	80070ae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68da      	ldr	r2, [r3, #12]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f022 0220 	bic.w	r2, r2, #32
 8007000:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68da      	ldr	r2, [r3, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007010:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	695a      	ldr	r2, [r3, #20]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f022 0201 	bic.w	r2, r2, #1
 8007020:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2220      	movs	r2, #32
 8007026:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007034:	2b01      	cmp	r3, #1
 8007036:	d135      	bne.n	80070a4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	330c      	adds	r3, #12
 8007044:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	e853 3f00 	ldrex	r3, [r3]
 800704c:	613b      	str	r3, [r7, #16]
   return(result);
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	f023 0310 	bic.w	r3, r3, #16
 8007054:	627b      	str	r3, [r7, #36]	; 0x24
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	330c      	adds	r3, #12
 800705c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800705e:	623a      	str	r2, [r7, #32]
 8007060:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007062:	69f9      	ldr	r1, [r7, #28]
 8007064:	6a3a      	ldr	r2, [r7, #32]
 8007066:	e841 2300 	strex	r3, r2, [r1]
 800706a:	61bb      	str	r3, [r7, #24]
   return(result);
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d1e5      	bne.n	800703e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 0310 	and.w	r3, r3, #16
 800707c:	2b10      	cmp	r3, #16
 800707e:	d10a      	bne.n	8007096 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007080:	2300      	movs	r3, #0
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	60fb      	str	r3, [r7, #12]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	60fb      	str	r3, [r7, #12]
 8007094:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800709a:	4619      	mov	r1, r3
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f7ff fdd1 	bl	8006c44 <HAL_UARTEx_RxEventCallback>
 80070a2:	e002      	b.n	80070aa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f7fb f83f 	bl	8002128 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80070aa:	2300      	movs	r3, #0
 80070ac:	e002      	b.n	80070b4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	e000      	b.n	80070b4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80070b2:	2302      	movs	r3, #2
  }
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3730      	adds	r7, #48	; 0x30
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070c0:	b0c0      	sub	sp, #256	; 0x100
 80070c2:	af00      	add	r7, sp, #0
 80070c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80070d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070d8:	68d9      	ldr	r1, [r3, #12]
 80070da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	ea40 0301 	orr.w	r3, r0, r1
 80070e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80070e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ea:	689a      	ldr	r2, [r3, #8]
 80070ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	431a      	orrs	r2, r3
 80070f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070f8:	695b      	ldr	r3, [r3, #20]
 80070fa:	431a      	orrs	r2, r3
 80070fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	4313      	orrs	r3, r2
 8007104:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007114:	f021 010c 	bic.w	r1, r1, #12
 8007118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007122:	430b      	orrs	r3, r1
 8007124:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	695b      	ldr	r3, [r3, #20]
 800712e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007136:	6999      	ldr	r1, [r3, #24]
 8007138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	ea40 0301 	orr.w	r3, r0, r1
 8007142:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	4b8f      	ldr	r3, [pc, #572]	; (8007388 <UART_SetConfig+0x2cc>)
 800714c:	429a      	cmp	r2, r3
 800714e:	d005      	beq.n	800715c <UART_SetConfig+0xa0>
 8007150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	4b8d      	ldr	r3, [pc, #564]	; (800738c <UART_SetConfig+0x2d0>)
 8007158:	429a      	cmp	r2, r3
 800715a:	d104      	bne.n	8007166 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800715c:	f7ff f92e 	bl	80063bc <HAL_RCC_GetPCLK2Freq>
 8007160:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007164:	e003      	b.n	800716e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007166:	f7ff f915 	bl	8006394 <HAL_RCC_GetPCLK1Freq>
 800716a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800716e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007172:	69db      	ldr	r3, [r3, #28]
 8007174:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007178:	f040 810c 	bne.w	8007394 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800717c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007180:	2200      	movs	r2, #0
 8007182:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007186:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800718a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800718e:	4622      	mov	r2, r4
 8007190:	462b      	mov	r3, r5
 8007192:	1891      	adds	r1, r2, r2
 8007194:	65b9      	str	r1, [r7, #88]	; 0x58
 8007196:	415b      	adcs	r3, r3
 8007198:	65fb      	str	r3, [r7, #92]	; 0x5c
 800719a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800719e:	4621      	mov	r1, r4
 80071a0:	eb12 0801 	adds.w	r8, r2, r1
 80071a4:	4629      	mov	r1, r5
 80071a6:	eb43 0901 	adc.w	r9, r3, r1
 80071aa:	f04f 0200 	mov.w	r2, #0
 80071ae:	f04f 0300 	mov.w	r3, #0
 80071b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071be:	4690      	mov	r8, r2
 80071c0:	4699      	mov	r9, r3
 80071c2:	4623      	mov	r3, r4
 80071c4:	eb18 0303 	adds.w	r3, r8, r3
 80071c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80071cc:	462b      	mov	r3, r5
 80071ce:	eb49 0303 	adc.w	r3, r9, r3
 80071d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80071d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80071e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80071e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80071ea:	460b      	mov	r3, r1
 80071ec:	18db      	adds	r3, r3, r3
 80071ee:	653b      	str	r3, [r7, #80]	; 0x50
 80071f0:	4613      	mov	r3, r2
 80071f2:	eb42 0303 	adc.w	r3, r2, r3
 80071f6:	657b      	str	r3, [r7, #84]	; 0x54
 80071f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80071fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007200:	f7f9 fd3a 	bl	8000c78 <__aeabi_uldivmod>
 8007204:	4602      	mov	r2, r0
 8007206:	460b      	mov	r3, r1
 8007208:	4b61      	ldr	r3, [pc, #388]	; (8007390 <UART_SetConfig+0x2d4>)
 800720a:	fba3 2302 	umull	r2, r3, r3, r2
 800720e:	095b      	lsrs	r3, r3, #5
 8007210:	011c      	lsls	r4, r3, #4
 8007212:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007216:	2200      	movs	r2, #0
 8007218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800721c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007220:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007224:	4642      	mov	r2, r8
 8007226:	464b      	mov	r3, r9
 8007228:	1891      	adds	r1, r2, r2
 800722a:	64b9      	str	r1, [r7, #72]	; 0x48
 800722c:	415b      	adcs	r3, r3
 800722e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007230:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007234:	4641      	mov	r1, r8
 8007236:	eb12 0a01 	adds.w	sl, r2, r1
 800723a:	4649      	mov	r1, r9
 800723c:	eb43 0b01 	adc.w	fp, r3, r1
 8007240:	f04f 0200 	mov.w	r2, #0
 8007244:	f04f 0300 	mov.w	r3, #0
 8007248:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800724c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007250:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007254:	4692      	mov	sl, r2
 8007256:	469b      	mov	fp, r3
 8007258:	4643      	mov	r3, r8
 800725a:	eb1a 0303 	adds.w	r3, sl, r3
 800725e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007262:	464b      	mov	r3, r9
 8007264:	eb4b 0303 	adc.w	r3, fp, r3
 8007268:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800726c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007278:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800727c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007280:	460b      	mov	r3, r1
 8007282:	18db      	adds	r3, r3, r3
 8007284:	643b      	str	r3, [r7, #64]	; 0x40
 8007286:	4613      	mov	r3, r2
 8007288:	eb42 0303 	adc.w	r3, r2, r3
 800728c:	647b      	str	r3, [r7, #68]	; 0x44
 800728e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007292:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007296:	f7f9 fcef 	bl	8000c78 <__aeabi_uldivmod>
 800729a:	4602      	mov	r2, r0
 800729c:	460b      	mov	r3, r1
 800729e:	4611      	mov	r1, r2
 80072a0:	4b3b      	ldr	r3, [pc, #236]	; (8007390 <UART_SetConfig+0x2d4>)
 80072a2:	fba3 2301 	umull	r2, r3, r3, r1
 80072a6:	095b      	lsrs	r3, r3, #5
 80072a8:	2264      	movs	r2, #100	; 0x64
 80072aa:	fb02 f303 	mul.w	r3, r2, r3
 80072ae:	1acb      	subs	r3, r1, r3
 80072b0:	00db      	lsls	r3, r3, #3
 80072b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80072b6:	4b36      	ldr	r3, [pc, #216]	; (8007390 <UART_SetConfig+0x2d4>)
 80072b8:	fba3 2302 	umull	r2, r3, r3, r2
 80072bc:	095b      	lsrs	r3, r3, #5
 80072be:	005b      	lsls	r3, r3, #1
 80072c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80072c4:	441c      	add	r4, r3
 80072c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072ca:	2200      	movs	r2, #0
 80072cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80072d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80072d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80072d8:	4642      	mov	r2, r8
 80072da:	464b      	mov	r3, r9
 80072dc:	1891      	adds	r1, r2, r2
 80072de:	63b9      	str	r1, [r7, #56]	; 0x38
 80072e0:	415b      	adcs	r3, r3
 80072e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072e8:	4641      	mov	r1, r8
 80072ea:	1851      	adds	r1, r2, r1
 80072ec:	6339      	str	r1, [r7, #48]	; 0x30
 80072ee:	4649      	mov	r1, r9
 80072f0:	414b      	adcs	r3, r1
 80072f2:	637b      	str	r3, [r7, #52]	; 0x34
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	f04f 0300 	mov.w	r3, #0
 80072fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007300:	4659      	mov	r1, fp
 8007302:	00cb      	lsls	r3, r1, #3
 8007304:	4651      	mov	r1, sl
 8007306:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800730a:	4651      	mov	r1, sl
 800730c:	00ca      	lsls	r2, r1, #3
 800730e:	4610      	mov	r0, r2
 8007310:	4619      	mov	r1, r3
 8007312:	4603      	mov	r3, r0
 8007314:	4642      	mov	r2, r8
 8007316:	189b      	adds	r3, r3, r2
 8007318:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800731c:	464b      	mov	r3, r9
 800731e:	460a      	mov	r2, r1
 8007320:	eb42 0303 	adc.w	r3, r2, r3
 8007324:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007334:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007338:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800733c:	460b      	mov	r3, r1
 800733e:	18db      	adds	r3, r3, r3
 8007340:	62bb      	str	r3, [r7, #40]	; 0x28
 8007342:	4613      	mov	r3, r2
 8007344:	eb42 0303 	adc.w	r3, r2, r3
 8007348:	62fb      	str	r3, [r7, #44]	; 0x2c
 800734a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800734e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007352:	f7f9 fc91 	bl	8000c78 <__aeabi_uldivmod>
 8007356:	4602      	mov	r2, r0
 8007358:	460b      	mov	r3, r1
 800735a:	4b0d      	ldr	r3, [pc, #52]	; (8007390 <UART_SetConfig+0x2d4>)
 800735c:	fba3 1302 	umull	r1, r3, r3, r2
 8007360:	095b      	lsrs	r3, r3, #5
 8007362:	2164      	movs	r1, #100	; 0x64
 8007364:	fb01 f303 	mul.w	r3, r1, r3
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	00db      	lsls	r3, r3, #3
 800736c:	3332      	adds	r3, #50	; 0x32
 800736e:	4a08      	ldr	r2, [pc, #32]	; (8007390 <UART_SetConfig+0x2d4>)
 8007370:	fba2 2303 	umull	r2, r3, r2, r3
 8007374:	095b      	lsrs	r3, r3, #5
 8007376:	f003 0207 	and.w	r2, r3, #7
 800737a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4422      	add	r2, r4
 8007382:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007384:	e106      	b.n	8007594 <UART_SetConfig+0x4d8>
 8007386:	bf00      	nop
 8007388:	40011000 	.word	0x40011000
 800738c:	40011400 	.word	0x40011400
 8007390:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007394:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007398:	2200      	movs	r2, #0
 800739a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800739e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80073a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80073a6:	4642      	mov	r2, r8
 80073a8:	464b      	mov	r3, r9
 80073aa:	1891      	adds	r1, r2, r2
 80073ac:	6239      	str	r1, [r7, #32]
 80073ae:	415b      	adcs	r3, r3
 80073b0:	627b      	str	r3, [r7, #36]	; 0x24
 80073b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073b6:	4641      	mov	r1, r8
 80073b8:	1854      	adds	r4, r2, r1
 80073ba:	4649      	mov	r1, r9
 80073bc:	eb43 0501 	adc.w	r5, r3, r1
 80073c0:	f04f 0200 	mov.w	r2, #0
 80073c4:	f04f 0300 	mov.w	r3, #0
 80073c8:	00eb      	lsls	r3, r5, #3
 80073ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073ce:	00e2      	lsls	r2, r4, #3
 80073d0:	4614      	mov	r4, r2
 80073d2:	461d      	mov	r5, r3
 80073d4:	4643      	mov	r3, r8
 80073d6:	18e3      	adds	r3, r4, r3
 80073d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80073dc:	464b      	mov	r3, r9
 80073de:	eb45 0303 	adc.w	r3, r5, r3
 80073e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80073e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80073f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80073f6:	f04f 0200 	mov.w	r2, #0
 80073fa:	f04f 0300 	mov.w	r3, #0
 80073fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007402:	4629      	mov	r1, r5
 8007404:	008b      	lsls	r3, r1, #2
 8007406:	4621      	mov	r1, r4
 8007408:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800740c:	4621      	mov	r1, r4
 800740e:	008a      	lsls	r2, r1, #2
 8007410:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007414:	f7f9 fc30 	bl	8000c78 <__aeabi_uldivmod>
 8007418:	4602      	mov	r2, r0
 800741a:	460b      	mov	r3, r1
 800741c:	4b60      	ldr	r3, [pc, #384]	; (80075a0 <UART_SetConfig+0x4e4>)
 800741e:	fba3 2302 	umull	r2, r3, r3, r2
 8007422:	095b      	lsrs	r3, r3, #5
 8007424:	011c      	lsls	r4, r3, #4
 8007426:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800742a:	2200      	movs	r2, #0
 800742c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007430:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007434:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007438:	4642      	mov	r2, r8
 800743a:	464b      	mov	r3, r9
 800743c:	1891      	adds	r1, r2, r2
 800743e:	61b9      	str	r1, [r7, #24]
 8007440:	415b      	adcs	r3, r3
 8007442:	61fb      	str	r3, [r7, #28]
 8007444:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007448:	4641      	mov	r1, r8
 800744a:	1851      	adds	r1, r2, r1
 800744c:	6139      	str	r1, [r7, #16]
 800744e:	4649      	mov	r1, r9
 8007450:	414b      	adcs	r3, r1
 8007452:	617b      	str	r3, [r7, #20]
 8007454:	f04f 0200 	mov.w	r2, #0
 8007458:	f04f 0300 	mov.w	r3, #0
 800745c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007460:	4659      	mov	r1, fp
 8007462:	00cb      	lsls	r3, r1, #3
 8007464:	4651      	mov	r1, sl
 8007466:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800746a:	4651      	mov	r1, sl
 800746c:	00ca      	lsls	r2, r1, #3
 800746e:	4610      	mov	r0, r2
 8007470:	4619      	mov	r1, r3
 8007472:	4603      	mov	r3, r0
 8007474:	4642      	mov	r2, r8
 8007476:	189b      	adds	r3, r3, r2
 8007478:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800747c:	464b      	mov	r3, r9
 800747e:	460a      	mov	r2, r1
 8007480:	eb42 0303 	adc.w	r3, r2, r3
 8007484:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	67bb      	str	r3, [r7, #120]	; 0x78
 8007492:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80074a0:	4649      	mov	r1, r9
 80074a2:	008b      	lsls	r3, r1, #2
 80074a4:	4641      	mov	r1, r8
 80074a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074aa:	4641      	mov	r1, r8
 80074ac:	008a      	lsls	r2, r1, #2
 80074ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80074b2:	f7f9 fbe1 	bl	8000c78 <__aeabi_uldivmod>
 80074b6:	4602      	mov	r2, r0
 80074b8:	460b      	mov	r3, r1
 80074ba:	4611      	mov	r1, r2
 80074bc:	4b38      	ldr	r3, [pc, #224]	; (80075a0 <UART_SetConfig+0x4e4>)
 80074be:	fba3 2301 	umull	r2, r3, r3, r1
 80074c2:	095b      	lsrs	r3, r3, #5
 80074c4:	2264      	movs	r2, #100	; 0x64
 80074c6:	fb02 f303 	mul.w	r3, r2, r3
 80074ca:	1acb      	subs	r3, r1, r3
 80074cc:	011b      	lsls	r3, r3, #4
 80074ce:	3332      	adds	r3, #50	; 0x32
 80074d0:	4a33      	ldr	r2, [pc, #204]	; (80075a0 <UART_SetConfig+0x4e4>)
 80074d2:	fba2 2303 	umull	r2, r3, r2, r3
 80074d6:	095b      	lsrs	r3, r3, #5
 80074d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80074dc:	441c      	add	r4, r3
 80074de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074e2:	2200      	movs	r2, #0
 80074e4:	673b      	str	r3, [r7, #112]	; 0x70
 80074e6:	677a      	str	r2, [r7, #116]	; 0x74
 80074e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80074ec:	4642      	mov	r2, r8
 80074ee:	464b      	mov	r3, r9
 80074f0:	1891      	adds	r1, r2, r2
 80074f2:	60b9      	str	r1, [r7, #8]
 80074f4:	415b      	adcs	r3, r3
 80074f6:	60fb      	str	r3, [r7, #12]
 80074f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80074fc:	4641      	mov	r1, r8
 80074fe:	1851      	adds	r1, r2, r1
 8007500:	6039      	str	r1, [r7, #0]
 8007502:	4649      	mov	r1, r9
 8007504:	414b      	adcs	r3, r1
 8007506:	607b      	str	r3, [r7, #4]
 8007508:	f04f 0200 	mov.w	r2, #0
 800750c:	f04f 0300 	mov.w	r3, #0
 8007510:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007514:	4659      	mov	r1, fp
 8007516:	00cb      	lsls	r3, r1, #3
 8007518:	4651      	mov	r1, sl
 800751a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800751e:	4651      	mov	r1, sl
 8007520:	00ca      	lsls	r2, r1, #3
 8007522:	4610      	mov	r0, r2
 8007524:	4619      	mov	r1, r3
 8007526:	4603      	mov	r3, r0
 8007528:	4642      	mov	r2, r8
 800752a:	189b      	adds	r3, r3, r2
 800752c:	66bb      	str	r3, [r7, #104]	; 0x68
 800752e:	464b      	mov	r3, r9
 8007530:	460a      	mov	r2, r1
 8007532:	eb42 0303 	adc.w	r3, r2, r3
 8007536:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	663b      	str	r3, [r7, #96]	; 0x60
 8007542:	667a      	str	r2, [r7, #100]	; 0x64
 8007544:	f04f 0200 	mov.w	r2, #0
 8007548:	f04f 0300 	mov.w	r3, #0
 800754c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007550:	4649      	mov	r1, r9
 8007552:	008b      	lsls	r3, r1, #2
 8007554:	4641      	mov	r1, r8
 8007556:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800755a:	4641      	mov	r1, r8
 800755c:	008a      	lsls	r2, r1, #2
 800755e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007562:	f7f9 fb89 	bl	8000c78 <__aeabi_uldivmod>
 8007566:	4602      	mov	r2, r0
 8007568:	460b      	mov	r3, r1
 800756a:	4b0d      	ldr	r3, [pc, #52]	; (80075a0 <UART_SetConfig+0x4e4>)
 800756c:	fba3 1302 	umull	r1, r3, r3, r2
 8007570:	095b      	lsrs	r3, r3, #5
 8007572:	2164      	movs	r1, #100	; 0x64
 8007574:	fb01 f303 	mul.w	r3, r1, r3
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	011b      	lsls	r3, r3, #4
 800757c:	3332      	adds	r3, #50	; 0x32
 800757e:	4a08      	ldr	r2, [pc, #32]	; (80075a0 <UART_SetConfig+0x4e4>)
 8007580:	fba2 2303 	umull	r2, r3, r2, r3
 8007584:	095b      	lsrs	r3, r3, #5
 8007586:	f003 020f 	and.w	r2, r3, #15
 800758a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4422      	add	r2, r4
 8007592:	609a      	str	r2, [r3, #8]
}
 8007594:	bf00      	nop
 8007596:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800759a:	46bd      	mov	sp, r7
 800759c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075a0:	51eb851f 	.word	0x51eb851f

080075a4 <asin>:
 80075a4:	b538      	push	{r3, r4, r5, lr}
 80075a6:	ed2d 8b02 	vpush	{d8}
 80075aa:	ec55 4b10 	vmov	r4, r5, d0
 80075ae:	f000 fb27 	bl	8007c00 <__ieee754_asin>
 80075b2:	4622      	mov	r2, r4
 80075b4:	462b      	mov	r3, r5
 80075b6:	4620      	mov	r0, r4
 80075b8:	4629      	mov	r1, r5
 80075ba:	eeb0 8a40 	vmov.f32	s16, s0
 80075be:	eef0 8a60 	vmov.f32	s17, s1
 80075c2:	f7f9 faab 	bl	8000b1c <__aeabi_dcmpun>
 80075c6:	b9a8      	cbnz	r0, 80075f4 <asin+0x50>
 80075c8:	ec45 4b10 	vmov	d0, r4, r5
 80075cc:	f000 f84a 	bl	8007664 <fabs>
 80075d0:	4b0c      	ldr	r3, [pc, #48]	; (8007604 <asin+0x60>)
 80075d2:	ec51 0b10 	vmov	r0, r1, d0
 80075d6:	2200      	movs	r2, #0
 80075d8:	f7f9 fa96 	bl	8000b08 <__aeabi_dcmpgt>
 80075dc:	b150      	cbz	r0, 80075f4 <asin+0x50>
 80075de:	f002 faf9 	bl	8009bd4 <__errno>
 80075e2:	ecbd 8b02 	vpop	{d8}
 80075e6:	2321      	movs	r3, #33	; 0x21
 80075e8:	6003      	str	r3, [r0, #0]
 80075ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075ee:	4806      	ldr	r0, [pc, #24]	; (8007608 <asin+0x64>)
 80075f0:	f000 b89a 	b.w	8007728 <nan>
 80075f4:	eeb0 0a48 	vmov.f32	s0, s16
 80075f8:	eef0 0a68 	vmov.f32	s1, s17
 80075fc:	ecbd 8b02 	vpop	{d8}
 8007600:	bd38      	pop	{r3, r4, r5, pc}
 8007602:	bf00      	nop
 8007604:	3ff00000 	.word	0x3ff00000
 8007608:	0800bee0 	.word	0x0800bee0

0800760c <sqrt>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	ed2d 8b02 	vpush	{d8}
 8007612:	ec55 4b10 	vmov	r4, r5, d0
 8007616:	f000 f88f 	bl	8007738 <__ieee754_sqrt>
 800761a:	4622      	mov	r2, r4
 800761c:	462b      	mov	r3, r5
 800761e:	4620      	mov	r0, r4
 8007620:	4629      	mov	r1, r5
 8007622:	eeb0 8a40 	vmov.f32	s16, s0
 8007626:	eef0 8a60 	vmov.f32	s17, s1
 800762a:	f7f9 fa77 	bl	8000b1c <__aeabi_dcmpun>
 800762e:	b990      	cbnz	r0, 8007656 <sqrt+0x4a>
 8007630:	2200      	movs	r2, #0
 8007632:	2300      	movs	r3, #0
 8007634:	4620      	mov	r0, r4
 8007636:	4629      	mov	r1, r5
 8007638:	f7f9 fa48 	bl	8000acc <__aeabi_dcmplt>
 800763c:	b158      	cbz	r0, 8007656 <sqrt+0x4a>
 800763e:	f002 fac9 	bl	8009bd4 <__errno>
 8007642:	2321      	movs	r3, #33	; 0x21
 8007644:	6003      	str	r3, [r0, #0]
 8007646:	2200      	movs	r2, #0
 8007648:	2300      	movs	r3, #0
 800764a:	4610      	mov	r0, r2
 800764c:	4619      	mov	r1, r3
 800764e:	f7f9 f8f5 	bl	800083c <__aeabi_ddiv>
 8007652:	ec41 0b18 	vmov	d8, r0, r1
 8007656:	eeb0 0a48 	vmov.f32	s0, s16
 800765a:	eef0 0a68 	vmov.f32	s1, s17
 800765e:	ecbd 8b02 	vpop	{d8}
 8007662:	bd38      	pop	{r3, r4, r5, pc}

08007664 <fabs>:
 8007664:	ec51 0b10 	vmov	r0, r1, d0
 8007668:	ee10 2a10 	vmov	r2, s0
 800766c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007670:	ec43 2b10 	vmov	d0, r2, r3
 8007674:	4770      	bx	lr
	...

08007678 <sin>:
 8007678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800767a:	ec53 2b10 	vmov	r2, r3, d0
 800767e:	4828      	ldr	r0, [pc, #160]	; (8007720 <sin+0xa8>)
 8007680:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007684:	4281      	cmp	r1, r0
 8007686:	dc07      	bgt.n	8007698 <sin+0x20>
 8007688:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007718 <sin+0xa0>
 800768c:	2000      	movs	r0, #0
 800768e:	b005      	add	sp, #20
 8007690:	f85d eb04 	ldr.w	lr, [sp], #4
 8007694:	f000 b9f4 	b.w	8007a80 <__kernel_sin>
 8007698:	4822      	ldr	r0, [pc, #136]	; (8007724 <sin+0xac>)
 800769a:	4281      	cmp	r1, r0
 800769c:	dd09      	ble.n	80076b2 <sin+0x3a>
 800769e:	ee10 0a10 	vmov	r0, s0
 80076a2:	4619      	mov	r1, r3
 80076a4:	f7f8 fde8 	bl	8000278 <__aeabi_dsub>
 80076a8:	ec41 0b10 	vmov	d0, r0, r1
 80076ac:	b005      	add	sp, #20
 80076ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80076b2:	4668      	mov	r0, sp
 80076b4:	f000 fcb8 	bl	8008028 <__ieee754_rem_pio2>
 80076b8:	f000 0003 	and.w	r0, r0, #3
 80076bc:	2801      	cmp	r0, #1
 80076be:	d00c      	beq.n	80076da <sin+0x62>
 80076c0:	2802      	cmp	r0, #2
 80076c2:	d011      	beq.n	80076e8 <sin+0x70>
 80076c4:	b9f0      	cbnz	r0, 8007704 <sin+0x8c>
 80076c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80076ca:	ed9d 0b00 	vldr	d0, [sp]
 80076ce:	2001      	movs	r0, #1
 80076d0:	f000 f9d6 	bl	8007a80 <__kernel_sin>
 80076d4:	ec51 0b10 	vmov	r0, r1, d0
 80076d8:	e7e6      	b.n	80076a8 <sin+0x30>
 80076da:	ed9d 1b02 	vldr	d1, [sp, #8]
 80076de:	ed9d 0b00 	vldr	d0, [sp]
 80076e2:	f000 f905 	bl	80078f0 <__kernel_cos>
 80076e6:	e7f5      	b.n	80076d4 <sin+0x5c>
 80076e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80076ec:	ed9d 0b00 	vldr	d0, [sp]
 80076f0:	2001      	movs	r0, #1
 80076f2:	f000 f9c5 	bl	8007a80 <__kernel_sin>
 80076f6:	ec53 2b10 	vmov	r2, r3, d0
 80076fa:	ee10 0a10 	vmov	r0, s0
 80076fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007702:	e7d1      	b.n	80076a8 <sin+0x30>
 8007704:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007708:	ed9d 0b00 	vldr	d0, [sp]
 800770c:	f000 f8f0 	bl	80078f0 <__kernel_cos>
 8007710:	e7f1      	b.n	80076f6 <sin+0x7e>
 8007712:	bf00      	nop
 8007714:	f3af 8000 	nop.w
	...
 8007720:	3fe921fb 	.word	0x3fe921fb
 8007724:	7fefffff 	.word	0x7fefffff

08007728 <nan>:
 8007728:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007730 <nan+0x8>
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	00000000 	.word	0x00000000
 8007734:	7ff80000 	.word	0x7ff80000

08007738 <__ieee754_sqrt>:
 8007738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773c:	ec55 4b10 	vmov	r4, r5, d0
 8007740:	4e67      	ldr	r6, [pc, #412]	; (80078e0 <__ieee754_sqrt+0x1a8>)
 8007742:	43ae      	bics	r6, r5
 8007744:	ee10 0a10 	vmov	r0, s0
 8007748:	ee10 2a10 	vmov	r2, s0
 800774c:	4629      	mov	r1, r5
 800774e:	462b      	mov	r3, r5
 8007750:	d10d      	bne.n	800776e <__ieee754_sqrt+0x36>
 8007752:	f7f8 ff49 	bl	80005e8 <__aeabi_dmul>
 8007756:	4602      	mov	r2, r0
 8007758:	460b      	mov	r3, r1
 800775a:	4620      	mov	r0, r4
 800775c:	4629      	mov	r1, r5
 800775e:	f7f8 fd8d 	bl	800027c <__adddf3>
 8007762:	4604      	mov	r4, r0
 8007764:	460d      	mov	r5, r1
 8007766:	ec45 4b10 	vmov	d0, r4, r5
 800776a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800776e:	2d00      	cmp	r5, #0
 8007770:	dc0b      	bgt.n	800778a <__ieee754_sqrt+0x52>
 8007772:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007776:	4326      	orrs	r6, r4
 8007778:	d0f5      	beq.n	8007766 <__ieee754_sqrt+0x2e>
 800777a:	b135      	cbz	r5, 800778a <__ieee754_sqrt+0x52>
 800777c:	f7f8 fd7c 	bl	8000278 <__aeabi_dsub>
 8007780:	4602      	mov	r2, r0
 8007782:	460b      	mov	r3, r1
 8007784:	f7f9 f85a 	bl	800083c <__aeabi_ddiv>
 8007788:	e7eb      	b.n	8007762 <__ieee754_sqrt+0x2a>
 800778a:	1509      	asrs	r1, r1, #20
 800778c:	f000 808d 	beq.w	80078aa <__ieee754_sqrt+0x172>
 8007790:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007794:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8007798:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800779c:	07c9      	lsls	r1, r1, #31
 800779e:	bf5c      	itt	pl
 80077a0:	005b      	lslpl	r3, r3, #1
 80077a2:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 80077a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80077aa:	bf58      	it	pl
 80077ac:	0052      	lslpl	r2, r2, #1
 80077ae:	2500      	movs	r5, #0
 80077b0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80077b4:	1076      	asrs	r6, r6, #1
 80077b6:	0052      	lsls	r2, r2, #1
 80077b8:	f04f 0e16 	mov.w	lr, #22
 80077bc:	46ac      	mov	ip, r5
 80077be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80077c2:	eb0c 0001 	add.w	r0, ip, r1
 80077c6:	4298      	cmp	r0, r3
 80077c8:	bfde      	ittt	le
 80077ca:	1a1b      	suble	r3, r3, r0
 80077cc:	eb00 0c01 	addle.w	ip, r0, r1
 80077d0:	186d      	addle	r5, r5, r1
 80077d2:	005b      	lsls	r3, r3, #1
 80077d4:	f1be 0e01 	subs.w	lr, lr, #1
 80077d8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80077dc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80077e0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80077e4:	d1ed      	bne.n	80077c2 <__ieee754_sqrt+0x8a>
 80077e6:	4674      	mov	r4, lr
 80077e8:	2720      	movs	r7, #32
 80077ea:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80077ee:	4563      	cmp	r3, ip
 80077f0:	eb01 000e 	add.w	r0, r1, lr
 80077f4:	dc02      	bgt.n	80077fc <__ieee754_sqrt+0xc4>
 80077f6:	d113      	bne.n	8007820 <__ieee754_sqrt+0xe8>
 80077f8:	4290      	cmp	r0, r2
 80077fa:	d811      	bhi.n	8007820 <__ieee754_sqrt+0xe8>
 80077fc:	2800      	cmp	r0, #0
 80077fe:	eb00 0e01 	add.w	lr, r0, r1
 8007802:	da57      	bge.n	80078b4 <__ieee754_sqrt+0x17c>
 8007804:	f1be 0f00 	cmp.w	lr, #0
 8007808:	db54      	blt.n	80078b4 <__ieee754_sqrt+0x17c>
 800780a:	f10c 0801 	add.w	r8, ip, #1
 800780e:	eba3 030c 	sub.w	r3, r3, ip
 8007812:	4290      	cmp	r0, r2
 8007814:	bf88      	it	hi
 8007816:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800781a:	1a12      	subs	r2, r2, r0
 800781c:	440c      	add	r4, r1
 800781e:	46c4      	mov	ip, r8
 8007820:	005b      	lsls	r3, r3, #1
 8007822:	3f01      	subs	r7, #1
 8007824:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007828:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800782c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007830:	d1dd      	bne.n	80077ee <__ieee754_sqrt+0xb6>
 8007832:	4313      	orrs	r3, r2
 8007834:	d01b      	beq.n	800786e <__ieee754_sqrt+0x136>
 8007836:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80078e4 <__ieee754_sqrt+0x1ac>
 800783a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80078e8 <__ieee754_sqrt+0x1b0>
 800783e:	e9da 0100 	ldrd	r0, r1, [sl]
 8007842:	e9db 2300 	ldrd	r2, r3, [fp]
 8007846:	f7f8 fd17 	bl	8000278 <__aeabi_dsub>
 800784a:	e9da 8900 	ldrd	r8, r9, [sl]
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	4640      	mov	r0, r8
 8007854:	4649      	mov	r1, r9
 8007856:	f7f9 f943 	bl	8000ae0 <__aeabi_dcmple>
 800785a:	b140      	cbz	r0, 800786e <__ieee754_sqrt+0x136>
 800785c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007860:	e9da 0100 	ldrd	r0, r1, [sl]
 8007864:	e9db 2300 	ldrd	r2, r3, [fp]
 8007868:	d126      	bne.n	80078b8 <__ieee754_sqrt+0x180>
 800786a:	3501      	adds	r5, #1
 800786c:	463c      	mov	r4, r7
 800786e:	106a      	asrs	r2, r5, #1
 8007870:	0863      	lsrs	r3, r4, #1
 8007872:	07e9      	lsls	r1, r5, #31
 8007874:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007878:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800787c:	bf48      	it	mi
 800787e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007882:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8007886:	461c      	mov	r4, r3
 8007888:	e76d      	b.n	8007766 <__ieee754_sqrt+0x2e>
 800788a:	0ad3      	lsrs	r3, r2, #11
 800788c:	3815      	subs	r0, #21
 800788e:	0552      	lsls	r2, r2, #21
 8007890:	2b00      	cmp	r3, #0
 8007892:	d0fa      	beq.n	800788a <__ieee754_sqrt+0x152>
 8007894:	02dc      	lsls	r4, r3, #11
 8007896:	d50a      	bpl.n	80078ae <__ieee754_sqrt+0x176>
 8007898:	f1c1 0420 	rsb	r4, r1, #32
 800789c:	fa22 f404 	lsr.w	r4, r2, r4
 80078a0:	1e4d      	subs	r5, r1, #1
 80078a2:	408a      	lsls	r2, r1
 80078a4:	4323      	orrs	r3, r4
 80078a6:	1b41      	subs	r1, r0, r5
 80078a8:	e772      	b.n	8007790 <__ieee754_sqrt+0x58>
 80078aa:	4608      	mov	r0, r1
 80078ac:	e7f0      	b.n	8007890 <__ieee754_sqrt+0x158>
 80078ae:	005b      	lsls	r3, r3, #1
 80078b0:	3101      	adds	r1, #1
 80078b2:	e7ef      	b.n	8007894 <__ieee754_sqrt+0x15c>
 80078b4:	46e0      	mov	r8, ip
 80078b6:	e7aa      	b.n	800780e <__ieee754_sqrt+0xd6>
 80078b8:	f7f8 fce0 	bl	800027c <__adddf3>
 80078bc:	e9da 8900 	ldrd	r8, r9, [sl]
 80078c0:	4602      	mov	r2, r0
 80078c2:	460b      	mov	r3, r1
 80078c4:	4640      	mov	r0, r8
 80078c6:	4649      	mov	r1, r9
 80078c8:	f7f9 f900 	bl	8000acc <__aeabi_dcmplt>
 80078cc:	b120      	cbz	r0, 80078d8 <__ieee754_sqrt+0x1a0>
 80078ce:	1ca0      	adds	r0, r4, #2
 80078d0:	bf08      	it	eq
 80078d2:	3501      	addeq	r5, #1
 80078d4:	3402      	adds	r4, #2
 80078d6:	e7ca      	b.n	800786e <__ieee754_sqrt+0x136>
 80078d8:	3401      	adds	r4, #1
 80078da:	f024 0401 	bic.w	r4, r4, #1
 80078de:	e7c6      	b.n	800786e <__ieee754_sqrt+0x136>
 80078e0:	7ff00000 	.word	0x7ff00000
 80078e4:	20000010 	.word	0x20000010
 80078e8:	20000018 	.word	0x20000018
 80078ec:	00000000 	.word	0x00000000

080078f0 <__kernel_cos>:
 80078f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f4:	ec57 6b10 	vmov	r6, r7, d0
 80078f8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80078fc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007900:	ed8d 1b00 	vstr	d1, [sp]
 8007904:	da07      	bge.n	8007916 <__kernel_cos+0x26>
 8007906:	ee10 0a10 	vmov	r0, s0
 800790a:	4639      	mov	r1, r7
 800790c:	f7f9 f91c 	bl	8000b48 <__aeabi_d2iz>
 8007910:	2800      	cmp	r0, #0
 8007912:	f000 8088 	beq.w	8007a26 <__kernel_cos+0x136>
 8007916:	4632      	mov	r2, r6
 8007918:	463b      	mov	r3, r7
 800791a:	4630      	mov	r0, r6
 800791c:	4639      	mov	r1, r7
 800791e:	f7f8 fe63 	bl	80005e8 <__aeabi_dmul>
 8007922:	4b51      	ldr	r3, [pc, #324]	; (8007a68 <__kernel_cos+0x178>)
 8007924:	2200      	movs	r2, #0
 8007926:	4604      	mov	r4, r0
 8007928:	460d      	mov	r5, r1
 800792a:	f7f8 fe5d 	bl	80005e8 <__aeabi_dmul>
 800792e:	a340      	add	r3, pc, #256	; (adr r3, 8007a30 <__kernel_cos+0x140>)
 8007930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007934:	4682      	mov	sl, r0
 8007936:	468b      	mov	fp, r1
 8007938:	4620      	mov	r0, r4
 800793a:	4629      	mov	r1, r5
 800793c:	f7f8 fe54 	bl	80005e8 <__aeabi_dmul>
 8007940:	a33d      	add	r3, pc, #244	; (adr r3, 8007a38 <__kernel_cos+0x148>)
 8007942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007946:	f7f8 fc99 	bl	800027c <__adddf3>
 800794a:	4622      	mov	r2, r4
 800794c:	462b      	mov	r3, r5
 800794e:	f7f8 fe4b 	bl	80005e8 <__aeabi_dmul>
 8007952:	a33b      	add	r3, pc, #236	; (adr r3, 8007a40 <__kernel_cos+0x150>)
 8007954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007958:	f7f8 fc8e 	bl	8000278 <__aeabi_dsub>
 800795c:	4622      	mov	r2, r4
 800795e:	462b      	mov	r3, r5
 8007960:	f7f8 fe42 	bl	80005e8 <__aeabi_dmul>
 8007964:	a338      	add	r3, pc, #224	; (adr r3, 8007a48 <__kernel_cos+0x158>)
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	f7f8 fc87 	bl	800027c <__adddf3>
 800796e:	4622      	mov	r2, r4
 8007970:	462b      	mov	r3, r5
 8007972:	f7f8 fe39 	bl	80005e8 <__aeabi_dmul>
 8007976:	a336      	add	r3, pc, #216	; (adr r3, 8007a50 <__kernel_cos+0x160>)
 8007978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797c:	f7f8 fc7c 	bl	8000278 <__aeabi_dsub>
 8007980:	4622      	mov	r2, r4
 8007982:	462b      	mov	r3, r5
 8007984:	f7f8 fe30 	bl	80005e8 <__aeabi_dmul>
 8007988:	a333      	add	r3, pc, #204	; (adr r3, 8007a58 <__kernel_cos+0x168>)
 800798a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800798e:	f7f8 fc75 	bl	800027c <__adddf3>
 8007992:	4622      	mov	r2, r4
 8007994:	462b      	mov	r3, r5
 8007996:	f7f8 fe27 	bl	80005e8 <__aeabi_dmul>
 800799a:	4622      	mov	r2, r4
 800799c:	462b      	mov	r3, r5
 800799e:	f7f8 fe23 	bl	80005e8 <__aeabi_dmul>
 80079a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079a6:	4604      	mov	r4, r0
 80079a8:	460d      	mov	r5, r1
 80079aa:	4630      	mov	r0, r6
 80079ac:	4639      	mov	r1, r7
 80079ae:	f7f8 fe1b 	bl	80005e8 <__aeabi_dmul>
 80079b2:	460b      	mov	r3, r1
 80079b4:	4602      	mov	r2, r0
 80079b6:	4629      	mov	r1, r5
 80079b8:	4620      	mov	r0, r4
 80079ba:	f7f8 fc5d 	bl	8000278 <__aeabi_dsub>
 80079be:	4b2b      	ldr	r3, [pc, #172]	; (8007a6c <__kernel_cos+0x17c>)
 80079c0:	4598      	cmp	r8, r3
 80079c2:	4606      	mov	r6, r0
 80079c4:	460f      	mov	r7, r1
 80079c6:	dc10      	bgt.n	80079ea <__kernel_cos+0xfa>
 80079c8:	4602      	mov	r2, r0
 80079ca:	460b      	mov	r3, r1
 80079cc:	4650      	mov	r0, sl
 80079ce:	4659      	mov	r1, fp
 80079d0:	f7f8 fc52 	bl	8000278 <__aeabi_dsub>
 80079d4:	460b      	mov	r3, r1
 80079d6:	4926      	ldr	r1, [pc, #152]	; (8007a70 <__kernel_cos+0x180>)
 80079d8:	4602      	mov	r2, r0
 80079da:	2000      	movs	r0, #0
 80079dc:	f7f8 fc4c 	bl	8000278 <__aeabi_dsub>
 80079e0:	ec41 0b10 	vmov	d0, r0, r1
 80079e4:	b003      	add	sp, #12
 80079e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ea:	4b22      	ldr	r3, [pc, #136]	; (8007a74 <__kernel_cos+0x184>)
 80079ec:	4920      	ldr	r1, [pc, #128]	; (8007a70 <__kernel_cos+0x180>)
 80079ee:	4598      	cmp	r8, r3
 80079f0:	bfcc      	ite	gt
 80079f2:	4d21      	ldrgt	r5, [pc, #132]	; (8007a78 <__kernel_cos+0x188>)
 80079f4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80079f8:	2400      	movs	r4, #0
 80079fa:	4622      	mov	r2, r4
 80079fc:	462b      	mov	r3, r5
 80079fe:	2000      	movs	r0, #0
 8007a00:	f7f8 fc3a 	bl	8000278 <__aeabi_dsub>
 8007a04:	4622      	mov	r2, r4
 8007a06:	4680      	mov	r8, r0
 8007a08:	4689      	mov	r9, r1
 8007a0a:	462b      	mov	r3, r5
 8007a0c:	4650      	mov	r0, sl
 8007a0e:	4659      	mov	r1, fp
 8007a10:	f7f8 fc32 	bl	8000278 <__aeabi_dsub>
 8007a14:	4632      	mov	r2, r6
 8007a16:	463b      	mov	r3, r7
 8007a18:	f7f8 fc2e 	bl	8000278 <__aeabi_dsub>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4640      	mov	r0, r8
 8007a22:	4649      	mov	r1, r9
 8007a24:	e7da      	b.n	80079dc <__kernel_cos+0xec>
 8007a26:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007a60 <__kernel_cos+0x170>
 8007a2a:	e7db      	b.n	80079e4 <__kernel_cos+0xf4>
 8007a2c:	f3af 8000 	nop.w
 8007a30:	be8838d4 	.word	0xbe8838d4
 8007a34:	bda8fae9 	.word	0xbda8fae9
 8007a38:	bdb4b1c4 	.word	0xbdb4b1c4
 8007a3c:	3e21ee9e 	.word	0x3e21ee9e
 8007a40:	809c52ad 	.word	0x809c52ad
 8007a44:	3e927e4f 	.word	0x3e927e4f
 8007a48:	19cb1590 	.word	0x19cb1590
 8007a4c:	3efa01a0 	.word	0x3efa01a0
 8007a50:	16c15177 	.word	0x16c15177
 8007a54:	3f56c16c 	.word	0x3f56c16c
 8007a58:	5555554c 	.word	0x5555554c
 8007a5c:	3fa55555 	.word	0x3fa55555
 8007a60:	00000000 	.word	0x00000000
 8007a64:	3ff00000 	.word	0x3ff00000
 8007a68:	3fe00000 	.word	0x3fe00000
 8007a6c:	3fd33332 	.word	0x3fd33332
 8007a70:	3ff00000 	.word	0x3ff00000
 8007a74:	3fe90000 	.word	0x3fe90000
 8007a78:	3fd20000 	.word	0x3fd20000
 8007a7c:	00000000 	.word	0x00000000

08007a80 <__kernel_sin>:
 8007a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a84:	ed2d 8b04 	vpush	{d8-d9}
 8007a88:	eeb0 8a41 	vmov.f32	s16, s2
 8007a8c:	eef0 8a61 	vmov.f32	s17, s3
 8007a90:	ec55 4b10 	vmov	r4, r5, d0
 8007a94:	b083      	sub	sp, #12
 8007a96:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007a9a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007a9e:	9001      	str	r0, [sp, #4]
 8007aa0:	da06      	bge.n	8007ab0 <__kernel_sin+0x30>
 8007aa2:	ee10 0a10 	vmov	r0, s0
 8007aa6:	4629      	mov	r1, r5
 8007aa8:	f7f9 f84e 	bl	8000b48 <__aeabi_d2iz>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d051      	beq.n	8007b54 <__kernel_sin+0xd4>
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	462b      	mov	r3, r5
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	4629      	mov	r1, r5
 8007ab8:	f7f8 fd96 	bl	80005e8 <__aeabi_dmul>
 8007abc:	4682      	mov	sl, r0
 8007abe:	468b      	mov	fp, r1
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	f7f8 fd8e 	bl	80005e8 <__aeabi_dmul>
 8007acc:	a341      	add	r3, pc, #260	; (adr r3, 8007bd4 <__kernel_sin+0x154>)
 8007ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad2:	4680      	mov	r8, r0
 8007ad4:	4689      	mov	r9, r1
 8007ad6:	4650      	mov	r0, sl
 8007ad8:	4659      	mov	r1, fp
 8007ada:	f7f8 fd85 	bl	80005e8 <__aeabi_dmul>
 8007ade:	a33f      	add	r3, pc, #252	; (adr r3, 8007bdc <__kernel_sin+0x15c>)
 8007ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae4:	f7f8 fbc8 	bl	8000278 <__aeabi_dsub>
 8007ae8:	4652      	mov	r2, sl
 8007aea:	465b      	mov	r3, fp
 8007aec:	f7f8 fd7c 	bl	80005e8 <__aeabi_dmul>
 8007af0:	a33c      	add	r3, pc, #240	; (adr r3, 8007be4 <__kernel_sin+0x164>)
 8007af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af6:	f7f8 fbc1 	bl	800027c <__adddf3>
 8007afa:	4652      	mov	r2, sl
 8007afc:	465b      	mov	r3, fp
 8007afe:	f7f8 fd73 	bl	80005e8 <__aeabi_dmul>
 8007b02:	a33a      	add	r3, pc, #232	; (adr r3, 8007bec <__kernel_sin+0x16c>)
 8007b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b08:	f7f8 fbb6 	bl	8000278 <__aeabi_dsub>
 8007b0c:	4652      	mov	r2, sl
 8007b0e:	465b      	mov	r3, fp
 8007b10:	f7f8 fd6a 	bl	80005e8 <__aeabi_dmul>
 8007b14:	a337      	add	r3, pc, #220	; (adr r3, 8007bf4 <__kernel_sin+0x174>)
 8007b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1a:	f7f8 fbaf 	bl	800027c <__adddf3>
 8007b1e:	9b01      	ldr	r3, [sp, #4]
 8007b20:	4606      	mov	r6, r0
 8007b22:	460f      	mov	r7, r1
 8007b24:	b9eb      	cbnz	r3, 8007b62 <__kernel_sin+0xe2>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4650      	mov	r0, sl
 8007b2c:	4659      	mov	r1, fp
 8007b2e:	f7f8 fd5b 	bl	80005e8 <__aeabi_dmul>
 8007b32:	a325      	add	r3, pc, #148	; (adr r3, 8007bc8 <__kernel_sin+0x148>)
 8007b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b38:	f7f8 fb9e 	bl	8000278 <__aeabi_dsub>
 8007b3c:	4642      	mov	r2, r8
 8007b3e:	464b      	mov	r3, r9
 8007b40:	f7f8 fd52 	bl	80005e8 <__aeabi_dmul>
 8007b44:	4602      	mov	r2, r0
 8007b46:	460b      	mov	r3, r1
 8007b48:	4620      	mov	r0, r4
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	f7f8 fb96 	bl	800027c <__adddf3>
 8007b50:	4604      	mov	r4, r0
 8007b52:	460d      	mov	r5, r1
 8007b54:	ec45 4b10 	vmov	d0, r4, r5
 8007b58:	b003      	add	sp, #12
 8007b5a:	ecbd 8b04 	vpop	{d8-d9}
 8007b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b62:	4b1b      	ldr	r3, [pc, #108]	; (8007bd0 <__kernel_sin+0x150>)
 8007b64:	ec51 0b18 	vmov	r0, r1, d8
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f7f8 fd3d 	bl	80005e8 <__aeabi_dmul>
 8007b6e:	4632      	mov	r2, r6
 8007b70:	ec41 0b19 	vmov	d9, r0, r1
 8007b74:	463b      	mov	r3, r7
 8007b76:	4640      	mov	r0, r8
 8007b78:	4649      	mov	r1, r9
 8007b7a:	f7f8 fd35 	bl	80005e8 <__aeabi_dmul>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	ec51 0b19 	vmov	r0, r1, d9
 8007b86:	f7f8 fb77 	bl	8000278 <__aeabi_dsub>
 8007b8a:	4652      	mov	r2, sl
 8007b8c:	465b      	mov	r3, fp
 8007b8e:	f7f8 fd2b 	bl	80005e8 <__aeabi_dmul>
 8007b92:	ec53 2b18 	vmov	r2, r3, d8
 8007b96:	f7f8 fb6f 	bl	8000278 <__aeabi_dsub>
 8007b9a:	a30b      	add	r3, pc, #44	; (adr r3, 8007bc8 <__kernel_sin+0x148>)
 8007b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	460f      	mov	r7, r1
 8007ba4:	4640      	mov	r0, r8
 8007ba6:	4649      	mov	r1, r9
 8007ba8:	f7f8 fd1e 	bl	80005e8 <__aeabi_dmul>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	4639      	mov	r1, r7
 8007bb4:	f7f8 fb62 	bl	800027c <__adddf3>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	460b      	mov	r3, r1
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	4629      	mov	r1, r5
 8007bc0:	f7f8 fb5a 	bl	8000278 <__aeabi_dsub>
 8007bc4:	e7c4      	b.n	8007b50 <__kernel_sin+0xd0>
 8007bc6:	bf00      	nop
 8007bc8:	55555549 	.word	0x55555549
 8007bcc:	3fc55555 	.word	0x3fc55555
 8007bd0:	3fe00000 	.word	0x3fe00000
 8007bd4:	5acfd57c 	.word	0x5acfd57c
 8007bd8:	3de5d93a 	.word	0x3de5d93a
 8007bdc:	8a2b9ceb 	.word	0x8a2b9ceb
 8007be0:	3e5ae5e6 	.word	0x3e5ae5e6
 8007be4:	57b1fe7d 	.word	0x57b1fe7d
 8007be8:	3ec71de3 	.word	0x3ec71de3
 8007bec:	19c161d5 	.word	0x19c161d5
 8007bf0:	3f2a01a0 	.word	0x3f2a01a0
 8007bf4:	1110f8a6 	.word	0x1110f8a6
 8007bf8:	3f811111 	.word	0x3f811111
 8007bfc:	00000000 	.word	0x00000000

08007c00 <__ieee754_asin>:
 8007c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c04:	ed2d 8b04 	vpush	{d8-d9}
 8007c08:	ec55 4b10 	vmov	r4, r5, d0
 8007c0c:	4bcc      	ldr	r3, [pc, #816]	; (8007f40 <__ieee754_asin+0x340>)
 8007c0e:	b083      	sub	sp, #12
 8007c10:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007c14:	4598      	cmp	r8, r3
 8007c16:	9501      	str	r5, [sp, #4]
 8007c18:	dd33      	ble.n	8007c82 <__ieee754_asin+0x82>
 8007c1a:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8007c1e:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8007c22:	ea58 0804 	orrs.w	r8, r8, r4
 8007c26:	d117      	bne.n	8007c58 <__ieee754_asin+0x58>
 8007c28:	a3ab      	add	r3, pc, #684	; (adr r3, 8007ed8 <__ieee754_asin+0x2d8>)
 8007c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2e:	ee10 0a10 	vmov	r0, s0
 8007c32:	4629      	mov	r1, r5
 8007c34:	f7f8 fcd8 	bl	80005e8 <__aeabi_dmul>
 8007c38:	a3a9      	add	r3, pc, #676	; (adr r3, 8007ee0 <__ieee754_asin+0x2e0>)
 8007c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3e:	4606      	mov	r6, r0
 8007c40:	460f      	mov	r7, r1
 8007c42:	4620      	mov	r0, r4
 8007c44:	4629      	mov	r1, r5
 8007c46:	f7f8 fccf 	bl	80005e8 <__aeabi_dmul>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	4630      	mov	r0, r6
 8007c50:	4639      	mov	r1, r7
 8007c52:	f7f8 fb13 	bl	800027c <__adddf3>
 8007c56:	e00b      	b.n	8007c70 <__ieee754_asin+0x70>
 8007c58:	ee10 2a10 	vmov	r2, s0
 8007c5c:	462b      	mov	r3, r5
 8007c5e:	ee10 0a10 	vmov	r0, s0
 8007c62:	4629      	mov	r1, r5
 8007c64:	f7f8 fb08 	bl	8000278 <__aeabi_dsub>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	f7f8 fde6 	bl	800083c <__aeabi_ddiv>
 8007c70:	4604      	mov	r4, r0
 8007c72:	460d      	mov	r5, r1
 8007c74:	ec45 4b10 	vmov	d0, r4, r5
 8007c78:	b003      	add	sp, #12
 8007c7a:	ecbd 8b04 	vpop	{d8-d9}
 8007c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c82:	4bb0      	ldr	r3, [pc, #704]	; (8007f44 <__ieee754_asin+0x344>)
 8007c84:	4598      	cmp	r8, r3
 8007c86:	dc11      	bgt.n	8007cac <__ieee754_asin+0xac>
 8007c88:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007c8c:	f280 80ae 	bge.w	8007dec <__ieee754_asin+0x1ec>
 8007c90:	a395      	add	r3, pc, #596	; (adr r3, 8007ee8 <__ieee754_asin+0x2e8>)
 8007c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c96:	ee10 0a10 	vmov	r0, s0
 8007c9a:	4629      	mov	r1, r5
 8007c9c:	f7f8 faee 	bl	800027c <__adddf3>
 8007ca0:	4ba9      	ldr	r3, [pc, #676]	; (8007f48 <__ieee754_asin+0x348>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f7f8 ff30 	bl	8000b08 <__aeabi_dcmpgt>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	d1e3      	bne.n	8007c74 <__ieee754_asin+0x74>
 8007cac:	ec45 4b10 	vmov	d0, r4, r5
 8007cb0:	f7ff fcd8 	bl	8007664 <fabs>
 8007cb4:	49a4      	ldr	r1, [pc, #656]	; (8007f48 <__ieee754_asin+0x348>)
 8007cb6:	ec53 2b10 	vmov	r2, r3, d0
 8007cba:	2000      	movs	r0, #0
 8007cbc:	f7f8 fadc 	bl	8000278 <__aeabi_dsub>
 8007cc0:	4ba2      	ldr	r3, [pc, #648]	; (8007f4c <__ieee754_asin+0x34c>)
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f7f8 fc90 	bl	80005e8 <__aeabi_dmul>
 8007cc8:	a389      	add	r3, pc, #548	; (adr r3, 8007ef0 <__ieee754_asin+0x2f0>)
 8007cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cce:	4604      	mov	r4, r0
 8007cd0:	460d      	mov	r5, r1
 8007cd2:	f7f8 fc89 	bl	80005e8 <__aeabi_dmul>
 8007cd6:	a388      	add	r3, pc, #544	; (adr r3, 8007ef8 <__ieee754_asin+0x2f8>)
 8007cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cdc:	f7f8 face 	bl	800027c <__adddf3>
 8007ce0:	4622      	mov	r2, r4
 8007ce2:	462b      	mov	r3, r5
 8007ce4:	f7f8 fc80 	bl	80005e8 <__aeabi_dmul>
 8007ce8:	a385      	add	r3, pc, #532	; (adr r3, 8007f00 <__ieee754_asin+0x300>)
 8007cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cee:	f7f8 fac3 	bl	8000278 <__aeabi_dsub>
 8007cf2:	4622      	mov	r2, r4
 8007cf4:	462b      	mov	r3, r5
 8007cf6:	f7f8 fc77 	bl	80005e8 <__aeabi_dmul>
 8007cfa:	a383      	add	r3, pc, #524	; (adr r3, 8007f08 <__ieee754_asin+0x308>)
 8007cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d00:	f7f8 fabc 	bl	800027c <__adddf3>
 8007d04:	4622      	mov	r2, r4
 8007d06:	462b      	mov	r3, r5
 8007d08:	f7f8 fc6e 	bl	80005e8 <__aeabi_dmul>
 8007d0c:	a380      	add	r3, pc, #512	; (adr r3, 8007f10 <__ieee754_asin+0x310>)
 8007d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d12:	f7f8 fab1 	bl	8000278 <__aeabi_dsub>
 8007d16:	4622      	mov	r2, r4
 8007d18:	462b      	mov	r3, r5
 8007d1a:	f7f8 fc65 	bl	80005e8 <__aeabi_dmul>
 8007d1e:	a37e      	add	r3, pc, #504	; (adr r3, 8007f18 <__ieee754_asin+0x318>)
 8007d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d24:	f7f8 faaa 	bl	800027c <__adddf3>
 8007d28:	4622      	mov	r2, r4
 8007d2a:	462b      	mov	r3, r5
 8007d2c:	f7f8 fc5c 	bl	80005e8 <__aeabi_dmul>
 8007d30:	a37b      	add	r3, pc, #492	; (adr r3, 8007f20 <__ieee754_asin+0x320>)
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	ec41 0b18 	vmov	d8, r0, r1
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	4629      	mov	r1, r5
 8007d3e:	f7f8 fc53 	bl	80005e8 <__aeabi_dmul>
 8007d42:	a379      	add	r3, pc, #484	; (adr r3, 8007f28 <__ieee754_asin+0x328>)
 8007d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d48:	f7f8 fa96 	bl	8000278 <__aeabi_dsub>
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	462b      	mov	r3, r5
 8007d50:	f7f8 fc4a 	bl	80005e8 <__aeabi_dmul>
 8007d54:	a376      	add	r3, pc, #472	; (adr r3, 8007f30 <__ieee754_asin+0x330>)
 8007d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5a:	f7f8 fa8f 	bl	800027c <__adddf3>
 8007d5e:	4622      	mov	r2, r4
 8007d60:	462b      	mov	r3, r5
 8007d62:	f7f8 fc41 	bl	80005e8 <__aeabi_dmul>
 8007d66:	a374      	add	r3, pc, #464	; (adr r3, 8007f38 <__ieee754_asin+0x338>)
 8007d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6c:	f7f8 fa84 	bl	8000278 <__aeabi_dsub>
 8007d70:	4622      	mov	r2, r4
 8007d72:	462b      	mov	r3, r5
 8007d74:	f7f8 fc38 	bl	80005e8 <__aeabi_dmul>
 8007d78:	4b73      	ldr	r3, [pc, #460]	; (8007f48 <__ieee754_asin+0x348>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f7f8 fa7e 	bl	800027c <__adddf3>
 8007d80:	ec45 4b10 	vmov	d0, r4, r5
 8007d84:	4606      	mov	r6, r0
 8007d86:	460f      	mov	r7, r1
 8007d88:	f7ff fcd6 	bl	8007738 <__ieee754_sqrt>
 8007d8c:	4b70      	ldr	r3, [pc, #448]	; (8007f50 <__ieee754_asin+0x350>)
 8007d8e:	4598      	cmp	r8, r3
 8007d90:	ec5b ab10 	vmov	sl, fp, d0
 8007d94:	f340 80de 	ble.w	8007f54 <__ieee754_asin+0x354>
 8007d98:	4632      	mov	r2, r6
 8007d9a:	463b      	mov	r3, r7
 8007d9c:	ec51 0b18 	vmov	r0, r1, d8
 8007da0:	f7f8 fd4c 	bl	800083c <__aeabi_ddiv>
 8007da4:	4652      	mov	r2, sl
 8007da6:	465b      	mov	r3, fp
 8007da8:	f7f8 fc1e 	bl	80005e8 <__aeabi_dmul>
 8007dac:	4652      	mov	r2, sl
 8007dae:	465b      	mov	r3, fp
 8007db0:	f7f8 fa64 	bl	800027c <__adddf3>
 8007db4:	4602      	mov	r2, r0
 8007db6:	460b      	mov	r3, r1
 8007db8:	f7f8 fa60 	bl	800027c <__adddf3>
 8007dbc:	a348      	add	r3, pc, #288	; (adr r3, 8007ee0 <__ieee754_asin+0x2e0>)
 8007dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc2:	f7f8 fa59 	bl	8000278 <__aeabi_dsub>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	460b      	mov	r3, r1
 8007dca:	a143      	add	r1, pc, #268	; (adr r1, 8007ed8 <__ieee754_asin+0x2d8>)
 8007dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dd0:	f7f8 fa52 	bl	8000278 <__aeabi_dsub>
 8007dd4:	9b01      	ldr	r3, [sp, #4]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	bfdc      	itt	le
 8007dda:	4602      	movle	r2, r0
 8007ddc:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8007de0:	4604      	mov	r4, r0
 8007de2:	460d      	mov	r5, r1
 8007de4:	bfdc      	itt	le
 8007de6:	4614      	movle	r4, r2
 8007de8:	461d      	movle	r5, r3
 8007dea:	e743      	b.n	8007c74 <__ieee754_asin+0x74>
 8007dec:	ee10 2a10 	vmov	r2, s0
 8007df0:	ee10 0a10 	vmov	r0, s0
 8007df4:	462b      	mov	r3, r5
 8007df6:	4629      	mov	r1, r5
 8007df8:	f7f8 fbf6 	bl	80005e8 <__aeabi_dmul>
 8007dfc:	a33c      	add	r3, pc, #240	; (adr r3, 8007ef0 <__ieee754_asin+0x2f0>)
 8007dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e02:	4606      	mov	r6, r0
 8007e04:	460f      	mov	r7, r1
 8007e06:	f7f8 fbef 	bl	80005e8 <__aeabi_dmul>
 8007e0a:	a33b      	add	r3, pc, #236	; (adr r3, 8007ef8 <__ieee754_asin+0x2f8>)
 8007e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e10:	f7f8 fa34 	bl	800027c <__adddf3>
 8007e14:	4632      	mov	r2, r6
 8007e16:	463b      	mov	r3, r7
 8007e18:	f7f8 fbe6 	bl	80005e8 <__aeabi_dmul>
 8007e1c:	a338      	add	r3, pc, #224	; (adr r3, 8007f00 <__ieee754_asin+0x300>)
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	f7f8 fa29 	bl	8000278 <__aeabi_dsub>
 8007e26:	4632      	mov	r2, r6
 8007e28:	463b      	mov	r3, r7
 8007e2a:	f7f8 fbdd 	bl	80005e8 <__aeabi_dmul>
 8007e2e:	a336      	add	r3, pc, #216	; (adr r3, 8007f08 <__ieee754_asin+0x308>)
 8007e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e34:	f7f8 fa22 	bl	800027c <__adddf3>
 8007e38:	4632      	mov	r2, r6
 8007e3a:	463b      	mov	r3, r7
 8007e3c:	f7f8 fbd4 	bl	80005e8 <__aeabi_dmul>
 8007e40:	a333      	add	r3, pc, #204	; (adr r3, 8007f10 <__ieee754_asin+0x310>)
 8007e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e46:	f7f8 fa17 	bl	8000278 <__aeabi_dsub>
 8007e4a:	4632      	mov	r2, r6
 8007e4c:	463b      	mov	r3, r7
 8007e4e:	f7f8 fbcb 	bl	80005e8 <__aeabi_dmul>
 8007e52:	a331      	add	r3, pc, #196	; (adr r3, 8007f18 <__ieee754_asin+0x318>)
 8007e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e58:	f7f8 fa10 	bl	800027c <__adddf3>
 8007e5c:	4632      	mov	r2, r6
 8007e5e:	463b      	mov	r3, r7
 8007e60:	f7f8 fbc2 	bl	80005e8 <__aeabi_dmul>
 8007e64:	a32e      	add	r3, pc, #184	; (adr r3, 8007f20 <__ieee754_asin+0x320>)
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	4680      	mov	r8, r0
 8007e6c:	4689      	mov	r9, r1
 8007e6e:	4630      	mov	r0, r6
 8007e70:	4639      	mov	r1, r7
 8007e72:	f7f8 fbb9 	bl	80005e8 <__aeabi_dmul>
 8007e76:	a32c      	add	r3, pc, #176	; (adr r3, 8007f28 <__ieee754_asin+0x328>)
 8007e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7c:	f7f8 f9fc 	bl	8000278 <__aeabi_dsub>
 8007e80:	4632      	mov	r2, r6
 8007e82:	463b      	mov	r3, r7
 8007e84:	f7f8 fbb0 	bl	80005e8 <__aeabi_dmul>
 8007e88:	a329      	add	r3, pc, #164	; (adr r3, 8007f30 <__ieee754_asin+0x330>)
 8007e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8e:	f7f8 f9f5 	bl	800027c <__adddf3>
 8007e92:	4632      	mov	r2, r6
 8007e94:	463b      	mov	r3, r7
 8007e96:	f7f8 fba7 	bl	80005e8 <__aeabi_dmul>
 8007e9a:	a327      	add	r3, pc, #156	; (adr r3, 8007f38 <__ieee754_asin+0x338>)
 8007e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea0:	f7f8 f9ea 	bl	8000278 <__aeabi_dsub>
 8007ea4:	4632      	mov	r2, r6
 8007ea6:	463b      	mov	r3, r7
 8007ea8:	f7f8 fb9e 	bl	80005e8 <__aeabi_dmul>
 8007eac:	4b26      	ldr	r3, [pc, #152]	; (8007f48 <__ieee754_asin+0x348>)
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f7f8 f9e4 	bl	800027c <__adddf3>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	4640      	mov	r0, r8
 8007eba:	4649      	mov	r1, r9
 8007ebc:	f7f8 fcbe 	bl	800083c <__aeabi_ddiv>
 8007ec0:	4622      	mov	r2, r4
 8007ec2:	462b      	mov	r3, r5
 8007ec4:	f7f8 fb90 	bl	80005e8 <__aeabi_dmul>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	460b      	mov	r3, r1
 8007ecc:	4620      	mov	r0, r4
 8007ece:	4629      	mov	r1, r5
 8007ed0:	e6bf      	b.n	8007c52 <__ieee754_asin+0x52>
 8007ed2:	bf00      	nop
 8007ed4:	f3af 8000 	nop.w
 8007ed8:	54442d18 	.word	0x54442d18
 8007edc:	3ff921fb 	.word	0x3ff921fb
 8007ee0:	33145c07 	.word	0x33145c07
 8007ee4:	3c91a626 	.word	0x3c91a626
 8007ee8:	8800759c 	.word	0x8800759c
 8007eec:	7e37e43c 	.word	0x7e37e43c
 8007ef0:	0dfdf709 	.word	0x0dfdf709
 8007ef4:	3f023de1 	.word	0x3f023de1
 8007ef8:	7501b288 	.word	0x7501b288
 8007efc:	3f49efe0 	.word	0x3f49efe0
 8007f00:	b5688f3b 	.word	0xb5688f3b
 8007f04:	3fa48228 	.word	0x3fa48228
 8007f08:	0e884455 	.word	0x0e884455
 8007f0c:	3fc9c155 	.word	0x3fc9c155
 8007f10:	03eb6f7d 	.word	0x03eb6f7d
 8007f14:	3fd4d612 	.word	0x3fd4d612
 8007f18:	55555555 	.word	0x55555555
 8007f1c:	3fc55555 	.word	0x3fc55555
 8007f20:	b12e9282 	.word	0xb12e9282
 8007f24:	3fb3b8c5 	.word	0x3fb3b8c5
 8007f28:	1b8d0159 	.word	0x1b8d0159
 8007f2c:	3fe6066c 	.word	0x3fe6066c
 8007f30:	9c598ac8 	.word	0x9c598ac8
 8007f34:	40002ae5 	.word	0x40002ae5
 8007f38:	1c8a2d4b 	.word	0x1c8a2d4b
 8007f3c:	40033a27 	.word	0x40033a27
 8007f40:	3fefffff 	.word	0x3fefffff
 8007f44:	3fdfffff 	.word	0x3fdfffff
 8007f48:	3ff00000 	.word	0x3ff00000
 8007f4c:	3fe00000 	.word	0x3fe00000
 8007f50:	3fef3332 	.word	0x3fef3332
 8007f54:	ee10 2a10 	vmov	r2, s0
 8007f58:	ee10 0a10 	vmov	r0, s0
 8007f5c:	465b      	mov	r3, fp
 8007f5e:	4659      	mov	r1, fp
 8007f60:	f7f8 f98c 	bl	800027c <__adddf3>
 8007f64:	4632      	mov	r2, r6
 8007f66:	463b      	mov	r3, r7
 8007f68:	ec41 0b19 	vmov	d9, r0, r1
 8007f6c:	ec51 0b18 	vmov	r0, r1, d8
 8007f70:	f7f8 fc64 	bl	800083c <__aeabi_ddiv>
 8007f74:	4602      	mov	r2, r0
 8007f76:	460b      	mov	r3, r1
 8007f78:	ec51 0b19 	vmov	r0, r1, d9
 8007f7c:	f7f8 fb34 	bl	80005e8 <__aeabi_dmul>
 8007f80:	f04f 0800 	mov.w	r8, #0
 8007f84:	4606      	mov	r6, r0
 8007f86:	460f      	mov	r7, r1
 8007f88:	4642      	mov	r2, r8
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	4640      	mov	r0, r8
 8007f8e:	4659      	mov	r1, fp
 8007f90:	f7f8 fb2a 	bl	80005e8 <__aeabi_dmul>
 8007f94:	4602      	mov	r2, r0
 8007f96:	460b      	mov	r3, r1
 8007f98:	4620      	mov	r0, r4
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	f7f8 f96c 	bl	8000278 <__aeabi_dsub>
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	460d      	mov	r5, r1
 8007fa6:	465b      	mov	r3, fp
 8007fa8:	4650      	mov	r0, sl
 8007faa:	4659      	mov	r1, fp
 8007fac:	f7f8 f966 	bl	800027c <__adddf3>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	4629      	mov	r1, r5
 8007fb8:	f7f8 fc40 	bl	800083c <__aeabi_ddiv>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	f7f8 f95c 	bl	800027c <__adddf3>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	a113      	add	r1, pc, #76	; (adr r1, 8008018 <__ieee754_asin+0x418>)
 8007fca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fce:	f7f8 f953 	bl	8000278 <__aeabi_dsub>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	4630      	mov	r0, r6
 8007fd8:	4639      	mov	r1, r7
 8007fda:	f7f8 f94d 	bl	8000278 <__aeabi_dsub>
 8007fde:	4642      	mov	r2, r8
 8007fe0:	4604      	mov	r4, r0
 8007fe2:	460d      	mov	r5, r1
 8007fe4:	465b      	mov	r3, fp
 8007fe6:	4640      	mov	r0, r8
 8007fe8:	4659      	mov	r1, fp
 8007fea:	f7f8 f947 	bl	800027c <__adddf3>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	a10b      	add	r1, pc, #44	; (adr r1, 8008020 <__ieee754_asin+0x420>)
 8007ff4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ff8:	f7f8 f93e 	bl	8000278 <__aeabi_dsub>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	460b      	mov	r3, r1
 8008000:	4620      	mov	r0, r4
 8008002:	4629      	mov	r1, r5
 8008004:	f7f8 f938 	bl	8000278 <__aeabi_dsub>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	a104      	add	r1, pc, #16	; (adr r1, 8008020 <__ieee754_asin+0x420>)
 800800e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008012:	e6dd      	b.n	8007dd0 <__ieee754_asin+0x1d0>
 8008014:	f3af 8000 	nop.w
 8008018:	33145c07 	.word	0x33145c07
 800801c:	3c91a626 	.word	0x3c91a626
 8008020:	54442d18 	.word	0x54442d18
 8008024:	3fe921fb 	.word	0x3fe921fb

08008028 <__ieee754_rem_pio2>:
 8008028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800802c:	ed2d 8b02 	vpush	{d8}
 8008030:	ec55 4b10 	vmov	r4, r5, d0
 8008034:	4bca      	ldr	r3, [pc, #808]	; (8008360 <__ieee754_rem_pio2+0x338>)
 8008036:	b08b      	sub	sp, #44	; 0x2c
 8008038:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800803c:	4598      	cmp	r8, r3
 800803e:	4682      	mov	sl, r0
 8008040:	9502      	str	r5, [sp, #8]
 8008042:	dc08      	bgt.n	8008056 <__ieee754_rem_pio2+0x2e>
 8008044:	2200      	movs	r2, #0
 8008046:	2300      	movs	r3, #0
 8008048:	ed80 0b00 	vstr	d0, [r0]
 800804c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008050:	f04f 0b00 	mov.w	fp, #0
 8008054:	e028      	b.n	80080a8 <__ieee754_rem_pio2+0x80>
 8008056:	4bc3      	ldr	r3, [pc, #780]	; (8008364 <__ieee754_rem_pio2+0x33c>)
 8008058:	4598      	cmp	r8, r3
 800805a:	dc78      	bgt.n	800814e <__ieee754_rem_pio2+0x126>
 800805c:	9b02      	ldr	r3, [sp, #8]
 800805e:	4ec2      	ldr	r6, [pc, #776]	; (8008368 <__ieee754_rem_pio2+0x340>)
 8008060:	2b00      	cmp	r3, #0
 8008062:	ee10 0a10 	vmov	r0, s0
 8008066:	a3b0      	add	r3, pc, #704	; (adr r3, 8008328 <__ieee754_rem_pio2+0x300>)
 8008068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806c:	4629      	mov	r1, r5
 800806e:	dd39      	ble.n	80080e4 <__ieee754_rem_pio2+0xbc>
 8008070:	f7f8 f902 	bl	8000278 <__aeabi_dsub>
 8008074:	45b0      	cmp	r8, r6
 8008076:	4604      	mov	r4, r0
 8008078:	460d      	mov	r5, r1
 800807a:	d01b      	beq.n	80080b4 <__ieee754_rem_pio2+0x8c>
 800807c:	a3ac      	add	r3, pc, #688	; (adr r3, 8008330 <__ieee754_rem_pio2+0x308>)
 800807e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008082:	f7f8 f8f9 	bl	8000278 <__aeabi_dsub>
 8008086:	4602      	mov	r2, r0
 8008088:	460b      	mov	r3, r1
 800808a:	e9ca 2300 	strd	r2, r3, [sl]
 800808e:	4620      	mov	r0, r4
 8008090:	4629      	mov	r1, r5
 8008092:	f7f8 f8f1 	bl	8000278 <__aeabi_dsub>
 8008096:	a3a6      	add	r3, pc, #664	; (adr r3, 8008330 <__ieee754_rem_pio2+0x308>)
 8008098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809c:	f7f8 f8ec 	bl	8000278 <__aeabi_dsub>
 80080a0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80080a4:	f04f 0b01 	mov.w	fp, #1
 80080a8:	4658      	mov	r0, fp
 80080aa:	b00b      	add	sp, #44	; 0x2c
 80080ac:	ecbd 8b02 	vpop	{d8}
 80080b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b4:	a3a0      	add	r3, pc, #640	; (adr r3, 8008338 <__ieee754_rem_pio2+0x310>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 f8dd 	bl	8000278 <__aeabi_dsub>
 80080be:	a3a0      	add	r3, pc, #640	; (adr r3, 8008340 <__ieee754_rem_pio2+0x318>)
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	4604      	mov	r4, r0
 80080c6:	460d      	mov	r5, r1
 80080c8:	f7f8 f8d6 	bl	8000278 <__aeabi_dsub>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	e9ca 2300 	strd	r2, r3, [sl]
 80080d4:	4620      	mov	r0, r4
 80080d6:	4629      	mov	r1, r5
 80080d8:	f7f8 f8ce 	bl	8000278 <__aeabi_dsub>
 80080dc:	a398      	add	r3, pc, #608	; (adr r3, 8008340 <__ieee754_rem_pio2+0x318>)
 80080de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e2:	e7db      	b.n	800809c <__ieee754_rem_pio2+0x74>
 80080e4:	f7f8 f8ca 	bl	800027c <__adddf3>
 80080e8:	45b0      	cmp	r8, r6
 80080ea:	4604      	mov	r4, r0
 80080ec:	460d      	mov	r5, r1
 80080ee:	d016      	beq.n	800811e <__ieee754_rem_pio2+0xf6>
 80080f0:	a38f      	add	r3, pc, #572	; (adr r3, 8008330 <__ieee754_rem_pio2+0x308>)
 80080f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f6:	f7f8 f8c1 	bl	800027c <__adddf3>
 80080fa:	4602      	mov	r2, r0
 80080fc:	460b      	mov	r3, r1
 80080fe:	e9ca 2300 	strd	r2, r3, [sl]
 8008102:	4620      	mov	r0, r4
 8008104:	4629      	mov	r1, r5
 8008106:	f7f8 f8b7 	bl	8000278 <__aeabi_dsub>
 800810a:	a389      	add	r3, pc, #548	; (adr r3, 8008330 <__ieee754_rem_pio2+0x308>)
 800810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008110:	f7f8 f8b4 	bl	800027c <__adddf3>
 8008114:	f04f 3bff 	mov.w	fp, #4294967295
 8008118:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800811c:	e7c4      	b.n	80080a8 <__ieee754_rem_pio2+0x80>
 800811e:	a386      	add	r3, pc, #536	; (adr r3, 8008338 <__ieee754_rem_pio2+0x310>)
 8008120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008124:	f7f8 f8aa 	bl	800027c <__adddf3>
 8008128:	a385      	add	r3, pc, #532	; (adr r3, 8008340 <__ieee754_rem_pio2+0x318>)
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	4604      	mov	r4, r0
 8008130:	460d      	mov	r5, r1
 8008132:	f7f8 f8a3 	bl	800027c <__adddf3>
 8008136:	4602      	mov	r2, r0
 8008138:	460b      	mov	r3, r1
 800813a:	e9ca 2300 	strd	r2, r3, [sl]
 800813e:	4620      	mov	r0, r4
 8008140:	4629      	mov	r1, r5
 8008142:	f7f8 f899 	bl	8000278 <__aeabi_dsub>
 8008146:	a37e      	add	r3, pc, #504	; (adr r3, 8008340 <__ieee754_rem_pio2+0x318>)
 8008148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814c:	e7e0      	b.n	8008110 <__ieee754_rem_pio2+0xe8>
 800814e:	4b87      	ldr	r3, [pc, #540]	; (800836c <__ieee754_rem_pio2+0x344>)
 8008150:	4598      	cmp	r8, r3
 8008152:	f300 80d8 	bgt.w	8008306 <__ieee754_rem_pio2+0x2de>
 8008156:	f7ff fa85 	bl	8007664 <fabs>
 800815a:	ec55 4b10 	vmov	r4, r5, d0
 800815e:	ee10 0a10 	vmov	r0, s0
 8008162:	a379      	add	r3, pc, #484	; (adr r3, 8008348 <__ieee754_rem_pio2+0x320>)
 8008164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008168:	4629      	mov	r1, r5
 800816a:	f7f8 fa3d 	bl	80005e8 <__aeabi_dmul>
 800816e:	4b80      	ldr	r3, [pc, #512]	; (8008370 <__ieee754_rem_pio2+0x348>)
 8008170:	2200      	movs	r2, #0
 8008172:	f7f8 f883 	bl	800027c <__adddf3>
 8008176:	f7f8 fce7 	bl	8000b48 <__aeabi_d2iz>
 800817a:	4683      	mov	fp, r0
 800817c:	f7f8 f9ca 	bl	8000514 <__aeabi_i2d>
 8008180:	4602      	mov	r2, r0
 8008182:	460b      	mov	r3, r1
 8008184:	ec43 2b18 	vmov	d8, r2, r3
 8008188:	a367      	add	r3, pc, #412	; (adr r3, 8008328 <__ieee754_rem_pio2+0x300>)
 800818a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818e:	f7f8 fa2b 	bl	80005e8 <__aeabi_dmul>
 8008192:	4602      	mov	r2, r0
 8008194:	460b      	mov	r3, r1
 8008196:	4620      	mov	r0, r4
 8008198:	4629      	mov	r1, r5
 800819a:	f7f8 f86d 	bl	8000278 <__aeabi_dsub>
 800819e:	a364      	add	r3, pc, #400	; (adr r3, 8008330 <__ieee754_rem_pio2+0x308>)
 80081a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a4:	4606      	mov	r6, r0
 80081a6:	460f      	mov	r7, r1
 80081a8:	ec51 0b18 	vmov	r0, r1, d8
 80081ac:	f7f8 fa1c 	bl	80005e8 <__aeabi_dmul>
 80081b0:	f1bb 0f1f 	cmp.w	fp, #31
 80081b4:	4604      	mov	r4, r0
 80081b6:	460d      	mov	r5, r1
 80081b8:	dc0d      	bgt.n	80081d6 <__ieee754_rem_pio2+0x1ae>
 80081ba:	4b6e      	ldr	r3, [pc, #440]	; (8008374 <__ieee754_rem_pio2+0x34c>)
 80081bc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80081c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c4:	4543      	cmp	r3, r8
 80081c6:	d006      	beq.n	80081d6 <__ieee754_rem_pio2+0x1ae>
 80081c8:	4622      	mov	r2, r4
 80081ca:	462b      	mov	r3, r5
 80081cc:	4630      	mov	r0, r6
 80081ce:	4639      	mov	r1, r7
 80081d0:	f7f8 f852 	bl	8000278 <__aeabi_dsub>
 80081d4:	e00e      	b.n	80081f4 <__ieee754_rem_pio2+0x1cc>
 80081d6:	462b      	mov	r3, r5
 80081d8:	4622      	mov	r2, r4
 80081da:	4630      	mov	r0, r6
 80081dc:	4639      	mov	r1, r7
 80081de:	f7f8 f84b 	bl	8000278 <__aeabi_dsub>
 80081e2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80081e6:	9303      	str	r3, [sp, #12]
 80081e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80081ec:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80081f0:	2b10      	cmp	r3, #16
 80081f2:	dc02      	bgt.n	80081fa <__ieee754_rem_pio2+0x1d2>
 80081f4:	e9ca 0100 	strd	r0, r1, [sl]
 80081f8:	e039      	b.n	800826e <__ieee754_rem_pio2+0x246>
 80081fa:	a34f      	add	r3, pc, #316	; (adr r3, 8008338 <__ieee754_rem_pio2+0x310>)
 80081fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008200:	ec51 0b18 	vmov	r0, r1, d8
 8008204:	f7f8 f9f0 	bl	80005e8 <__aeabi_dmul>
 8008208:	4604      	mov	r4, r0
 800820a:	460d      	mov	r5, r1
 800820c:	4602      	mov	r2, r0
 800820e:	460b      	mov	r3, r1
 8008210:	4630      	mov	r0, r6
 8008212:	4639      	mov	r1, r7
 8008214:	f7f8 f830 	bl	8000278 <__aeabi_dsub>
 8008218:	4602      	mov	r2, r0
 800821a:	460b      	mov	r3, r1
 800821c:	4680      	mov	r8, r0
 800821e:	4689      	mov	r9, r1
 8008220:	4630      	mov	r0, r6
 8008222:	4639      	mov	r1, r7
 8008224:	f7f8 f828 	bl	8000278 <__aeabi_dsub>
 8008228:	4622      	mov	r2, r4
 800822a:	462b      	mov	r3, r5
 800822c:	f7f8 f824 	bl	8000278 <__aeabi_dsub>
 8008230:	a343      	add	r3, pc, #268	; (adr r3, 8008340 <__ieee754_rem_pio2+0x318>)
 8008232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008236:	4604      	mov	r4, r0
 8008238:	460d      	mov	r5, r1
 800823a:	ec51 0b18 	vmov	r0, r1, d8
 800823e:	f7f8 f9d3 	bl	80005e8 <__aeabi_dmul>
 8008242:	4622      	mov	r2, r4
 8008244:	462b      	mov	r3, r5
 8008246:	f7f8 f817 	bl	8000278 <__aeabi_dsub>
 800824a:	4602      	mov	r2, r0
 800824c:	460b      	mov	r3, r1
 800824e:	4604      	mov	r4, r0
 8008250:	460d      	mov	r5, r1
 8008252:	4640      	mov	r0, r8
 8008254:	4649      	mov	r1, r9
 8008256:	f7f8 f80f 	bl	8000278 <__aeabi_dsub>
 800825a:	9a03      	ldr	r2, [sp, #12]
 800825c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	2b31      	cmp	r3, #49	; 0x31
 8008264:	dc24      	bgt.n	80082b0 <__ieee754_rem_pio2+0x288>
 8008266:	e9ca 0100 	strd	r0, r1, [sl]
 800826a:	4646      	mov	r6, r8
 800826c:	464f      	mov	r7, r9
 800826e:	e9da 8900 	ldrd	r8, r9, [sl]
 8008272:	4630      	mov	r0, r6
 8008274:	4642      	mov	r2, r8
 8008276:	464b      	mov	r3, r9
 8008278:	4639      	mov	r1, r7
 800827a:	f7f7 fffd 	bl	8000278 <__aeabi_dsub>
 800827e:	462b      	mov	r3, r5
 8008280:	4622      	mov	r2, r4
 8008282:	f7f7 fff9 	bl	8000278 <__aeabi_dsub>
 8008286:	9b02      	ldr	r3, [sp, #8]
 8008288:	2b00      	cmp	r3, #0
 800828a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800828e:	f6bf af0b 	bge.w	80080a8 <__ieee754_rem_pio2+0x80>
 8008292:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008296:	f8ca 3004 	str.w	r3, [sl, #4]
 800829a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800829e:	f8ca 8000 	str.w	r8, [sl]
 80082a2:	f8ca 0008 	str.w	r0, [sl, #8]
 80082a6:	f8ca 300c 	str.w	r3, [sl, #12]
 80082aa:	f1cb 0b00 	rsb	fp, fp, #0
 80082ae:	e6fb      	b.n	80080a8 <__ieee754_rem_pio2+0x80>
 80082b0:	a327      	add	r3, pc, #156	; (adr r3, 8008350 <__ieee754_rem_pio2+0x328>)
 80082b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b6:	ec51 0b18 	vmov	r0, r1, d8
 80082ba:	f7f8 f995 	bl	80005e8 <__aeabi_dmul>
 80082be:	4604      	mov	r4, r0
 80082c0:	460d      	mov	r5, r1
 80082c2:	4602      	mov	r2, r0
 80082c4:	460b      	mov	r3, r1
 80082c6:	4640      	mov	r0, r8
 80082c8:	4649      	mov	r1, r9
 80082ca:	f7f7 ffd5 	bl	8000278 <__aeabi_dsub>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	4606      	mov	r6, r0
 80082d4:	460f      	mov	r7, r1
 80082d6:	4640      	mov	r0, r8
 80082d8:	4649      	mov	r1, r9
 80082da:	f7f7 ffcd 	bl	8000278 <__aeabi_dsub>
 80082de:	4622      	mov	r2, r4
 80082e0:	462b      	mov	r3, r5
 80082e2:	f7f7 ffc9 	bl	8000278 <__aeabi_dsub>
 80082e6:	a31c      	add	r3, pc, #112	; (adr r3, 8008358 <__ieee754_rem_pio2+0x330>)
 80082e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ec:	4604      	mov	r4, r0
 80082ee:	460d      	mov	r5, r1
 80082f0:	ec51 0b18 	vmov	r0, r1, d8
 80082f4:	f7f8 f978 	bl	80005e8 <__aeabi_dmul>
 80082f8:	4622      	mov	r2, r4
 80082fa:	462b      	mov	r3, r5
 80082fc:	f7f7 ffbc 	bl	8000278 <__aeabi_dsub>
 8008300:	4604      	mov	r4, r0
 8008302:	460d      	mov	r5, r1
 8008304:	e760      	b.n	80081c8 <__ieee754_rem_pio2+0x1a0>
 8008306:	4b1c      	ldr	r3, [pc, #112]	; (8008378 <__ieee754_rem_pio2+0x350>)
 8008308:	4598      	cmp	r8, r3
 800830a:	dd37      	ble.n	800837c <__ieee754_rem_pio2+0x354>
 800830c:	ee10 2a10 	vmov	r2, s0
 8008310:	462b      	mov	r3, r5
 8008312:	4620      	mov	r0, r4
 8008314:	4629      	mov	r1, r5
 8008316:	f7f7 ffaf 	bl	8000278 <__aeabi_dsub>
 800831a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800831e:	e9ca 0100 	strd	r0, r1, [sl]
 8008322:	e695      	b.n	8008050 <__ieee754_rem_pio2+0x28>
 8008324:	f3af 8000 	nop.w
 8008328:	54400000 	.word	0x54400000
 800832c:	3ff921fb 	.word	0x3ff921fb
 8008330:	1a626331 	.word	0x1a626331
 8008334:	3dd0b461 	.word	0x3dd0b461
 8008338:	1a600000 	.word	0x1a600000
 800833c:	3dd0b461 	.word	0x3dd0b461
 8008340:	2e037073 	.word	0x2e037073
 8008344:	3ba3198a 	.word	0x3ba3198a
 8008348:	6dc9c883 	.word	0x6dc9c883
 800834c:	3fe45f30 	.word	0x3fe45f30
 8008350:	2e000000 	.word	0x2e000000
 8008354:	3ba3198a 	.word	0x3ba3198a
 8008358:	252049c1 	.word	0x252049c1
 800835c:	397b839a 	.word	0x397b839a
 8008360:	3fe921fb 	.word	0x3fe921fb
 8008364:	4002d97b 	.word	0x4002d97b
 8008368:	3ff921fb 	.word	0x3ff921fb
 800836c:	413921fb 	.word	0x413921fb
 8008370:	3fe00000 	.word	0x3fe00000
 8008374:	0800b980 	.word	0x0800b980
 8008378:	7fefffff 	.word	0x7fefffff
 800837c:	ea4f 5628 	mov.w	r6, r8, asr #20
 8008380:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8008384:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8008388:	4620      	mov	r0, r4
 800838a:	460d      	mov	r5, r1
 800838c:	f7f8 fbdc 	bl	8000b48 <__aeabi_d2iz>
 8008390:	f7f8 f8c0 	bl	8000514 <__aeabi_i2d>
 8008394:	4602      	mov	r2, r0
 8008396:	460b      	mov	r3, r1
 8008398:	4620      	mov	r0, r4
 800839a:	4629      	mov	r1, r5
 800839c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083a0:	f7f7 ff6a 	bl	8000278 <__aeabi_dsub>
 80083a4:	4b21      	ldr	r3, [pc, #132]	; (800842c <__ieee754_rem_pio2+0x404>)
 80083a6:	2200      	movs	r2, #0
 80083a8:	f7f8 f91e 	bl	80005e8 <__aeabi_dmul>
 80083ac:	460d      	mov	r5, r1
 80083ae:	4604      	mov	r4, r0
 80083b0:	f7f8 fbca 	bl	8000b48 <__aeabi_d2iz>
 80083b4:	f7f8 f8ae 	bl	8000514 <__aeabi_i2d>
 80083b8:	4602      	mov	r2, r0
 80083ba:	460b      	mov	r3, r1
 80083bc:	4620      	mov	r0, r4
 80083be:	4629      	mov	r1, r5
 80083c0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80083c4:	f7f7 ff58 	bl	8000278 <__aeabi_dsub>
 80083c8:	4b18      	ldr	r3, [pc, #96]	; (800842c <__ieee754_rem_pio2+0x404>)
 80083ca:	2200      	movs	r2, #0
 80083cc:	f7f8 f90c 	bl	80005e8 <__aeabi_dmul>
 80083d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80083d4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 80083d8:	2703      	movs	r7, #3
 80083da:	2400      	movs	r4, #0
 80083dc:	2500      	movs	r5, #0
 80083de:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 80083e2:	4622      	mov	r2, r4
 80083e4:	462b      	mov	r3, r5
 80083e6:	46b9      	mov	r9, r7
 80083e8:	3f01      	subs	r7, #1
 80083ea:	f7f8 fb65 	bl	8000ab8 <__aeabi_dcmpeq>
 80083ee:	2800      	cmp	r0, #0
 80083f0:	d1f5      	bne.n	80083de <__ieee754_rem_pio2+0x3b6>
 80083f2:	4b0f      	ldr	r3, [pc, #60]	; (8008430 <__ieee754_rem_pio2+0x408>)
 80083f4:	9301      	str	r3, [sp, #4]
 80083f6:	2302      	movs	r3, #2
 80083f8:	9300      	str	r3, [sp, #0]
 80083fa:	4632      	mov	r2, r6
 80083fc:	464b      	mov	r3, r9
 80083fe:	4651      	mov	r1, sl
 8008400:	a804      	add	r0, sp, #16
 8008402:	f000 f819 	bl	8008438 <__kernel_rem_pio2>
 8008406:	9b02      	ldr	r3, [sp, #8]
 8008408:	2b00      	cmp	r3, #0
 800840a:	4683      	mov	fp, r0
 800840c:	f6bf ae4c 	bge.w	80080a8 <__ieee754_rem_pio2+0x80>
 8008410:	e9da 2100 	ldrd	r2, r1, [sl]
 8008414:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008418:	e9ca 2300 	strd	r2, r3, [sl]
 800841c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8008420:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008424:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8008428:	e73f      	b.n	80082aa <__ieee754_rem_pio2+0x282>
 800842a:	bf00      	nop
 800842c:	41700000 	.word	0x41700000
 8008430:	0800ba00 	.word	0x0800ba00
 8008434:	00000000 	.word	0x00000000

08008438 <__kernel_rem_pio2>:
 8008438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800843c:	ed2d 8b02 	vpush	{d8}
 8008440:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008444:	f112 0f14 	cmn.w	r2, #20
 8008448:	9306      	str	r3, [sp, #24]
 800844a:	9104      	str	r1, [sp, #16]
 800844c:	4bc2      	ldr	r3, [pc, #776]	; (8008758 <__kernel_rem_pio2+0x320>)
 800844e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8008450:	9009      	str	r0, [sp, #36]	; 0x24
 8008452:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008456:	9300      	str	r3, [sp, #0]
 8008458:	9b06      	ldr	r3, [sp, #24]
 800845a:	f103 33ff 	add.w	r3, r3, #4294967295
 800845e:	bfa8      	it	ge
 8008460:	1ed4      	subge	r4, r2, #3
 8008462:	9305      	str	r3, [sp, #20]
 8008464:	bfb2      	itee	lt
 8008466:	2400      	movlt	r4, #0
 8008468:	2318      	movge	r3, #24
 800846a:	fb94 f4f3 	sdivge	r4, r4, r3
 800846e:	f06f 0317 	mvn.w	r3, #23
 8008472:	fb04 3303 	mla	r3, r4, r3, r3
 8008476:	eb03 0a02 	add.w	sl, r3, r2
 800847a:	9b00      	ldr	r3, [sp, #0]
 800847c:	9a05      	ldr	r2, [sp, #20]
 800847e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8008748 <__kernel_rem_pio2+0x310>
 8008482:	eb03 0802 	add.w	r8, r3, r2
 8008486:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008488:	1aa7      	subs	r7, r4, r2
 800848a:	ae20      	add	r6, sp, #128	; 0x80
 800848c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008490:	2500      	movs	r5, #0
 8008492:	4545      	cmp	r5, r8
 8008494:	dd13      	ble.n	80084be <__kernel_rem_pio2+0x86>
 8008496:	9b06      	ldr	r3, [sp, #24]
 8008498:	aa20      	add	r2, sp, #128	; 0x80
 800849a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800849e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80084a2:	f04f 0800 	mov.w	r8, #0
 80084a6:	9b00      	ldr	r3, [sp, #0]
 80084a8:	4598      	cmp	r8, r3
 80084aa:	dc31      	bgt.n	8008510 <__kernel_rem_pio2+0xd8>
 80084ac:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8008748 <__kernel_rem_pio2+0x310>
 80084b0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80084b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80084b8:	462f      	mov	r7, r5
 80084ba:	2600      	movs	r6, #0
 80084bc:	e01b      	b.n	80084f6 <__kernel_rem_pio2+0xbe>
 80084be:	42ef      	cmn	r7, r5
 80084c0:	d407      	bmi.n	80084d2 <__kernel_rem_pio2+0x9a>
 80084c2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80084c6:	f7f8 f825 	bl	8000514 <__aeabi_i2d>
 80084ca:	e8e6 0102 	strd	r0, r1, [r6], #8
 80084ce:	3501      	adds	r5, #1
 80084d0:	e7df      	b.n	8008492 <__kernel_rem_pio2+0x5a>
 80084d2:	ec51 0b18 	vmov	r0, r1, d8
 80084d6:	e7f8      	b.n	80084ca <__kernel_rem_pio2+0x92>
 80084d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084dc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80084e0:	f7f8 f882 	bl	80005e8 <__aeabi_dmul>
 80084e4:	4602      	mov	r2, r0
 80084e6:	460b      	mov	r3, r1
 80084e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084ec:	f7f7 fec6 	bl	800027c <__adddf3>
 80084f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084f4:	3601      	adds	r6, #1
 80084f6:	9b05      	ldr	r3, [sp, #20]
 80084f8:	429e      	cmp	r6, r3
 80084fa:	f1a7 0708 	sub.w	r7, r7, #8
 80084fe:	ddeb      	ble.n	80084d8 <__kernel_rem_pio2+0xa0>
 8008500:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008504:	f108 0801 	add.w	r8, r8, #1
 8008508:	ecab 7b02 	vstmia	fp!, {d7}
 800850c:	3508      	adds	r5, #8
 800850e:	e7ca      	b.n	80084a6 <__kernel_rem_pio2+0x6e>
 8008510:	9b00      	ldr	r3, [sp, #0]
 8008512:	aa0c      	add	r2, sp, #48	; 0x30
 8008514:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008518:	930b      	str	r3, [sp, #44]	; 0x2c
 800851a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800851c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008520:	9c00      	ldr	r4, [sp, #0]
 8008522:	930a      	str	r3, [sp, #40]	; 0x28
 8008524:	00e3      	lsls	r3, r4, #3
 8008526:	9308      	str	r3, [sp, #32]
 8008528:	ab98      	add	r3, sp, #608	; 0x260
 800852a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800852e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008532:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8008536:	ab70      	add	r3, sp, #448	; 0x1c0
 8008538:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800853c:	46c3      	mov	fp, r8
 800853e:	46a1      	mov	r9, r4
 8008540:	f1b9 0f00 	cmp.w	r9, #0
 8008544:	f1a5 0508 	sub.w	r5, r5, #8
 8008548:	dc77      	bgt.n	800863a <__kernel_rem_pio2+0x202>
 800854a:	ec47 6b10 	vmov	d0, r6, r7
 800854e:	4650      	mov	r0, sl
 8008550:	f000 fac2 	bl	8008ad8 <scalbn>
 8008554:	ec57 6b10 	vmov	r6, r7, d0
 8008558:	2200      	movs	r2, #0
 800855a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800855e:	ee10 0a10 	vmov	r0, s0
 8008562:	4639      	mov	r1, r7
 8008564:	f7f8 f840 	bl	80005e8 <__aeabi_dmul>
 8008568:	ec41 0b10 	vmov	d0, r0, r1
 800856c:	f000 fb34 	bl	8008bd8 <floor>
 8008570:	4b7a      	ldr	r3, [pc, #488]	; (800875c <__kernel_rem_pio2+0x324>)
 8008572:	ec51 0b10 	vmov	r0, r1, d0
 8008576:	2200      	movs	r2, #0
 8008578:	f7f8 f836 	bl	80005e8 <__aeabi_dmul>
 800857c:	4602      	mov	r2, r0
 800857e:	460b      	mov	r3, r1
 8008580:	4630      	mov	r0, r6
 8008582:	4639      	mov	r1, r7
 8008584:	f7f7 fe78 	bl	8000278 <__aeabi_dsub>
 8008588:	460f      	mov	r7, r1
 800858a:	4606      	mov	r6, r0
 800858c:	f7f8 fadc 	bl	8000b48 <__aeabi_d2iz>
 8008590:	9002      	str	r0, [sp, #8]
 8008592:	f7f7 ffbf 	bl	8000514 <__aeabi_i2d>
 8008596:	4602      	mov	r2, r0
 8008598:	460b      	mov	r3, r1
 800859a:	4630      	mov	r0, r6
 800859c:	4639      	mov	r1, r7
 800859e:	f7f7 fe6b 	bl	8000278 <__aeabi_dsub>
 80085a2:	f1ba 0f00 	cmp.w	sl, #0
 80085a6:	4606      	mov	r6, r0
 80085a8:	460f      	mov	r7, r1
 80085aa:	dd6d      	ble.n	8008688 <__kernel_rem_pio2+0x250>
 80085ac:	1e61      	subs	r1, r4, #1
 80085ae:	ab0c      	add	r3, sp, #48	; 0x30
 80085b0:	9d02      	ldr	r5, [sp, #8]
 80085b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085b6:	f1ca 0018 	rsb	r0, sl, #24
 80085ba:	fa43 f200 	asr.w	r2, r3, r0
 80085be:	4415      	add	r5, r2
 80085c0:	4082      	lsls	r2, r0
 80085c2:	1a9b      	subs	r3, r3, r2
 80085c4:	aa0c      	add	r2, sp, #48	; 0x30
 80085c6:	9502      	str	r5, [sp, #8]
 80085c8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80085cc:	f1ca 0217 	rsb	r2, sl, #23
 80085d0:	fa43 fb02 	asr.w	fp, r3, r2
 80085d4:	f1bb 0f00 	cmp.w	fp, #0
 80085d8:	dd65      	ble.n	80086a6 <__kernel_rem_pio2+0x26e>
 80085da:	9b02      	ldr	r3, [sp, #8]
 80085dc:	2200      	movs	r2, #0
 80085de:	3301      	adds	r3, #1
 80085e0:	9302      	str	r3, [sp, #8]
 80085e2:	4615      	mov	r5, r2
 80085e4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80085e8:	4294      	cmp	r4, r2
 80085ea:	f300 809f 	bgt.w	800872c <__kernel_rem_pio2+0x2f4>
 80085ee:	f1ba 0f00 	cmp.w	sl, #0
 80085f2:	dd07      	ble.n	8008604 <__kernel_rem_pio2+0x1cc>
 80085f4:	f1ba 0f01 	cmp.w	sl, #1
 80085f8:	f000 80c1 	beq.w	800877e <__kernel_rem_pio2+0x346>
 80085fc:	f1ba 0f02 	cmp.w	sl, #2
 8008600:	f000 80c7 	beq.w	8008792 <__kernel_rem_pio2+0x35a>
 8008604:	f1bb 0f02 	cmp.w	fp, #2
 8008608:	d14d      	bne.n	80086a6 <__kernel_rem_pio2+0x26e>
 800860a:	4632      	mov	r2, r6
 800860c:	463b      	mov	r3, r7
 800860e:	4954      	ldr	r1, [pc, #336]	; (8008760 <__kernel_rem_pio2+0x328>)
 8008610:	2000      	movs	r0, #0
 8008612:	f7f7 fe31 	bl	8000278 <__aeabi_dsub>
 8008616:	4606      	mov	r6, r0
 8008618:	460f      	mov	r7, r1
 800861a:	2d00      	cmp	r5, #0
 800861c:	d043      	beq.n	80086a6 <__kernel_rem_pio2+0x26e>
 800861e:	4650      	mov	r0, sl
 8008620:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8008750 <__kernel_rem_pio2+0x318>
 8008624:	f000 fa58 	bl	8008ad8 <scalbn>
 8008628:	4630      	mov	r0, r6
 800862a:	4639      	mov	r1, r7
 800862c:	ec53 2b10 	vmov	r2, r3, d0
 8008630:	f7f7 fe22 	bl	8000278 <__aeabi_dsub>
 8008634:	4606      	mov	r6, r0
 8008636:	460f      	mov	r7, r1
 8008638:	e035      	b.n	80086a6 <__kernel_rem_pio2+0x26e>
 800863a:	4b4a      	ldr	r3, [pc, #296]	; (8008764 <__kernel_rem_pio2+0x32c>)
 800863c:	2200      	movs	r2, #0
 800863e:	4630      	mov	r0, r6
 8008640:	4639      	mov	r1, r7
 8008642:	f7f7 ffd1 	bl	80005e8 <__aeabi_dmul>
 8008646:	f7f8 fa7f 	bl	8000b48 <__aeabi_d2iz>
 800864a:	f7f7 ff63 	bl	8000514 <__aeabi_i2d>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	ec43 2b18 	vmov	d8, r2, r3
 8008656:	4b44      	ldr	r3, [pc, #272]	; (8008768 <__kernel_rem_pio2+0x330>)
 8008658:	2200      	movs	r2, #0
 800865a:	f7f7 ffc5 	bl	80005e8 <__aeabi_dmul>
 800865e:	4602      	mov	r2, r0
 8008660:	460b      	mov	r3, r1
 8008662:	4630      	mov	r0, r6
 8008664:	4639      	mov	r1, r7
 8008666:	f7f7 fe07 	bl	8000278 <__aeabi_dsub>
 800866a:	f7f8 fa6d 	bl	8000b48 <__aeabi_d2iz>
 800866e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008672:	f84b 0b04 	str.w	r0, [fp], #4
 8008676:	ec51 0b18 	vmov	r0, r1, d8
 800867a:	f7f7 fdff 	bl	800027c <__adddf3>
 800867e:	f109 39ff 	add.w	r9, r9, #4294967295
 8008682:	4606      	mov	r6, r0
 8008684:	460f      	mov	r7, r1
 8008686:	e75b      	b.n	8008540 <__kernel_rem_pio2+0x108>
 8008688:	d106      	bne.n	8008698 <__kernel_rem_pio2+0x260>
 800868a:	1e63      	subs	r3, r4, #1
 800868c:	aa0c      	add	r2, sp, #48	; 0x30
 800868e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008692:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8008696:	e79d      	b.n	80085d4 <__kernel_rem_pio2+0x19c>
 8008698:	4b34      	ldr	r3, [pc, #208]	; (800876c <__kernel_rem_pio2+0x334>)
 800869a:	2200      	movs	r2, #0
 800869c:	f7f8 fa2a 	bl	8000af4 <__aeabi_dcmpge>
 80086a0:	2800      	cmp	r0, #0
 80086a2:	d140      	bne.n	8008726 <__kernel_rem_pio2+0x2ee>
 80086a4:	4683      	mov	fp, r0
 80086a6:	2200      	movs	r2, #0
 80086a8:	2300      	movs	r3, #0
 80086aa:	4630      	mov	r0, r6
 80086ac:	4639      	mov	r1, r7
 80086ae:	f7f8 fa03 	bl	8000ab8 <__aeabi_dcmpeq>
 80086b2:	2800      	cmp	r0, #0
 80086b4:	f000 80c1 	beq.w	800883a <__kernel_rem_pio2+0x402>
 80086b8:	1e65      	subs	r5, r4, #1
 80086ba:	462b      	mov	r3, r5
 80086bc:	2200      	movs	r2, #0
 80086be:	9900      	ldr	r1, [sp, #0]
 80086c0:	428b      	cmp	r3, r1
 80086c2:	da6d      	bge.n	80087a0 <__kernel_rem_pio2+0x368>
 80086c4:	2a00      	cmp	r2, #0
 80086c6:	f000 808a 	beq.w	80087de <__kernel_rem_pio2+0x3a6>
 80086ca:	ab0c      	add	r3, sp, #48	; 0x30
 80086cc:	f1aa 0a18 	sub.w	sl, sl, #24
 80086d0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 80ae 	beq.w	8008836 <__kernel_rem_pio2+0x3fe>
 80086da:	4650      	mov	r0, sl
 80086dc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8008750 <__kernel_rem_pio2+0x318>
 80086e0:	f000 f9fa 	bl	8008ad8 <scalbn>
 80086e4:	1c6b      	adds	r3, r5, #1
 80086e6:	00da      	lsls	r2, r3, #3
 80086e8:	9205      	str	r2, [sp, #20]
 80086ea:	ec57 6b10 	vmov	r6, r7, d0
 80086ee:	aa70      	add	r2, sp, #448	; 0x1c0
 80086f0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8008764 <__kernel_rem_pio2+0x32c>
 80086f4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 80086f8:	462c      	mov	r4, r5
 80086fa:	f04f 0800 	mov.w	r8, #0
 80086fe:	2c00      	cmp	r4, #0
 8008700:	f280 80d4 	bge.w	80088ac <__kernel_rem_pio2+0x474>
 8008704:	462c      	mov	r4, r5
 8008706:	2c00      	cmp	r4, #0
 8008708:	f2c0 8102 	blt.w	8008910 <__kernel_rem_pio2+0x4d8>
 800870c:	4b18      	ldr	r3, [pc, #96]	; (8008770 <__kernel_rem_pio2+0x338>)
 800870e:	461e      	mov	r6, r3
 8008710:	ab70      	add	r3, sp, #448	; 0x1c0
 8008712:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8008716:	1b2b      	subs	r3, r5, r4
 8008718:	f04f 0900 	mov.w	r9, #0
 800871c:	f04f 0a00 	mov.w	sl, #0
 8008720:	2700      	movs	r7, #0
 8008722:	9306      	str	r3, [sp, #24]
 8008724:	e0e6      	b.n	80088f4 <__kernel_rem_pio2+0x4bc>
 8008726:	f04f 0b02 	mov.w	fp, #2
 800872a:	e756      	b.n	80085da <__kernel_rem_pio2+0x1a2>
 800872c:	f8d8 3000 	ldr.w	r3, [r8]
 8008730:	bb05      	cbnz	r5, 8008774 <__kernel_rem_pio2+0x33c>
 8008732:	b123      	cbz	r3, 800873e <__kernel_rem_pio2+0x306>
 8008734:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008738:	f8c8 3000 	str.w	r3, [r8]
 800873c:	2301      	movs	r3, #1
 800873e:	3201      	adds	r2, #1
 8008740:	f108 0804 	add.w	r8, r8, #4
 8008744:	461d      	mov	r5, r3
 8008746:	e74f      	b.n	80085e8 <__kernel_rem_pio2+0x1b0>
	...
 8008754:	3ff00000 	.word	0x3ff00000
 8008758:	0800bb48 	.word	0x0800bb48
 800875c:	40200000 	.word	0x40200000
 8008760:	3ff00000 	.word	0x3ff00000
 8008764:	3e700000 	.word	0x3e700000
 8008768:	41700000 	.word	0x41700000
 800876c:	3fe00000 	.word	0x3fe00000
 8008770:	0800bb08 	.word	0x0800bb08
 8008774:	1acb      	subs	r3, r1, r3
 8008776:	f8c8 3000 	str.w	r3, [r8]
 800877a:	462b      	mov	r3, r5
 800877c:	e7df      	b.n	800873e <__kernel_rem_pio2+0x306>
 800877e:	1e62      	subs	r2, r4, #1
 8008780:	ab0c      	add	r3, sp, #48	; 0x30
 8008782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008786:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800878a:	a90c      	add	r1, sp, #48	; 0x30
 800878c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008790:	e738      	b.n	8008604 <__kernel_rem_pio2+0x1cc>
 8008792:	1e62      	subs	r2, r4, #1
 8008794:	ab0c      	add	r3, sp, #48	; 0x30
 8008796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800879a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800879e:	e7f4      	b.n	800878a <__kernel_rem_pio2+0x352>
 80087a0:	a90c      	add	r1, sp, #48	; 0x30
 80087a2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80087a6:	3b01      	subs	r3, #1
 80087a8:	430a      	orrs	r2, r1
 80087aa:	e788      	b.n	80086be <__kernel_rem_pio2+0x286>
 80087ac:	3301      	adds	r3, #1
 80087ae:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80087b2:	2900      	cmp	r1, #0
 80087b4:	d0fa      	beq.n	80087ac <__kernel_rem_pio2+0x374>
 80087b6:	9a08      	ldr	r2, [sp, #32]
 80087b8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 80087bc:	446a      	add	r2, sp
 80087be:	3a98      	subs	r2, #152	; 0x98
 80087c0:	9208      	str	r2, [sp, #32]
 80087c2:	9a06      	ldr	r2, [sp, #24]
 80087c4:	a920      	add	r1, sp, #128	; 0x80
 80087c6:	18a2      	adds	r2, r4, r2
 80087c8:	18e3      	adds	r3, r4, r3
 80087ca:	f104 0801 	add.w	r8, r4, #1
 80087ce:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80087d2:	9302      	str	r3, [sp, #8]
 80087d4:	9b02      	ldr	r3, [sp, #8]
 80087d6:	4543      	cmp	r3, r8
 80087d8:	da04      	bge.n	80087e4 <__kernel_rem_pio2+0x3ac>
 80087da:	461c      	mov	r4, r3
 80087dc:	e6a2      	b.n	8008524 <__kernel_rem_pio2+0xec>
 80087de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087e0:	2301      	movs	r3, #1
 80087e2:	e7e4      	b.n	80087ae <__kernel_rem_pio2+0x376>
 80087e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80087ea:	f7f7 fe93 	bl	8000514 <__aeabi_i2d>
 80087ee:	e8e5 0102 	strd	r0, r1, [r5], #8
 80087f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087f4:	46ab      	mov	fp, r5
 80087f6:	461c      	mov	r4, r3
 80087f8:	f04f 0900 	mov.w	r9, #0
 80087fc:	2600      	movs	r6, #0
 80087fe:	2700      	movs	r7, #0
 8008800:	9b05      	ldr	r3, [sp, #20]
 8008802:	4599      	cmp	r9, r3
 8008804:	dd06      	ble.n	8008814 <__kernel_rem_pio2+0x3dc>
 8008806:	9b08      	ldr	r3, [sp, #32]
 8008808:	e8e3 6702 	strd	r6, r7, [r3], #8
 800880c:	f108 0801 	add.w	r8, r8, #1
 8008810:	9308      	str	r3, [sp, #32]
 8008812:	e7df      	b.n	80087d4 <__kernel_rem_pio2+0x39c>
 8008814:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008818:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800881c:	f7f7 fee4 	bl	80005e8 <__aeabi_dmul>
 8008820:	4602      	mov	r2, r0
 8008822:	460b      	mov	r3, r1
 8008824:	4630      	mov	r0, r6
 8008826:	4639      	mov	r1, r7
 8008828:	f7f7 fd28 	bl	800027c <__adddf3>
 800882c:	f109 0901 	add.w	r9, r9, #1
 8008830:	4606      	mov	r6, r0
 8008832:	460f      	mov	r7, r1
 8008834:	e7e4      	b.n	8008800 <__kernel_rem_pio2+0x3c8>
 8008836:	3d01      	subs	r5, #1
 8008838:	e747      	b.n	80086ca <__kernel_rem_pio2+0x292>
 800883a:	ec47 6b10 	vmov	d0, r6, r7
 800883e:	f1ca 0000 	rsb	r0, sl, #0
 8008842:	f000 f949 	bl	8008ad8 <scalbn>
 8008846:	ec57 6b10 	vmov	r6, r7, d0
 800884a:	4ba0      	ldr	r3, [pc, #640]	; (8008acc <__kernel_rem_pio2+0x694>)
 800884c:	ee10 0a10 	vmov	r0, s0
 8008850:	2200      	movs	r2, #0
 8008852:	4639      	mov	r1, r7
 8008854:	f7f8 f94e 	bl	8000af4 <__aeabi_dcmpge>
 8008858:	b1f8      	cbz	r0, 800889a <__kernel_rem_pio2+0x462>
 800885a:	4b9d      	ldr	r3, [pc, #628]	; (8008ad0 <__kernel_rem_pio2+0x698>)
 800885c:	2200      	movs	r2, #0
 800885e:	4630      	mov	r0, r6
 8008860:	4639      	mov	r1, r7
 8008862:	f7f7 fec1 	bl	80005e8 <__aeabi_dmul>
 8008866:	f7f8 f96f 	bl	8000b48 <__aeabi_d2iz>
 800886a:	4680      	mov	r8, r0
 800886c:	f7f7 fe52 	bl	8000514 <__aeabi_i2d>
 8008870:	4b96      	ldr	r3, [pc, #600]	; (8008acc <__kernel_rem_pio2+0x694>)
 8008872:	2200      	movs	r2, #0
 8008874:	f7f7 feb8 	bl	80005e8 <__aeabi_dmul>
 8008878:	460b      	mov	r3, r1
 800887a:	4602      	mov	r2, r0
 800887c:	4639      	mov	r1, r7
 800887e:	4630      	mov	r0, r6
 8008880:	f7f7 fcfa 	bl	8000278 <__aeabi_dsub>
 8008884:	f7f8 f960 	bl	8000b48 <__aeabi_d2iz>
 8008888:	1c65      	adds	r5, r4, #1
 800888a:	ab0c      	add	r3, sp, #48	; 0x30
 800888c:	f10a 0a18 	add.w	sl, sl, #24
 8008890:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008894:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8008898:	e71f      	b.n	80086da <__kernel_rem_pio2+0x2a2>
 800889a:	4630      	mov	r0, r6
 800889c:	4639      	mov	r1, r7
 800889e:	f7f8 f953 	bl	8000b48 <__aeabi_d2iz>
 80088a2:	ab0c      	add	r3, sp, #48	; 0x30
 80088a4:	4625      	mov	r5, r4
 80088a6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80088aa:	e716      	b.n	80086da <__kernel_rem_pio2+0x2a2>
 80088ac:	ab0c      	add	r3, sp, #48	; 0x30
 80088ae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80088b2:	f7f7 fe2f 	bl	8000514 <__aeabi_i2d>
 80088b6:	4632      	mov	r2, r6
 80088b8:	463b      	mov	r3, r7
 80088ba:	f7f7 fe95 	bl	80005e8 <__aeabi_dmul>
 80088be:	4642      	mov	r2, r8
 80088c0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80088c4:	464b      	mov	r3, r9
 80088c6:	4630      	mov	r0, r6
 80088c8:	4639      	mov	r1, r7
 80088ca:	f7f7 fe8d 	bl	80005e8 <__aeabi_dmul>
 80088ce:	3c01      	subs	r4, #1
 80088d0:	4606      	mov	r6, r0
 80088d2:	460f      	mov	r7, r1
 80088d4:	e713      	b.n	80086fe <__kernel_rem_pio2+0x2c6>
 80088d6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 80088da:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 80088de:	f7f7 fe83 	bl	80005e8 <__aeabi_dmul>
 80088e2:	4602      	mov	r2, r0
 80088e4:	460b      	mov	r3, r1
 80088e6:	4648      	mov	r0, r9
 80088e8:	4651      	mov	r1, sl
 80088ea:	f7f7 fcc7 	bl	800027c <__adddf3>
 80088ee:	3701      	adds	r7, #1
 80088f0:	4681      	mov	r9, r0
 80088f2:	468a      	mov	sl, r1
 80088f4:	9b00      	ldr	r3, [sp, #0]
 80088f6:	429f      	cmp	r7, r3
 80088f8:	dc02      	bgt.n	8008900 <__kernel_rem_pio2+0x4c8>
 80088fa:	9b06      	ldr	r3, [sp, #24]
 80088fc:	429f      	cmp	r7, r3
 80088fe:	ddea      	ble.n	80088d6 <__kernel_rem_pio2+0x49e>
 8008900:	9a06      	ldr	r2, [sp, #24]
 8008902:	ab48      	add	r3, sp, #288	; 0x120
 8008904:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8008908:	e9c6 9a00 	strd	r9, sl, [r6]
 800890c:	3c01      	subs	r4, #1
 800890e:	e6fa      	b.n	8008706 <__kernel_rem_pio2+0x2ce>
 8008910:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008912:	2b02      	cmp	r3, #2
 8008914:	dc0b      	bgt.n	800892e <__kernel_rem_pio2+0x4f6>
 8008916:	2b00      	cmp	r3, #0
 8008918:	dc39      	bgt.n	800898e <__kernel_rem_pio2+0x556>
 800891a:	d05d      	beq.n	80089d8 <__kernel_rem_pio2+0x5a0>
 800891c:	9b02      	ldr	r3, [sp, #8]
 800891e:	f003 0007 	and.w	r0, r3, #7
 8008922:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008926:	ecbd 8b02 	vpop	{d8}
 800892a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800892e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008930:	2b03      	cmp	r3, #3
 8008932:	d1f3      	bne.n	800891c <__kernel_rem_pio2+0x4e4>
 8008934:	9b05      	ldr	r3, [sp, #20]
 8008936:	9500      	str	r5, [sp, #0]
 8008938:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800893c:	eb0d 0403 	add.w	r4, sp, r3
 8008940:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8008944:	46a2      	mov	sl, r4
 8008946:	9b00      	ldr	r3, [sp, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	f1aa 0a08 	sub.w	sl, sl, #8
 800894e:	dc69      	bgt.n	8008a24 <__kernel_rem_pio2+0x5ec>
 8008950:	46aa      	mov	sl, r5
 8008952:	f1ba 0f01 	cmp.w	sl, #1
 8008956:	f1a4 0408 	sub.w	r4, r4, #8
 800895a:	f300 8083 	bgt.w	8008a64 <__kernel_rem_pio2+0x62c>
 800895e:	9c05      	ldr	r4, [sp, #20]
 8008960:	ab48      	add	r3, sp, #288	; 0x120
 8008962:	441c      	add	r4, r3
 8008964:	2000      	movs	r0, #0
 8008966:	2100      	movs	r1, #0
 8008968:	2d01      	cmp	r5, #1
 800896a:	f300 809a 	bgt.w	8008aa2 <__kernel_rem_pio2+0x66a>
 800896e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8008972:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8008976:	f1bb 0f00 	cmp.w	fp, #0
 800897a:	f040 8098 	bne.w	8008aae <__kernel_rem_pio2+0x676>
 800897e:	9b04      	ldr	r3, [sp, #16]
 8008980:	e9c3 7800 	strd	r7, r8, [r3]
 8008984:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8008988:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800898c:	e7c6      	b.n	800891c <__kernel_rem_pio2+0x4e4>
 800898e:	9e05      	ldr	r6, [sp, #20]
 8008990:	ab48      	add	r3, sp, #288	; 0x120
 8008992:	441e      	add	r6, r3
 8008994:	462c      	mov	r4, r5
 8008996:	2000      	movs	r0, #0
 8008998:	2100      	movs	r1, #0
 800899a:	2c00      	cmp	r4, #0
 800899c:	da33      	bge.n	8008a06 <__kernel_rem_pio2+0x5ce>
 800899e:	f1bb 0f00 	cmp.w	fp, #0
 80089a2:	d036      	beq.n	8008a12 <__kernel_rem_pio2+0x5da>
 80089a4:	4602      	mov	r2, r0
 80089a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089aa:	9c04      	ldr	r4, [sp, #16]
 80089ac:	e9c4 2300 	strd	r2, r3, [r4]
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80089b8:	f7f7 fc5e 	bl	8000278 <__aeabi_dsub>
 80089bc:	ae4a      	add	r6, sp, #296	; 0x128
 80089be:	2401      	movs	r4, #1
 80089c0:	42a5      	cmp	r5, r4
 80089c2:	da29      	bge.n	8008a18 <__kernel_rem_pio2+0x5e0>
 80089c4:	f1bb 0f00 	cmp.w	fp, #0
 80089c8:	d002      	beq.n	80089d0 <__kernel_rem_pio2+0x598>
 80089ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089ce:	4619      	mov	r1, r3
 80089d0:	9b04      	ldr	r3, [sp, #16]
 80089d2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80089d6:	e7a1      	b.n	800891c <__kernel_rem_pio2+0x4e4>
 80089d8:	9c05      	ldr	r4, [sp, #20]
 80089da:	ab48      	add	r3, sp, #288	; 0x120
 80089dc:	441c      	add	r4, r3
 80089de:	2000      	movs	r0, #0
 80089e0:	2100      	movs	r1, #0
 80089e2:	2d00      	cmp	r5, #0
 80089e4:	da09      	bge.n	80089fa <__kernel_rem_pio2+0x5c2>
 80089e6:	f1bb 0f00 	cmp.w	fp, #0
 80089ea:	d002      	beq.n	80089f2 <__kernel_rem_pio2+0x5ba>
 80089ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089f0:	4619      	mov	r1, r3
 80089f2:	9b04      	ldr	r3, [sp, #16]
 80089f4:	e9c3 0100 	strd	r0, r1, [r3]
 80089f8:	e790      	b.n	800891c <__kernel_rem_pio2+0x4e4>
 80089fa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80089fe:	f7f7 fc3d 	bl	800027c <__adddf3>
 8008a02:	3d01      	subs	r5, #1
 8008a04:	e7ed      	b.n	80089e2 <__kernel_rem_pio2+0x5aa>
 8008a06:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8008a0a:	f7f7 fc37 	bl	800027c <__adddf3>
 8008a0e:	3c01      	subs	r4, #1
 8008a10:	e7c3      	b.n	800899a <__kernel_rem_pio2+0x562>
 8008a12:	4602      	mov	r2, r0
 8008a14:	460b      	mov	r3, r1
 8008a16:	e7c8      	b.n	80089aa <__kernel_rem_pio2+0x572>
 8008a18:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008a1c:	f7f7 fc2e 	bl	800027c <__adddf3>
 8008a20:	3401      	adds	r4, #1
 8008a22:	e7cd      	b.n	80089c0 <__kernel_rem_pio2+0x588>
 8008a24:	e9da 8900 	ldrd	r8, r9, [sl]
 8008a28:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008a2c:	9b00      	ldr	r3, [sp, #0]
 8008a2e:	3b01      	subs	r3, #1
 8008a30:	9300      	str	r3, [sp, #0]
 8008a32:	4632      	mov	r2, r6
 8008a34:	463b      	mov	r3, r7
 8008a36:	4640      	mov	r0, r8
 8008a38:	4649      	mov	r1, r9
 8008a3a:	f7f7 fc1f 	bl	800027c <__adddf3>
 8008a3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008a42:	4602      	mov	r2, r0
 8008a44:	460b      	mov	r3, r1
 8008a46:	4640      	mov	r0, r8
 8008a48:	4649      	mov	r1, r9
 8008a4a:	f7f7 fc15 	bl	8000278 <__aeabi_dsub>
 8008a4e:	4632      	mov	r2, r6
 8008a50:	463b      	mov	r3, r7
 8008a52:	f7f7 fc13 	bl	800027c <__adddf3>
 8008a56:	ed9d 7b06 	vldr	d7, [sp, #24]
 8008a5a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008a5e:	ed8a 7b00 	vstr	d7, [sl]
 8008a62:	e770      	b.n	8008946 <__kernel_rem_pio2+0x50e>
 8008a64:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008a68:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8008a6c:	4640      	mov	r0, r8
 8008a6e:	4632      	mov	r2, r6
 8008a70:	463b      	mov	r3, r7
 8008a72:	4649      	mov	r1, r9
 8008a74:	f7f7 fc02 	bl	800027c <__adddf3>
 8008a78:	e9cd 0100 	strd	r0, r1, [sp]
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	460b      	mov	r3, r1
 8008a80:	4640      	mov	r0, r8
 8008a82:	4649      	mov	r1, r9
 8008a84:	f7f7 fbf8 	bl	8000278 <__aeabi_dsub>
 8008a88:	4632      	mov	r2, r6
 8008a8a:	463b      	mov	r3, r7
 8008a8c:	f7f7 fbf6 	bl	800027c <__adddf3>
 8008a90:	ed9d 7b00 	vldr	d7, [sp]
 8008a94:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008a98:	ed84 7b00 	vstr	d7, [r4]
 8008a9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008aa0:	e757      	b.n	8008952 <__kernel_rem_pio2+0x51a>
 8008aa2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008aa6:	f7f7 fbe9 	bl	800027c <__adddf3>
 8008aaa:	3d01      	subs	r5, #1
 8008aac:	e75c      	b.n	8008968 <__kernel_rem_pio2+0x530>
 8008aae:	9b04      	ldr	r3, [sp, #16]
 8008ab0:	9a04      	ldr	r2, [sp, #16]
 8008ab2:	601f      	str	r7, [r3, #0]
 8008ab4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8008ab8:	605c      	str	r4, [r3, #4]
 8008aba:	609d      	str	r5, [r3, #8]
 8008abc:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008ac0:	60d3      	str	r3, [r2, #12]
 8008ac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ac6:	6110      	str	r0, [r2, #16]
 8008ac8:	6153      	str	r3, [r2, #20]
 8008aca:	e727      	b.n	800891c <__kernel_rem_pio2+0x4e4>
 8008acc:	41700000 	.word	0x41700000
 8008ad0:	3e700000 	.word	0x3e700000
 8008ad4:	00000000 	.word	0x00000000

08008ad8 <scalbn>:
 8008ad8:	b570      	push	{r4, r5, r6, lr}
 8008ada:	ec55 4b10 	vmov	r4, r5, d0
 8008ade:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008ae2:	4606      	mov	r6, r0
 8008ae4:	462b      	mov	r3, r5
 8008ae6:	b999      	cbnz	r1, 8008b10 <scalbn+0x38>
 8008ae8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008aec:	4323      	orrs	r3, r4
 8008aee:	d03f      	beq.n	8008b70 <scalbn+0x98>
 8008af0:	4b35      	ldr	r3, [pc, #212]	; (8008bc8 <scalbn+0xf0>)
 8008af2:	4629      	mov	r1, r5
 8008af4:	ee10 0a10 	vmov	r0, s0
 8008af8:	2200      	movs	r2, #0
 8008afa:	f7f7 fd75 	bl	80005e8 <__aeabi_dmul>
 8008afe:	4b33      	ldr	r3, [pc, #204]	; (8008bcc <scalbn+0xf4>)
 8008b00:	429e      	cmp	r6, r3
 8008b02:	4604      	mov	r4, r0
 8008b04:	460d      	mov	r5, r1
 8008b06:	da10      	bge.n	8008b2a <scalbn+0x52>
 8008b08:	a327      	add	r3, pc, #156	; (adr r3, 8008ba8 <scalbn+0xd0>)
 8008b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0e:	e01f      	b.n	8008b50 <scalbn+0x78>
 8008b10:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8008b14:	4291      	cmp	r1, r2
 8008b16:	d10c      	bne.n	8008b32 <scalbn+0x5a>
 8008b18:	ee10 2a10 	vmov	r2, s0
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	4629      	mov	r1, r5
 8008b20:	f7f7 fbac 	bl	800027c <__adddf3>
 8008b24:	4604      	mov	r4, r0
 8008b26:	460d      	mov	r5, r1
 8008b28:	e022      	b.n	8008b70 <scalbn+0x98>
 8008b2a:	460b      	mov	r3, r1
 8008b2c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008b30:	3936      	subs	r1, #54	; 0x36
 8008b32:	f24c 3250 	movw	r2, #50000	; 0xc350
 8008b36:	4296      	cmp	r6, r2
 8008b38:	dd0d      	ble.n	8008b56 <scalbn+0x7e>
 8008b3a:	2d00      	cmp	r5, #0
 8008b3c:	a11c      	add	r1, pc, #112	; (adr r1, 8008bb0 <scalbn+0xd8>)
 8008b3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b42:	da02      	bge.n	8008b4a <scalbn+0x72>
 8008b44:	a11c      	add	r1, pc, #112	; (adr r1, 8008bb8 <scalbn+0xe0>)
 8008b46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b4a:	a319      	add	r3, pc, #100	; (adr r3, 8008bb0 <scalbn+0xd8>)
 8008b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b50:	f7f7 fd4a 	bl	80005e8 <__aeabi_dmul>
 8008b54:	e7e6      	b.n	8008b24 <scalbn+0x4c>
 8008b56:	1872      	adds	r2, r6, r1
 8008b58:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008b5c:	428a      	cmp	r2, r1
 8008b5e:	dcec      	bgt.n	8008b3a <scalbn+0x62>
 8008b60:	2a00      	cmp	r2, #0
 8008b62:	dd08      	ble.n	8008b76 <scalbn+0x9e>
 8008b64:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b68:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008b70:	ec45 4b10 	vmov	d0, r4, r5
 8008b74:	bd70      	pop	{r4, r5, r6, pc}
 8008b76:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008b7a:	da08      	bge.n	8008b8e <scalbn+0xb6>
 8008b7c:	2d00      	cmp	r5, #0
 8008b7e:	a10a      	add	r1, pc, #40	; (adr r1, 8008ba8 <scalbn+0xd0>)
 8008b80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b84:	dac0      	bge.n	8008b08 <scalbn+0x30>
 8008b86:	a10e      	add	r1, pc, #56	; (adr r1, 8008bc0 <scalbn+0xe8>)
 8008b88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b8c:	e7bc      	b.n	8008b08 <scalbn+0x30>
 8008b8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b92:	3236      	adds	r2, #54	; 0x36
 8008b94:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b98:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	4b0c      	ldr	r3, [pc, #48]	; (8008bd0 <scalbn+0xf8>)
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	e7d5      	b.n	8008b50 <scalbn+0x78>
 8008ba4:	f3af 8000 	nop.w
 8008ba8:	c2f8f359 	.word	0xc2f8f359
 8008bac:	01a56e1f 	.word	0x01a56e1f
 8008bb0:	8800759c 	.word	0x8800759c
 8008bb4:	7e37e43c 	.word	0x7e37e43c
 8008bb8:	8800759c 	.word	0x8800759c
 8008bbc:	fe37e43c 	.word	0xfe37e43c
 8008bc0:	c2f8f359 	.word	0xc2f8f359
 8008bc4:	81a56e1f 	.word	0x81a56e1f
 8008bc8:	43500000 	.word	0x43500000
 8008bcc:	ffff3cb0 	.word	0xffff3cb0
 8008bd0:	3c900000 	.word	0x3c900000
 8008bd4:	00000000 	.word	0x00000000

08008bd8 <floor>:
 8008bd8:	ec51 0b10 	vmov	r0, r1, d0
 8008bdc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008be4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8008be8:	2e13      	cmp	r6, #19
 8008bea:	ee10 5a10 	vmov	r5, s0
 8008bee:	ee10 8a10 	vmov	r8, s0
 8008bf2:	460c      	mov	r4, r1
 8008bf4:	dc31      	bgt.n	8008c5a <floor+0x82>
 8008bf6:	2e00      	cmp	r6, #0
 8008bf8:	da14      	bge.n	8008c24 <floor+0x4c>
 8008bfa:	a333      	add	r3, pc, #204	; (adr r3, 8008cc8 <floor+0xf0>)
 8008bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c00:	f7f7 fb3c 	bl	800027c <__adddf3>
 8008c04:	2200      	movs	r2, #0
 8008c06:	2300      	movs	r3, #0
 8008c08:	f7f7 ff7e 	bl	8000b08 <__aeabi_dcmpgt>
 8008c0c:	b138      	cbz	r0, 8008c1e <floor+0x46>
 8008c0e:	2c00      	cmp	r4, #0
 8008c10:	da53      	bge.n	8008cba <floor+0xe2>
 8008c12:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8008c16:	4325      	orrs	r5, r4
 8008c18:	d052      	beq.n	8008cc0 <floor+0xe8>
 8008c1a:	4c2d      	ldr	r4, [pc, #180]	; (8008cd0 <floor+0xf8>)
 8008c1c:	2500      	movs	r5, #0
 8008c1e:	4621      	mov	r1, r4
 8008c20:	4628      	mov	r0, r5
 8008c22:	e024      	b.n	8008c6e <floor+0x96>
 8008c24:	4f2b      	ldr	r7, [pc, #172]	; (8008cd4 <floor+0xfc>)
 8008c26:	4137      	asrs	r7, r6
 8008c28:	ea01 0307 	and.w	r3, r1, r7
 8008c2c:	4303      	orrs	r3, r0
 8008c2e:	d01e      	beq.n	8008c6e <floor+0x96>
 8008c30:	a325      	add	r3, pc, #148	; (adr r3, 8008cc8 <floor+0xf0>)
 8008c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c36:	f7f7 fb21 	bl	800027c <__adddf3>
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	f7f7 ff63 	bl	8000b08 <__aeabi_dcmpgt>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d0eb      	beq.n	8008c1e <floor+0x46>
 8008c46:	2c00      	cmp	r4, #0
 8008c48:	bfbe      	ittt	lt
 8008c4a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008c4e:	4133      	asrlt	r3, r6
 8008c50:	18e4      	addlt	r4, r4, r3
 8008c52:	ea24 0407 	bic.w	r4, r4, r7
 8008c56:	2500      	movs	r5, #0
 8008c58:	e7e1      	b.n	8008c1e <floor+0x46>
 8008c5a:	2e33      	cmp	r6, #51	; 0x33
 8008c5c:	dd0b      	ble.n	8008c76 <floor+0x9e>
 8008c5e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008c62:	d104      	bne.n	8008c6e <floor+0x96>
 8008c64:	ee10 2a10 	vmov	r2, s0
 8008c68:	460b      	mov	r3, r1
 8008c6a:	f7f7 fb07 	bl	800027c <__adddf3>
 8008c6e:	ec41 0b10 	vmov	d0, r0, r1
 8008c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c76:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8008c7a:	f04f 37ff 	mov.w	r7, #4294967295
 8008c7e:	40df      	lsrs	r7, r3
 8008c80:	4238      	tst	r0, r7
 8008c82:	d0f4      	beq.n	8008c6e <floor+0x96>
 8008c84:	a310      	add	r3, pc, #64	; (adr r3, 8008cc8 <floor+0xf0>)
 8008c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8a:	f7f7 faf7 	bl	800027c <__adddf3>
 8008c8e:	2200      	movs	r2, #0
 8008c90:	2300      	movs	r3, #0
 8008c92:	f7f7 ff39 	bl	8000b08 <__aeabi_dcmpgt>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	d0c1      	beq.n	8008c1e <floor+0x46>
 8008c9a:	2c00      	cmp	r4, #0
 8008c9c:	da0a      	bge.n	8008cb4 <floor+0xdc>
 8008c9e:	2e14      	cmp	r6, #20
 8008ca0:	d101      	bne.n	8008ca6 <floor+0xce>
 8008ca2:	3401      	adds	r4, #1
 8008ca4:	e006      	b.n	8008cb4 <floor+0xdc>
 8008ca6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008caa:	2301      	movs	r3, #1
 8008cac:	40b3      	lsls	r3, r6
 8008cae:	441d      	add	r5, r3
 8008cb0:	45a8      	cmp	r8, r5
 8008cb2:	d8f6      	bhi.n	8008ca2 <floor+0xca>
 8008cb4:	ea25 0507 	bic.w	r5, r5, r7
 8008cb8:	e7b1      	b.n	8008c1e <floor+0x46>
 8008cba:	2500      	movs	r5, #0
 8008cbc:	462c      	mov	r4, r5
 8008cbe:	e7ae      	b.n	8008c1e <floor+0x46>
 8008cc0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008cc4:	e7ab      	b.n	8008c1e <floor+0x46>
 8008cc6:	bf00      	nop
 8008cc8:	8800759c 	.word	0x8800759c
 8008ccc:	7e37e43c 	.word	0x7e37e43c
 8008cd0:	bff00000 	.word	0xbff00000
 8008cd4:	000fffff 	.word	0x000fffff

08008cd8 <sulp>:
 8008cd8:	b570      	push	{r4, r5, r6, lr}
 8008cda:	4604      	mov	r4, r0
 8008cdc:	460d      	mov	r5, r1
 8008cde:	ec45 4b10 	vmov	d0, r4, r5
 8008ce2:	4616      	mov	r6, r2
 8008ce4:	f001 ff80 	bl	800abe8 <__ulp>
 8008ce8:	ec51 0b10 	vmov	r0, r1, d0
 8008cec:	b17e      	cbz	r6, 8008d0e <sulp+0x36>
 8008cee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008cf2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	dd09      	ble.n	8008d0e <sulp+0x36>
 8008cfa:	051b      	lsls	r3, r3, #20
 8008cfc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008d00:	2400      	movs	r4, #0
 8008d02:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008d06:	4622      	mov	r2, r4
 8008d08:	462b      	mov	r3, r5
 8008d0a:	f7f7 fc6d 	bl	80005e8 <__aeabi_dmul>
 8008d0e:	bd70      	pop	{r4, r5, r6, pc}

08008d10 <_strtod_l>:
 8008d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d14:	ed2d 8b02 	vpush	{d8}
 8008d18:	b09b      	sub	sp, #108	; 0x6c
 8008d1a:	4604      	mov	r4, r0
 8008d1c:	9213      	str	r2, [sp, #76]	; 0x4c
 8008d1e:	2200      	movs	r2, #0
 8008d20:	9216      	str	r2, [sp, #88]	; 0x58
 8008d22:	460d      	mov	r5, r1
 8008d24:	f04f 0800 	mov.w	r8, #0
 8008d28:	f04f 0900 	mov.w	r9, #0
 8008d2c:	460a      	mov	r2, r1
 8008d2e:	9215      	str	r2, [sp, #84]	; 0x54
 8008d30:	7811      	ldrb	r1, [r2, #0]
 8008d32:	292b      	cmp	r1, #43	; 0x2b
 8008d34:	d04c      	beq.n	8008dd0 <_strtod_l+0xc0>
 8008d36:	d83a      	bhi.n	8008dae <_strtod_l+0x9e>
 8008d38:	290d      	cmp	r1, #13
 8008d3a:	d834      	bhi.n	8008da6 <_strtod_l+0x96>
 8008d3c:	2908      	cmp	r1, #8
 8008d3e:	d834      	bhi.n	8008daa <_strtod_l+0x9a>
 8008d40:	2900      	cmp	r1, #0
 8008d42:	d03d      	beq.n	8008dc0 <_strtod_l+0xb0>
 8008d44:	2200      	movs	r2, #0
 8008d46:	920a      	str	r2, [sp, #40]	; 0x28
 8008d48:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008d4a:	7832      	ldrb	r2, [r6, #0]
 8008d4c:	2a30      	cmp	r2, #48	; 0x30
 8008d4e:	f040 80b4 	bne.w	8008eba <_strtod_l+0x1aa>
 8008d52:	7872      	ldrb	r2, [r6, #1]
 8008d54:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008d58:	2a58      	cmp	r2, #88	; 0x58
 8008d5a:	d170      	bne.n	8008e3e <_strtod_l+0x12e>
 8008d5c:	9302      	str	r3, [sp, #8]
 8008d5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d60:	9301      	str	r3, [sp, #4]
 8008d62:	ab16      	add	r3, sp, #88	; 0x58
 8008d64:	9300      	str	r3, [sp, #0]
 8008d66:	4a8e      	ldr	r2, [pc, #568]	; (8008fa0 <_strtod_l+0x290>)
 8008d68:	ab17      	add	r3, sp, #92	; 0x5c
 8008d6a:	a915      	add	r1, sp, #84	; 0x54
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	f001 f821 	bl	8009db4 <__gethex>
 8008d72:	f010 070f 	ands.w	r7, r0, #15
 8008d76:	4605      	mov	r5, r0
 8008d78:	d005      	beq.n	8008d86 <_strtod_l+0x76>
 8008d7a:	2f06      	cmp	r7, #6
 8008d7c:	d12a      	bne.n	8008dd4 <_strtod_l+0xc4>
 8008d7e:	3601      	adds	r6, #1
 8008d80:	2300      	movs	r3, #0
 8008d82:	9615      	str	r6, [sp, #84]	; 0x54
 8008d84:	930a      	str	r3, [sp, #40]	; 0x28
 8008d86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	f040 857f 	bne.w	800988c <_strtod_l+0xb7c>
 8008d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d90:	b1db      	cbz	r3, 8008dca <_strtod_l+0xba>
 8008d92:	4642      	mov	r2, r8
 8008d94:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008d98:	ec43 2b10 	vmov	d0, r2, r3
 8008d9c:	b01b      	add	sp, #108	; 0x6c
 8008d9e:	ecbd 8b02 	vpop	{d8}
 8008da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da6:	2920      	cmp	r1, #32
 8008da8:	d1cc      	bne.n	8008d44 <_strtod_l+0x34>
 8008daa:	3201      	adds	r2, #1
 8008dac:	e7bf      	b.n	8008d2e <_strtod_l+0x1e>
 8008dae:	292d      	cmp	r1, #45	; 0x2d
 8008db0:	d1c8      	bne.n	8008d44 <_strtod_l+0x34>
 8008db2:	2101      	movs	r1, #1
 8008db4:	910a      	str	r1, [sp, #40]	; 0x28
 8008db6:	1c51      	adds	r1, r2, #1
 8008db8:	9115      	str	r1, [sp, #84]	; 0x54
 8008dba:	7852      	ldrb	r2, [r2, #1]
 8008dbc:	2a00      	cmp	r2, #0
 8008dbe:	d1c3      	bne.n	8008d48 <_strtod_l+0x38>
 8008dc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008dc2:	9515      	str	r5, [sp, #84]	; 0x54
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	f040 855f 	bne.w	8009888 <_strtod_l+0xb78>
 8008dca:	4642      	mov	r2, r8
 8008dcc:	464b      	mov	r3, r9
 8008dce:	e7e3      	b.n	8008d98 <_strtod_l+0x88>
 8008dd0:	2100      	movs	r1, #0
 8008dd2:	e7ef      	b.n	8008db4 <_strtod_l+0xa4>
 8008dd4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008dd6:	b13a      	cbz	r2, 8008de8 <_strtod_l+0xd8>
 8008dd8:	2135      	movs	r1, #53	; 0x35
 8008dda:	a818      	add	r0, sp, #96	; 0x60
 8008ddc:	f002 f801 	bl	800ade2 <__copybits>
 8008de0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008de2:	4620      	mov	r0, r4
 8008de4:	f001 fbd4 	bl	800a590 <_Bfree>
 8008de8:	3f01      	subs	r7, #1
 8008dea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008dec:	2f04      	cmp	r7, #4
 8008dee:	d806      	bhi.n	8008dfe <_strtod_l+0xee>
 8008df0:	e8df f007 	tbb	[pc, r7]
 8008df4:	201d0314 	.word	0x201d0314
 8008df8:	14          	.byte	0x14
 8008df9:	00          	.byte	0x00
 8008dfa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8008dfe:	05e9      	lsls	r1, r5, #23
 8008e00:	bf48      	it	mi
 8008e02:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008e06:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e0a:	0d1b      	lsrs	r3, r3, #20
 8008e0c:	051b      	lsls	r3, r3, #20
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1b9      	bne.n	8008d86 <_strtod_l+0x76>
 8008e12:	f000 fedf 	bl	8009bd4 <__errno>
 8008e16:	2322      	movs	r3, #34	; 0x22
 8008e18:	6003      	str	r3, [r0, #0]
 8008e1a:	e7b4      	b.n	8008d86 <_strtod_l+0x76>
 8008e1c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8008e20:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008e24:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008e28:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008e2c:	e7e7      	b.n	8008dfe <_strtod_l+0xee>
 8008e2e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008fa8 <_strtod_l+0x298>
 8008e32:	e7e4      	b.n	8008dfe <_strtod_l+0xee>
 8008e34:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008e38:	f04f 38ff 	mov.w	r8, #4294967295
 8008e3c:	e7df      	b.n	8008dfe <_strtod_l+0xee>
 8008e3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e40:	1c5a      	adds	r2, r3, #1
 8008e42:	9215      	str	r2, [sp, #84]	; 0x54
 8008e44:	785b      	ldrb	r3, [r3, #1]
 8008e46:	2b30      	cmp	r3, #48	; 0x30
 8008e48:	d0f9      	beq.n	8008e3e <_strtod_l+0x12e>
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d09b      	beq.n	8008d86 <_strtod_l+0x76>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	f04f 0a00 	mov.w	sl, #0
 8008e54:	9304      	str	r3, [sp, #16]
 8008e56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e58:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e5a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008e5e:	46d3      	mov	fp, sl
 8008e60:	220a      	movs	r2, #10
 8008e62:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008e64:	7806      	ldrb	r6, [r0, #0]
 8008e66:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008e6a:	b2d9      	uxtb	r1, r3
 8008e6c:	2909      	cmp	r1, #9
 8008e6e:	d926      	bls.n	8008ebe <_strtod_l+0x1ae>
 8008e70:	494c      	ldr	r1, [pc, #304]	; (8008fa4 <_strtod_l+0x294>)
 8008e72:	2201      	movs	r2, #1
 8008e74:	f000 fe55 	bl	8009b22 <strncmp>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d030      	beq.n	8008ede <_strtod_l+0x1ce>
 8008e7c:	2000      	movs	r0, #0
 8008e7e:	4632      	mov	r2, r6
 8008e80:	9005      	str	r0, [sp, #20]
 8008e82:	465e      	mov	r6, fp
 8008e84:	4603      	mov	r3, r0
 8008e86:	2a65      	cmp	r2, #101	; 0x65
 8008e88:	d001      	beq.n	8008e8e <_strtod_l+0x17e>
 8008e8a:	2a45      	cmp	r2, #69	; 0x45
 8008e8c:	d113      	bne.n	8008eb6 <_strtod_l+0x1a6>
 8008e8e:	b91e      	cbnz	r6, 8008e98 <_strtod_l+0x188>
 8008e90:	9a04      	ldr	r2, [sp, #16]
 8008e92:	4302      	orrs	r2, r0
 8008e94:	d094      	beq.n	8008dc0 <_strtod_l+0xb0>
 8008e96:	2600      	movs	r6, #0
 8008e98:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008e9a:	1c6a      	adds	r2, r5, #1
 8008e9c:	9215      	str	r2, [sp, #84]	; 0x54
 8008e9e:	786a      	ldrb	r2, [r5, #1]
 8008ea0:	2a2b      	cmp	r2, #43	; 0x2b
 8008ea2:	d074      	beq.n	8008f8e <_strtod_l+0x27e>
 8008ea4:	2a2d      	cmp	r2, #45	; 0x2d
 8008ea6:	d078      	beq.n	8008f9a <_strtod_l+0x28a>
 8008ea8:	f04f 0c00 	mov.w	ip, #0
 8008eac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008eb0:	2909      	cmp	r1, #9
 8008eb2:	d97f      	bls.n	8008fb4 <_strtod_l+0x2a4>
 8008eb4:	9515      	str	r5, [sp, #84]	; 0x54
 8008eb6:	2700      	movs	r7, #0
 8008eb8:	e09e      	b.n	8008ff8 <_strtod_l+0x2e8>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	e7c8      	b.n	8008e50 <_strtod_l+0x140>
 8008ebe:	f1bb 0f08 	cmp.w	fp, #8
 8008ec2:	bfd8      	it	le
 8008ec4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008ec6:	f100 0001 	add.w	r0, r0, #1
 8008eca:	bfda      	itte	le
 8008ecc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ed0:	9309      	strle	r3, [sp, #36]	; 0x24
 8008ed2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008ed6:	f10b 0b01 	add.w	fp, fp, #1
 8008eda:	9015      	str	r0, [sp, #84]	; 0x54
 8008edc:	e7c1      	b.n	8008e62 <_strtod_l+0x152>
 8008ede:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ee0:	1c5a      	adds	r2, r3, #1
 8008ee2:	9215      	str	r2, [sp, #84]	; 0x54
 8008ee4:	785a      	ldrb	r2, [r3, #1]
 8008ee6:	f1bb 0f00 	cmp.w	fp, #0
 8008eea:	d037      	beq.n	8008f5c <_strtod_l+0x24c>
 8008eec:	9005      	str	r0, [sp, #20]
 8008eee:	465e      	mov	r6, fp
 8008ef0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008ef4:	2b09      	cmp	r3, #9
 8008ef6:	d912      	bls.n	8008f1e <_strtod_l+0x20e>
 8008ef8:	2301      	movs	r3, #1
 8008efa:	e7c4      	b.n	8008e86 <_strtod_l+0x176>
 8008efc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008efe:	1c5a      	adds	r2, r3, #1
 8008f00:	9215      	str	r2, [sp, #84]	; 0x54
 8008f02:	785a      	ldrb	r2, [r3, #1]
 8008f04:	3001      	adds	r0, #1
 8008f06:	2a30      	cmp	r2, #48	; 0x30
 8008f08:	d0f8      	beq.n	8008efc <_strtod_l+0x1ec>
 8008f0a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008f0e:	2b08      	cmp	r3, #8
 8008f10:	f200 84c1 	bhi.w	8009896 <_strtod_l+0xb86>
 8008f14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f16:	9005      	str	r0, [sp, #20]
 8008f18:	2000      	movs	r0, #0
 8008f1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f1c:	4606      	mov	r6, r0
 8008f1e:	3a30      	subs	r2, #48	; 0x30
 8008f20:	f100 0301 	add.w	r3, r0, #1
 8008f24:	d014      	beq.n	8008f50 <_strtod_l+0x240>
 8008f26:	9905      	ldr	r1, [sp, #20]
 8008f28:	4419      	add	r1, r3
 8008f2a:	9105      	str	r1, [sp, #20]
 8008f2c:	4633      	mov	r3, r6
 8008f2e:	eb00 0c06 	add.w	ip, r0, r6
 8008f32:	210a      	movs	r1, #10
 8008f34:	4563      	cmp	r3, ip
 8008f36:	d113      	bne.n	8008f60 <_strtod_l+0x250>
 8008f38:	1833      	adds	r3, r6, r0
 8008f3a:	2b08      	cmp	r3, #8
 8008f3c:	f106 0601 	add.w	r6, r6, #1
 8008f40:	4406      	add	r6, r0
 8008f42:	dc1a      	bgt.n	8008f7a <_strtod_l+0x26a>
 8008f44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f46:	230a      	movs	r3, #10
 8008f48:	fb03 2301 	mla	r3, r3, r1, r2
 8008f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f4e:	2300      	movs	r3, #0
 8008f50:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f52:	1c51      	adds	r1, r2, #1
 8008f54:	9115      	str	r1, [sp, #84]	; 0x54
 8008f56:	7852      	ldrb	r2, [r2, #1]
 8008f58:	4618      	mov	r0, r3
 8008f5a:	e7c9      	b.n	8008ef0 <_strtod_l+0x1e0>
 8008f5c:	4658      	mov	r0, fp
 8008f5e:	e7d2      	b.n	8008f06 <_strtod_l+0x1f6>
 8008f60:	2b08      	cmp	r3, #8
 8008f62:	f103 0301 	add.w	r3, r3, #1
 8008f66:	dc03      	bgt.n	8008f70 <_strtod_l+0x260>
 8008f68:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008f6a:	434f      	muls	r7, r1
 8008f6c:	9709      	str	r7, [sp, #36]	; 0x24
 8008f6e:	e7e1      	b.n	8008f34 <_strtod_l+0x224>
 8008f70:	2b10      	cmp	r3, #16
 8008f72:	bfd8      	it	le
 8008f74:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008f78:	e7dc      	b.n	8008f34 <_strtod_l+0x224>
 8008f7a:	2e10      	cmp	r6, #16
 8008f7c:	bfdc      	itt	le
 8008f7e:	230a      	movle	r3, #10
 8008f80:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008f84:	e7e3      	b.n	8008f4e <_strtod_l+0x23e>
 8008f86:	2300      	movs	r3, #0
 8008f88:	9305      	str	r3, [sp, #20]
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	e780      	b.n	8008e90 <_strtod_l+0x180>
 8008f8e:	f04f 0c00 	mov.w	ip, #0
 8008f92:	1caa      	adds	r2, r5, #2
 8008f94:	9215      	str	r2, [sp, #84]	; 0x54
 8008f96:	78aa      	ldrb	r2, [r5, #2]
 8008f98:	e788      	b.n	8008eac <_strtod_l+0x19c>
 8008f9a:	f04f 0c01 	mov.w	ip, #1
 8008f9e:	e7f8      	b.n	8008f92 <_strtod_l+0x282>
 8008fa0:	0800bb68 	.word	0x0800bb68
 8008fa4:	0800bb58 	.word	0x0800bb58
 8008fa8:	7ff00000 	.word	0x7ff00000
 8008fac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fae:	1c51      	adds	r1, r2, #1
 8008fb0:	9115      	str	r1, [sp, #84]	; 0x54
 8008fb2:	7852      	ldrb	r2, [r2, #1]
 8008fb4:	2a30      	cmp	r2, #48	; 0x30
 8008fb6:	d0f9      	beq.n	8008fac <_strtod_l+0x29c>
 8008fb8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008fbc:	2908      	cmp	r1, #8
 8008fbe:	f63f af7a 	bhi.w	8008eb6 <_strtod_l+0x1a6>
 8008fc2:	3a30      	subs	r2, #48	; 0x30
 8008fc4:	9208      	str	r2, [sp, #32]
 8008fc6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fc8:	920c      	str	r2, [sp, #48]	; 0x30
 8008fca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fcc:	1c57      	adds	r7, r2, #1
 8008fce:	9715      	str	r7, [sp, #84]	; 0x54
 8008fd0:	7852      	ldrb	r2, [r2, #1]
 8008fd2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008fd6:	f1be 0f09 	cmp.w	lr, #9
 8008fda:	d938      	bls.n	800904e <_strtod_l+0x33e>
 8008fdc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008fde:	1a7f      	subs	r7, r7, r1
 8008fe0:	2f08      	cmp	r7, #8
 8008fe2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008fe6:	dc03      	bgt.n	8008ff0 <_strtod_l+0x2e0>
 8008fe8:	9908      	ldr	r1, [sp, #32]
 8008fea:	428f      	cmp	r7, r1
 8008fec:	bfa8      	it	ge
 8008fee:	460f      	movge	r7, r1
 8008ff0:	f1bc 0f00 	cmp.w	ip, #0
 8008ff4:	d000      	beq.n	8008ff8 <_strtod_l+0x2e8>
 8008ff6:	427f      	negs	r7, r7
 8008ff8:	2e00      	cmp	r6, #0
 8008ffa:	d14f      	bne.n	800909c <_strtod_l+0x38c>
 8008ffc:	9904      	ldr	r1, [sp, #16]
 8008ffe:	4301      	orrs	r1, r0
 8009000:	f47f aec1 	bne.w	8008d86 <_strtod_l+0x76>
 8009004:	2b00      	cmp	r3, #0
 8009006:	f47f aedb 	bne.w	8008dc0 <_strtod_l+0xb0>
 800900a:	2a69      	cmp	r2, #105	; 0x69
 800900c:	d029      	beq.n	8009062 <_strtod_l+0x352>
 800900e:	dc26      	bgt.n	800905e <_strtod_l+0x34e>
 8009010:	2a49      	cmp	r2, #73	; 0x49
 8009012:	d026      	beq.n	8009062 <_strtod_l+0x352>
 8009014:	2a4e      	cmp	r2, #78	; 0x4e
 8009016:	f47f aed3 	bne.w	8008dc0 <_strtod_l+0xb0>
 800901a:	499b      	ldr	r1, [pc, #620]	; (8009288 <_strtod_l+0x578>)
 800901c:	a815      	add	r0, sp, #84	; 0x54
 800901e:	f001 f909 	bl	800a234 <__match>
 8009022:	2800      	cmp	r0, #0
 8009024:	f43f aecc 	beq.w	8008dc0 <_strtod_l+0xb0>
 8009028:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	2b28      	cmp	r3, #40	; 0x28
 800902e:	d12f      	bne.n	8009090 <_strtod_l+0x380>
 8009030:	4996      	ldr	r1, [pc, #600]	; (800928c <_strtod_l+0x57c>)
 8009032:	aa18      	add	r2, sp, #96	; 0x60
 8009034:	a815      	add	r0, sp, #84	; 0x54
 8009036:	f001 f911 	bl	800a25c <__hexnan>
 800903a:	2805      	cmp	r0, #5
 800903c:	d128      	bne.n	8009090 <_strtod_l+0x380>
 800903e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009040:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009044:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009048:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800904c:	e69b      	b.n	8008d86 <_strtod_l+0x76>
 800904e:	9f08      	ldr	r7, [sp, #32]
 8009050:	210a      	movs	r1, #10
 8009052:	fb01 2107 	mla	r1, r1, r7, r2
 8009056:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800905a:	9208      	str	r2, [sp, #32]
 800905c:	e7b5      	b.n	8008fca <_strtod_l+0x2ba>
 800905e:	2a6e      	cmp	r2, #110	; 0x6e
 8009060:	e7d9      	b.n	8009016 <_strtod_l+0x306>
 8009062:	498b      	ldr	r1, [pc, #556]	; (8009290 <_strtod_l+0x580>)
 8009064:	a815      	add	r0, sp, #84	; 0x54
 8009066:	f001 f8e5 	bl	800a234 <__match>
 800906a:	2800      	cmp	r0, #0
 800906c:	f43f aea8 	beq.w	8008dc0 <_strtod_l+0xb0>
 8009070:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009072:	4988      	ldr	r1, [pc, #544]	; (8009294 <_strtod_l+0x584>)
 8009074:	3b01      	subs	r3, #1
 8009076:	a815      	add	r0, sp, #84	; 0x54
 8009078:	9315      	str	r3, [sp, #84]	; 0x54
 800907a:	f001 f8db 	bl	800a234 <__match>
 800907e:	b910      	cbnz	r0, 8009086 <_strtod_l+0x376>
 8009080:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009082:	3301      	adds	r3, #1
 8009084:	9315      	str	r3, [sp, #84]	; 0x54
 8009086:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80092a4 <_strtod_l+0x594>
 800908a:	f04f 0800 	mov.w	r8, #0
 800908e:	e67a      	b.n	8008d86 <_strtod_l+0x76>
 8009090:	4881      	ldr	r0, [pc, #516]	; (8009298 <_strtod_l+0x588>)
 8009092:	f7fe fb49 	bl	8007728 <nan>
 8009096:	ec59 8b10 	vmov	r8, r9, d0
 800909a:	e674      	b.n	8008d86 <_strtod_l+0x76>
 800909c:	9b05      	ldr	r3, [sp, #20]
 800909e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090a0:	1afb      	subs	r3, r7, r3
 80090a2:	f1bb 0f00 	cmp.w	fp, #0
 80090a6:	bf08      	it	eq
 80090a8:	46b3      	moveq	fp, r6
 80090aa:	2e10      	cmp	r6, #16
 80090ac:	9308      	str	r3, [sp, #32]
 80090ae:	4635      	mov	r5, r6
 80090b0:	bfa8      	it	ge
 80090b2:	2510      	movge	r5, #16
 80090b4:	f7f7 fa1e 	bl	80004f4 <__aeabi_ui2d>
 80090b8:	2e09      	cmp	r6, #9
 80090ba:	4680      	mov	r8, r0
 80090bc:	4689      	mov	r9, r1
 80090be:	dd13      	ble.n	80090e8 <_strtod_l+0x3d8>
 80090c0:	4b76      	ldr	r3, [pc, #472]	; (800929c <_strtod_l+0x58c>)
 80090c2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80090c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80090ca:	f7f7 fa8d 	bl	80005e8 <__aeabi_dmul>
 80090ce:	4680      	mov	r8, r0
 80090d0:	4650      	mov	r0, sl
 80090d2:	4689      	mov	r9, r1
 80090d4:	f7f7 fa0e 	bl	80004f4 <__aeabi_ui2d>
 80090d8:	4602      	mov	r2, r0
 80090da:	460b      	mov	r3, r1
 80090dc:	4640      	mov	r0, r8
 80090de:	4649      	mov	r1, r9
 80090e0:	f7f7 f8cc 	bl	800027c <__adddf3>
 80090e4:	4680      	mov	r8, r0
 80090e6:	4689      	mov	r9, r1
 80090e8:	2e0f      	cmp	r6, #15
 80090ea:	dc38      	bgt.n	800915e <_strtod_l+0x44e>
 80090ec:	9b08      	ldr	r3, [sp, #32]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f43f ae49 	beq.w	8008d86 <_strtod_l+0x76>
 80090f4:	dd24      	ble.n	8009140 <_strtod_l+0x430>
 80090f6:	2b16      	cmp	r3, #22
 80090f8:	dc0b      	bgt.n	8009112 <_strtod_l+0x402>
 80090fa:	4968      	ldr	r1, [pc, #416]	; (800929c <_strtod_l+0x58c>)
 80090fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009100:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009104:	4642      	mov	r2, r8
 8009106:	464b      	mov	r3, r9
 8009108:	f7f7 fa6e 	bl	80005e8 <__aeabi_dmul>
 800910c:	4680      	mov	r8, r0
 800910e:	4689      	mov	r9, r1
 8009110:	e639      	b.n	8008d86 <_strtod_l+0x76>
 8009112:	9a08      	ldr	r2, [sp, #32]
 8009114:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009118:	4293      	cmp	r3, r2
 800911a:	db20      	blt.n	800915e <_strtod_l+0x44e>
 800911c:	4c5f      	ldr	r4, [pc, #380]	; (800929c <_strtod_l+0x58c>)
 800911e:	f1c6 060f 	rsb	r6, r6, #15
 8009122:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8009126:	4642      	mov	r2, r8
 8009128:	464b      	mov	r3, r9
 800912a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800912e:	f7f7 fa5b 	bl	80005e8 <__aeabi_dmul>
 8009132:	9b08      	ldr	r3, [sp, #32]
 8009134:	1b9e      	subs	r6, r3, r6
 8009136:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800913a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800913e:	e7e3      	b.n	8009108 <_strtod_l+0x3f8>
 8009140:	9b08      	ldr	r3, [sp, #32]
 8009142:	3316      	adds	r3, #22
 8009144:	db0b      	blt.n	800915e <_strtod_l+0x44e>
 8009146:	9b05      	ldr	r3, [sp, #20]
 8009148:	1bdf      	subs	r7, r3, r7
 800914a:	4b54      	ldr	r3, [pc, #336]	; (800929c <_strtod_l+0x58c>)
 800914c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009150:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009154:	4640      	mov	r0, r8
 8009156:	4649      	mov	r1, r9
 8009158:	f7f7 fb70 	bl	800083c <__aeabi_ddiv>
 800915c:	e7d6      	b.n	800910c <_strtod_l+0x3fc>
 800915e:	9b08      	ldr	r3, [sp, #32]
 8009160:	1b75      	subs	r5, r6, r5
 8009162:	441d      	add	r5, r3
 8009164:	2d00      	cmp	r5, #0
 8009166:	dd70      	ble.n	800924a <_strtod_l+0x53a>
 8009168:	f015 030f 	ands.w	r3, r5, #15
 800916c:	d00a      	beq.n	8009184 <_strtod_l+0x474>
 800916e:	494b      	ldr	r1, [pc, #300]	; (800929c <_strtod_l+0x58c>)
 8009170:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009174:	4642      	mov	r2, r8
 8009176:	464b      	mov	r3, r9
 8009178:	e9d1 0100 	ldrd	r0, r1, [r1]
 800917c:	f7f7 fa34 	bl	80005e8 <__aeabi_dmul>
 8009180:	4680      	mov	r8, r0
 8009182:	4689      	mov	r9, r1
 8009184:	f035 050f 	bics.w	r5, r5, #15
 8009188:	d04d      	beq.n	8009226 <_strtod_l+0x516>
 800918a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800918e:	dd22      	ble.n	80091d6 <_strtod_l+0x4c6>
 8009190:	2500      	movs	r5, #0
 8009192:	46ab      	mov	fp, r5
 8009194:	9509      	str	r5, [sp, #36]	; 0x24
 8009196:	9505      	str	r5, [sp, #20]
 8009198:	2322      	movs	r3, #34	; 0x22
 800919a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80092a4 <_strtod_l+0x594>
 800919e:	6023      	str	r3, [r4, #0]
 80091a0:	f04f 0800 	mov.w	r8, #0
 80091a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	f43f aded 	beq.w	8008d86 <_strtod_l+0x76>
 80091ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 80091ae:	4620      	mov	r0, r4
 80091b0:	f001 f9ee 	bl	800a590 <_Bfree>
 80091b4:	9905      	ldr	r1, [sp, #20]
 80091b6:	4620      	mov	r0, r4
 80091b8:	f001 f9ea 	bl	800a590 <_Bfree>
 80091bc:	4659      	mov	r1, fp
 80091be:	4620      	mov	r0, r4
 80091c0:	f001 f9e6 	bl	800a590 <_Bfree>
 80091c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091c6:	4620      	mov	r0, r4
 80091c8:	f001 f9e2 	bl	800a590 <_Bfree>
 80091cc:	4629      	mov	r1, r5
 80091ce:	4620      	mov	r0, r4
 80091d0:	f001 f9de 	bl	800a590 <_Bfree>
 80091d4:	e5d7      	b.n	8008d86 <_strtod_l+0x76>
 80091d6:	4b32      	ldr	r3, [pc, #200]	; (80092a0 <_strtod_l+0x590>)
 80091d8:	9304      	str	r3, [sp, #16]
 80091da:	2300      	movs	r3, #0
 80091dc:	112d      	asrs	r5, r5, #4
 80091de:	4640      	mov	r0, r8
 80091e0:	4649      	mov	r1, r9
 80091e2:	469a      	mov	sl, r3
 80091e4:	2d01      	cmp	r5, #1
 80091e6:	dc21      	bgt.n	800922c <_strtod_l+0x51c>
 80091e8:	b10b      	cbz	r3, 80091ee <_strtod_l+0x4de>
 80091ea:	4680      	mov	r8, r0
 80091ec:	4689      	mov	r9, r1
 80091ee:	492c      	ldr	r1, [pc, #176]	; (80092a0 <_strtod_l+0x590>)
 80091f0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80091f4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80091f8:	4642      	mov	r2, r8
 80091fa:	464b      	mov	r3, r9
 80091fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009200:	f7f7 f9f2 	bl	80005e8 <__aeabi_dmul>
 8009204:	4b27      	ldr	r3, [pc, #156]	; (80092a4 <_strtod_l+0x594>)
 8009206:	460a      	mov	r2, r1
 8009208:	400b      	ands	r3, r1
 800920a:	4927      	ldr	r1, [pc, #156]	; (80092a8 <_strtod_l+0x598>)
 800920c:	428b      	cmp	r3, r1
 800920e:	4680      	mov	r8, r0
 8009210:	d8be      	bhi.n	8009190 <_strtod_l+0x480>
 8009212:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009216:	428b      	cmp	r3, r1
 8009218:	bf86      	itte	hi
 800921a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80092ac <_strtod_l+0x59c>
 800921e:	f04f 38ff 	movhi.w	r8, #4294967295
 8009222:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009226:	2300      	movs	r3, #0
 8009228:	9304      	str	r3, [sp, #16]
 800922a:	e07b      	b.n	8009324 <_strtod_l+0x614>
 800922c:	07ea      	lsls	r2, r5, #31
 800922e:	d505      	bpl.n	800923c <_strtod_l+0x52c>
 8009230:	9b04      	ldr	r3, [sp, #16]
 8009232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009236:	f7f7 f9d7 	bl	80005e8 <__aeabi_dmul>
 800923a:	2301      	movs	r3, #1
 800923c:	9a04      	ldr	r2, [sp, #16]
 800923e:	3208      	adds	r2, #8
 8009240:	f10a 0a01 	add.w	sl, sl, #1
 8009244:	106d      	asrs	r5, r5, #1
 8009246:	9204      	str	r2, [sp, #16]
 8009248:	e7cc      	b.n	80091e4 <_strtod_l+0x4d4>
 800924a:	d0ec      	beq.n	8009226 <_strtod_l+0x516>
 800924c:	426d      	negs	r5, r5
 800924e:	f015 020f 	ands.w	r2, r5, #15
 8009252:	d00a      	beq.n	800926a <_strtod_l+0x55a>
 8009254:	4b11      	ldr	r3, [pc, #68]	; (800929c <_strtod_l+0x58c>)
 8009256:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800925a:	4640      	mov	r0, r8
 800925c:	4649      	mov	r1, r9
 800925e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009262:	f7f7 faeb 	bl	800083c <__aeabi_ddiv>
 8009266:	4680      	mov	r8, r0
 8009268:	4689      	mov	r9, r1
 800926a:	112d      	asrs	r5, r5, #4
 800926c:	d0db      	beq.n	8009226 <_strtod_l+0x516>
 800926e:	2d1f      	cmp	r5, #31
 8009270:	dd1e      	ble.n	80092b0 <_strtod_l+0x5a0>
 8009272:	2500      	movs	r5, #0
 8009274:	46ab      	mov	fp, r5
 8009276:	9509      	str	r5, [sp, #36]	; 0x24
 8009278:	9505      	str	r5, [sp, #20]
 800927a:	2322      	movs	r3, #34	; 0x22
 800927c:	f04f 0800 	mov.w	r8, #0
 8009280:	f04f 0900 	mov.w	r9, #0
 8009284:	6023      	str	r3, [r4, #0]
 8009286:	e78d      	b.n	80091a4 <_strtod_l+0x494>
 8009288:	0800bb63 	.word	0x0800bb63
 800928c:	0800bb7c 	.word	0x0800bb7c
 8009290:	0800bb5a 	.word	0x0800bb5a
 8009294:	0800bb5d 	.word	0x0800bb5d
 8009298:	0800bee0 	.word	0x0800bee0
 800929c:	0800bcd0 	.word	0x0800bcd0
 80092a0:	0800bca8 	.word	0x0800bca8
 80092a4:	7ff00000 	.word	0x7ff00000
 80092a8:	7ca00000 	.word	0x7ca00000
 80092ac:	7fefffff 	.word	0x7fefffff
 80092b0:	f015 0310 	ands.w	r3, r5, #16
 80092b4:	bf18      	it	ne
 80092b6:	236a      	movne	r3, #106	; 0x6a
 80092b8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800965c <_strtod_l+0x94c>
 80092bc:	9304      	str	r3, [sp, #16]
 80092be:	4640      	mov	r0, r8
 80092c0:	4649      	mov	r1, r9
 80092c2:	2300      	movs	r3, #0
 80092c4:	07ea      	lsls	r2, r5, #31
 80092c6:	d504      	bpl.n	80092d2 <_strtod_l+0x5c2>
 80092c8:	e9da 2300 	ldrd	r2, r3, [sl]
 80092cc:	f7f7 f98c 	bl	80005e8 <__aeabi_dmul>
 80092d0:	2301      	movs	r3, #1
 80092d2:	106d      	asrs	r5, r5, #1
 80092d4:	f10a 0a08 	add.w	sl, sl, #8
 80092d8:	d1f4      	bne.n	80092c4 <_strtod_l+0x5b4>
 80092da:	b10b      	cbz	r3, 80092e0 <_strtod_l+0x5d0>
 80092dc:	4680      	mov	r8, r0
 80092de:	4689      	mov	r9, r1
 80092e0:	9b04      	ldr	r3, [sp, #16]
 80092e2:	b1bb      	cbz	r3, 8009314 <_strtod_l+0x604>
 80092e4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80092e8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	4649      	mov	r1, r9
 80092f0:	dd10      	ble.n	8009314 <_strtod_l+0x604>
 80092f2:	2b1f      	cmp	r3, #31
 80092f4:	f340 811e 	ble.w	8009534 <_strtod_l+0x824>
 80092f8:	2b34      	cmp	r3, #52	; 0x34
 80092fa:	bfde      	ittt	le
 80092fc:	f04f 33ff 	movle.w	r3, #4294967295
 8009300:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009304:	4093      	lslle	r3, r2
 8009306:	f04f 0800 	mov.w	r8, #0
 800930a:	bfcc      	ite	gt
 800930c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009310:	ea03 0901 	andle.w	r9, r3, r1
 8009314:	2200      	movs	r2, #0
 8009316:	2300      	movs	r3, #0
 8009318:	4640      	mov	r0, r8
 800931a:	4649      	mov	r1, r9
 800931c:	f7f7 fbcc 	bl	8000ab8 <__aeabi_dcmpeq>
 8009320:	2800      	cmp	r0, #0
 8009322:	d1a6      	bne.n	8009272 <_strtod_l+0x562>
 8009324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009326:	9300      	str	r3, [sp, #0]
 8009328:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800932a:	4633      	mov	r3, r6
 800932c:	465a      	mov	r2, fp
 800932e:	4620      	mov	r0, r4
 8009330:	f001 f996 	bl	800a660 <__s2b>
 8009334:	9009      	str	r0, [sp, #36]	; 0x24
 8009336:	2800      	cmp	r0, #0
 8009338:	f43f af2a 	beq.w	8009190 <_strtod_l+0x480>
 800933c:	9a08      	ldr	r2, [sp, #32]
 800933e:	9b05      	ldr	r3, [sp, #20]
 8009340:	2a00      	cmp	r2, #0
 8009342:	eba3 0307 	sub.w	r3, r3, r7
 8009346:	bfa8      	it	ge
 8009348:	2300      	movge	r3, #0
 800934a:	930c      	str	r3, [sp, #48]	; 0x30
 800934c:	2500      	movs	r5, #0
 800934e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009352:	9312      	str	r3, [sp, #72]	; 0x48
 8009354:	46ab      	mov	fp, r5
 8009356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009358:	4620      	mov	r0, r4
 800935a:	6859      	ldr	r1, [r3, #4]
 800935c:	f001 f8d8 	bl	800a510 <_Balloc>
 8009360:	9005      	str	r0, [sp, #20]
 8009362:	2800      	cmp	r0, #0
 8009364:	f43f af18 	beq.w	8009198 <_strtod_l+0x488>
 8009368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800936a:	691a      	ldr	r2, [r3, #16]
 800936c:	3202      	adds	r2, #2
 800936e:	f103 010c 	add.w	r1, r3, #12
 8009372:	0092      	lsls	r2, r2, #2
 8009374:	300c      	adds	r0, #12
 8009376:	f000 fc5a 	bl	8009c2e <memcpy>
 800937a:	ec49 8b10 	vmov	d0, r8, r9
 800937e:	aa18      	add	r2, sp, #96	; 0x60
 8009380:	a917      	add	r1, sp, #92	; 0x5c
 8009382:	4620      	mov	r0, r4
 8009384:	f001 fca0 	bl	800acc8 <__d2b>
 8009388:	ec49 8b18 	vmov	d8, r8, r9
 800938c:	9016      	str	r0, [sp, #88]	; 0x58
 800938e:	2800      	cmp	r0, #0
 8009390:	f43f af02 	beq.w	8009198 <_strtod_l+0x488>
 8009394:	2101      	movs	r1, #1
 8009396:	4620      	mov	r0, r4
 8009398:	f001 f9fa 	bl	800a790 <__i2b>
 800939c:	4683      	mov	fp, r0
 800939e:	2800      	cmp	r0, #0
 80093a0:	f43f aefa 	beq.w	8009198 <_strtod_l+0x488>
 80093a4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80093a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80093a8:	2e00      	cmp	r6, #0
 80093aa:	bfab      	itete	ge
 80093ac:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80093ae:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80093b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80093b2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80093b6:	bfac      	ite	ge
 80093b8:	eb06 0a03 	addge.w	sl, r6, r3
 80093bc:	1b9f      	sublt	r7, r3, r6
 80093be:	9b04      	ldr	r3, [sp, #16]
 80093c0:	1af6      	subs	r6, r6, r3
 80093c2:	4416      	add	r6, r2
 80093c4:	4ba0      	ldr	r3, [pc, #640]	; (8009648 <_strtod_l+0x938>)
 80093c6:	3e01      	subs	r6, #1
 80093c8:	429e      	cmp	r6, r3
 80093ca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80093ce:	f280 80c4 	bge.w	800955a <_strtod_l+0x84a>
 80093d2:	1b9b      	subs	r3, r3, r6
 80093d4:	2b1f      	cmp	r3, #31
 80093d6:	eba2 0203 	sub.w	r2, r2, r3
 80093da:	f04f 0101 	mov.w	r1, #1
 80093de:	f300 80b0 	bgt.w	8009542 <_strtod_l+0x832>
 80093e2:	fa01 f303 	lsl.w	r3, r1, r3
 80093e6:	930e      	str	r3, [sp, #56]	; 0x38
 80093e8:	2300      	movs	r3, #0
 80093ea:	930d      	str	r3, [sp, #52]	; 0x34
 80093ec:	eb0a 0602 	add.w	r6, sl, r2
 80093f0:	9b04      	ldr	r3, [sp, #16]
 80093f2:	45b2      	cmp	sl, r6
 80093f4:	4417      	add	r7, r2
 80093f6:	441f      	add	r7, r3
 80093f8:	4653      	mov	r3, sl
 80093fa:	bfa8      	it	ge
 80093fc:	4633      	movge	r3, r6
 80093fe:	42bb      	cmp	r3, r7
 8009400:	bfa8      	it	ge
 8009402:	463b      	movge	r3, r7
 8009404:	2b00      	cmp	r3, #0
 8009406:	bfc2      	ittt	gt
 8009408:	1af6      	subgt	r6, r6, r3
 800940a:	1aff      	subgt	r7, r7, r3
 800940c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009412:	2b00      	cmp	r3, #0
 8009414:	dd17      	ble.n	8009446 <_strtod_l+0x736>
 8009416:	4659      	mov	r1, fp
 8009418:	461a      	mov	r2, r3
 800941a:	4620      	mov	r0, r4
 800941c:	f001 fa78 	bl	800a910 <__pow5mult>
 8009420:	4683      	mov	fp, r0
 8009422:	2800      	cmp	r0, #0
 8009424:	f43f aeb8 	beq.w	8009198 <_strtod_l+0x488>
 8009428:	4601      	mov	r1, r0
 800942a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800942c:	4620      	mov	r0, r4
 800942e:	f001 f9c5 	bl	800a7bc <__multiply>
 8009432:	900b      	str	r0, [sp, #44]	; 0x2c
 8009434:	2800      	cmp	r0, #0
 8009436:	f43f aeaf 	beq.w	8009198 <_strtod_l+0x488>
 800943a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800943c:	4620      	mov	r0, r4
 800943e:	f001 f8a7 	bl	800a590 <_Bfree>
 8009442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009444:	9316      	str	r3, [sp, #88]	; 0x58
 8009446:	2e00      	cmp	r6, #0
 8009448:	f300 808c 	bgt.w	8009564 <_strtod_l+0x854>
 800944c:	9b08      	ldr	r3, [sp, #32]
 800944e:	2b00      	cmp	r3, #0
 8009450:	dd08      	ble.n	8009464 <_strtod_l+0x754>
 8009452:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009454:	9905      	ldr	r1, [sp, #20]
 8009456:	4620      	mov	r0, r4
 8009458:	f001 fa5a 	bl	800a910 <__pow5mult>
 800945c:	9005      	str	r0, [sp, #20]
 800945e:	2800      	cmp	r0, #0
 8009460:	f43f ae9a 	beq.w	8009198 <_strtod_l+0x488>
 8009464:	2f00      	cmp	r7, #0
 8009466:	dd08      	ble.n	800947a <_strtod_l+0x76a>
 8009468:	9905      	ldr	r1, [sp, #20]
 800946a:	463a      	mov	r2, r7
 800946c:	4620      	mov	r0, r4
 800946e:	f001 faa9 	bl	800a9c4 <__lshift>
 8009472:	9005      	str	r0, [sp, #20]
 8009474:	2800      	cmp	r0, #0
 8009476:	f43f ae8f 	beq.w	8009198 <_strtod_l+0x488>
 800947a:	f1ba 0f00 	cmp.w	sl, #0
 800947e:	dd08      	ble.n	8009492 <_strtod_l+0x782>
 8009480:	4659      	mov	r1, fp
 8009482:	4652      	mov	r2, sl
 8009484:	4620      	mov	r0, r4
 8009486:	f001 fa9d 	bl	800a9c4 <__lshift>
 800948a:	4683      	mov	fp, r0
 800948c:	2800      	cmp	r0, #0
 800948e:	f43f ae83 	beq.w	8009198 <_strtod_l+0x488>
 8009492:	9a05      	ldr	r2, [sp, #20]
 8009494:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009496:	4620      	mov	r0, r4
 8009498:	f001 fb1c 	bl	800aad4 <__mdiff>
 800949c:	4605      	mov	r5, r0
 800949e:	2800      	cmp	r0, #0
 80094a0:	f43f ae7a 	beq.w	8009198 <_strtod_l+0x488>
 80094a4:	68c3      	ldr	r3, [r0, #12]
 80094a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80094a8:	2300      	movs	r3, #0
 80094aa:	60c3      	str	r3, [r0, #12]
 80094ac:	4659      	mov	r1, fp
 80094ae:	f001 faf5 	bl	800aa9c <__mcmp>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	da60      	bge.n	8009578 <_strtod_l+0x868>
 80094b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094b8:	ea53 0308 	orrs.w	r3, r3, r8
 80094bc:	f040 8084 	bne.w	80095c8 <_strtod_l+0x8b8>
 80094c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d17f      	bne.n	80095c8 <_strtod_l+0x8b8>
 80094c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80094cc:	0d1b      	lsrs	r3, r3, #20
 80094ce:	051b      	lsls	r3, r3, #20
 80094d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80094d4:	d978      	bls.n	80095c8 <_strtod_l+0x8b8>
 80094d6:	696b      	ldr	r3, [r5, #20]
 80094d8:	b913      	cbnz	r3, 80094e0 <_strtod_l+0x7d0>
 80094da:	692b      	ldr	r3, [r5, #16]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	dd73      	ble.n	80095c8 <_strtod_l+0x8b8>
 80094e0:	4629      	mov	r1, r5
 80094e2:	2201      	movs	r2, #1
 80094e4:	4620      	mov	r0, r4
 80094e6:	f001 fa6d 	bl	800a9c4 <__lshift>
 80094ea:	4659      	mov	r1, fp
 80094ec:	4605      	mov	r5, r0
 80094ee:	f001 fad5 	bl	800aa9c <__mcmp>
 80094f2:	2800      	cmp	r0, #0
 80094f4:	dd68      	ble.n	80095c8 <_strtod_l+0x8b8>
 80094f6:	9904      	ldr	r1, [sp, #16]
 80094f8:	4a54      	ldr	r2, [pc, #336]	; (800964c <_strtod_l+0x93c>)
 80094fa:	464b      	mov	r3, r9
 80094fc:	2900      	cmp	r1, #0
 80094fe:	f000 8084 	beq.w	800960a <_strtod_l+0x8fa>
 8009502:	ea02 0109 	and.w	r1, r2, r9
 8009506:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800950a:	dc7e      	bgt.n	800960a <_strtod_l+0x8fa>
 800950c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009510:	f77f aeb3 	ble.w	800927a <_strtod_l+0x56a>
 8009514:	4b4e      	ldr	r3, [pc, #312]	; (8009650 <_strtod_l+0x940>)
 8009516:	4640      	mov	r0, r8
 8009518:	4649      	mov	r1, r9
 800951a:	2200      	movs	r2, #0
 800951c:	f7f7 f864 	bl	80005e8 <__aeabi_dmul>
 8009520:	4b4a      	ldr	r3, [pc, #296]	; (800964c <_strtod_l+0x93c>)
 8009522:	400b      	ands	r3, r1
 8009524:	4680      	mov	r8, r0
 8009526:	4689      	mov	r9, r1
 8009528:	2b00      	cmp	r3, #0
 800952a:	f47f ae3f 	bne.w	80091ac <_strtod_l+0x49c>
 800952e:	2322      	movs	r3, #34	; 0x22
 8009530:	6023      	str	r3, [r4, #0]
 8009532:	e63b      	b.n	80091ac <_strtod_l+0x49c>
 8009534:	f04f 32ff 	mov.w	r2, #4294967295
 8009538:	fa02 f303 	lsl.w	r3, r2, r3
 800953c:	ea03 0808 	and.w	r8, r3, r8
 8009540:	e6e8      	b.n	8009314 <_strtod_l+0x604>
 8009542:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009546:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800954a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800954e:	36e2      	adds	r6, #226	; 0xe2
 8009550:	fa01 f306 	lsl.w	r3, r1, r6
 8009554:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009558:	e748      	b.n	80093ec <_strtod_l+0x6dc>
 800955a:	2100      	movs	r1, #0
 800955c:	2301      	movs	r3, #1
 800955e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8009562:	e743      	b.n	80093ec <_strtod_l+0x6dc>
 8009564:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009566:	4632      	mov	r2, r6
 8009568:	4620      	mov	r0, r4
 800956a:	f001 fa2b 	bl	800a9c4 <__lshift>
 800956e:	9016      	str	r0, [sp, #88]	; 0x58
 8009570:	2800      	cmp	r0, #0
 8009572:	f47f af6b 	bne.w	800944c <_strtod_l+0x73c>
 8009576:	e60f      	b.n	8009198 <_strtod_l+0x488>
 8009578:	46ca      	mov	sl, r9
 800957a:	d171      	bne.n	8009660 <_strtod_l+0x950>
 800957c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800957e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009582:	b352      	cbz	r2, 80095da <_strtod_l+0x8ca>
 8009584:	4a33      	ldr	r2, [pc, #204]	; (8009654 <_strtod_l+0x944>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d12a      	bne.n	80095e0 <_strtod_l+0x8d0>
 800958a:	9b04      	ldr	r3, [sp, #16]
 800958c:	4641      	mov	r1, r8
 800958e:	b1fb      	cbz	r3, 80095d0 <_strtod_l+0x8c0>
 8009590:	4b2e      	ldr	r3, [pc, #184]	; (800964c <_strtod_l+0x93c>)
 8009592:	ea09 0303 	and.w	r3, r9, r3
 8009596:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800959a:	f04f 32ff 	mov.w	r2, #4294967295
 800959e:	d81a      	bhi.n	80095d6 <_strtod_l+0x8c6>
 80095a0:	0d1b      	lsrs	r3, r3, #20
 80095a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80095a6:	fa02 f303 	lsl.w	r3, r2, r3
 80095aa:	4299      	cmp	r1, r3
 80095ac:	d118      	bne.n	80095e0 <_strtod_l+0x8d0>
 80095ae:	4b2a      	ldr	r3, [pc, #168]	; (8009658 <_strtod_l+0x948>)
 80095b0:	459a      	cmp	sl, r3
 80095b2:	d102      	bne.n	80095ba <_strtod_l+0x8aa>
 80095b4:	3101      	adds	r1, #1
 80095b6:	f43f adef 	beq.w	8009198 <_strtod_l+0x488>
 80095ba:	4b24      	ldr	r3, [pc, #144]	; (800964c <_strtod_l+0x93c>)
 80095bc:	ea0a 0303 	and.w	r3, sl, r3
 80095c0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80095c4:	f04f 0800 	mov.w	r8, #0
 80095c8:	9b04      	ldr	r3, [sp, #16]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1a2      	bne.n	8009514 <_strtod_l+0x804>
 80095ce:	e5ed      	b.n	80091ac <_strtod_l+0x49c>
 80095d0:	f04f 33ff 	mov.w	r3, #4294967295
 80095d4:	e7e9      	b.n	80095aa <_strtod_l+0x89a>
 80095d6:	4613      	mov	r3, r2
 80095d8:	e7e7      	b.n	80095aa <_strtod_l+0x89a>
 80095da:	ea53 0308 	orrs.w	r3, r3, r8
 80095de:	d08a      	beq.n	80094f6 <_strtod_l+0x7e6>
 80095e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095e2:	b1e3      	cbz	r3, 800961e <_strtod_l+0x90e>
 80095e4:	ea13 0f0a 	tst.w	r3, sl
 80095e8:	d0ee      	beq.n	80095c8 <_strtod_l+0x8b8>
 80095ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ec:	9a04      	ldr	r2, [sp, #16]
 80095ee:	4640      	mov	r0, r8
 80095f0:	4649      	mov	r1, r9
 80095f2:	b1c3      	cbz	r3, 8009626 <_strtod_l+0x916>
 80095f4:	f7ff fb70 	bl	8008cd8 <sulp>
 80095f8:	4602      	mov	r2, r0
 80095fa:	460b      	mov	r3, r1
 80095fc:	ec51 0b18 	vmov	r0, r1, d8
 8009600:	f7f6 fe3c 	bl	800027c <__adddf3>
 8009604:	4680      	mov	r8, r0
 8009606:	4689      	mov	r9, r1
 8009608:	e7de      	b.n	80095c8 <_strtod_l+0x8b8>
 800960a:	4013      	ands	r3, r2
 800960c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009610:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009614:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009618:	f04f 38ff 	mov.w	r8, #4294967295
 800961c:	e7d4      	b.n	80095c8 <_strtod_l+0x8b8>
 800961e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009620:	ea13 0f08 	tst.w	r3, r8
 8009624:	e7e0      	b.n	80095e8 <_strtod_l+0x8d8>
 8009626:	f7ff fb57 	bl	8008cd8 <sulp>
 800962a:	4602      	mov	r2, r0
 800962c:	460b      	mov	r3, r1
 800962e:	ec51 0b18 	vmov	r0, r1, d8
 8009632:	f7f6 fe21 	bl	8000278 <__aeabi_dsub>
 8009636:	2200      	movs	r2, #0
 8009638:	2300      	movs	r3, #0
 800963a:	4680      	mov	r8, r0
 800963c:	4689      	mov	r9, r1
 800963e:	f7f7 fa3b 	bl	8000ab8 <__aeabi_dcmpeq>
 8009642:	2800      	cmp	r0, #0
 8009644:	d0c0      	beq.n	80095c8 <_strtod_l+0x8b8>
 8009646:	e618      	b.n	800927a <_strtod_l+0x56a>
 8009648:	fffffc02 	.word	0xfffffc02
 800964c:	7ff00000 	.word	0x7ff00000
 8009650:	39500000 	.word	0x39500000
 8009654:	000fffff 	.word	0x000fffff
 8009658:	7fefffff 	.word	0x7fefffff
 800965c:	0800bb90 	.word	0x0800bb90
 8009660:	4659      	mov	r1, fp
 8009662:	4628      	mov	r0, r5
 8009664:	f001 fb8a 	bl	800ad7c <__ratio>
 8009668:	ec57 6b10 	vmov	r6, r7, d0
 800966c:	ee10 0a10 	vmov	r0, s0
 8009670:	2200      	movs	r2, #0
 8009672:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009676:	4639      	mov	r1, r7
 8009678:	f7f7 fa32 	bl	8000ae0 <__aeabi_dcmple>
 800967c:	2800      	cmp	r0, #0
 800967e:	d071      	beq.n	8009764 <_strtod_l+0xa54>
 8009680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009682:	2b00      	cmp	r3, #0
 8009684:	d17c      	bne.n	8009780 <_strtod_l+0xa70>
 8009686:	f1b8 0f00 	cmp.w	r8, #0
 800968a:	d15a      	bne.n	8009742 <_strtod_l+0xa32>
 800968c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009690:	2b00      	cmp	r3, #0
 8009692:	d15d      	bne.n	8009750 <_strtod_l+0xa40>
 8009694:	4b90      	ldr	r3, [pc, #576]	; (80098d8 <_strtod_l+0xbc8>)
 8009696:	2200      	movs	r2, #0
 8009698:	4630      	mov	r0, r6
 800969a:	4639      	mov	r1, r7
 800969c:	f7f7 fa16 	bl	8000acc <__aeabi_dcmplt>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	d15c      	bne.n	800975e <_strtod_l+0xa4e>
 80096a4:	4630      	mov	r0, r6
 80096a6:	4639      	mov	r1, r7
 80096a8:	4b8c      	ldr	r3, [pc, #560]	; (80098dc <_strtod_l+0xbcc>)
 80096aa:	2200      	movs	r2, #0
 80096ac:	f7f6 ff9c 	bl	80005e8 <__aeabi_dmul>
 80096b0:	4606      	mov	r6, r0
 80096b2:	460f      	mov	r7, r1
 80096b4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80096b8:	9606      	str	r6, [sp, #24]
 80096ba:	9307      	str	r3, [sp, #28]
 80096bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096c0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80096c4:	4b86      	ldr	r3, [pc, #536]	; (80098e0 <_strtod_l+0xbd0>)
 80096c6:	ea0a 0303 	and.w	r3, sl, r3
 80096ca:	930d      	str	r3, [sp, #52]	; 0x34
 80096cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80096ce:	4b85      	ldr	r3, [pc, #532]	; (80098e4 <_strtod_l+0xbd4>)
 80096d0:	429a      	cmp	r2, r3
 80096d2:	f040 8090 	bne.w	80097f6 <_strtod_l+0xae6>
 80096d6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80096da:	ec49 8b10 	vmov	d0, r8, r9
 80096de:	f001 fa83 	bl	800abe8 <__ulp>
 80096e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80096e6:	ec51 0b10 	vmov	r0, r1, d0
 80096ea:	f7f6 ff7d 	bl	80005e8 <__aeabi_dmul>
 80096ee:	4642      	mov	r2, r8
 80096f0:	464b      	mov	r3, r9
 80096f2:	f7f6 fdc3 	bl	800027c <__adddf3>
 80096f6:	460b      	mov	r3, r1
 80096f8:	4979      	ldr	r1, [pc, #484]	; (80098e0 <_strtod_l+0xbd0>)
 80096fa:	4a7b      	ldr	r2, [pc, #492]	; (80098e8 <_strtod_l+0xbd8>)
 80096fc:	4019      	ands	r1, r3
 80096fe:	4291      	cmp	r1, r2
 8009700:	4680      	mov	r8, r0
 8009702:	d944      	bls.n	800978e <_strtod_l+0xa7e>
 8009704:	ee18 2a90 	vmov	r2, s17
 8009708:	4b78      	ldr	r3, [pc, #480]	; (80098ec <_strtod_l+0xbdc>)
 800970a:	429a      	cmp	r2, r3
 800970c:	d104      	bne.n	8009718 <_strtod_l+0xa08>
 800970e:	ee18 3a10 	vmov	r3, s16
 8009712:	3301      	adds	r3, #1
 8009714:	f43f ad40 	beq.w	8009198 <_strtod_l+0x488>
 8009718:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80098ec <_strtod_l+0xbdc>
 800971c:	f04f 38ff 	mov.w	r8, #4294967295
 8009720:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009722:	4620      	mov	r0, r4
 8009724:	f000 ff34 	bl	800a590 <_Bfree>
 8009728:	9905      	ldr	r1, [sp, #20]
 800972a:	4620      	mov	r0, r4
 800972c:	f000 ff30 	bl	800a590 <_Bfree>
 8009730:	4659      	mov	r1, fp
 8009732:	4620      	mov	r0, r4
 8009734:	f000 ff2c 	bl	800a590 <_Bfree>
 8009738:	4629      	mov	r1, r5
 800973a:	4620      	mov	r0, r4
 800973c:	f000 ff28 	bl	800a590 <_Bfree>
 8009740:	e609      	b.n	8009356 <_strtod_l+0x646>
 8009742:	f1b8 0f01 	cmp.w	r8, #1
 8009746:	d103      	bne.n	8009750 <_strtod_l+0xa40>
 8009748:	f1b9 0f00 	cmp.w	r9, #0
 800974c:	f43f ad95 	beq.w	800927a <_strtod_l+0x56a>
 8009750:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80098a8 <_strtod_l+0xb98>
 8009754:	4f60      	ldr	r7, [pc, #384]	; (80098d8 <_strtod_l+0xbc8>)
 8009756:	ed8d 7b06 	vstr	d7, [sp, #24]
 800975a:	2600      	movs	r6, #0
 800975c:	e7ae      	b.n	80096bc <_strtod_l+0x9ac>
 800975e:	4f5f      	ldr	r7, [pc, #380]	; (80098dc <_strtod_l+0xbcc>)
 8009760:	2600      	movs	r6, #0
 8009762:	e7a7      	b.n	80096b4 <_strtod_l+0x9a4>
 8009764:	4b5d      	ldr	r3, [pc, #372]	; (80098dc <_strtod_l+0xbcc>)
 8009766:	4630      	mov	r0, r6
 8009768:	4639      	mov	r1, r7
 800976a:	2200      	movs	r2, #0
 800976c:	f7f6 ff3c 	bl	80005e8 <__aeabi_dmul>
 8009770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009772:	4606      	mov	r6, r0
 8009774:	460f      	mov	r7, r1
 8009776:	2b00      	cmp	r3, #0
 8009778:	d09c      	beq.n	80096b4 <_strtod_l+0x9a4>
 800977a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800977e:	e79d      	b.n	80096bc <_strtod_l+0x9ac>
 8009780:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80098b0 <_strtod_l+0xba0>
 8009784:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009788:	ec57 6b17 	vmov	r6, r7, d7
 800978c:	e796      	b.n	80096bc <_strtod_l+0x9ac>
 800978e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009792:	9b04      	ldr	r3, [sp, #16]
 8009794:	46ca      	mov	sl, r9
 8009796:	2b00      	cmp	r3, #0
 8009798:	d1c2      	bne.n	8009720 <_strtod_l+0xa10>
 800979a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800979e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097a0:	0d1b      	lsrs	r3, r3, #20
 80097a2:	051b      	lsls	r3, r3, #20
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d1bb      	bne.n	8009720 <_strtod_l+0xa10>
 80097a8:	4630      	mov	r0, r6
 80097aa:	4639      	mov	r1, r7
 80097ac:	f7f7 fa7c 	bl	8000ca8 <__aeabi_d2lz>
 80097b0:	f7f6 feec 	bl	800058c <__aeabi_l2d>
 80097b4:	4602      	mov	r2, r0
 80097b6:	460b      	mov	r3, r1
 80097b8:	4630      	mov	r0, r6
 80097ba:	4639      	mov	r1, r7
 80097bc:	f7f6 fd5c 	bl	8000278 <__aeabi_dsub>
 80097c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097c2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097c6:	ea43 0308 	orr.w	r3, r3, r8
 80097ca:	4313      	orrs	r3, r2
 80097cc:	4606      	mov	r6, r0
 80097ce:	460f      	mov	r7, r1
 80097d0:	d054      	beq.n	800987c <_strtod_l+0xb6c>
 80097d2:	a339      	add	r3, pc, #228	; (adr r3, 80098b8 <_strtod_l+0xba8>)
 80097d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d8:	f7f7 f978 	bl	8000acc <__aeabi_dcmplt>
 80097dc:	2800      	cmp	r0, #0
 80097de:	f47f ace5 	bne.w	80091ac <_strtod_l+0x49c>
 80097e2:	a337      	add	r3, pc, #220	; (adr r3, 80098c0 <_strtod_l+0xbb0>)
 80097e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e8:	4630      	mov	r0, r6
 80097ea:	4639      	mov	r1, r7
 80097ec:	f7f7 f98c 	bl	8000b08 <__aeabi_dcmpgt>
 80097f0:	2800      	cmp	r0, #0
 80097f2:	d095      	beq.n	8009720 <_strtod_l+0xa10>
 80097f4:	e4da      	b.n	80091ac <_strtod_l+0x49c>
 80097f6:	9b04      	ldr	r3, [sp, #16]
 80097f8:	b333      	cbz	r3, 8009848 <_strtod_l+0xb38>
 80097fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097fc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009800:	d822      	bhi.n	8009848 <_strtod_l+0xb38>
 8009802:	a331      	add	r3, pc, #196	; (adr r3, 80098c8 <_strtod_l+0xbb8>)
 8009804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009808:	4630      	mov	r0, r6
 800980a:	4639      	mov	r1, r7
 800980c:	f7f7 f968 	bl	8000ae0 <__aeabi_dcmple>
 8009810:	b1a0      	cbz	r0, 800983c <_strtod_l+0xb2c>
 8009812:	4639      	mov	r1, r7
 8009814:	4630      	mov	r0, r6
 8009816:	f7f7 f9bf 	bl	8000b98 <__aeabi_d2uiz>
 800981a:	2801      	cmp	r0, #1
 800981c:	bf38      	it	cc
 800981e:	2001      	movcc	r0, #1
 8009820:	f7f6 fe68 	bl	80004f4 <__aeabi_ui2d>
 8009824:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009826:	4606      	mov	r6, r0
 8009828:	460f      	mov	r7, r1
 800982a:	bb23      	cbnz	r3, 8009876 <_strtod_l+0xb66>
 800982c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009830:	9010      	str	r0, [sp, #64]	; 0x40
 8009832:	9311      	str	r3, [sp, #68]	; 0x44
 8009834:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009838:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800983c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800983e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009840:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009844:	1a9b      	subs	r3, r3, r2
 8009846:	930f      	str	r3, [sp, #60]	; 0x3c
 8009848:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800984c:	eeb0 0a48 	vmov.f32	s0, s16
 8009850:	eef0 0a68 	vmov.f32	s1, s17
 8009854:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009858:	f001 f9c6 	bl	800abe8 <__ulp>
 800985c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009860:	ec53 2b10 	vmov	r2, r3, d0
 8009864:	f7f6 fec0 	bl	80005e8 <__aeabi_dmul>
 8009868:	ec53 2b18 	vmov	r2, r3, d8
 800986c:	f7f6 fd06 	bl	800027c <__adddf3>
 8009870:	4680      	mov	r8, r0
 8009872:	4689      	mov	r9, r1
 8009874:	e78d      	b.n	8009792 <_strtod_l+0xa82>
 8009876:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800987a:	e7db      	b.n	8009834 <_strtod_l+0xb24>
 800987c:	a314      	add	r3, pc, #80	; (adr r3, 80098d0 <_strtod_l+0xbc0>)
 800987e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009882:	f7f7 f923 	bl	8000acc <__aeabi_dcmplt>
 8009886:	e7b3      	b.n	80097f0 <_strtod_l+0xae0>
 8009888:	2300      	movs	r3, #0
 800988a:	930a      	str	r3, [sp, #40]	; 0x28
 800988c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800988e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009890:	6013      	str	r3, [r2, #0]
 8009892:	f7ff ba7c 	b.w	8008d8e <_strtod_l+0x7e>
 8009896:	2a65      	cmp	r2, #101	; 0x65
 8009898:	f43f ab75 	beq.w	8008f86 <_strtod_l+0x276>
 800989c:	2a45      	cmp	r2, #69	; 0x45
 800989e:	f43f ab72 	beq.w	8008f86 <_strtod_l+0x276>
 80098a2:	2301      	movs	r3, #1
 80098a4:	f7ff bbaa 	b.w	8008ffc <_strtod_l+0x2ec>
 80098a8:	00000000 	.word	0x00000000
 80098ac:	bff00000 	.word	0xbff00000
 80098b0:	00000000 	.word	0x00000000
 80098b4:	3ff00000 	.word	0x3ff00000
 80098b8:	94a03595 	.word	0x94a03595
 80098bc:	3fdfffff 	.word	0x3fdfffff
 80098c0:	35afe535 	.word	0x35afe535
 80098c4:	3fe00000 	.word	0x3fe00000
 80098c8:	ffc00000 	.word	0xffc00000
 80098cc:	41dfffff 	.word	0x41dfffff
 80098d0:	94a03595 	.word	0x94a03595
 80098d4:	3fcfffff 	.word	0x3fcfffff
 80098d8:	3ff00000 	.word	0x3ff00000
 80098dc:	3fe00000 	.word	0x3fe00000
 80098e0:	7ff00000 	.word	0x7ff00000
 80098e4:	7fe00000 	.word	0x7fe00000
 80098e8:	7c9fffff 	.word	0x7c9fffff
 80098ec:	7fefffff 	.word	0x7fefffff

080098f0 <strtod>:
 80098f0:	460a      	mov	r2, r1
 80098f2:	4601      	mov	r1, r0
 80098f4:	4802      	ldr	r0, [pc, #8]	; (8009900 <strtod+0x10>)
 80098f6:	4b03      	ldr	r3, [pc, #12]	; (8009904 <strtod+0x14>)
 80098f8:	6800      	ldr	r0, [r0, #0]
 80098fa:	f7ff ba09 	b.w	8008d10 <_strtod_l>
 80098fe:	bf00      	nop
 8009900:	200001e4 	.word	0x200001e4
 8009904:	2000002c 	.word	0x2000002c

08009908 <std>:
 8009908:	2300      	movs	r3, #0
 800990a:	b510      	push	{r4, lr}
 800990c:	4604      	mov	r4, r0
 800990e:	e9c0 3300 	strd	r3, r3, [r0]
 8009912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009916:	6083      	str	r3, [r0, #8]
 8009918:	8181      	strh	r1, [r0, #12]
 800991a:	6643      	str	r3, [r0, #100]	; 0x64
 800991c:	81c2      	strh	r2, [r0, #14]
 800991e:	6183      	str	r3, [r0, #24]
 8009920:	4619      	mov	r1, r3
 8009922:	2208      	movs	r2, #8
 8009924:	305c      	adds	r0, #92	; 0x5c
 8009926:	f000 f8f4 	bl	8009b12 <memset>
 800992a:	4b0d      	ldr	r3, [pc, #52]	; (8009960 <std+0x58>)
 800992c:	6263      	str	r3, [r4, #36]	; 0x24
 800992e:	4b0d      	ldr	r3, [pc, #52]	; (8009964 <std+0x5c>)
 8009930:	62a3      	str	r3, [r4, #40]	; 0x28
 8009932:	4b0d      	ldr	r3, [pc, #52]	; (8009968 <std+0x60>)
 8009934:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009936:	4b0d      	ldr	r3, [pc, #52]	; (800996c <std+0x64>)
 8009938:	6323      	str	r3, [r4, #48]	; 0x30
 800993a:	4b0d      	ldr	r3, [pc, #52]	; (8009970 <std+0x68>)
 800993c:	6224      	str	r4, [r4, #32]
 800993e:	429c      	cmp	r4, r3
 8009940:	d006      	beq.n	8009950 <std+0x48>
 8009942:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009946:	4294      	cmp	r4, r2
 8009948:	d002      	beq.n	8009950 <std+0x48>
 800994a:	33d0      	adds	r3, #208	; 0xd0
 800994c:	429c      	cmp	r4, r3
 800994e:	d105      	bne.n	800995c <std+0x54>
 8009950:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009958:	f000 b966 	b.w	8009c28 <__retarget_lock_init_recursive>
 800995c:	bd10      	pop	{r4, pc}
 800995e:	bf00      	nop
 8009960:	08009a8d 	.word	0x08009a8d
 8009964:	08009aaf 	.word	0x08009aaf
 8009968:	08009ae7 	.word	0x08009ae7
 800996c:	08009b0b 	.word	0x08009b0b
 8009970:	20000648 	.word	0x20000648

08009974 <stdio_exit_handler>:
 8009974:	4a02      	ldr	r2, [pc, #8]	; (8009980 <stdio_exit_handler+0xc>)
 8009976:	4903      	ldr	r1, [pc, #12]	; (8009984 <stdio_exit_handler+0x10>)
 8009978:	4803      	ldr	r0, [pc, #12]	; (8009988 <stdio_exit_handler+0x14>)
 800997a:	f000 b869 	b.w	8009a50 <_fwalk_sglue>
 800997e:	bf00      	nop
 8009980:	20000020 	.word	0x20000020
 8009984:	0800af91 	.word	0x0800af91
 8009988:	20000198 	.word	0x20000198

0800998c <cleanup_stdio>:
 800998c:	6841      	ldr	r1, [r0, #4]
 800998e:	4b0c      	ldr	r3, [pc, #48]	; (80099c0 <cleanup_stdio+0x34>)
 8009990:	4299      	cmp	r1, r3
 8009992:	b510      	push	{r4, lr}
 8009994:	4604      	mov	r4, r0
 8009996:	d001      	beq.n	800999c <cleanup_stdio+0x10>
 8009998:	f001 fafa 	bl	800af90 <_fflush_r>
 800999c:	68a1      	ldr	r1, [r4, #8]
 800999e:	4b09      	ldr	r3, [pc, #36]	; (80099c4 <cleanup_stdio+0x38>)
 80099a0:	4299      	cmp	r1, r3
 80099a2:	d002      	beq.n	80099aa <cleanup_stdio+0x1e>
 80099a4:	4620      	mov	r0, r4
 80099a6:	f001 faf3 	bl	800af90 <_fflush_r>
 80099aa:	68e1      	ldr	r1, [r4, #12]
 80099ac:	4b06      	ldr	r3, [pc, #24]	; (80099c8 <cleanup_stdio+0x3c>)
 80099ae:	4299      	cmp	r1, r3
 80099b0:	d004      	beq.n	80099bc <cleanup_stdio+0x30>
 80099b2:	4620      	mov	r0, r4
 80099b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099b8:	f001 baea 	b.w	800af90 <_fflush_r>
 80099bc:	bd10      	pop	{r4, pc}
 80099be:	bf00      	nop
 80099c0:	20000648 	.word	0x20000648
 80099c4:	200006b0 	.word	0x200006b0
 80099c8:	20000718 	.word	0x20000718

080099cc <global_stdio_init.part.0>:
 80099cc:	b510      	push	{r4, lr}
 80099ce:	4b0b      	ldr	r3, [pc, #44]	; (80099fc <global_stdio_init.part.0+0x30>)
 80099d0:	4c0b      	ldr	r4, [pc, #44]	; (8009a00 <global_stdio_init.part.0+0x34>)
 80099d2:	4a0c      	ldr	r2, [pc, #48]	; (8009a04 <global_stdio_init.part.0+0x38>)
 80099d4:	601a      	str	r2, [r3, #0]
 80099d6:	4620      	mov	r0, r4
 80099d8:	2200      	movs	r2, #0
 80099da:	2104      	movs	r1, #4
 80099dc:	f7ff ff94 	bl	8009908 <std>
 80099e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80099e4:	2201      	movs	r2, #1
 80099e6:	2109      	movs	r1, #9
 80099e8:	f7ff ff8e 	bl	8009908 <std>
 80099ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80099f0:	2202      	movs	r2, #2
 80099f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099f6:	2112      	movs	r1, #18
 80099f8:	f7ff bf86 	b.w	8009908 <std>
 80099fc:	20000780 	.word	0x20000780
 8009a00:	20000648 	.word	0x20000648
 8009a04:	08009975 	.word	0x08009975

08009a08 <__sfp_lock_acquire>:
 8009a08:	4801      	ldr	r0, [pc, #4]	; (8009a10 <__sfp_lock_acquire+0x8>)
 8009a0a:	f000 b90e 	b.w	8009c2a <__retarget_lock_acquire_recursive>
 8009a0e:	bf00      	nop
 8009a10:	20000789 	.word	0x20000789

08009a14 <__sfp_lock_release>:
 8009a14:	4801      	ldr	r0, [pc, #4]	; (8009a1c <__sfp_lock_release+0x8>)
 8009a16:	f000 b909 	b.w	8009c2c <__retarget_lock_release_recursive>
 8009a1a:	bf00      	nop
 8009a1c:	20000789 	.word	0x20000789

08009a20 <__sinit>:
 8009a20:	b510      	push	{r4, lr}
 8009a22:	4604      	mov	r4, r0
 8009a24:	f7ff fff0 	bl	8009a08 <__sfp_lock_acquire>
 8009a28:	6a23      	ldr	r3, [r4, #32]
 8009a2a:	b11b      	cbz	r3, 8009a34 <__sinit+0x14>
 8009a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a30:	f7ff bff0 	b.w	8009a14 <__sfp_lock_release>
 8009a34:	4b04      	ldr	r3, [pc, #16]	; (8009a48 <__sinit+0x28>)
 8009a36:	6223      	str	r3, [r4, #32]
 8009a38:	4b04      	ldr	r3, [pc, #16]	; (8009a4c <__sinit+0x2c>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d1f5      	bne.n	8009a2c <__sinit+0xc>
 8009a40:	f7ff ffc4 	bl	80099cc <global_stdio_init.part.0>
 8009a44:	e7f2      	b.n	8009a2c <__sinit+0xc>
 8009a46:	bf00      	nop
 8009a48:	0800998d 	.word	0x0800998d
 8009a4c:	20000780 	.word	0x20000780

08009a50 <_fwalk_sglue>:
 8009a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a54:	4607      	mov	r7, r0
 8009a56:	4688      	mov	r8, r1
 8009a58:	4614      	mov	r4, r2
 8009a5a:	2600      	movs	r6, #0
 8009a5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a60:	f1b9 0901 	subs.w	r9, r9, #1
 8009a64:	d505      	bpl.n	8009a72 <_fwalk_sglue+0x22>
 8009a66:	6824      	ldr	r4, [r4, #0]
 8009a68:	2c00      	cmp	r4, #0
 8009a6a:	d1f7      	bne.n	8009a5c <_fwalk_sglue+0xc>
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a72:	89ab      	ldrh	r3, [r5, #12]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d907      	bls.n	8009a88 <_fwalk_sglue+0x38>
 8009a78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	d003      	beq.n	8009a88 <_fwalk_sglue+0x38>
 8009a80:	4629      	mov	r1, r5
 8009a82:	4638      	mov	r0, r7
 8009a84:	47c0      	blx	r8
 8009a86:	4306      	orrs	r6, r0
 8009a88:	3568      	adds	r5, #104	; 0x68
 8009a8a:	e7e9      	b.n	8009a60 <_fwalk_sglue+0x10>

08009a8c <__sread>:
 8009a8c:	b510      	push	{r4, lr}
 8009a8e:	460c      	mov	r4, r1
 8009a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a94:	f000 f87a 	bl	8009b8c <_read_r>
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	bfab      	itete	ge
 8009a9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a9e:	89a3      	ldrhlt	r3, [r4, #12]
 8009aa0:	181b      	addge	r3, r3, r0
 8009aa2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009aa6:	bfac      	ite	ge
 8009aa8:	6563      	strge	r3, [r4, #84]	; 0x54
 8009aaa:	81a3      	strhlt	r3, [r4, #12]
 8009aac:	bd10      	pop	{r4, pc}

08009aae <__swrite>:
 8009aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ab2:	461f      	mov	r7, r3
 8009ab4:	898b      	ldrh	r3, [r1, #12]
 8009ab6:	05db      	lsls	r3, r3, #23
 8009ab8:	4605      	mov	r5, r0
 8009aba:	460c      	mov	r4, r1
 8009abc:	4616      	mov	r6, r2
 8009abe:	d505      	bpl.n	8009acc <__swrite+0x1e>
 8009ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ac4:	2302      	movs	r3, #2
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f000 f84e 	bl	8009b68 <_lseek_r>
 8009acc:	89a3      	ldrh	r3, [r4, #12]
 8009ace:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ad2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ad6:	81a3      	strh	r3, [r4, #12]
 8009ad8:	4632      	mov	r2, r6
 8009ada:	463b      	mov	r3, r7
 8009adc:	4628      	mov	r0, r5
 8009ade:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae2:	f000 b865 	b.w	8009bb0 <_write_r>

08009ae6 <__sseek>:
 8009ae6:	b510      	push	{r4, lr}
 8009ae8:	460c      	mov	r4, r1
 8009aea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aee:	f000 f83b 	bl	8009b68 <_lseek_r>
 8009af2:	1c43      	adds	r3, r0, #1
 8009af4:	89a3      	ldrh	r3, [r4, #12]
 8009af6:	bf15      	itete	ne
 8009af8:	6560      	strne	r0, [r4, #84]	; 0x54
 8009afa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009afe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b02:	81a3      	strheq	r3, [r4, #12]
 8009b04:	bf18      	it	ne
 8009b06:	81a3      	strhne	r3, [r4, #12]
 8009b08:	bd10      	pop	{r4, pc}

08009b0a <__sclose>:
 8009b0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b0e:	f000 b81b 	b.w	8009b48 <_close_r>

08009b12 <memset>:
 8009b12:	4402      	add	r2, r0
 8009b14:	4603      	mov	r3, r0
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d100      	bne.n	8009b1c <memset+0xa>
 8009b1a:	4770      	bx	lr
 8009b1c:	f803 1b01 	strb.w	r1, [r3], #1
 8009b20:	e7f9      	b.n	8009b16 <memset+0x4>

08009b22 <strncmp>:
 8009b22:	b510      	push	{r4, lr}
 8009b24:	b16a      	cbz	r2, 8009b42 <strncmp+0x20>
 8009b26:	3901      	subs	r1, #1
 8009b28:	1884      	adds	r4, r0, r2
 8009b2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b2e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d103      	bne.n	8009b3e <strncmp+0x1c>
 8009b36:	42a0      	cmp	r0, r4
 8009b38:	d001      	beq.n	8009b3e <strncmp+0x1c>
 8009b3a:	2a00      	cmp	r2, #0
 8009b3c:	d1f5      	bne.n	8009b2a <strncmp+0x8>
 8009b3e:	1ad0      	subs	r0, r2, r3
 8009b40:	bd10      	pop	{r4, pc}
 8009b42:	4610      	mov	r0, r2
 8009b44:	e7fc      	b.n	8009b40 <strncmp+0x1e>
	...

08009b48 <_close_r>:
 8009b48:	b538      	push	{r3, r4, r5, lr}
 8009b4a:	4d06      	ldr	r5, [pc, #24]	; (8009b64 <_close_r+0x1c>)
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	4604      	mov	r4, r0
 8009b50:	4608      	mov	r0, r1
 8009b52:	602b      	str	r3, [r5, #0]
 8009b54:	f7f8 fc89 	bl	800246a <_close>
 8009b58:	1c43      	adds	r3, r0, #1
 8009b5a:	d102      	bne.n	8009b62 <_close_r+0x1a>
 8009b5c:	682b      	ldr	r3, [r5, #0]
 8009b5e:	b103      	cbz	r3, 8009b62 <_close_r+0x1a>
 8009b60:	6023      	str	r3, [r4, #0]
 8009b62:	bd38      	pop	{r3, r4, r5, pc}
 8009b64:	20000784 	.word	0x20000784

08009b68 <_lseek_r>:
 8009b68:	b538      	push	{r3, r4, r5, lr}
 8009b6a:	4d07      	ldr	r5, [pc, #28]	; (8009b88 <_lseek_r+0x20>)
 8009b6c:	4604      	mov	r4, r0
 8009b6e:	4608      	mov	r0, r1
 8009b70:	4611      	mov	r1, r2
 8009b72:	2200      	movs	r2, #0
 8009b74:	602a      	str	r2, [r5, #0]
 8009b76:	461a      	mov	r2, r3
 8009b78:	f7f8 fc9e 	bl	80024b8 <_lseek>
 8009b7c:	1c43      	adds	r3, r0, #1
 8009b7e:	d102      	bne.n	8009b86 <_lseek_r+0x1e>
 8009b80:	682b      	ldr	r3, [r5, #0]
 8009b82:	b103      	cbz	r3, 8009b86 <_lseek_r+0x1e>
 8009b84:	6023      	str	r3, [r4, #0]
 8009b86:	bd38      	pop	{r3, r4, r5, pc}
 8009b88:	20000784 	.word	0x20000784

08009b8c <_read_r>:
 8009b8c:	b538      	push	{r3, r4, r5, lr}
 8009b8e:	4d07      	ldr	r5, [pc, #28]	; (8009bac <_read_r+0x20>)
 8009b90:	4604      	mov	r4, r0
 8009b92:	4608      	mov	r0, r1
 8009b94:	4611      	mov	r1, r2
 8009b96:	2200      	movs	r2, #0
 8009b98:	602a      	str	r2, [r5, #0]
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	f7f8 fc2c 	bl	80023f8 <_read>
 8009ba0:	1c43      	adds	r3, r0, #1
 8009ba2:	d102      	bne.n	8009baa <_read_r+0x1e>
 8009ba4:	682b      	ldr	r3, [r5, #0]
 8009ba6:	b103      	cbz	r3, 8009baa <_read_r+0x1e>
 8009ba8:	6023      	str	r3, [r4, #0]
 8009baa:	bd38      	pop	{r3, r4, r5, pc}
 8009bac:	20000784 	.word	0x20000784

08009bb0 <_write_r>:
 8009bb0:	b538      	push	{r3, r4, r5, lr}
 8009bb2:	4d07      	ldr	r5, [pc, #28]	; (8009bd0 <_write_r+0x20>)
 8009bb4:	4604      	mov	r4, r0
 8009bb6:	4608      	mov	r0, r1
 8009bb8:	4611      	mov	r1, r2
 8009bba:	2200      	movs	r2, #0
 8009bbc:	602a      	str	r2, [r5, #0]
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	f7f8 fc37 	bl	8002432 <_write>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	d102      	bne.n	8009bce <_write_r+0x1e>
 8009bc8:	682b      	ldr	r3, [r5, #0]
 8009bca:	b103      	cbz	r3, 8009bce <_write_r+0x1e>
 8009bcc:	6023      	str	r3, [r4, #0]
 8009bce:	bd38      	pop	{r3, r4, r5, pc}
 8009bd0:	20000784 	.word	0x20000784

08009bd4 <__errno>:
 8009bd4:	4b01      	ldr	r3, [pc, #4]	; (8009bdc <__errno+0x8>)
 8009bd6:	6818      	ldr	r0, [r3, #0]
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop
 8009bdc:	200001e4 	.word	0x200001e4

08009be0 <__libc_init_array>:
 8009be0:	b570      	push	{r4, r5, r6, lr}
 8009be2:	4d0d      	ldr	r5, [pc, #52]	; (8009c18 <__libc_init_array+0x38>)
 8009be4:	4c0d      	ldr	r4, [pc, #52]	; (8009c1c <__libc_init_array+0x3c>)
 8009be6:	1b64      	subs	r4, r4, r5
 8009be8:	10a4      	asrs	r4, r4, #2
 8009bea:	2600      	movs	r6, #0
 8009bec:	42a6      	cmp	r6, r4
 8009bee:	d109      	bne.n	8009c04 <__libc_init_array+0x24>
 8009bf0:	4d0b      	ldr	r5, [pc, #44]	; (8009c20 <__libc_init_array+0x40>)
 8009bf2:	4c0c      	ldr	r4, [pc, #48]	; (8009c24 <__libc_init_array+0x44>)
 8009bf4:	f001 fe8a 	bl	800b90c <_init>
 8009bf8:	1b64      	subs	r4, r4, r5
 8009bfa:	10a4      	asrs	r4, r4, #2
 8009bfc:	2600      	movs	r6, #0
 8009bfe:	42a6      	cmp	r6, r4
 8009c00:	d105      	bne.n	8009c0e <__libc_init_array+0x2e>
 8009c02:	bd70      	pop	{r4, r5, r6, pc}
 8009c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c08:	4798      	blx	r3
 8009c0a:	3601      	adds	r6, #1
 8009c0c:	e7ee      	b.n	8009bec <__libc_init_array+0xc>
 8009c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c12:	4798      	blx	r3
 8009c14:	3601      	adds	r6, #1
 8009c16:	e7f2      	b.n	8009bfe <__libc_init_array+0x1e>
 8009c18:	0800bf1c 	.word	0x0800bf1c
 8009c1c:	0800bf1c 	.word	0x0800bf1c
 8009c20:	0800bf1c 	.word	0x0800bf1c
 8009c24:	0800bf24 	.word	0x0800bf24

08009c28 <__retarget_lock_init_recursive>:
 8009c28:	4770      	bx	lr

08009c2a <__retarget_lock_acquire_recursive>:
 8009c2a:	4770      	bx	lr

08009c2c <__retarget_lock_release_recursive>:
 8009c2c:	4770      	bx	lr

08009c2e <memcpy>:
 8009c2e:	440a      	add	r2, r1
 8009c30:	4291      	cmp	r1, r2
 8009c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c36:	d100      	bne.n	8009c3a <memcpy+0xc>
 8009c38:	4770      	bx	lr
 8009c3a:	b510      	push	{r4, lr}
 8009c3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c44:	4291      	cmp	r1, r2
 8009c46:	d1f9      	bne.n	8009c3c <memcpy+0xe>
 8009c48:	bd10      	pop	{r4, pc}
	...

08009c4c <_free_r>:
 8009c4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c4e:	2900      	cmp	r1, #0
 8009c50:	d044      	beq.n	8009cdc <_free_r+0x90>
 8009c52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c56:	9001      	str	r0, [sp, #4]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f1a1 0404 	sub.w	r4, r1, #4
 8009c5e:	bfb8      	it	lt
 8009c60:	18e4      	addlt	r4, r4, r3
 8009c62:	f000 fc49 	bl	800a4f8 <__malloc_lock>
 8009c66:	4a1e      	ldr	r2, [pc, #120]	; (8009ce0 <_free_r+0x94>)
 8009c68:	9801      	ldr	r0, [sp, #4]
 8009c6a:	6813      	ldr	r3, [r2, #0]
 8009c6c:	b933      	cbnz	r3, 8009c7c <_free_r+0x30>
 8009c6e:	6063      	str	r3, [r4, #4]
 8009c70:	6014      	str	r4, [r2, #0]
 8009c72:	b003      	add	sp, #12
 8009c74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c78:	f000 bc44 	b.w	800a504 <__malloc_unlock>
 8009c7c:	42a3      	cmp	r3, r4
 8009c7e:	d908      	bls.n	8009c92 <_free_r+0x46>
 8009c80:	6825      	ldr	r5, [r4, #0]
 8009c82:	1961      	adds	r1, r4, r5
 8009c84:	428b      	cmp	r3, r1
 8009c86:	bf01      	itttt	eq
 8009c88:	6819      	ldreq	r1, [r3, #0]
 8009c8a:	685b      	ldreq	r3, [r3, #4]
 8009c8c:	1949      	addeq	r1, r1, r5
 8009c8e:	6021      	streq	r1, [r4, #0]
 8009c90:	e7ed      	b.n	8009c6e <_free_r+0x22>
 8009c92:	461a      	mov	r2, r3
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	b10b      	cbz	r3, 8009c9c <_free_r+0x50>
 8009c98:	42a3      	cmp	r3, r4
 8009c9a:	d9fa      	bls.n	8009c92 <_free_r+0x46>
 8009c9c:	6811      	ldr	r1, [r2, #0]
 8009c9e:	1855      	adds	r5, r2, r1
 8009ca0:	42a5      	cmp	r5, r4
 8009ca2:	d10b      	bne.n	8009cbc <_free_r+0x70>
 8009ca4:	6824      	ldr	r4, [r4, #0]
 8009ca6:	4421      	add	r1, r4
 8009ca8:	1854      	adds	r4, r2, r1
 8009caa:	42a3      	cmp	r3, r4
 8009cac:	6011      	str	r1, [r2, #0]
 8009cae:	d1e0      	bne.n	8009c72 <_free_r+0x26>
 8009cb0:	681c      	ldr	r4, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	6053      	str	r3, [r2, #4]
 8009cb6:	440c      	add	r4, r1
 8009cb8:	6014      	str	r4, [r2, #0]
 8009cba:	e7da      	b.n	8009c72 <_free_r+0x26>
 8009cbc:	d902      	bls.n	8009cc4 <_free_r+0x78>
 8009cbe:	230c      	movs	r3, #12
 8009cc0:	6003      	str	r3, [r0, #0]
 8009cc2:	e7d6      	b.n	8009c72 <_free_r+0x26>
 8009cc4:	6825      	ldr	r5, [r4, #0]
 8009cc6:	1961      	adds	r1, r4, r5
 8009cc8:	428b      	cmp	r3, r1
 8009cca:	bf04      	itt	eq
 8009ccc:	6819      	ldreq	r1, [r3, #0]
 8009cce:	685b      	ldreq	r3, [r3, #4]
 8009cd0:	6063      	str	r3, [r4, #4]
 8009cd2:	bf04      	itt	eq
 8009cd4:	1949      	addeq	r1, r1, r5
 8009cd6:	6021      	streq	r1, [r4, #0]
 8009cd8:	6054      	str	r4, [r2, #4]
 8009cda:	e7ca      	b.n	8009c72 <_free_r+0x26>
 8009cdc:	b003      	add	sp, #12
 8009cde:	bd30      	pop	{r4, r5, pc}
 8009ce0:	2000078c 	.word	0x2000078c

08009ce4 <rshift>:
 8009ce4:	6903      	ldr	r3, [r0, #16]
 8009ce6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009cea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009cee:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009cf2:	f100 0414 	add.w	r4, r0, #20
 8009cf6:	dd45      	ble.n	8009d84 <rshift+0xa0>
 8009cf8:	f011 011f 	ands.w	r1, r1, #31
 8009cfc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009d00:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009d04:	d10c      	bne.n	8009d20 <rshift+0x3c>
 8009d06:	f100 0710 	add.w	r7, r0, #16
 8009d0a:	4629      	mov	r1, r5
 8009d0c:	42b1      	cmp	r1, r6
 8009d0e:	d334      	bcc.n	8009d7a <rshift+0x96>
 8009d10:	1a9b      	subs	r3, r3, r2
 8009d12:	009b      	lsls	r3, r3, #2
 8009d14:	1eea      	subs	r2, r5, #3
 8009d16:	4296      	cmp	r6, r2
 8009d18:	bf38      	it	cc
 8009d1a:	2300      	movcc	r3, #0
 8009d1c:	4423      	add	r3, r4
 8009d1e:	e015      	b.n	8009d4c <rshift+0x68>
 8009d20:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009d24:	f1c1 0820 	rsb	r8, r1, #32
 8009d28:	40cf      	lsrs	r7, r1
 8009d2a:	f105 0e04 	add.w	lr, r5, #4
 8009d2e:	46a1      	mov	r9, r4
 8009d30:	4576      	cmp	r6, lr
 8009d32:	46f4      	mov	ip, lr
 8009d34:	d815      	bhi.n	8009d62 <rshift+0x7e>
 8009d36:	1a9a      	subs	r2, r3, r2
 8009d38:	0092      	lsls	r2, r2, #2
 8009d3a:	3a04      	subs	r2, #4
 8009d3c:	3501      	adds	r5, #1
 8009d3e:	42ae      	cmp	r6, r5
 8009d40:	bf38      	it	cc
 8009d42:	2200      	movcc	r2, #0
 8009d44:	18a3      	adds	r3, r4, r2
 8009d46:	50a7      	str	r7, [r4, r2]
 8009d48:	b107      	cbz	r7, 8009d4c <rshift+0x68>
 8009d4a:	3304      	adds	r3, #4
 8009d4c:	1b1a      	subs	r2, r3, r4
 8009d4e:	42a3      	cmp	r3, r4
 8009d50:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009d54:	bf08      	it	eq
 8009d56:	2300      	moveq	r3, #0
 8009d58:	6102      	str	r2, [r0, #16]
 8009d5a:	bf08      	it	eq
 8009d5c:	6143      	streq	r3, [r0, #20]
 8009d5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d62:	f8dc c000 	ldr.w	ip, [ip]
 8009d66:	fa0c fc08 	lsl.w	ip, ip, r8
 8009d6a:	ea4c 0707 	orr.w	r7, ip, r7
 8009d6e:	f849 7b04 	str.w	r7, [r9], #4
 8009d72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009d76:	40cf      	lsrs	r7, r1
 8009d78:	e7da      	b.n	8009d30 <rshift+0x4c>
 8009d7a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009d7e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009d82:	e7c3      	b.n	8009d0c <rshift+0x28>
 8009d84:	4623      	mov	r3, r4
 8009d86:	e7e1      	b.n	8009d4c <rshift+0x68>

08009d88 <__hexdig_fun>:
 8009d88:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009d8c:	2b09      	cmp	r3, #9
 8009d8e:	d802      	bhi.n	8009d96 <__hexdig_fun+0xe>
 8009d90:	3820      	subs	r0, #32
 8009d92:	b2c0      	uxtb	r0, r0
 8009d94:	4770      	bx	lr
 8009d96:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009d9a:	2b05      	cmp	r3, #5
 8009d9c:	d801      	bhi.n	8009da2 <__hexdig_fun+0x1a>
 8009d9e:	3847      	subs	r0, #71	; 0x47
 8009da0:	e7f7      	b.n	8009d92 <__hexdig_fun+0xa>
 8009da2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009da6:	2b05      	cmp	r3, #5
 8009da8:	d801      	bhi.n	8009dae <__hexdig_fun+0x26>
 8009daa:	3827      	subs	r0, #39	; 0x27
 8009dac:	e7f1      	b.n	8009d92 <__hexdig_fun+0xa>
 8009dae:	2000      	movs	r0, #0
 8009db0:	4770      	bx	lr
	...

08009db4 <__gethex>:
 8009db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db8:	4617      	mov	r7, r2
 8009dba:	680a      	ldr	r2, [r1, #0]
 8009dbc:	b085      	sub	sp, #20
 8009dbe:	f102 0b02 	add.w	fp, r2, #2
 8009dc2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009dc6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009dca:	4681      	mov	r9, r0
 8009dcc:	468a      	mov	sl, r1
 8009dce:	9302      	str	r3, [sp, #8]
 8009dd0:	32fe      	adds	r2, #254	; 0xfe
 8009dd2:	eb02 030b 	add.w	r3, r2, fp
 8009dd6:	46d8      	mov	r8, fp
 8009dd8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009ddc:	9301      	str	r3, [sp, #4]
 8009dde:	2830      	cmp	r0, #48	; 0x30
 8009de0:	d0f7      	beq.n	8009dd2 <__gethex+0x1e>
 8009de2:	f7ff ffd1 	bl	8009d88 <__hexdig_fun>
 8009de6:	4604      	mov	r4, r0
 8009de8:	2800      	cmp	r0, #0
 8009dea:	d138      	bne.n	8009e5e <__gethex+0xaa>
 8009dec:	49a7      	ldr	r1, [pc, #668]	; (800a08c <__gethex+0x2d8>)
 8009dee:	2201      	movs	r2, #1
 8009df0:	4640      	mov	r0, r8
 8009df2:	f7ff fe96 	bl	8009b22 <strncmp>
 8009df6:	4606      	mov	r6, r0
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d169      	bne.n	8009ed0 <__gethex+0x11c>
 8009dfc:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009e00:	465d      	mov	r5, fp
 8009e02:	f7ff ffc1 	bl	8009d88 <__hexdig_fun>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d064      	beq.n	8009ed4 <__gethex+0x120>
 8009e0a:	465a      	mov	r2, fp
 8009e0c:	7810      	ldrb	r0, [r2, #0]
 8009e0e:	2830      	cmp	r0, #48	; 0x30
 8009e10:	4690      	mov	r8, r2
 8009e12:	f102 0201 	add.w	r2, r2, #1
 8009e16:	d0f9      	beq.n	8009e0c <__gethex+0x58>
 8009e18:	f7ff ffb6 	bl	8009d88 <__hexdig_fun>
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	fab0 f480 	clz	r4, r0
 8009e22:	0964      	lsrs	r4, r4, #5
 8009e24:	465e      	mov	r6, fp
 8009e26:	9301      	str	r3, [sp, #4]
 8009e28:	4642      	mov	r2, r8
 8009e2a:	4615      	mov	r5, r2
 8009e2c:	3201      	adds	r2, #1
 8009e2e:	7828      	ldrb	r0, [r5, #0]
 8009e30:	f7ff ffaa 	bl	8009d88 <__hexdig_fun>
 8009e34:	2800      	cmp	r0, #0
 8009e36:	d1f8      	bne.n	8009e2a <__gethex+0x76>
 8009e38:	4994      	ldr	r1, [pc, #592]	; (800a08c <__gethex+0x2d8>)
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	f7ff fe70 	bl	8009b22 <strncmp>
 8009e42:	b978      	cbnz	r0, 8009e64 <__gethex+0xb0>
 8009e44:	b946      	cbnz	r6, 8009e58 <__gethex+0xa4>
 8009e46:	1c6e      	adds	r6, r5, #1
 8009e48:	4632      	mov	r2, r6
 8009e4a:	4615      	mov	r5, r2
 8009e4c:	3201      	adds	r2, #1
 8009e4e:	7828      	ldrb	r0, [r5, #0]
 8009e50:	f7ff ff9a 	bl	8009d88 <__hexdig_fun>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	d1f8      	bne.n	8009e4a <__gethex+0x96>
 8009e58:	1b73      	subs	r3, r6, r5
 8009e5a:	009e      	lsls	r6, r3, #2
 8009e5c:	e004      	b.n	8009e68 <__gethex+0xb4>
 8009e5e:	2400      	movs	r4, #0
 8009e60:	4626      	mov	r6, r4
 8009e62:	e7e1      	b.n	8009e28 <__gethex+0x74>
 8009e64:	2e00      	cmp	r6, #0
 8009e66:	d1f7      	bne.n	8009e58 <__gethex+0xa4>
 8009e68:	782b      	ldrb	r3, [r5, #0]
 8009e6a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009e6e:	2b50      	cmp	r3, #80	; 0x50
 8009e70:	d13d      	bne.n	8009eee <__gethex+0x13a>
 8009e72:	786b      	ldrb	r3, [r5, #1]
 8009e74:	2b2b      	cmp	r3, #43	; 0x2b
 8009e76:	d02f      	beq.n	8009ed8 <__gethex+0x124>
 8009e78:	2b2d      	cmp	r3, #45	; 0x2d
 8009e7a:	d031      	beq.n	8009ee0 <__gethex+0x12c>
 8009e7c:	1c69      	adds	r1, r5, #1
 8009e7e:	f04f 0b00 	mov.w	fp, #0
 8009e82:	7808      	ldrb	r0, [r1, #0]
 8009e84:	f7ff ff80 	bl	8009d88 <__hexdig_fun>
 8009e88:	1e42      	subs	r2, r0, #1
 8009e8a:	b2d2      	uxtb	r2, r2
 8009e8c:	2a18      	cmp	r2, #24
 8009e8e:	d82e      	bhi.n	8009eee <__gethex+0x13a>
 8009e90:	f1a0 0210 	sub.w	r2, r0, #16
 8009e94:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009e98:	f7ff ff76 	bl	8009d88 <__hexdig_fun>
 8009e9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009ea0:	fa5f fc8c 	uxtb.w	ip, ip
 8009ea4:	f1bc 0f18 	cmp.w	ip, #24
 8009ea8:	d91d      	bls.n	8009ee6 <__gethex+0x132>
 8009eaa:	f1bb 0f00 	cmp.w	fp, #0
 8009eae:	d000      	beq.n	8009eb2 <__gethex+0xfe>
 8009eb0:	4252      	negs	r2, r2
 8009eb2:	4416      	add	r6, r2
 8009eb4:	f8ca 1000 	str.w	r1, [sl]
 8009eb8:	b1dc      	cbz	r4, 8009ef2 <__gethex+0x13e>
 8009eba:	9b01      	ldr	r3, [sp, #4]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	bf14      	ite	ne
 8009ec0:	f04f 0800 	movne.w	r8, #0
 8009ec4:	f04f 0806 	moveq.w	r8, #6
 8009ec8:	4640      	mov	r0, r8
 8009eca:	b005      	add	sp, #20
 8009ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed0:	4645      	mov	r5, r8
 8009ed2:	4626      	mov	r6, r4
 8009ed4:	2401      	movs	r4, #1
 8009ed6:	e7c7      	b.n	8009e68 <__gethex+0xb4>
 8009ed8:	f04f 0b00 	mov.w	fp, #0
 8009edc:	1ca9      	adds	r1, r5, #2
 8009ede:	e7d0      	b.n	8009e82 <__gethex+0xce>
 8009ee0:	f04f 0b01 	mov.w	fp, #1
 8009ee4:	e7fa      	b.n	8009edc <__gethex+0x128>
 8009ee6:	230a      	movs	r3, #10
 8009ee8:	fb03 0002 	mla	r0, r3, r2, r0
 8009eec:	e7d0      	b.n	8009e90 <__gethex+0xdc>
 8009eee:	4629      	mov	r1, r5
 8009ef0:	e7e0      	b.n	8009eb4 <__gethex+0x100>
 8009ef2:	eba5 0308 	sub.w	r3, r5, r8
 8009ef6:	3b01      	subs	r3, #1
 8009ef8:	4621      	mov	r1, r4
 8009efa:	2b07      	cmp	r3, #7
 8009efc:	dc0a      	bgt.n	8009f14 <__gethex+0x160>
 8009efe:	4648      	mov	r0, r9
 8009f00:	f000 fb06 	bl	800a510 <_Balloc>
 8009f04:	4604      	mov	r4, r0
 8009f06:	b940      	cbnz	r0, 8009f1a <__gethex+0x166>
 8009f08:	4b61      	ldr	r3, [pc, #388]	; (800a090 <__gethex+0x2dc>)
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	21e4      	movs	r1, #228	; 0xe4
 8009f0e:	4861      	ldr	r0, [pc, #388]	; (800a094 <__gethex+0x2e0>)
 8009f10:	f001 f876 	bl	800b000 <__assert_func>
 8009f14:	3101      	adds	r1, #1
 8009f16:	105b      	asrs	r3, r3, #1
 8009f18:	e7ef      	b.n	8009efa <__gethex+0x146>
 8009f1a:	f100 0a14 	add.w	sl, r0, #20
 8009f1e:	2300      	movs	r3, #0
 8009f20:	495a      	ldr	r1, [pc, #360]	; (800a08c <__gethex+0x2d8>)
 8009f22:	f8cd a004 	str.w	sl, [sp, #4]
 8009f26:	469b      	mov	fp, r3
 8009f28:	45a8      	cmp	r8, r5
 8009f2a:	d342      	bcc.n	8009fb2 <__gethex+0x1fe>
 8009f2c:	9801      	ldr	r0, [sp, #4]
 8009f2e:	f840 bb04 	str.w	fp, [r0], #4
 8009f32:	eba0 000a 	sub.w	r0, r0, sl
 8009f36:	1080      	asrs	r0, r0, #2
 8009f38:	6120      	str	r0, [r4, #16]
 8009f3a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009f3e:	4658      	mov	r0, fp
 8009f40:	f000 fbd8 	bl	800a6f4 <__hi0bits>
 8009f44:	683d      	ldr	r5, [r7, #0]
 8009f46:	eba8 0000 	sub.w	r0, r8, r0
 8009f4a:	42a8      	cmp	r0, r5
 8009f4c:	dd59      	ble.n	800a002 <__gethex+0x24e>
 8009f4e:	eba0 0805 	sub.w	r8, r0, r5
 8009f52:	4641      	mov	r1, r8
 8009f54:	4620      	mov	r0, r4
 8009f56:	f000 ff67 	bl	800ae28 <__any_on>
 8009f5a:	4683      	mov	fp, r0
 8009f5c:	b1b8      	cbz	r0, 8009f8e <__gethex+0x1da>
 8009f5e:	f108 33ff 	add.w	r3, r8, #4294967295
 8009f62:	1159      	asrs	r1, r3, #5
 8009f64:	f003 021f 	and.w	r2, r3, #31
 8009f68:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009f6c:	f04f 0b01 	mov.w	fp, #1
 8009f70:	fa0b f202 	lsl.w	r2, fp, r2
 8009f74:	420a      	tst	r2, r1
 8009f76:	d00a      	beq.n	8009f8e <__gethex+0x1da>
 8009f78:	455b      	cmp	r3, fp
 8009f7a:	dd06      	ble.n	8009f8a <__gethex+0x1d6>
 8009f7c:	f1a8 0102 	sub.w	r1, r8, #2
 8009f80:	4620      	mov	r0, r4
 8009f82:	f000 ff51 	bl	800ae28 <__any_on>
 8009f86:	2800      	cmp	r0, #0
 8009f88:	d138      	bne.n	8009ffc <__gethex+0x248>
 8009f8a:	f04f 0b02 	mov.w	fp, #2
 8009f8e:	4641      	mov	r1, r8
 8009f90:	4620      	mov	r0, r4
 8009f92:	f7ff fea7 	bl	8009ce4 <rshift>
 8009f96:	4446      	add	r6, r8
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	42b3      	cmp	r3, r6
 8009f9c:	da41      	bge.n	800a022 <__gethex+0x26e>
 8009f9e:	4621      	mov	r1, r4
 8009fa0:	4648      	mov	r0, r9
 8009fa2:	f000 faf5 	bl	800a590 <_Bfree>
 8009fa6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009fa8:	2300      	movs	r3, #0
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009fb0:	e78a      	b.n	8009ec8 <__gethex+0x114>
 8009fb2:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009fb6:	2a2e      	cmp	r2, #46	; 0x2e
 8009fb8:	d014      	beq.n	8009fe4 <__gethex+0x230>
 8009fba:	2b20      	cmp	r3, #32
 8009fbc:	d106      	bne.n	8009fcc <__gethex+0x218>
 8009fbe:	9b01      	ldr	r3, [sp, #4]
 8009fc0:	f843 bb04 	str.w	fp, [r3], #4
 8009fc4:	f04f 0b00 	mov.w	fp, #0
 8009fc8:	9301      	str	r3, [sp, #4]
 8009fca:	465b      	mov	r3, fp
 8009fcc:	7828      	ldrb	r0, [r5, #0]
 8009fce:	9303      	str	r3, [sp, #12]
 8009fd0:	f7ff feda 	bl	8009d88 <__hexdig_fun>
 8009fd4:	9b03      	ldr	r3, [sp, #12]
 8009fd6:	f000 000f 	and.w	r0, r0, #15
 8009fda:	4098      	lsls	r0, r3
 8009fdc:	ea4b 0b00 	orr.w	fp, fp, r0
 8009fe0:	3304      	adds	r3, #4
 8009fe2:	e7a1      	b.n	8009f28 <__gethex+0x174>
 8009fe4:	45a8      	cmp	r8, r5
 8009fe6:	d8e8      	bhi.n	8009fba <__gethex+0x206>
 8009fe8:	2201      	movs	r2, #1
 8009fea:	4628      	mov	r0, r5
 8009fec:	9303      	str	r3, [sp, #12]
 8009fee:	f7ff fd98 	bl	8009b22 <strncmp>
 8009ff2:	4926      	ldr	r1, [pc, #152]	; (800a08c <__gethex+0x2d8>)
 8009ff4:	9b03      	ldr	r3, [sp, #12]
 8009ff6:	2800      	cmp	r0, #0
 8009ff8:	d1df      	bne.n	8009fba <__gethex+0x206>
 8009ffa:	e795      	b.n	8009f28 <__gethex+0x174>
 8009ffc:	f04f 0b03 	mov.w	fp, #3
 800a000:	e7c5      	b.n	8009f8e <__gethex+0x1da>
 800a002:	da0b      	bge.n	800a01c <__gethex+0x268>
 800a004:	eba5 0800 	sub.w	r8, r5, r0
 800a008:	4621      	mov	r1, r4
 800a00a:	4642      	mov	r2, r8
 800a00c:	4648      	mov	r0, r9
 800a00e:	f000 fcd9 	bl	800a9c4 <__lshift>
 800a012:	eba6 0608 	sub.w	r6, r6, r8
 800a016:	4604      	mov	r4, r0
 800a018:	f100 0a14 	add.w	sl, r0, #20
 800a01c:	f04f 0b00 	mov.w	fp, #0
 800a020:	e7ba      	b.n	8009f98 <__gethex+0x1e4>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	42b3      	cmp	r3, r6
 800a026:	dd73      	ble.n	800a110 <__gethex+0x35c>
 800a028:	1b9e      	subs	r6, r3, r6
 800a02a:	42b5      	cmp	r5, r6
 800a02c:	dc34      	bgt.n	800a098 <__gethex+0x2e4>
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2b02      	cmp	r3, #2
 800a032:	d023      	beq.n	800a07c <__gethex+0x2c8>
 800a034:	2b03      	cmp	r3, #3
 800a036:	d025      	beq.n	800a084 <__gethex+0x2d0>
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d115      	bne.n	800a068 <__gethex+0x2b4>
 800a03c:	42b5      	cmp	r5, r6
 800a03e:	d113      	bne.n	800a068 <__gethex+0x2b4>
 800a040:	2d01      	cmp	r5, #1
 800a042:	d10b      	bne.n	800a05c <__gethex+0x2a8>
 800a044:	9a02      	ldr	r2, [sp, #8]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6013      	str	r3, [r2, #0]
 800a04a:	2301      	movs	r3, #1
 800a04c:	6123      	str	r3, [r4, #16]
 800a04e:	f8ca 3000 	str.w	r3, [sl]
 800a052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a054:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a058:	601c      	str	r4, [r3, #0]
 800a05a:	e735      	b.n	8009ec8 <__gethex+0x114>
 800a05c:	1e69      	subs	r1, r5, #1
 800a05e:	4620      	mov	r0, r4
 800a060:	f000 fee2 	bl	800ae28 <__any_on>
 800a064:	2800      	cmp	r0, #0
 800a066:	d1ed      	bne.n	800a044 <__gethex+0x290>
 800a068:	4621      	mov	r1, r4
 800a06a:	4648      	mov	r0, r9
 800a06c:	f000 fa90 	bl	800a590 <_Bfree>
 800a070:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a072:	2300      	movs	r3, #0
 800a074:	6013      	str	r3, [r2, #0]
 800a076:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a07a:	e725      	b.n	8009ec8 <__gethex+0x114>
 800a07c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1f2      	bne.n	800a068 <__gethex+0x2b4>
 800a082:	e7df      	b.n	800a044 <__gethex+0x290>
 800a084:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a086:	2b00      	cmp	r3, #0
 800a088:	d1dc      	bne.n	800a044 <__gethex+0x290>
 800a08a:	e7ed      	b.n	800a068 <__gethex+0x2b4>
 800a08c:	0800bb58 	.word	0x0800bb58
 800a090:	0800bbc0 	.word	0x0800bbc0
 800a094:	0800bbd1 	.word	0x0800bbd1
 800a098:	f106 38ff 	add.w	r8, r6, #4294967295
 800a09c:	f1bb 0f00 	cmp.w	fp, #0
 800a0a0:	d133      	bne.n	800a10a <__gethex+0x356>
 800a0a2:	f1b8 0f00 	cmp.w	r8, #0
 800a0a6:	d004      	beq.n	800a0b2 <__gethex+0x2fe>
 800a0a8:	4641      	mov	r1, r8
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	f000 febc 	bl	800ae28 <__any_on>
 800a0b0:	4683      	mov	fp, r0
 800a0b2:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a0bc:	f008 081f 	and.w	r8, r8, #31
 800a0c0:	fa03 f308 	lsl.w	r3, r3, r8
 800a0c4:	4213      	tst	r3, r2
 800a0c6:	4631      	mov	r1, r6
 800a0c8:	4620      	mov	r0, r4
 800a0ca:	bf18      	it	ne
 800a0cc:	f04b 0b02 	orrne.w	fp, fp, #2
 800a0d0:	1bad      	subs	r5, r5, r6
 800a0d2:	f7ff fe07 	bl	8009ce4 <rshift>
 800a0d6:	687e      	ldr	r6, [r7, #4]
 800a0d8:	f04f 0802 	mov.w	r8, #2
 800a0dc:	f1bb 0f00 	cmp.w	fp, #0
 800a0e0:	d04a      	beq.n	800a178 <__gethex+0x3c4>
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2b02      	cmp	r3, #2
 800a0e6:	d016      	beq.n	800a116 <__gethex+0x362>
 800a0e8:	2b03      	cmp	r3, #3
 800a0ea:	d018      	beq.n	800a11e <__gethex+0x36a>
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d109      	bne.n	800a104 <__gethex+0x350>
 800a0f0:	f01b 0f02 	tst.w	fp, #2
 800a0f4:	d006      	beq.n	800a104 <__gethex+0x350>
 800a0f6:	f8da 3000 	ldr.w	r3, [sl]
 800a0fa:	ea4b 0b03 	orr.w	fp, fp, r3
 800a0fe:	f01b 0f01 	tst.w	fp, #1
 800a102:	d10f      	bne.n	800a124 <__gethex+0x370>
 800a104:	f048 0810 	orr.w	r8, r8, #16
 800a108:	e036      	b.n	800a178 <__gethex+0x3c4>
 800a10a:	f04f 0b01 	mov.w	fp, #1
 800a10e:	e7d0      	b.n	800a0b2 <__gethex+0x2fe>
 800a110:	f04f 0801 	mov.w	r8, #1
 800a114:	e7e2      	b.n	800a0dc <__gethex+0x328>
 800a116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a118:	f1c3 0301 	rsb	r3, r3, #1
 800a11c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a11e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a120:	2b00      	cmp	r3, #0
 800a122:	d0ef      	beq.n	800a104 <__gethex+0x350>
 800a124:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a128:	f104 0214 	add.w	r2, r4, #20
 800a12c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a130:	9301      	str	r3, [sp, #4]
 800a132:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a136:	2300      	movs	r3, #0
 800a138:	4694      	mov	ip, r2
 800a13a:	f852 1b04 	ldr.w	r1, [r2], #4
 800a13e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a142:	d01e      	beq.n	800a182 <__gethex+0x3ce>
 800a144:	3101      	adds	r1, #1
 800a146:	f8cc 1000 	str.w	r1, [ip]
 800a14a:	f1b8 0f02 	cmp.w	r8, #2
 800a14e:	f104 0214 	add.w	r2, r4, #20
 800a152:	d13d      	bne.n	800a1d0 <__gethex+0x41c>
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	3b01      	subs	r3, #1
 800a158:	42ab      	cmp	r3, r5
 800a15a:	d10b      	bne.n	800a174 <__gethex+0x3c0>
 800a15c:	1169      	asrs	r1, r5, #5
 800a15e:	2301      	movs	r3, #1
 800a160:	f005 051f 	and.w	r5, r5, #31
 800a164:	fa03 f505 	lsl.w	r5, r3, r5
 800a168:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a16c:	421d      	tst	r5, r3
 800a16e:	bf18      	it	ne
 800a170:	f04f 0801 	movne.w	r8, #1
 800a174:	f048 0820 	orr.w	r8, r8, #32
 800a178:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a17a:	601c      	str	r4, [r3, #0]
 800a17c:	9b02      	ldr	r3, [sp, #8]
 800a17e:	601e      	str	r6, [r3, #0]
 800a180:	e6a2      	b.n	8009ec8 <__gethex+0x114>
 800a182:	4290      	cmp	r0, r2
 800a184:	f842 3c04 	str.w	r3, [r2, #-4]
 800a188:	d8d6      	bhi.n	800a138 <__gethex+0x384>
 800a18a:	68a2      	ldr	r2, [r4, #8]
 800a18c:	4593      	cmp	fp, r2
 800a18e:	db17      	blt.n	800a1c0 <__gethex+0x40c>
 800a190:	6861      	ldr	r1, [r4, #4]
 800a192:	4648      	mov	r0, r9
 800a194:	3101      	adds	r1, #1
 800a196:	f000 f9bb 	bl	800a510 <_Balloc>
 800a19a:	4682      	mov	sl, r0
 800a19c:	b918      	cbnz	r0, 800a1a6 <__gethex+0x3f2>
 800a19e:	4b1b      	ldr	r3, [pc, #108]	; (800a20c <__gethex+0x458>)
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	2184      	movs	r1, #132	; 0x84
 800a1a4:	e6b3      	b.n	8009f0e <__gethex+0x15a>
 800a1a6:	6922      	ldr	r2, [r4, #16]
 800a1a8:	3202      	adds	r2, #2
 800a1aa:	f104 010c 	add.w	r1, r4, #12
 800a1ae:	0092      	lsls	r2, r2, #2
 800a1b0:	300c      	adds	r0, #12
 800a1b2:	f7ff fd3c 	bl	8009c2e <memcpy>
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	4648      	mov	r0, r9
 800a1ba:	f000 f9e9 	bl	800a590 <_Bfree>
 800a1be:	4654      	mov	r4, sl
 800a1c0:	6922      	ldr	r2, [r4, #16]
 800a1c2:	1c51      	adds	r1, r2, #1
 800a1c4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a1c8:	6121      	str	r1, [r4, #16]
 800a1ca:	2101      	movs	r1, #1
 800a1cc:	6151      	str	r1, [r2, #20]
 800a1ce:	e7bc      	b.n	800a14a <__gethex+0x396>
 800a1d0:	6921      	ldr	r1, [r4, #16]
 800a1d2:	4559      	cmp	r1, fp
 800a1d4:	dd0b      	ble.n	800a1ee <__gethex+0x43a>
 800a1d6:	2101      	movs	r1, #1
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f7ff fd83 	bl	8009ce4 <rshift>
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	3601      	adds	r6, #1
 800a1e2:	42b3      	cmp	r3, r6
 800a1e4:	f6ff aedb 	blt.w	8009f9e <__gethex+0x1ea>
 800a1e8:	f04f 0801 	mov.w	r8, #1
 800a1ec:	e7c2      	b.n	800a174 <__gethex+0x3c0>
 800a1ee:	f015 051f 	ands.w	r5, r5, #31
 800a1f2:	d0f9      	beq.n	800a1e8 <__gethex+0x434>
 800a1f4:	9b01      	ldr	r3, [sp, #4]
 800a1f6:	441a      	add	r2, r3
 800a1f8:	f1c5 0520 	rsb	r5, r5, #32
 800a1fc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a200:	f000 fa78 	bl	800a6f4 <__hi0bits>
 800a204:	42a8      	cmp	r0, r5
 800a206:	dbe6      	blt.n	800a1d6 <__gethex+0x422>
 800a208:	e7ee      	b.n	800a1e8 <__gethex+0x434>
 800a20a:	bf00      	nop
 800a20c:	0800bbc0 	.word	0x0800bbc0

0800a210 <L_shift>:
 800a210:	f1c2 0208 	rsb	r2, r2, #8
 800a214:	0092      	lsls	r2, r2, #2
 800a216:	b570      	push	{r4, r5, r6, lr}
 800a218:	f1c2 0620 	rsb	r6, r2, #32
 800a21c:	6843      	ldr	r3, [r0, #4]
 800a21e:	6804      	ldr	r4, [r0, #0]
 800a220:	fa03 f506 	lsl.w	r5, r3, r6
 800a224:	432c      	orrs	r4, r5
 800a226:	40d3      	lsrs	r3, r2
 800a228:	6004      	str	r4, [r0, #0]
 800a22a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a22e:	4288      	cmp	r0, r1
 800a230:	d3f4      	bcc.n	800a21c <L_shift+0xc>
 800a232:	bd70      	pop	{r4, r5, r6, pc}

0800a234 <__match>:
 800a234:	b530      	push	{r4, r5, lr}
 800a236:	6803      	ldr	r3, [r0, #0]
 800a238:	3301      	adds	r3, #1
 800a23a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a23e:	b914      	cbnz	r4, 800a246 <__match+0x12>
 800a240:	6003      	str	r3, [r0, #0]
 800a242:	2001      	movs	r0, #1
 800a244:	bd30      	pop	{r4, r5, pc}
 800a246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a24a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a24e:	2d19      	cmp	r5, #25
 800a250:	bf98      	it	ls
 800a252:	3220      	addls	r2, #32
 800a254:	42a2      	cmp	r2, r4
 800a256:	d0f0      	beq.n	800a23a <__match+0x6>
 800a258:	2000      	movs	r0, #0
 800a25a:	e7f3      	b.n	800a244 <__match+0x10>

0800a25c <__hexnan>:
 800a25c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a260:	680b      	ldr	r3, [r1, #0]
 800a262:	6801      	ldr	r1, [r0, #0]
 800a264:	115e      	asrs	r6, r3, #5
 800a266:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a26a:	f013 031f 	ands.w	r3, r3, #31
 800a26e:	b087      	sub	sp, #28
 800a270:	bf18      	it	ne
 800a272:	3604      	addne	r6, #4
 800a274:	2500      	movs	r5, #0
 800a276:	1f37      	subs	r7, r6, #4
 800a278:	4682      	mov	sl, r0
 800a27a:	4690      	mov	r8, r2
 800a27c:	9301      	str	r3, [sp, #4]
 800a27e:	f846 5c04 	str.w	r5, [r6, #-4]
 800a282:	46b9      	mov	r9, r7
 800a284:	463c      	mov	r4, r7
 800a286:	9502      	str	r5, [sp, #8]
 800a288:	46ab      	mov	fp, r5
 800a28a:	784a      	ldrb	r2, [r1, #1]
 800a28c:	1c4b      	adds	r3, r1, #1
 800a28e:	9303      	str	r3, [sp, #12]
 800a290:	b342      	cbz	r2, 800a2e4 <__hexnan+0x88>
 800a292:	4610      	mov	r0, r2
 800a294:	9105      	str	r1, [sp, #20]
 800a296:	9204      	str	r2, [sp, #16]
 800a298:	f7ff fd76 	bl	8009d88 <__hexdig_fun>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	d14f      	bne.n	800a340 <__hexnan+0xe4>
 800a2a0:	9a04      	ldr	r2, [sp, #16]
 800a2a2:	9905      	ldr	r1, [sp, #20]
 800a2a4:	2a20      	cmp	r2, #32
 800a2a6:	d818      	bhi.n	800a2da <__hexnan+0x7e>
 800a2a8:	9b02      	ldr	r3, [sp, #8]
 800a2aa:	459b      	cmp	fp, r3
 800a2ac:	dd13      	ble.n	800a2d6 <__hexnan+0x7a>
 800a2ae:	454c      	cmp	r4, r9
 800a2b0:	d206      	bcs.n	800a2c0 <__hexnan+0x64>
 800a2b2:	2d07      	cmp	r5, #7
 800a2b4:	dc04      	bgt.n	800a2c0 <__hexnan+0x64>
 800a2b6:	462a      	mov	r2, r5
 800a2b8:	4649      	mov	r1, r9
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	f7ff ffa8 	bl	800a210 <L_shift>
 800a2c0:	4544      	cmp	r4, r8
 800a2c2:	d950      	bls.n	800a366 <__hexnan+0x10a>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	f1a4 0904 	sub.w	r9, r4, #4
 800a2ca:	f844 3c04 	str.w	r3, [r4, #-4]
 800a2ce:	f8cd b008 	str.w	fp, [sp, #8]
 800a2d2:	464c      	mov	r4, r9
 800a2d4:	461d      	mov	r5, r3
 800a2d6:	9903      	ldr	r1, [sp, #12]
 800a2d8:	e7d7      	b.n	800a28a <__hexnan+0x2e>
 800a2da:	2a29      	cmp	r2, #41	; 0x29
 800a2dc:	d155      	bne.n	800a38a <__hexnan+0x12e>
 800a2de:	3102      	adds	r1, #2
 800a2e0:	f8ca 1000 	str.w	r1, [sl]
 800a2e4:	f1bb 0f00 	cmp.w	fp, #0
 800a2e8:	d04f      	beq.n	800a38a <__hexnan+0x12e>
 800a2ea:	454c      	cmp	r4, r9
 800a2ec:	d206      	bcs.n	800a2fc <__hexnan+0xa0>
 800a2ee:	2d07      	cmp	r5, #7
 800a2f0:	dc04      	bgt.n	800a2fc <__hexnan+0xa0>
 800a2f2:	462a      	mov	r2, r5
 800a2f4:	4649      	mov	r1, r9
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	f7ff ff8a 	bl	800a210 <L_shift>
 800a2fc:	4544      	cmp	r4, r8
 800a2fe:	d934      	bls.n	800a36a <__hexnan+0x10e>
 800a300:	f1a8 0204 	sub.w	r2, r8, #4
 800a304:	4623      	mov	r3, r4
 800a306:	f853 1b04 	ldr.w	r1, [r3], #4
 800a30a:	f842 1f04 	str.w	r1, [r2, #4]!
 800a30e:	429f      	cmp	r7, r3
 800a310:	d2f9      	bcs.n	800a306 <__hexnan+0xaa>
 800a312:	1b3b      	subs	r3, r7, r4
 800a314:	f023 0303 	bic.w	r3, r3, #3
 800a318:	3304      	adds	r3, #4
 800a31a:	3e03      	subs	r6, #3
 800a31c:	3401      	adds	r4, #1
 800a31e:	42a6      	cmp	r6, r4
 800a320:	bf38      	it	cc
 800a322:	2304      	movcc	r3, #4
 800a324:	4443      	add	r3, r8
 800a326:	2200      	movs	r2, #0
 800a328:	f843 2b04 	str.w	r2, [r3], #4
 800a32c:	429f      	cmp	r7, r3
 800a32e:	d2fb      	bcs.n	800a328 <__hexnan+0xcc>
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	b91b      	cbnz	r3, 800a33c <__hexnan+0xe0>
 800a334:	4547      	cmp	r7, r8
 800a336:	d126      	bne.n	800a386 <__hexnan+0x12a>
 800a338:	2301      	movs	r3, #1
 800a33a:	603b      	str	r3, [r7, #0]
 800a33c:	2005      	movs	r0, #5
 800a33e:	e025      	b.n	800a38c <__hexnan+0x130>
 800a340:	3501      	adds	r5, #1
 800a342:	2d08      	cmp	r5, #8
 800a344:	f10b 0b01 	add.w	fp, fp, #1
 800a348:	dd06      	ble.n	800a358 <__hexnan+0xfc>
 800a34a:	4544      	cmp	r4, r8
 800a34c:	d9c3      	bls.n	800a2d6 <__hexnan+0x7a>
 800a34e:	2300      	movs	r3, #0
 800a350:	f844 3c04 	str.w	r3, [r4, #-4]
 800a354:	2501      	movs	r5, #1
 800a356:	3c04      	subs	r4, #4
 800a358:	6822      	ldr	r2, [r4, #0]
 800a35a:	f000 000f 	and.w	r0, r0, #15
 800a35e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a362:	6020      	str	r0, [r4, #0]
 800a364:	e7b7      	b.n	800a2d6 <__hexnan+0x7a>
 800a366:	2508      	movs	r5, #8
 800a368:	e7b5      	b.n	800a2d6 <__hexnan+0x7a>
 800a36a:	9b01      	ldr	r3, [sp, #4]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d0df      	beq.n	800a330 <__hexnan+0xd4>
 800a370:	f1c3 0320 	rsb	r3, r3, #32
 800a374:	f04f 32ff 	mov.w	r2, #4294967295
 800a378:	40da      	lsrs	r2, r3
 800a37a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a37e:	4013      	ands	r3, r2
 800a380:	f846 3c04 	str.w	r3, [r6, #-4]
 800a384:	e7d4      	b.n	800a330 <__hexnan+0xd4>
 800a386:	3f04      	subs	r7, #4
 800a388:	e7d2      	b.n	800a330 <__hexnan+0xd4>
 800a38a:	2004      	movs	r0, #4
 800a38c:	b007      	add	sp, #28
 800a38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800a394 <sbrk_aligned>:
 800a394:	b570      	push	{r4, r5, r6, lr}
 800a396:	4e0e      	ldr	r6, [pc, #56]	; (800a3d0 <sbrk_aligned+0x3c>)
 800a398:	460c      	mov	r4, r1
 800a39a:	6831      	ldr	r1, [r6, #0]
 800a39c:	4605      	mov	r5, r0
 800a39e:	b911      	cbnz	r1, 800a3a6 <sbrk_aligned+0x12>
 800a3a0:	f000 fe1e 	bl	800afe0 <_sbrk_r>
 800a3a4:	6030      	str	r0, [r6, #0]
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	f000 fe19 	bl	800afe0 <_sbrk_r>
 800a3ae:	1c43      	adds	r3, r0, #1
 800a3b0:	d00a      	beq.n	800a3c8 <sbrk_aligned+0x34>
 800a3b2:	1cc4      	adds	r4, r0, #3
 800a3b4:	f024 0403 	bic.w	r4, r4, #3
 800a3b8:	42a0      	cmp	r0, r4
 800a3ba:	d007      	beq.n	800a3cc <sbrk_aligned+0x38>
 800a3bc:	1a21      	subs	r1, r4, r0
 800a3be:	4628      	mov	r0, r5
 800a3c0:	f000 fe0e 	bl	800afe0 <_sbrk_r>
 800a3c4:	3001      	adds	r0, #1
 800a3c6:	d101      	bne.n	800a3cc <sbrk_aligned+0x38>
 800a3c8:	f04f 34ff 	mov.w	r4, #4294967295
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	bd70      	pop	{r4, r5, r6, pc}
 800a3d0:	20000790 	.word	0x20000790

0800a3d4 <_malloc_r>:
 800a3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d8:	1ccd      	adds	r5, r1, #3
 800a3da:	f025 0503 	bic.w	r5, r5, #3
 800a3de:	3508      	adds	r5, #8
 800a3e0:	2d0c      	cmp	r5, #12
 800a3e2:	bf38      	it	cc
 800a3e4:	250c      	movcc	r5, #12
 800a3e6:	2d00      	cmp	r5, #0
 800a3e8:	4607      	mov	r7, r0
 800a3ea:	db01      	blt.n	800a3f0 <_malloc_r+0x1c>
 800a3ec:	42a9      	cmp	r1, r5
 800a3ee:	d905      	bls.n	800a3fc <_malloc_r+0x28>
 800a3f0:	230c      	movs	r3, #12
 800a3f2:	603b      	str	r3, [r7, #0]
 800a3f4:	2600      	movs	r6, #0
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a4d0 <_malloc_r+0xfc>
 800a400:	f000 f87a 	bl	800a4f8 <__malloc_lock>
 800a404:	f8d8 3000 	ldr.w	r3, [r8]
 800a408:	461c      	mov	r4, r3
 800a40a:	bb5c      	cbnz	r4, 800a464 <_malloc_r+0x90>
 800a40c:	4629      	mov	r1, r5
 800a40e:	4638      	mov	r0, r7
 800a410:	f7ff ffc0 	bl	800a394 <sbrk_aligned>
 800a414:	1c43      	adds	r3, r0, #1
 800a416:	4604      	mov	r4, r0
 800a418:	d155      	bne.n	800a4c6 <_malloc_r+0xf2>
 800a41a:	f8d8 4000 	ldr.w	r4, [r8]
 800a41e:	4626      	mov	r6, r4
 800a420:	2e00      	cmp	r6, #0
 800a422:	d145      	bne.n	800a4b0 <_malloc_r+0xdc>
 800a424:	2c00      	cmp	r4, #0
 800a426:	d048      	beq.n	800a4ba <_malloc_r+0xe6>
 800a428:	6823      	ldr	r3, [r4, #0]
 800a42a:	4631      	mov	r1, r6
 800a42c:	4638      	mov	r0, r7
 800a42e:	eb04 0903 	add.w	r9, r4, r3
 800a432:	f000 fdd5 	bl	800afe0 <_sbrk_r>
 800a436:	4581      	cmp	r9, r0
 800a438:	d13f      	bne.n	800a4ba <_malloc_r+0xe6>
 800a43a:	6821      	ldr	r1, [r4, #0]
 800a43c:	1a6d      	subs	r5, r5, r1
 800a43e:	4629      	mov	r1, r5
 800a440:	4638      	mov	r0, r7
 800a442:	f7ff ffa7 	bl	800a394 <sbrk_aligned>
 800a446:	3001      	adds	r0, #1
 800a448:	d037      	beq.n	800a4ba <_malloc_r+0xe6>
 800a44a:	6823      	ldr	r3, [r4, #0]
 800a44c:	442b      	add	r3, r5
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	f8d8 3000 	ldr.w	r3, [r8]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d038      	beq.n	800a4ca <_malloc_r+0xf6>
 800a458:	685a      	ldr	r2, [r3, #4]
 800a45a:	42a2      	cmp	r2, r4
 800a45c:	d12b      	bne.n	800a4b6 <_malloc_r+0xe2>
 800a45e:	2200      	movs	r2, #0
 800a460:	605a      	str	r2, [r3, #4]
 800a462:	e00f      	b.n	800a484 <_malloc_r+0xb0>
 800a464:	6822      	ldr	r2, [r4, #0]
 800a466:	1b52      	subs	r2, r2, r5
 800a468:	d41f      	bmi.n	800a4aa <_malloc_r+0xd6>
 800a46a:	2a0b      	cmp	r2, #11
 800a46c:	d917      	bls.n	800a49e <_malloc_r+0xca>
 800a46e:	1961      	adds	r1, r4, r5
 800a470:	42a3      	cmp	r3, r4
 800a472:	6025      	str	r5, [r4, #0]
 800a474:	bf18      	it	ne
 800a476:	6059      	strne	r1, [r3, #4]
 800a478:	6863      	ldr	r3, [r4, #4]
 800a47a:	bf08      	it	eq
 800a47c:	f8c8 1000 	streq.w	r1, [r8]
 800a480:	5162      	str	r2, [r4, r5]
 800a482:	604b      	str	r3, [r1, #4]
 800a484:	4638      	mov	r0, r7
 800a486:	f104 060b 	add.w	r6, r4, #11
 800a48a:	f000 f83b 	bl	800a504 <__malloc_unlock>
 800a48e:	f026 0607 	bic.w	r6, r6, #7
 800a492:	1d23      	adds	r3, r4, #4
 800a494:	1af2      	subs	r2, r6, r3
 800a496:	d0ae      	beq.n	800a3f6 <_malloc_r+0x22>
 800a498:	1b9b      	subs	r3, r3, r6
 800a49a:	50a3      	str	r3, [r4, r2]
 800a49c:	e7ab      	b.n	800a3f6 <_malloc_r+0x22>
 800a49e:	42a3      	cmp	r3, r4
 800a4a0:	6862      	ldr	r2, [r4, #4]
 800a4a2:	d1dd      	bne.n	800a460 <_malloc_r+0x8c>
 800a4a4:	f8c8 2000 	str.w	r2, [r8]
 800a4a8:	e7ec      	b.n	800a484 <_malloc_r+0xb0>
 800a4aa:	4623      	mov	r3, r4
 800a4ac:	6864      	ldr	r4, [r4, #4]
 800a4ae:	e7ac      	b.n	800a40a <_malloc_r+0x36>
 800a4b0:	4634      	mov	r4, r6
 800a4b2:	6876      	ldr	r6, [r6, #4]
 800a4b4:	e7b4      	b.n	800a420 <_malloc_r+0x4c>
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	e7cc      	b.n	800a454 <_malloc_r+0x80>
 800a4ba:	230c      	movs	r3, #12
 800a4bc:	603b      	str	r3, [r7, #0]
 800a4be:	4638      	mov	r0, r7
 800a4c0:	f000 f820 	bl	800a504 <__malloc_unlock>
 800a4c4:	e797      	b.n	800a3f6 <_malloc_r+0x22>
 800a4c6:	6025      	str	r5, [r4, #0]
 800a4c8:	e7dc      	b.n	800a484 <_malloc_r+0xb0>
 800a4ca:	605b      	str	r3, [r3, #4]
 800a4cc:	deff      	udf	#255	; 0xff
 800a4ce:	bf00      	nop
 800a4d0:	2000078c 	.word	0x2000078c

0800a4d4 <__ascii_mbtowc>:
 800a4d4:	b082      	sub	sp, #8
 800a4d6:	b901      	cbnz	r1, 800a4da <__ascii_mbtowc+0x6>
 800a4d8:	a901      	add	r1, sp, #4
 800a4da:	b142      	cbz	r2, 800a4ee <__ascii_mbtowc+0x1a>
 800a4dc:	b14b      	cbz	r3, 800a4f2 <__ascii_mbtowc+0x1e>
 800a4de:	7813      	ldrb	r3, [r2, #0]
 800a4e0:	600b      	str	r3, [r1, #0]
 800a4e2:	7812      	ldrb	r2, [r2, #0]
 800a4e4:	1e10      	subs	r0, r2, #0
 800a4e6:	bf18      	it	ne
 800a4e8:	2001      	movne	r0, #1
 800a4ea:	b002      	add	sp, #8
 800a4ec:	4770      	bx	lr
 800a4ee:	4610      	mov	r0, r2
 800a4f0:	e7fb      	b.n	800a4ea <__ascii_mbtowc+0x16>
 800a4f2:	f06f 0001 	mvn.w	r0, #1
 800a4f6:	e7f8      	b.n	800a4ea <__ascii_mbtowc+0x16>

0800a4f8 <__malloc_lock>:
 800a4f8:	4801      	ldr	r0, [pc, #4]	; (800a500 <__malloc_lock+0x8>)
 800a4fa:	f7ff bb96 	b.w	8009c2a <__retarget_lock_acquire_recursive>
 800a4fe:	bf00      	nop
 800a500:	20000788 	.word	0x20000788

0800a504 <__malloc_unlock>:
 800a504:	4801      	ldr	r0, [pc, #4]	; (800a50c <__malloc_unlock+0x8>)
 800a506:	f7ff bb91 	b.w	8009c2c <__retarget_lock_release_recursive>
 800a50a:	bf00      	nop
 800a50c:	20000788 	.word	0x20000788

0800a510 <_Balloc>:
 800a510:	b570      	push	{r4, r5, r6, lr}
 800a512:	69c6      	ldr	r6, [r0, #28]
 800a514:	4604      	mov	r4, r0
 800a516:	460d      	mov	r5, r1
 800a518:	b976      	cbnz	r6, 800a538 <_Balloc+0x28>
 800a51a:	2010      	movs	r0, #16
 800a51c:	f000 fda4 	bl	800b068 <malloc>
 800a520:	4602      	mov	r2, r0
 800a522:	61e0      	str	r0, [r4, #28]
 800a524:	b920      	cbnz	r0, 800a530 <_Balloc+0x20>
 800a526:	4b18      	ldr	r3, [pc, #96]	; (800a588 <_Balloc+0x78>)
 800a528:	4818      	ldr	r0, [pc, #96]	; (800a58c <_Balloc+0x7c>)
 800a52a:	216b      	movs	r1, #107	; 0x6b
 800a52c:	f000 fd68 	bl	800b000 <__assert_func>
 800a530:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a534:	6006      	str	r6, [r0, #0]
 800a536:	60c6      	str	r6, [r0, #12]
 800a538:	69e6      	ldr	r6, [r4, #28]
 800a53a:	68f3      	ldr	r3, [r6, #12]
 800a53c:	b183      	cbz	r3, 800a560 <_Balloc+0x50>
 800a53e:	69e3      	ldr	r3, [r4, #28]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a546:	b9b8      	cbnz	r0, 800a578 <_Balloc+0x68>
 800a548:	2101      	movs	r1, #1
 800a54a:	fa01 f605 	lsl.w	r6, r1, r5
 800a54e:	1d72      	adds	r2, r6, #5
 800a550:	0092      	lsls	r2, r2, #2
 800a552:	4620      	mov	r0, r4
 800a554:	f000 fd72 	bl	800b03c <_calloc_r>
 800a558:	b160      	cbz	r0, 800a574 <_Balloc+0x64>
 800a55a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a55e:	e00e      	b.n	800a57e <_Balloc+0x6e>
 800a560:	2221      	movs	r2, #33	; 0x21
 800a562:	2104      	movs	r1, #4
 800a564:	4620      	mov	r0, r4
 800a566:	f000 fd69 	bl	800b03c <_calloc_r>
 800a56a:	69e3      	ldr	r3, [r4, #28]
 800a56c:	60f0      	str	r0, [r6, #12]
 800a56e:	68db      	ldr	r3, [r3, #12]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d1e4      	bne.n	800a53e <_Balloc+0x2e>
 800a574:	2000      	movs	r0, #0
 800a576:	bd70      	pop	{r4, r5, r6, pc}
 800a578:	6802      	ldr	r2, [r0, #0]
 800a57a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a57e:	2300      	movs	r3, #0
 800a580:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a584:	e7f7      	b.n	800a576 <_Balloc+0x66>
 800a586:	bf00      	nop
 800a588:	0800bc31 	.word	0x0800bc31
 800a58c:	0800bc48 	.word	0x0800bc48

0800a590 <_Bfree>:
 800a590:	b570      	push	{r4, r5, r6, lr}
 800a592:	69c6      	ldr	r6, [r0, #28]
 800a594:	4605      	mov	r5, r0
 800a596:	460c      	mov	r4, r1
 800a598:	b976      	cbnz	r6, 800a5b8 <_Bfree+0x28>
 800a59a:	2010      	movs	r0, #16
 800a59c:	f000 fd64 	bl	800b068 <malloc>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	61e8      	str	r0, [r5, #28]
 800a5a4:	b920      	cbnz	r0, 800a5b0 <_Bfree+0x20>
 800a5a6:	4b09      	ldr	r3, [pc, #36]	; (800a5cc <_Bfree+0x3c>)
 800a5a8:	4809      	ldr	r0, [pc, #36]	; (800a5d0 <_Bfree+0x40>)
 800a5aa:	218f      	movs	r1, #143	; 0x8f
 800a5ac:	f000 fd28 	bl	800b000 <__assert_func>
 800a5b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5b4:	6006      	str	r6, [r0, #0]
 800a5b6:	60c6      	str	r6, [r0, #12]
 800a5b8:	b13c      	cbz	r4, 800a5ca <_Bfree+0x3a>
 800a5ba:	69eb      	ldr	r3, [r5, #28]
 800a5bc:	6862      	ldr	r2, [r4, #4]
 800a5be:	68db      	ldr	r3, [r3, #12]
 800a5c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a5c4:	6021      	str	r1, [r4, #0]
 800a5c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a5ca:	bd70      	pop	{r4, r5, r6, pc}
 800a5cc:	0800bc31 	.word	0x0800bc31
 800a5d0:	0800bc48 	.word	0x0800bc48

0800a5d4 <__multadd>:
 800a5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d8:	690d      	ldr	r5, [r1, #16]
 800a5da:	4607      	mov	r7, r0
 800a5dc:	460c      	mov	r4, r1
 800a5de:	461e      	mov	r6, r3
 800a5e0:	f101 0c14 	add.w	ip, r1, #20
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	f8dc 3000 	ldr.w	r3, [ip]
 800a5ea:	b299      	uxth	r1, r3
 800a5ec:	fb02 6101 	mla	r1, r2, r1, r6
 800a5f0:	0c1e      	lsrs	r6, r3, #16
 800a5f2:	0c0b      	lsrs	r3, r1, #16
 800a5f4:	fb02 3306 	mla	r3, r2, r6, r3
 800a5f8:	b289      	uxth	r1, r1
 800a5fa:	3001      	adds	r0, #1
 800a5fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a600:	4285      	cmp	r5, r0
 800a602:	f84c 1b04 	str.w	r1, [ip], #4
 800a606:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a60a:	dcec      	bgt.n	800a5e6 <__multadd+0x12>
 800a60c:	b30e      	cbz	r6, 800a652 <__multadd+0x7e>
 800a60e:	68a3      	ldr	r3, [r4, #8]
 800a610:	42ab      	cmp	r3, r5
 800a612:	dc19      	bgt.n	800a648 <__multadd+0x74>
 800a614:	6861      	ldr	r1, [r4, #4]
 800a616:	4638      	mov	r0, r7
 800a618:	3101      	adds	r1, #1
 800a61a:	f7ff ff79 	bl	800a510 <_Balloc>
 800a61e:	4680      	mov	r8, r0
 800a620:	b928      	cbnz	r0, 800a62e <__multadd+0x5a>
 800a622:	4602      	mov	r2, r0
 800a624:	4b0c      	ldr	r3, [pc, #48]	; (800a658 <__multadd+0x84>)
 800a626:	480d      	ldr	r0, [pc, #52]	; (800a65c <__multadd+0x88>)
 800a628:	21ba      	movs	r1, #186	; 0xba
 800a62a:	f000 fce9 	bl	800b000 <__assert_func>
 800a62e:	6922      	ldr	r2, [r4, #16]
 800a630:	3202      	adds	r2, #2
 800a632:	f104 010c 	add.w	r1, r4, #12
 800a636:	0092      	lsls	r2, r2, #2
 800a638:	300c      	adds	r0, #12
 800a63a:	f7ff faf8 	bl	8009c2e <memcpy>
 800a63e:	4621      	mov	r1, r4
 800a640:	4638      	mov	r0, r7
 800a642:	f7ff ffa5 	bl	800a590 <_Bfree>
 800a646:	4644      	mov	r4, r8
 800a648:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a64c:	3501      	adds	r5, #1
 800a64e:	615e      	str	r6, [r3, #20]
 800a650:	6125      	str	r5, [r4, #16]
 800a652:	4620      	mov	r0, r4
 800a654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a658:	0800bbc0 	.word	0x0800bbc0
 800a65c:	0800bc48 	.word	0x0800bc48

0800a660 <__s2b>:
 800a660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a664:	460c      	mov	r4, r1
 800a666:	4615      	mov	r5, r2
 800a668:	461f      	mov	r7, r3
 800a66a:	2209      	movs	r2, #9
 800a66c:	3308      	adds	r3, #8
 800a66e:	4606      	mov	r6, r0
 800a670:	fb93 f3f2 	sdiv	r3, r3, r2
 800a674:	2100      	movs	r1, #0
 800a676:	2201      	movs	r2, #1
 800a678:	429a      	cmp	r2, r3
 800a67a:	db09      	blt.n	800a690 <__s2b+0x30>
 800a67c:	4630      	mov	r0, r6
 800a67e:	f7ff ff47 	bl	800a510 <_Balloc>
 800a682:	b940      	cbnz	r0, 800a696 <__s2b+0x36>
 800a684:	4602      	mov	r2, r0
 800a686:	4b19      	ldr	r3, [pc, #100]	; (800a6ec <__s2b+0x8c>)
 800a688:	4819      	ldr	r0, [pc, #100]	; (800a6f0 <__s2b+0x90>)
 800a68a:	21d3      	movs	r1, #211	; 0xd3
 800a68c:	f000 fcb8 	bl	800b000 <__assert_func>
 800a690:	0052      	lsls	r2, r2, #1
 800a692:	3101      	adds	r1, #1
 800a694:	e7f0      	b.n	800a678 <__s2b+0x18>
 800a696:	9b08      	ldr	r3, [sp, #32]
 800a698:	6143      	str	r3, [r0, #20]
 800a69a:	2d09      	cmp	r5, #9
 800a69c:	f04f 0301 	mov.w	r3, #1
 800a6a0:	6103      	str	r3, [r0, #16]
 800a6a2:	dd16      	ble.n	800a6d2 <__s2b+0x72>
 800a6a4:	f104 0909 	add.w	r9, r4, #9
 800a6a8:	46c8      	mov	r8, r9
 800a6aa:	442c      	add	r4, r5
 800a6ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a6b0:	4601      	mov	r1, r0
 800a6b2:	3b30      	subs	r3, #48	; 0x30
 800a6b4:	220a      	movs	r2, #10
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	f7ff ff8c 	bl	800a5d4 <__multadd>
 800a6bc:	45a0      	cmp	r8, r4
 800a6be:	d1f5      	bne.n	800a6ac <__s2b+0x4c>
 800a6c0:	f1a5 0408 	sub.w	r4, r5, #8
 800a6c4:	444c      	add	r4, r9
 800a6c6:	1b2d      	subs	r5, r5, r4
 800a6c8:	1963      	adds	r3, r4, r5
 800a6ca:	42bb      	cmp	r3, r7
 800a6cc:	db04      	blt.n	800a6d8 <__s2b+0x78>
 800a6ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6d2:	340a      	adds	r4, #10
 800a6d4:	2509      	movs	r5, #9
 800a6d6:	e7f6      	b.n	800a6c6 <__s2b+0x66>
 800a6d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a6dc:	4601      	mov	r1, r0
 800a6de:	3b30      	subs	r3, #48	; 0x30
 800a6e0:	220a      	movs	r2, #10
 800a6e2:	4630      	mov	r0, r6
 800a6e4:	f7ff ff76 	bl	800a5d4 <__multadd>
 800a6e8:	e7ee      	b.n	800a6c8 <__s2b+0x68>
 800a6ea:	bf00      	nop
 800a6ec:	0800bbc0 	.word	0x0800bbc0
 800a6f0:	0800bc48 	.word	0x0800bc48

0800a6f4 <__hi0bits>:
 800a6f4:	0c03      	lsrs	r3, r0, #16
 800a6f6:	041b      	lsls	r3, r3, #16
 800a6f8:	b9d3      	cbnz	r3, 800a730 <__hi0bits+0x3c>
 800a6fa:	0400      	lsls	r0, r0, #16
 800a6fc:	2310      	movs	r3, #16
 800a6fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a702:	bf04      	itt	eq
 800a704:	0200      	lsleq	r0, r0, #8
 800a706:	3308      	addeq	r3, #8
 800a708:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a70c:	bf04      	itt	eq
 800a70e:	0100      	lsleq	r0, r0, #4
 800a710:	3304      	addeq	r3, #4
 800a712:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a716:	bf04      	itt	eq
 800a718:	0080      	lsleq	r0, r0, #2
 800a71a:	3302      	addeq	r3, #2
 800a71c:	2800      	cmp	r0, #0
 800a71e:	db05      	blt.n	800a72c <__hi0bits+0x38>
 800a720:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a724:	f103 0301 	add.w	r3, r3, #1
 800a728:	bf08      	it	eq
 800a72a:	2320      	moveq	r3, #32
 800a72c:	4618      	mov	r0, r3
 800a72e:	4770      	bx	lr
 800a730:	2300      	movs	r3, #0
 800a732:	e7e4      	b.n	800a6fe <__hi0bits+0xa>

0800a734 <__lo0bits>:
 800a734:	6803      	ldr	r3, [r0, #0]
 800a736:	f013 0207 	ands.w	r2, r3, #7
 800a73a:	d00c      	beq.n	800a756 <__lo0bits+0x22>
 800a73c:	07d9      	lsls	r1, r3, #31
 800a73e:	d422      	bmi.n	800a786 <__lo0bits+0x52>
 800a740:	079a      	lsls	r2, r3, #30
 800a742:	bf49      	itett	mi
 800a744:	085b      	lsrmi	r3, r3, #1
 800a746:	089b      	lsrpl	r3, r3, #2
 800a748:	6003      	strmi	r3, [r0, #0]
 800a74a:	2201      	movmi	r2, #1
 800a74c:	bf5c      	itt	pl
 800a74e:	6003      	strpl	r3, [r0, #0]
 800a750:	2202      	movpl	r2, #2
 800a752:	4610      	mov	r0, r2
 800a754:	4770      	bx	lr
 800a756:	b299      	uxth	r1, r3
 800a758:	b909      	cbnz	r1, 800a75e <__lo0bits+0x2a>
 800a75a:	0c1b      	lsrs	r3, r3, #16
 800a75c:	2210      	movs	r2, #16
 800a75e:	b2d9      	uxtb	r1, r3
 800a760:	b909      	cbnz	r1, 800a766 <__lo0bits+0x32>
 800a762:	3208      	adds	r2, #8
 800a764:	0a1b      	lsrs	r3, r3, #8
 800a766:	0719      	lsls	r1, r3, #28
 800a768:	bf04      	itt	eq
 800a76a:	091b      	lsreq	r3, r3, #4
 800a76c:	3204      	addeq	r2, #4
 800a76e:	0799      	lsls	r1, r3, #30
 800a770:	bf04      	itt	eq
 800a772:	089b      	lsreq	r3, r3, #2
 800a774:	3202      	addeq	r2, #2
 800a776:	07d9      	lsls	r1, r3, #31
 800a778:	d403      	bmi.n	800a782 <__lo0bits+0x4e>
 800a77a:	085b      	lsrs	r3, r3, #1
 800a77c:	f102 0201 	add.w	r2, r2, #1
 800a780:	d003      	beq.n	800a78a <__lo0bits+0x56>
 800a782:	6003      	str	r3, [r0, #0]
 800a784:	e7e5      	b.n	800a752 <__lo0bits+0x1e>
 800a786:	2200      	movs	r2, #0
 800a788:	e7e3      	b.n	800a752 <__lo0bits+0x1e>
 800a78a:	2220      	movs	r2, #32
 800a78c:	e7e1      	b.n	800a752 <__lo0bits+0x1e>
	...

0800a790 <__i2b>:
 800a790:	b510      	push	{r4, lr}
 800a792:	460c      	mov	r4, r1
 800a794:	2101      	movs	r1, #1
 800a796:	f7ff febb 	bl	800a510 <_Balloc>
 800a79a:	4602      	mov	r2, r0
 800a79c:	b928      	cbnz	r0, 800a7aa <__i2b+0x1a>
 800a79e:	4b05      	ldr	r3, [pc, #20]	; (800a7b4 <__i2b+0x24>)
 800a7a0:	4805      	ldr	r0, [pc, #20]	; (800a7b8 <__i2b+0x28>)
 800a7a2:	f240 1145 	movw	r1, #325	; 0x145
 800a7a6:	f000 fc2b 	bl	800b000 <__assert_func>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	6144      	str	r4, [r0, #20]
 800a7ae:	6103      	str	r3, [r0, #16]
 800a7b0:	bd10      	pop	{r4, pc}
 800a7b2:	bf00      	nop
 800a7b4:	0800bbc0 	.word	0x0800bbc0
 800a7b8:	0800bc48 	.word	0x0800bc48

0800a7bc <__multiply>:
 800a7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c0:	4691      	mov	r9, r2
 800a7c2:	690a      	ldr	r2, [r1, #16]
 800a7c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	bfb8      	it	lt
 800a7cc:	460b      	movlt	r3, r1
 800a7ce:	460c      	mov	r4, r1
 800a7d0:	bfbc      	itt	lt
 800a7d2:	464c      	movlt	r4, r9
 800a7d4:	4699      	movlt	r9, r3
 800a7d6:	6927      	ldr	r7, [r4, #16]
 800a7d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a7dc:	68a3      	ldr	r3, [r4, #8]
 800a7de:	6861      	ldr	r1, [r4, #4]
 800a7e0:	eb07 060a 	add.w	r6, r7, sl
 800a7e4:	42b3      	cmp	r3, r6
 800a7e6:	b085      	sub	sp, #20
 800a7e8:	bfb8      	it	lt
 800a7ea:	3101      	addlt	r1, #1
 800a7ec:	f7ff fe90 	bl	800a510 <_Balloc>
 800a7f0:	b930      	cbnz	r0, 800a800 <__multiply+0x44>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	4b44      	ldr	r3, [pc, #272]	; (800a908 <__multiply+0x14c>)
 800a7f6:	4845      	ldr	r0, [pc, #276]	; (800a90c <__multiply+0x150>)
 800a7f8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a7fc:	f000 fc00 	bl	800b000 <__assert_func>
 800a800:	f100 0514 	add.w	r5, r0, #20
 800a804:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a808:	462b      	mov	r3, r5
 800a80a:	2200      	movs	r2, #0
 800a80c:	4543      	cmp	r3, r8
 800a80e:	d321      	bcc.n	800a854 <__multiply+0x98>
 800a810:	f104 0314 	add.w	r3, r4, #20
 800a814:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a818:	f109 0314 	add.w	r3, r9, #20
 800a81c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a820:	9202      	str	r2, [sp, #8]
 800a822:	1b3a      	subs	r2, r7, r4
 800a824:	3a15      	subs	r2, #21
 800a826:	f022 0203 	bic.w	r2, r2, #3
 800a82a:	3204      	adds	r2, #4
 800a82c:	f104 0115 	add.w	r1, r4, #21
 800a830:	428f      	cmp	r7, r1
 800a832:	bf38      	it	cc
 800a834:	2204      	movcc	r2, #4
 800a836:	9201      	str	r2, [sp, #4]
 800a838:	9a02      	ldr	r2, [sp, #8]
 800a83a:	9303      	str	r3, [sp, #12]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d80c      	bhi.n	800a85a <__multiply+0x9e>
 800a840:	2e00      	cmp	r6, #0
 800a842:	dd03      	ble.n	800a84c <__multiply+0x90>
 800a844:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d05b      	beq.n	800a904 <__multiply+0x148>
 800a84c:	6106      	str	r6, [r0, #16]
 800a84e:	b005      	add	sp, #20
 800a850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a854:	f843 2b04 	str.w	r2, [r3], #4
 800a858:	e7d8      	b.n	800a80c <__multiply+0x50>
 800a85a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a85e:	f1ba 0f00 	cmp.w	sl, #0
 800a862:	d024      	beq.n	800a8ae <__multiply+0xf2>
 800a864:	f104 0e14 	add.w	lr, r4, #20
 800a868:	46a9      	mov	r9, r5
 800a86a:	f04f 0c00 	mov.w	ip, #0
 800a86e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a872:	f8d9 1000 	ldr.w	r1, [r9]
 800a876:	fa1f fb82 	uxth.w	fp, r2
 800a87a:	b289      	uxth	r1, r1
 800a87c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a880:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a884:	f8d9 2000 	ldr.w	r2, [r9]
 800a888:	4461      	add	r1, ip
 800a88a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a88e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a892:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a896:	b289      	uxth	r1, r1
 800a898:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a89c:	4577      	cmp	r7, lr
 800a89e:	f849 1b04 	str.w	r1, [r9], #4
 800a8a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a8a6:	d8e2      	bhi.n	800a86e <__multiply+0xb2>
 800a8a8:	9a01      	ldr	r2, [sp, #4]
 800a8aa:	f845 c002 	str.w	ip, [r5, r2]
 800a8ae:	9a03      	ldr	r2, [sp, #12]
 800a8b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a8b4:	3304      	adds	r3, #4
 800a8b6:	f1b9 0f00 	cmp.w	r9, #0
 800a8ba:	d021      	beq.n	800a900 <__multiply+0x144>
 800a8bc:	6829      	ldr	r1, [r5, #0]
 800a8be:	f104 0c14 	add.w	ip, r4, #20
 800a8c2:	46ae      	mov	lr, r5
 800a8c4:	f04f 0a00 	mov.w	sl, #0
 800a8c8:	f8bc b000 	ldrh.w	fp, [ip]
 800a8cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a8d0:	fb09 220b 	mla	r2, r9, fp, r2
 800a8d4:	4452      	add	r2, sl
 800a8d6:	b289      	uxth	r1, r1
 800a8d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a8dc:	f84e 1b04 	str.w	r1, [lr], #4
 800a8e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a8e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a8e8:	f8be 1000 	ldrh.w	r1, [lr]
 800a8ec:	fb09 110a 	mla	r1, r9, sl, r1
 800a8f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a8f4:	4567      	cmp	r7, ip
 800a8f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a8fa:	d8e5      	bhi.n	800a8c8 <__multiply+0x10c>
 800a8fc:	9a01      	ldr	r2, [sp, #4]
 800a8fe:	50a9      	str	r1, [r5, r2]
 800a900:	3504      	adds	r5, #4
 800a902:	e799      	b.n	800a838 <__multiply+0x7c>
 800a904:	3e01      	subs	r6, #1
 800a906:	e79b      	b.n	800a840 <__multiply+0x84>
 800a908:	0800bbc0 	.word	0x0800bbc0
 800a90c:	0800bc48 	.word	0x0800bc48

0800a910 <__pow5mult>:
 800a910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a914:	4615      	mov	r5, r2
 800a916:	f012 0203 	ands.w	r2, r2, #3
 800a91a:	4606      	mov	r6, r0
 800a91c:	460f      	mov	r7, r1
 800a91e:	d007      	beq.n	800a930 <__pow5mult+0x20>
 800a920:	4c25      	ldr	r4, [pc, #148]	; (800a9b8 <__pow5mult+0xa8>)
 800a922:	3a01      	subs	r2, #1
 800a924:	2300      	movs	r3, #0
 800a926:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a92a:	f7ff fe53 	bl	800a5d4 <__multadd>
 800a92e:	4607      	mov	r7, r0
 800a930:	10ad      	asrs	r5, r5, #2
 800a932:	d03d      	beq.n	800a9b0 <__pow5mult+0xa0>
 800a934:	69f4      	ldr	r4, [r6, #28]
 800a936:	b97c      	cbnz	r4, 800a958 <__pow5mult+0x48>
 800a938:	2010      	movs	r0, #16
 800a93a:	f000 fb95 	bl	800b068 <malloc>
 800a93e:	4602      	mov	r2, r0
 800a940:	61f0      	str	r0, [r6, #28]
 800a942:	b928      	cbnz	r0, 800a950 <__pow5mult+0x40>
 800a944:	4b1d      	ldr	r3, [pc, #116]	; (800a9bc <__pow5mult+0xac>)
 800a946:	481e      	ldr	r0, [pc, #120]	; (800a9c0 <__pow5mult+0xb0>)
 800a948:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a94c:	f000 fb58 	bl	800b000 <__assert_func>
 800a950:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a954:	6004      	str	r4, [r0, #0]
 800a956:	60c4      	str	r4, [r0, #12]
 800a958:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a95c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a960:	b94c      	cbnz	r4, 800a976 <__pow5mult+0x66>
 800a962:	f240 2171 	movw	r1, #625	; 0x271
 800a966:	4630      	mov	r0, r6
 800a968:	f7ff ff12 	bl	800a790 <__i2b>
 800a96c:	2300      	movs	r3, #0
 800a96e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a972:	4604      	mov	r4, r0
 800a974:	6003      	str	r3, [r0, #0]
 800a976:	f04f 0900 	mov.w	r9, #0
 800a97a:	07eb      	lsls	r3, r5, #31
 800a97c:	d50a      	bpl.n	800a994 <__pow5mult+0x84>
 800a97e:	4639      	mov	r1, r7
 800a980:	4622      	mov	r2, r4
 800a982:	4630      	mov	r0, r6
 800a984:	f7ff ff1a 	bl	800a7bc <__multiply>
 800a988:	4639      	mov	r1, r7
 800a98a:	4680      	mov	r8, r0
 800a98c:	4630      	mov	r0, r6
 800a98e:	f7ff fdff 	bl	800a590 <_Bfree>
 800a992:	4647      	mov	r7, r8
 800a994:	106d      	asrs	r5, r5, #1
 800a996:	d00b      	beq.n	800a9b0 <__pow5mult+0xa0>
 800a998:	6820      	ldr	r0, [r4, #0]
 800a99a:	b938      	cbnz	r0, 800a9ac <__pow5mult+0x9c>
 800a99c:	4622      	mov	r2, r4
 800a99e:	4621      	mov	r1, r4
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	f7ff ff0b 	bl	800a7bc <__multiply>
 800a9a6:	6020      	str	r0, [r4, #0]
 800a9a8:	f8c0 9000 	str.w	r9, [r0]
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	e7e4      	b.n	800a97a <__pow5mult+0x6a>
 800a9b0:	4638      	mov	r0, r7
 800a9b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9b6:	bf00      	nop
 800a9b8:	0800bd98 	.word	0x0800bd98
 800a9bc:	0800bc31 	.word	0x0800bc31
 800a9c0:	0800bc48 	.word	0x0800bc48

0800a9c4 <__lshift>:
 800a9c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9c8:	460c      	mov	r4, r1
 800a9ca:	6849      	ldr	r1, [r1, #4]
 800a9cc:	6923      	ldr	r3, [r4, #16]
 800a9ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a9d2:	68a3      	ldr	r3, [r4, #8]
 800a9d4:	4607      	mov	r7, r0
 800a9d6:	4691      	mov	r9, r2
 800a9d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a9dc:	f108 0601 	add.w	r6, r8, #1
 800a9e0:	42b3      	cmp	r3, r6
 800a9e2:	db0b      	blt.n	800a9fc <__lshift+0x38>
 800a9e4:	4638      	mov	r0, r7
 800a9e6:	f7ff fd93 	bl	800a510 <_Balloc>
 800a9ea:	4605      	mov	r5, r0
 800a9ec:	b948      	cbnz	r0, 800aa02 <__lshift+0x3e>
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	4b28      	ldr	r3, [pc, #160]	; (800aa94 <__lshift+0xd0>)
 800a9f2:	4829      	ldr	r0, [pc, #164]	; (800aa98 <__lshift+0xd4>)
 800a9f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a9f8:	f000 fb02 	bl	800b000 <__assert_func>
 800a9fc:	3101      	adds	r1, #1
 800a9fe:	005b      	lsls	r3, r3, #1
 800aa00:	e7ee      	b.n	800a9e0 <__lshift+0x1c>
 800aa02:	2300      	movs	r3, #0
 800aa04:	f100 0114 	add.w	r1, r0, #20
 800aa08:	f100 0210 	add.w	r2, r0, #16
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	4553      	cmp	r3, sl
 800aa10:	db33      	blt.n	800aa7a <__lshift+0xb6>
 800aa12:	6920      	ldr	r0, [r4, #16]
 800aa14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa18:	f104 0314 	add.w	r3, r4, #20
 800aa1c:	f019 091f 	ands.w	r9, r9, #31
 800aa20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa28:	d02b      	beq.n	800aa82 <__lshift+0xbe>
 800aa2a:	f1c9 0e20 	rsb	lr, r9, #32
 800aa2e:	468a      	mov	sl, r1
 800aa30:	2200      	movs	r2, #0
 800aa32:	6818      	ldr	r0, [r3, #0]
 800aa34:	fa00 f009 	lsl.w	r0, r0, r9
 800aa38:	4310      	orrs	r0, r2
 800aa3a:	f84a 0b04 	str.w	r0, [sl], #4
 800aa3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa42:	459c      	cmp	ip, r3
 800aa44:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa48:	d8f3      	bhi.n	800aa32 <__lshift+0x6e>
 800aa4a:	ebac 0304 	sub.w	r3, ip, r4
 800aa4e:	3b15      	subs	r3, #21
 800aa50:	f023 0303 	bic.w	r3, r3, #3
 800aa54:	3304      	adds	r3, #4
 800aa56:	f104 0015 	add.w	r0, r4, #21
 800aa5a:	4584      	cmp	ip, r0
 800aa5c:	bf38      	it	cc
 800aa5e:	2304      	movcc	r3, #4
 800aa60:	50ca      	str	r2, [r1, r3]
 800aa62:	b10a      	cbz	r2, 800aa68 <__lshift+0xa4>
 800aa64:	f108 0602 	add.w	r6, r8, #2
 800aa68:	3e01      	subs	r6, #1
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	612e      	str	r6, [r5, #16]
 800aa6e:	4621      	mov	r1, r4
 800aa70:	f7ff fd8e 	bl	800a590 <_Bfree>
 800aa74:	4628      	mov	r0, r5
 800aa76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa7e:	3301      	adds	r3, #1
 800aa80:	e7c5      	b.n	800aa0e <__lshift+0x4a>
 800aa82:	3904      	subs	r1, #4
 800aa84:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa88:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa8c:	459c      	cmp	ip, r3
 800aa8e:	d8f9      	bhi.n	800aa84 <__lshift+0xc0>
 800aa90:	e7ea      	b.n	800aa68 <__lshift+0xa4>
 800aa92:	bf00      	nop
 800aa94:	0800bbc0 	.word	0x0800bbc0
 800aa98:	0800bc48 	.word	0x0800bc48

0800aa9c <__mcmp>:
 800aa9c:	b530      	push	{r4, r5, lr}
 800aa9e:	6902      	ldr	r2, [r0, #16]
 800aaa0:	690c      	ldr	r4, [r1, #16]
 800aaa2:	1b12      	subs	r2, r2, r4
 800aaa4:	d10e      	bne.n	800aac4 <__mcmp+0x28>
 800aaa6:	f100 0314 	add.w	r3, r0, #20
 800aaaa:	3114      	adds	r1, #20
 800aaac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aab0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aab4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aab8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aabc:	42a5      	cmp	r5, r4
 800aabe:	d003      	beq.n	800aac8 <__mcmp+0x2c>
 800aac0:	d305      	bcc.n	800aace <__mcmp+0x32>
 800aac2:	2201      	movs	r2, #1
 800aac4:	4610      	mov	r0, r2
 800aac6:	bd30      	pop	{r4, r5, pc}
 800aac8:	4283      	cmp	r3, r0
 800aaca:	d3f3      	bcc.n	800aab4 <__mcmp+0x18>
 800aacc:	e7fa      	b.n	800aac4 <__mcmp+0x28>
 800aace:	f04f 32ff 	mov.w	r2, #4294967295
 800aad2:	e7f7      	b.n	800aac4 <__mcmp+0x28>

0800aad4 <__mdiff>:
 800aad4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aad8:	460c      	mov	r4, r1
 800aada:	4606      	mov	r6, r0
 800aadc:	4611      	mov	r1, r2
 800aade:	4620      	mov	r0, r4
 800aae0:	4690      	mov	r8, r2
 800aae2:	f7ff ffdb 	bl	800aa9c <__mcmp>
 800aae6:	1e05      	subs	r5, r0, #0
 800aae8:	d110      	bne.n	800ab0c <__mdiff+0x38>
 800aaea:	4629      	mov	r1, r5
 800aaec:	4630      	mov	r0, r6
 800aaee:	f7ff fd0f 	bl	800a510 <_Balloc>
 800aaf2:	b930      	cbnz	r0, 800ab02 <__mdiff+0x2e>
 800aaf4:	4b3a      	ldr	r3, [pc, #232]	; (800abe0 <__mdiff+0x10c>)
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	f240 2137 	movw	r1, #567	; 0x237
 800aafc:	4839      	ldr	r0, [pc, #228]	; (800abe4 <__mdiff+0x110>)
 800aafe:	f000 fa7f 	bl	800b000 <__assert_func>
 800ab02:	2301      	movs	r3, #1
 800ab04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab0c:	bfa4      	itt	ge
 800ab0e:	4643      	movge	r3, r8
 800ab10:	46a0      	movge	r8, r4
 800ab12:	4630      	mov	r0, r6
 800ab14:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ab18:	bfa6      	itte	ge
 800ab1a:	461c      	movge	r4, r3
 800ab1c:	2500      	movge	r5, #0
 800ab1e:	2501      	movlt	r5, #1
 800ab20:	f7ff fcf6 	bl	800a510 <_Balloc>
 800ab24:	b920      	cbnz	r0, 800ab30 <__mdiff+0x5c>
 800ab26:	4b2e      	ldr	r3, [pc, #184]	; (800abe0 <__mdiff+0x10c>)
 800ab28:	4602      	mov	r2, r0
 800ab2a:	f240 2145 	movw	r1, #581	; 0x245
 800ab2e:	e7e5      	b.n	800aafc <__mdiff+0x28>
 800ab30:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ab34:	6926      	ldr	r6, [r4, #16]
 800ab36:	60c5      	str	r5, [r0, #12]
 800ab38:	f104 0914 	add.w	r9, r4, #20
 800ab3c:	f108 0514 	add.w	r5, r8, #20
 800ab40:	f100 0e14 	add.w	lr, r0, #20
 800ab44:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ab48:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ab4c:	f108 0210 	add.w	r2, r8, #16
 800ab50:	46f2      	mov	sl, lr
 800ab52:	2100      	movs	r1, #0
 800ab54:	f859 3b04 	ldr.w	r3, [r9], #4
 800ab58:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ab5c:	fa11 f88b 	uxtah	r8, r1, fp
 800ab60:	b299      	uxth	r1, r3
 800ab62:	0c1b      	lsrs	r3, r3, #16
 800ab64:	eba8 0801 	sub.w	r8, r8, r1
 800ab68:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ab6c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ab70:	fa1f f888 	uxth.w	r8, r8
 800ab74:	1419      	asrs	r1, r3, #16
 800ab76:	454e      	cmp	r6, r9
 800ab78:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ab7c:	f84a 3b04 	str.w	r3, [sl], #4
 800ab80:	d8e8      	bhi.n	800ab54 <__mdiff+0x80>
 800ab82:	1b33      	subs	r3, r6, r4
 800ab84:	3b15      	subs	r3, #21
 800ab86:	f023 0303 	bic.w	r3, r3, #3
 800ab8a:	3304      	adds	r3, #4
 800ab8c:	3415      	adds	r4, #21
 800ab8e:	42a6      	cmp	r6, r4
 800ab90:	bf38      	it	cc
 800ab92:	2304      	movcc	r3, #4
 800ab94:	441d      	add	r5, r3
 800ab96:	4473      	add	r3, lr
 800ab98:	469e      	mov	lr, r3
 800ab9a:	462e      	mov	r6, r5
 800ab9c:	4566      	cmp	r6, ip
 800ab9e:	d30e      	bcc.n	800abbe <__mdiff+0xea>
 800aba0:	f10c 0203 	add.w	r2, ip, #3
 800aba4:	1b52      	subs	r2, r2, r5
 800aba6:	f022 0203 	bic.w	r2, r2, #3
 800abaa:	3d03      	subs	r5, #3
 800abac:	45ac      	cmp	ip, r5
 800abae:	bf38      	it	cc
 800abb0:	2200      	movcc	r2, #0
 800abb2:	4413      	add	r3, r2
 800abb4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800abb8:	b17a      	cbz	r2, 800abda <__mdiff+0x106>
 800abba:	6107      	str	r7, [r0, #16]
 800abbc:	e7a4      	b.n	800ab08 <__mdiff+0x34>
 800abbe:	f856 8b04 	ldr.w	r8, [r6], #4
 800abc2:	fa11 f288 	uxtah	r2, r1, r8
 800abc6:	1414      	asrs	r4, r2, #16
 800abc8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800abcc:	b292      	uxth	r2, r2
 800abce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800abd2:	f84e 2b04 	str.w	r2, [lr], #4
 800abd6:	1421      	asrs	r1, r4, #16
 800abd8:	e7e0      	b.n	800ab9c <__mdiff+0xc8>
 800abda:	3f01      	subs	r7, #1
 800abdc:	e7ea      	b.n	800abb4 <__mdiff+0xe0>
 800abde:	bf00      	nop
 800abe0:	0800bbc0 	.word	0x0800bbc0
 800abe4:	0800bc48 	.word	0x0800bc48

0800abe8 <__ulp>:
 800abe8:	b082      	sub	sp, #8
 800abea:	ed8d 0b00 	vstr	d0, [sp]
 800abee:	9a01      	ldr	r2, [sp, #4]
 800abf0:	4b0f      	ldr	r3, [pc, #60]	; (800ac30 <__ulp+0x48>)
 800abf2:	4013      	ands	r3, r2
 800abf4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	dc08      	bgt.n	800ac0e <__ulp+0x26>
 800abfc:	425b      	negs	r3, r3
 800abfe:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ac02:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ac06:	da04      	bge.n	800ac12 <__ulp+0x2a>
 800ac08:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ac0c:	4113      	asrs	r3, r2
 800ac0e:	2200      	movs	r2, #0
 800ac10:	e008      	b.n	800ac24 <__ulp+0x3c>
 800ac12:	f1a2 0314 	sub.w	r3, r2, #20
 800ac16:	2b1e      	cmp	r3, #30
 800ac18:	bfda      	itte	le
 800ac1a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ac1e:	40da      	lsrle	r2, r3
 800ac20:	2201      	movgt	r2, #1
 800ac22:	2300      	movs	r3, #0
 800ac24:	4619      	mov	r1, r3
 800ac26:	4610      	mov	r0, r2
 800ac28:	ec41 0b10 	vmov	d0, r0, r1
 800ac2c:	b002      	add	sp, #8
 800ac2e:	4770      	bx	lr
 800ac30:	7ff00000 	.word	0x7ff00000

0800ac34 <__b2d>:
 800ac34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac38:	6906      	ldr	r6, [r0, #16]
 800ac3a:	f100 0814 	add.w	r8, r0, #20
 800ac3e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ac42:	1f37      	subs	r7, r6, #4
 800ac44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ac48:	4610      	mov	r0, r2
 800ac4a:	f7ff fd53 	bl	800a6f4 <__hi0bits>
 800ac4e:	f1c0 0320 	rsb	r3, r0, #32
 800ac52:	280a      	cmp	r0, #10
 800ac54:	600b      	str	r3, [r1, #0]
 800ac56:	491b      	ldr	r1, [pc, #108]	; (800acc4 <__b2d+0x90>)
 800ac58:	dc15      	bgt.n	800ac86 <__b2d+0x52>
 800ac5a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ac5e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ac62:	45b8      	cmp	r8, r7
 800ac64:	ea43 0501 	orr.w	r5, r3, r1
 800ac68:	bf34      	ite	cc
 800ac6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac6e:	2300      	movcs	r3, #0
 800ac70:	3015      	adds	r0, #21
 800ac72:	fa02 f000 	lsl.w	r0, r2, r0
 800ac76:	fa23 f30c 	lsr.w	r3, r3, ip
 800ac7a:	4303      	orrs	r3, r0
 800ac7c:	461c      	mov	r4, r3
 800ac7e:	ec45 4b10 	vmov	d0, r4, r5
 800ac82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac86:	45b8      	cmp	r8, r7
 800ac88:	bf3a      	itte	cc
 800ac8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac8e:	f1a6 0708 	subcc.w	r7, r6, #8
 800ac92:	2300      	movcs	r3, #0
 800ac94:	380b      	subs	r0, #11
 800ac96:	d012      	beq.n	800acbe <__b2d+0x8a>
 800ac98:	f1c0 0120 	rsb	r1, r0, #32
 800ac9c:	fa23 f401 	lsr.w	r4, r3, r1
 800aca0:	4082      	lsls	r2, r0
 800aca2:	4322      	orrs	r2, r4
 800aca4:	4547      	cmp	r7, r8
 800aca6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800acaa:	bf8c      	ite	hi
 800acac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800acb0:	2200      	movls	r2, #0
 800acb2:	4083      	lsls	r3, r0
 800acb4:	40ca      	lsrs	r2, r1
 800acb6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800acba:	4313      	orrs	r3, r2
 800acbc:	e7de      	b.n	800ac7c <__b2d+0x48>
 800acbe:	ea42 0501 	orr.w	r5, r2, r1
 800acc2:	e7db      	b.n	800ac7c <__b2d+0x48>
 800acc4:	3ff00000 	.word	0x3ff00000

0800acc8 <__d2b>:
 800acc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800accc:	460f      	mov	r7, r1
 800acce:	2101      	movs	r1, #1
 800acd0:	ec59 8b10 	vmov	r8, r9, d0
 800acd4:	4616      	mov	r6, r2
 800acd6:	f7ff fc1b 	bl	800a510 <_Balloc>
 800acda:	4604      	mov	r4, r0
 800acdc:	b930      	cbnz	r0, 800acec <__d2b+0x24>
 800acde:	4602      	mov	r2, r0
 800ace0:	4b24      	ldr	r3, [pc, #144]	; (800ad74 <__d2b+0xac>)
 800ace2:	4825      	ldr	r0, [pc, #148]	; (800ad78 <__d2b+0xb0>)
 800ace4:	f240 310f 	movw	r1, #783	; 0x30f
 800ace8:	f000 f98a 	bl	800b000 <__assert_func>
 800acec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800acf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acf4:	bb2d      	cbnz	r5, 800ad42 <__d2b+0x7a>
 800acf6:	9301      	str	r3, [sp, #4]
 800acf8:	f1b8 0300 	subs.w	r3, r8, #0
 800acfc:	d026      	beq.n	800ad4c <__d2b+0x84>
 800acfe:	4668      	mov	r0, sp
 800ad00:	9300      	str	r3, [sp, #0]
 800ad02:	f7ff fd17 	bl	800a734 <__lo0bits>
 800ad06:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad0a:	b1e8      	cbz	r0, 800ad48 <__d2b+0x80>
 800ad0c:	f1c0 0320 	rsb	r3, r0, #32
 800ad10:	fa02 f303 	lsl.w	r3, r2, r3
 800ad14:	430b      	orrs	r3, r1
 800ad16:	40c2      	lsrs	r2, r0
 800ad18:	6163      	str	r3, [r4, #20]
 800ad1a:	9201      	str	r2, [sp, #4]
 800ad1c:	9b01      	ldr	r3, [sp, #4]
 800ad1e:	61a3      	str	r3, [r4, #24]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	bf14      	ite	ne
 800ad24:	2202      	movne	r2, #2
 800ad26:	2201      	moveq	r2, #1
 800ad28:	6122      	str	r2, [r4, #16]
 800ad2a:	b1bd      	cbz	r5, 800ad5c <__d2b+0x94>
 800ad2c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ad30:	4405      	add	r5, r0
 800ad32:	603d      	str	r5, [r7, #0]
 800ad34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ad38:	6030      	str	r0, [r6, #0]
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	b003      	add	sp, #12
 800ad3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad46:	e7d6      	b.n	800acf6 <__d2b+0x2e>
 800ad48:	6161      	str	r1, [r4, #20]
 800ad4a:	e7e7      	b.n	800ad1c <__d2b+0x54>
 800ad4c:	a801      	add	r0, sp, #4
 800ad4e:	f7ff fcf1 	bl	800a734 <__lo0bits>
 800ad52:	9b01      	ldr	r3, [sp, #4]
 800ad54:	6163      	str	r3, [r4, #20]
 800ad56:	3020      	adds	r0, #32
 800ad58:	2201      	movs	r2, #1
 800ad5a:	e7e5      	b.n	800ad28 <__d2b+0x60>
 800ad5c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad60:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ad64:	6038      	str	r0, [r7, #0]
 800ad66:	6918      	ldr	r0, [r3, #16]
 800ad68:	f7ff fcc4 	bl	800a6f4 <__hi0bits>
 800ad6c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad70:	e7e2      	b.n	800ad38 <__d2b+0x70>
 800ad72:	bf00      	nop
 800ad74:	0800bbc0 	.word	0x0800bbc0
 800ad78:	0800bc48 	.word	0x0800bc48

0800ad7c <__ratio>:
 800ad7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad80:	4688      	mov	r8, r1
 800ad82:	4669      	mov	r1, sp
 800ad84:	4681      	mov	r9, r0
 800ad86:	f7ff ff55 	bl	800ac34 <__b2d>
 800ad8a:	a901      	add	r1, sp, #4
 800ad8c:	4640      	mov	r0, r8
 800ad8e:	ec55 4b10 	vmov	r4, r5, d0
 800ad92:	f7ff ff4f 	bl	800ac34 <__b2d>
 800ad96:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad9a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ad9e:	eba3 0c02 	sub.w	ip, r3, r2
 800ada2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ada6:	1a9b      	subs	r3, r3, r2
 800ada8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800adac:	ec51 0b10 	vmov	r0, r1, d0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	bfd6      	itet	le
 800adb4:	460a      	movle	r2, r1
 800adb6:	462a      	movgt	r2, r5
 800adb8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800adbc:	468b      	mov	fp, r1
 800adbe:	462f      	mov	r7, r5
 800adc0:	bfd4      	ite	le
 800adc2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800adc6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800adca:	4620      	mov	r0, r4
 800adcc:	ee10 2a10 	vmov	r2, s0
 800add0:	465b      	mov	r3, fp
 800add2:	4639      	mov	r1, r7
 800add4:	f7f5 fd32 	bl	800083c <__aeabi_ddiv>
 800add8:	ec41 0b10 	vmov	d0, r0, r1
 800addc:	b003      	add	sp, #12
 800adde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ade2 <__copybits>:
 800ade2:	3901      	subs	r1, #1
 800ade4:	b570      	push	{r4, r5, r6, lr}
 800ade6:	1149      	asrs	r1, r1, #5
 800ade8:	6914      	ldr	r4, [r2, #16]
 800adea:	3101      	adds	r1, #1
 800adec:	f102 0314 	add.w	r3, r2, #20
 800adf0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800adf4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800adf8:	1f05      	subs	r5, r0, #4
 800adfa:	42a3      	cmp	r3, r4
 800adfc:	d30c      	bcc.n	800ae18 <__copybits+0x36>
 800adfe:	1aa3      	subs	r3, r4, r2
 800ae00:	3b11      	subs	r3, #17
 800ae02:	f023 0303 	bic.w	r3, r3, #3
 800ae06:	3211      	adds	r2, #17
 800ae08:	42a2      	cmp	r2, r4
 800ae0a:	bf88      	it	hi
 800ae0c:	2300      	movhi	r3, #0
 800ae0e:	4418      	add	r0, r3
 800ae10:	2300      	movs	r3, #0
 800ae12:	4288      	cmp	r0, r1
 800ae14:	d305      	bcc.n	800ae22 <__copybits+0x40>
 800ae16:	bd70      	pop	{r4, r5, r6, pc}
 800ae18:	f853 6b04 	ldr.w	r6, [r3], #4
 800ae1c:	f845 6f04 	str.w	r6, [r5, #4]!
 800ae20:	e7eb      	b.n	800adfa <__copybits+0x18>
 800ae22:	f840 3b04 	str.w	r3, [r0], #4
 800ae26:	e7f4      	b.n	800ae12 <__copybits+0x30>

0800ae28 <__any_on>:
 800ae28:	f100 0214 	add.w	r2, r0, #20
 800ae2c:	6900      	ldr	r0, [r0, #16]
 800ae2e:	114b      	asrs	r3, r1, #5
 800ae30:	4298      	cmp	r0, r3
 800ae32:	b510      	push	{r4, lr}
 800ae34:	db11      	blt.n	800ae5a <__any_on+0x32>
 800ae36:	dd0a      	ble.n	800ae4e <__any_on+0x26>
 800ae38:	f011 011f 	ands.w	r1, r1, #31
 800ae3c:	d007      	beq.n	800ae4e <__any_on+0x26>
 800ae3e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ae42:	fa24 f001 	lsr.w	r0, r4, r1
 800ae46:	fa00 f101 	lsl.w	r1, r0, r1
 800ae4a:	428c      	cmp	r4, r1
 800ae4c:	d10b      	bne.n	800ae66 <__any_on+0x3e>
 800ae4e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d803      	bhi.n	800ae5e <__any_on+0x36>
 800ae56:	2000      	movs	r0, #0
 800ae58:	bd10      	pop	{r4, pc}
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	e7f7      	b.n	800ae4e <__any_on+0x26>
 800ae5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae62:	2900      	cmp	r1, #0
 800ae64:	d0f5      	beq.n	800ae52 <__any_on+0x2a>
 800ae66:	2001      	movs	r0, #1
 800ae68:	e7f6      	b.n	800ae58 <__any_on+0x30>

0800ae6a <__ascii_wctomb>:
 800ae6a:	b149      	cbz	r1, 800ae80 <__ascii_wctomb+0x16>
 800ae6c:	2aff      	cmp	r2, #255	; 0xff
 800ae6e:	bf85      	ittet	hi
 800ae70:	238a      	movhi	r3, #138	; 0x8a
 800ae72:	6003      	strhi	r3, [r0, #0]
 800ae74:	700a      	strbls	r2, [r1, #0]
 800ae76:	f04f 30ff 	movhi.w	r0, #4294967295
 800ae7a:	bf98      	it	ls
 800ae7c:	2001      	movls	r0, #1
 800ae7e:	4770      	bx	lr
 800ae80:	4608      	mov	r0, r1
 800ae82:	4770      	bx	lr

0800ae84 <__sflush_r>:
 800ae84:	898a      	ldrh	r2, [r1, #12]
 800ae86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae8a:	4605      	mov	r5, r0
 800ae8c:	0710      	lsls	r0, r2, #28
 800ae8e:	460c      	mov	r4, r1
 800ae90:	d458      	bmi.n	800af44 <__sflush_r+0xc0>
 800ae92:	684b      	ldr	r3, [r1, #4]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	dc05      	bgt.n	800aea4 <__sflush_r+0x20>
 800ae98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	dc02      	bgt.n	800aea4 <__sflush_r+0x20>
 800ae9e:	2000      	movs	r0, #0
 800aea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aea4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aea6:	2e00      	cmp	r6, #0
 800aea8:	d0f9      	beq.n	800ae9e <__sflush_r+0x1a>
 800aeaa:	2300      	movs	r3, #0
 800aeac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aeb0:	682f      	ldr	r7, [r5, #0]
 800aeb2:	6a21      	ldr	r1, [r4, #32]
 800aeb4:	602b      	str	r3, [r5, #0]
 800aeb6:	d032      	beq.n	800af1e <__sflush_r+0x9a>
 800aeb8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aeba:	89a3      	ldrh	r3, [r4, #12]
 800aebc:	075a      	lsls	r2, r3, #29
 800aebe:	d505      	bpl.n	800aecc <__sflush_r+0x48>
 800aec0:	6863      	ldr	r3, [r4, #4]
 800aec2:	1ac0      	subs	r0, r0, r3
 800aec4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aec6:	b10b      	cbz	r3, 800aecc <__sflush_r+0x48>
 800aec8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aeca:	1ac0      	subs	r0, r0, r3
 800aecc:	2300      	movs	r3, #0
 800aece:	4602      	mov	r2, r0
 800aed0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aed2:	6a21      	ldr	r1, [r4, #32]
 800aed4:	4628      	mov	r0, r5
 800aed6:	47b0      	blx	r6
 800aed8:	1c43      	adds	r3, r0, #1
 800aeda:	89a3      	ldrh	r3, [r4, #12]
 800aedc:	d106      	bne.n	800aeec <__sflush_r+0x68>
 800aede:	6829      	ldr	r1, [r5, #0]
 800aee0:	291d      	cmp	r1, #29
 800aee2:	d82b      	bhi.n	800af3c <__sflush_r+0xb8>
 800aee4:	4a29      	ldr	r2, [pc, #164]	; (800af8c <__sflush_r+0x108>)
 800aee6:	410a      	asrs	r2, r1
 800aee8:	07d6      	lsls	r6, r2, #31
 800aeea:	d427      	bmi.n	800af3c <__sflush_r+0xb8>
 800aeec:	2200      	movs	r2, #0
 800aeee:	6062      	str	r2, [r4, #4]
 800aef0:	04d9      	lsls	r1, r3, #19
 800aef2:	6922      	ldr	r2, [r4, #16]
 800aef4:	6022      	str	r2, [r4, #0]
 800aef6:	d504      	bpl.n	800af02 <__sflush_r+0x7e>
 800aef8:	1c42      	adds	r2, r0, #1
 800aefa:	d101      	bne.n	800af00 <__sflush_r+0x7c>
 800aefc:	682b      	ldr	r3, [r5, #0]
 800aefe:	b903      	cbnz	r3, 800af02 <__sflush_r+0x7e>
 800af00:	6560      	str	r0, [r4, #84]	; 0x54
 800af02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af04:	602f      	str	r7, [r5, #0]
 800af06:	2900      	cmp	r1, #0
 800af08:	d0c9      	beq.n	800ae9e <__sflush_r+0x1a>
 800af0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af0e:	4299      	cmp	r1, r3
 800af10:	d002      	beq.n	800af18 <__sflush_r+0x94>
 800af12:	4628      	mov	r0, r5
 800af14:	f7fe fe9a 	bl	8009c4c <_free_r>
 800af18:	2000      	movs	r0, #0
 800af1a:	6360      	str	r0, [r4, #52]	; 0x34
 800af1c:	e7c0      	b.n	800aea0 <__sflush_r+0x1c>
 800af1e:	2301      	movs	r3, #1
 800af20:	4628      	mov	r0, r5
 800af22:	47b0      	blx	r6
 800af24:	1c41      	adds	r1, r0, #1
 800af26:	d1c8      	bne.n	800aeba <__sflush_r+0x36>
 800af28:	682b      	ldr	r3, [r5, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d0c5      	beq.n	800aeba <__sflush_r+0x36>
 800af2e:	2b1d      	cmp	r3, #29
 800af30:	d001      	beq.n	800af36 <__sflush_r+0xb2>
 800af32:	2b16      	cmp	r3, #22
 800af34:	d101      	bne.n	800af3a <__sflush_r+0xb6>
 800af36:	602f      	str	r7, [r5, #0]
 800af38:	e7b1      	b.n	800ae9e <__sflush_r+0x1a>
 800af3a:	89a3      	ldrh	r3, [r4, #12]
 800af3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af40:	81a3      	strh	r3, [r4, #12]
 800af42:	e7ad      	b.n	800aea0 <__sflush_r+0x1c>
 800af44:	690f      	ldr	r7, [r1, #16]
 800af46:	2f00      	cmp	r7, #0
 800af48:	d0a9      	beq.n	800ae9e <__sflush_r+0x1a>
 800af4a:	0793      	lsls	r3, r2, #30
 800af4c:	680e      	ldr	r6, [r1, #0]
 800af4e:	bf08      	it	eq
 800af50:	694b      	ldreq	r3, [r1, #20]
 800af52:	600f      	str	r7, [r1, #0]
 800af54:	bf18      	it	ne
 800af56:	2300      	movne	r3, #0
 800af58:	eba6 0807 	sub.w	r8, r6, r7
 800af5c:	608b      	str	r3, [r1, #8]
 800af5e:	f1b8 0f00 	cmp.w	r8, #0
 800af62:	dd9c      	ble.n	800ae9e <__sflush_r+0x1a>
 800af64:	6a21      	ldr	r1, [r4, #32]
 800af66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af68:	4643      	mov	r3, r8
 800af6a:	463a      	mov	r2, r7
 800af6c:	4628      	mov	r0, r5
 800af6e:	47b0      	blx	r6
 800af70:	2800      	cmp	r0, #0
 800af72:	dc06      	bgt.n	800af82 <__sflush_r+0xfe>
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af7a:	81a3      	strh	r3, [r4, #12]
 800af7c:	f04f 30ff 	mov.w	r0, #4294967295
 800af80:	e78e      	b.n	800aea0 <__sflush_r+0x1c>
 800af82:	4407      	add	r7, r0
 800af84:	eba8 0800 	sub.w	r8, r8, r0
 800af88:	e7e9      	b.n	800af5e <__sflush_r+0xda>
 800af8a:	bf00      	nop
 800af8c:	dfbffffe 	.word	0xdfbffffe

0800af90 <_fflush_r>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	690b      	ldr	r3, [r1, #16]
 800af94:	4605      	mov	r5, r0
 800af96:	460c      	mov	r4, r1
 800af98:	b913      	cbnz	r3, 800afa0 <_fflush_r+0x10>
 800af9a:	2500      	movs	r5, #0
 800af9c:	4628      	mov	r0, r5
 800af9e:	bd38      	pop	{r3, r4, r5, pc}
 800afa0:	b118      	cbz	r0, 800afaa <_fflush_r+0x1a>
 800afa2:	6a03      	ldr	r3, [r0, #32]
 800afa4:	b90b      	cbnz	r3, 800afaa <_fflush_r+0x1a>
 800afa6:	f7fe fd3b 	bl	8009a20 <__sinit>
 800afaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d0f3      	beq.n	800af9a <_fflush_r+0xa>
 800afb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800afb4:	07d0      	lsls	r0, r2, #31
 800afb6:	d404      	bmi.n	800afc2 <_fflush_r+0x32>
 800afb8:	0599      	lsls	r1, r3, #22
 800afba:	d402      	bmi.n	800afc2 <_fflush_r+0x32>
 800afbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afbe:	f7fe fe34 	bl	8009c2a <__retarget_lock_acquire_recursive>
 800afc2:	4628      	mov	r0, r5
 800afc4:	4621      	mov	r1, r4
 800afc6:	f7ff ff5d 	bl	800ae84 <__sflush_r>
 800afca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afcc:	07da      	lsls	r2, r3, #31
 800afce:	4605      	mov	r5, r0
 800afd0:	d4e4      	bmi.n	800af9c <_fflush_r+0xc>
 800afd2:	89a3      	ldrh	r3, [r4, #12]
 800afd4:	059b      	lsls	r3, r3, #22
 800afd6:	d4e1      	bmi.n	800af9c <_fflush_r+0xc>
 800afd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afda:	f7fe fe27 	bl	8009c2c <__retarget_lock_release_recursive>
 800afde:	e7dd      	b.n	800af9c <_fflush_r+0xc>

0800afe0 <_sbrk_r>:
 800afe0:	b538      	push	{r3, r4, r5, lr}
 800afe2:	4d06      	ldr	r5, [pc, #24]	; (800affc <_sbrk_r+0x1c>)
 800afe4:	2300      	movs	r3, #0
 800afe6:	4604      	mov	r4, r0
 800afe8:	4608      	mov	r0, r1
 800afea:	602b      	str	r3, [r5, #0]
 800afec:	f7f7 fa72 	bl	80024d4 <_sbrk>
 800aff0:	1c43      	adds	r3, r0, #1
 800aff2:	d102      	bne.n	800affa <_sbrk_r+0x1a>
 800aff4:	682b      	ldr	r3, [r5, #0]
 800aff6:	b103      	cbz	r3, 800affa <_sbrk_r+0x1a>
 800aff8:	6023      	str	r3, [r4, #0]
 800affa:	bd38      	pop	{r3, r4, r5, pc}
 800affc:	20000784 	.word	0x20000784

0800b000 <__assert_func>:
 800b000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b002:	4614      	mov	r4, r2
 800b004:	461a      	mov	r2, r3
 800b006:	4b09      	ldr	r3, [pc, #36]	; (800b02c <__assert_func+0x2c>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4605      	mov	r5, r0
 800b00c:	68d8      	ldr	r0, [r3, #12]
 800b00e:	b14c      	cbz	r4, 800b024 <__assert_func+0x24>
 800b010:	4b07      	ldr	r3, [pc, #28]	; (800b030 <__assert_func+0x30>)
 800b012:	9100      	str	r1, [sp, #0]
 800b014:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b018:	4906      	ldr	r1, [pc, #24]	; (800b034 <__assert_func+0x34>)
 800b01a:	462b      	mov	r3, r5
 800b01c:	f000 f82c 	bl	800b078 <fiprintf>
 800b020:	f000 f83c 	bl	800b09c <abort>
 800b024:	4b04      	ldr	r3, [pc, #16]	; (800b038 <__assert_func+0x38>)
 800b026:	461c      	mov	r4, r3
 800b028:	e7f3      	b.n	800b012 <__assert_func+0x12>
 800b02a:	bf00      	nop
 800b02c:	200001e4 	.word	0x200001e4
 800b030:	0800bea5 	.word	0x0800bea5
 800b034:	0800beb2 	.word	0x0800beb2
 800b038:	0800bee0 	.word	0x0800bee0

0800b03c <_calloc_r>:
 800b03c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b03e:	fba1 2402 	umull	r2, r4, r1, r2
 800b042:	b94c      	cbnz	r4, 800b058 <_calloc_r+0x1c>
 800b044:	4611      	mov	r1, r2
 800b046:	9201      	str	r2, [sp, #4]
 800b048:	f7ff f9c4 	bl	800a3d4 <_malloc_r>
 800b04c:	9a01      	ldr	r2, [sp, #4]
 800b04e:	4605      	mov	r5, r0
 800b050:	b930      	cbnz	r0, 800b060 <_calloc_r+0x24>
 800b052:	4628      	mov	r0, r5
 800b054:	b003      	add	sp, #12
 800b056:	bd30      	pop	{r4, r5, pc}
 800b058:	220c      	movs	r2, #12
 800b05a:	6002      	str	r2, [r0, #0]
 800b05c:	2500      	movs	r5, #0
 800b05e:	e7f8      	b.n	800b052 <_calloc_r+0x16>
 800b060:	4621      	mov	r1, r4
 800b062:	f7fe fd56 	bl	8009b12 <memset>
 800b066:	e7f4      	b.n	800b052 <_calloc_r+0x16>

0800b068 <malloc>:
 800b068:	4b02      	ldr	r3, [pc, #8]	; (800b074 <malloc+0xc>)
 800b06a:	4601      	mov	r1, r0
 800b06c:	6818      	ldr	r0, [r3, #0]
 800b06e:	f7ff b9b1 	b.w	800a3d4 <_malloc_r>
 800b072:	bf00      	nop
 800b074:	200001e4 	.word	0x200001e4

0800b078 <fiprintf>:
 800b078:	b40e      	push	{r1, r2, r3}
 800b07a:	b503      	push	{r0, r1, lr}
 800b07c:	4601      	mov	r1, r0
 800b07e:	ab03      	add	r3, sp, #12
 800b080:	4805      	ldr	r0, [pc, #20]	; (800b098 <fiprintf+0x20>)
 800b082:	f853 2b04 	ldr.w	r2, [r3], #4
 800b086:	6800      	ldr	r0, [r0, #0]
 800b088:	9301      	str	r3, [sp, #4]
 800b08a:	f000 f837 	bl	800b0fc <_vfiprintf_r>
 800b08e:	b002      	add	sp, #8
 800b090:	f85d eb04 	ldr.w	lr, [sp], #4
 800b094:	b003      	add	sp, #12
 800b096:	4770      	bx	lr
 800b098:	200001e4 	.word	0x200001e4

0800b09c <abort>:
 800b09c:	b508      	push	{r3, lr}
 800b09e:	2006      	movs	r0, #6
 800b0a0:	f000 fb94 	bl	800b7cc <raise>
 800b0a4:	2001      	movs	r0, #1
 800b0a6:	f7f7 f99d 	bl	80023e4 <_exit>

0800b0aa <__sfputc_r>:
 800b0aa:	6893      	ldr	r3, [r2, #8]
 800b0ac:	3b01      	subs	r3, #1
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	b410      	push	{r4}
 800b0b2:	6093      	str	r3, [r2, #8]
 800b0b4:	da08      	bge.n	800b0c8 <__sfputc_r+0x1e>
 800b0b6:	6994      	ldr	r4, [r2, #24]
 800b0b8:	42a3      	cmp	r3, r4
 800b0ba:	db01      	blt.n	800b0c0 <__sfputc_r+0x16>
 800b0bc:	290a      	cmp	r1, #10
 800b0be:	d103      	bne.n	800b0c8 <__sfputc_r+0x1e>
 800b0c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0c4:	f000 bac4 	b.w	800b650 <__swbuf_r>
 800b0c8:	6813      	ldr	r3, [r2, #0]
 800b0ca:	1c58      	adds	r0, r3, #1
 800b0cc:	6010      	str	r0, [r2, #0]
 800b0ce:	7019      	strb	r1, [r3, #0]
 800b0d0:	4608      	mov	r0, r1
 800b0d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0d6:	4770      	bx	lr

0800b0d8 <__sfputs_r>:
 800b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0da:	4606      	mov	r6, r0
 800b0dc:	460f      	mov	r7, r1
 800b0de:	4614      	mov	r4, r2
 800b0e0:	18d5      	adds	r5, r2, r3
 800b0e2:	42ac      	cmp	r4, r5
 800b0e4:	d101      	bne.n	800b0ea <__sfputs_r+0x12>
 800b0e6:	2000      	movs	r0, #0
 800b0e8:	e007      	b.n	800b0fa <__sfputs_r+0x22>
 800b0ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0ee:	463a      	mov	r2, r7
 800b0f0:	4630      	mov	r0, r6
 800b0f2:	f7ff ffda 	bl	800b0aa <__sfputc_r>
 800b0f6:	1c43      	adds	r3, r0, #1
 800b0f8:	d1f3      	bne.n	800b0e2 <__sfputs_r+0xa>
 800b0fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b0fc <_vfiprintf_r>:
 800b0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b100:	460d      	mov	r5, r1
 800b102:	b09d      	sub	sp, #116	; 0x74
 800b104:	4614      	mov	r4, r2
 800b106:	4698      	mov	r8, r3
 800b108:	4606      	mov	r6, r0
 800b10a:	b118      	cbz	r0, 800b114 <_vfiprintf_r+0x18>
 800b10c:	6a03      	ldr	r3, [r0, #32]
 800b10e:	b90b      	cbnz	r3, 800b114 <_vfiprintf_r+0x18>
 800b110:	f7fe fc86 	bl	8009a20 <__sinit>
 800b114:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b116:	07d9      	lsls	r1, r3, #31
 800b118:	d405      	bmi.n	800b126 <_vfiprintf_r+0x2a>
 800b11a:	89ab      	ldrh	r3, [r5, #12]
 800b11c:	059a      	lsls	r2, r3, #22
 800b11e:	d402      	bmi.n	800b126 <_vfiprintf_r+0x2a>
 800b120:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b122:	f7fe fd82 	bl	8009c2a <__retarget_lock_acquire_recursive>
 800b126:	89ab      	ldrh	r3, [r5, #12]
 800b128:	071b      	lsls	r3, r3, #28
 800b12a:	d501      	bpl.n	800b130 <_vfiprintf_r+0x34>
 800b12c:	692b      	ldr	r3, [r5, #16]
 800b12e:	b99b      	cbnz	r3, 800b158 <_vfiprintf_r+0x5c>
 800b130:	4629      	mov	r1, r5
 800b132:	4630      	mov	r0, r6
 800b134:	f000 faca 	bl	800b6cc <__swsetup_r>
 800b138:	b170      	cbz	r0, 800b158 <_vfiprintf_r+0x5c>
 800b13a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b13c:	07dc      	lsls	r4, r3, #31
 800b13e:	d504      	bpl.n	800b14a <_vfiprintf_r+0x4e>
 800b140:	f04f 30ff 	mov.w	r0, #4294967295
 800b144:	b01d      	add	sp, #116	; 0x74
 800b146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b14a:	89ab      	ldrh	r3, [r5, #12]
 800b14c:	0598      	lsls	r0, r3, #22
 800b14e:	d4f7      	bmi.n	800b140 <_vfiprintf_r+0x44>
 800b150:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b152:	f7fe fd6b 	bl	8009c2c <__retarget_lock_release_recursive>
 800b156:	e7f3      	b.n	800b140 <_vfiprintf_r+0x44>
 800b158:	2300      	movs	r3, #0
 800b15a:	9309      	str	r3, [sp, #36]	; 0x24
 800b15c:	2320      	movs	r3, #32
 800b15e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b162:	f8cd 800c 	str.w	r8, [sp, #12]
 800b166:	2330      	movs	r3, #48	; 0x30
 800b168:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b31c <_vfiprintf_r+0x220>
 800b16c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b170:	f04f 0901 	mov.w	r9, #1
 800b174:	4623      	mov	r3, r4
 800b176:	469a      	mov	sl, r3
 800b178:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b17c:	b10a      	cbz	r2, 800b182 <_vfiprintf_r+0x86>
 800b17e:	2a25      	cmp	r2, #37	; 0x25
 800b180:	d1f9      	bne.n	800b176 <_vfiprintf_r+0x7a>
 800b182:	ebba 0b04 	subs.w	fp, sl, r4
 800b186:	d00b      	beq.n	800b1a0 <_vfiprintf_r+0xa4>
 800b188:	465b      	mov	r3, fp
 800b18a:	4622      	mov	r2, r4
 800b18c:	4629      	mov	r1, r5
 800b18e:	4630      	mov	r0, r6
 800b190:	f7ff ffa2 	bl	800b0d8 <__sfputs_r>
 800b194:	3001      	adds	r0, #1
 800b196:	f000 80a9 	beq.w	800b2ec <_vfiprintf_r+0x1f0>
 800b19a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b19c:	445a      	add	r2, fp
 800b19e:	9209      	str	r2, [sp, #36]	; 0x24
 800b1a0:	f89a 3000 	ldrb.w	r3, [sl]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f000 80a1 	beq.w	800b2ec <_vfiprintf_r+0x1f0>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b1b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1b4:	f10a 0a01 	add.w	sl, sl, #1
 800b1b8:	9304      	str	r3, [sp, #16]
 800b1ba:	9307      	str	r3, [sp, #28]
 800b1bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1c0:	931a      	str	r3, [sp, #104]	; 0x68
 800b1c2:	4654      	mov	r4, sl
 800b1c4:	2205      	movs	r2, #5
 800b1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ca:	4854      	ldr	r0, [pc, #336]	; (800b31c <_vfiprintf_r+0x220>)
 800b1cc:	f7f5 f800 	bl	80001d0 <memchr>
 800b1d0:	9a04      	ldr	r2, [sp, #16]
 800b1d2:	b9d8      	cbnz	r0, 800b20c <_vfiprintf_r+0x110>
 800b1d4:	06d1      	lsls	r1, r2, #27
 800b1d6:	bf44      	itt	mi
 800b1d8:	2320      	movmi	r3, #32
 800b1da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b1de:	0713      	lsls	r3, r2, #28
 800b1e0:	bf44      	itt	mi
 800b1e2:	232b      	movmi	r3, #43	; 0x2b
 800b1e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b1e8:	f89a 3000 	ldrb.w	r3, [sl]
 800b1ec:	2b2a      	cmp	r3, #42	; 0x2a
 800b1ee:	d015      	beq.n	800b21c <_vfiprintf_r+0x120>
 800b1f0:	9a07      	ldr	r2, [sp, #28]
 800b1f2:	4654      	mov	r4, sl
 800b1f4:	2000      	movs	r0, #0
 800b1f6:	f04f 0c0a 	mov.w	ip, #10
 800b1fa:	4621      	mov	r1, r4
 800b1fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b200:	3b30      	subs	r3, #48	; 0x30
 800b202:	2b09      	cmp	r3, #9
 800b204:	d94d      	bls.n	800b2a2 <_vfiprintf_r+0x1a6>
 800b206:	b1b0      	cbz	r0, 800b236 <_vfiprintf_r+0x13a>
 800b208:	9207      	str	r2, [sp, #28]
 800b20a:	e014      	b.n	800b236 <_vfiprintf_r+0x13a>
 800b20c:	eba0 0308 	sub.w	r3, r0, r8
 800b210:	fa09 f303 	lsl.w	r3, r9, r3
 800b214:	4313      	orrs	r3, r2
 800b216:	9304      	str	r3, [sp, #16]
 800b218:	46a2      	mov	sl, r4
 800b21a:	e7d2      	b.n	800b1c2 <_vfiprintf_r+0xc6>
 800b21c:	9b03      	ldr	r3, [sp, #12]
 800b21e:	1d19      	adds	r1, r3, #4
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	9103      	str	r1, [sp, #12]
 800b224:	2b00      	cmp	r3, #0
 800b226:	bfbb      	ittet	lt
 800b228:	425b      	neglt	r3, r3
 800b22a:	f042 0202 	orrlt.w	r2, r2, #2
 800b22e:	9307      	strge	r3, [sp, #28]
 800b230:	9307      	strlt	r3, [sp, #28]
 800b232:	bfb8      	it	lt
 800b234:	9204      	strlt	r2, [sp, #16]
 800b236:	7823      	ldrb	r3, [r4, #0]
 800b238:	2b2e      	cmp	r3, #46	; 0x2e
 800b23a:	d10c      	bne.n	800b256 <_vfiprintf_r+0x15a>
 800b23c:	7863      	ldrb	r3, [r4, #1]
 800b23e:	2b2a      	cmp	r3, #42	; 0x2a
 800b240:	d134      	bne.n	800b2ac <_vfiprintf_r+0x1b0>
 800b242:	9b03      	ldr	r3, [sp, #12]
 800b244:	1d1a      	adds	r2, r3, #4
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	9203      	str	r2, [sp, #12]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	bfb8      	it	lt
 800b24e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b252:	3402      	adds	r4, #2
 800b254:	9305      	str	r3, [sp, #20]
 800b256:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b32c <_vfiprintf_r+0x230>
 800b25a:	7821      	ldrb	r1, [r4, #0]
 800b25c:	2203      	movs	r2, #3
 800b25e:	4650      	mov	r0, sl
 800b260:	f7f4 ffb6 	bl	80001d0 <memchr>
 800b264:	b138      	cbz	r0, 800b276 <_vfiprintf_r+0x17a>
 800b266:	9b04      	ldr	r3, [sp, #16]
 800b268:	eba0 000a 	sub.w	r0, r0, sl
 800b26c:	2240      	movs	r2, #64	; 0x40
 800b26e:	4082      	lsls	r2, r0
 800b270:	4313      	orrs	r3, r2
 800b272:	3401      	adds	r4, #1
 800b274:	9304      	str	r3, [sp, #16]
 800b276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b27a:	4829      	ldr	r0, [pc, #164]	; (800b320 <_vfiprintf_r+0x224>)
 800b27c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b280:	2206      	movs	r2, #6
 800b282:	f7f4 ffa5 	bl	80001d0 <memchr>
 800b286:	2800      	cmp	r0, #0
 800b288:	d03f      	beq.n	800b30a <_vfiprintf_r+0x20e>
 800b28a:	4b26      	ldr	r3, [pc, #152]	; (800b324 <_vfiprintf_r+0x228>)
 800b28c:	bb1b      	cbnz	r3, 800b2d6 <_vfiprintf_r+0x1da>
 800b28e:	9b03      	ldr	r3, [sp, #12]
 800b290:	3307      	adds	r3, #7
 800b292:	f023 0307 	bic.w	r3, r3, #7
 800b296:	3308      	adds	r3, #8
 800b298:	9303      	str	r3, [sp, #12]
 800b29a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b29c:	443b      	add	r3, r7
 800b29e:	9309      	str	r3, [sp, #36]	; 0x24
 800b2a0:	e768      	b.n	800b174 <_vfiprintf_r+0x78>
 800b2a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2a6:	460c      	mov	r4, r1
 800b2a8:	2001      	movs	r0, #1
 800b2aa:	e7a6      	b.n	800b1fa <_vfiprintf_r+0xfe>
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	3401      	adds	r4, #1
 800b2b0:	9305      	str	r3, [sp, #20]
 800b2b2:	4619      	mov	r1, r3
 800b2b4:	f04f 0c0a 	mov.w	ip, #10
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2be:	3a30      	subs	r2, #48	; 0x30
 800b2c0:	2a09      	cmp	r2, #9
 800b2c2:	d903      	bls.n	800b2cc <_vfiprintf_r+0x1d0>
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d0c6      	beq.n	800b256 <_vfiprintf_r+0x15a>
 800b2c8:	9105      	str	r1, [sp, #20]
 800b2ca:	e7c4      	b.n	800b256 <_vfiprintf_r+0x15a>
 800b2cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2d0:	4604      	mov	r4, r0
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e7f0      	b.n	800b2b8 <_vfiprintf_r+0x1bc>
 800b2d6:	ab03      	add	r3, sp, #12
 800b2d8:	9300      	str	r3, [sp, #0]
 800b2da:	462a      	mov	r2, r5
 800b2dc:	4b12      	ldr	r3, [pc, #72]	; (800b328 <_vfiprintf_r+0x22c>)
 800b2de:	a904      	add	r1, sp, #16
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	f3af 8000 	nop.w
 800b2e6:	4607      	mov	r7, r0
 800b2e8:	1c78      	adds	r0, r7, #1
 800b2ea:	d1d6      	bne.n	800b29a <_vfiprintf_r+0x19e>
 800b2ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2ee:	07d9      	lsls	r1, r3, #31
 800b2f0:	d405      	bmi.n	800b2fe <_vfiprintf_r+0x202>
 800b2f2:	89ab      	ldrh	r3, [r5, #12]
 800b2f4:	059a      	lsls	r2, r3, #22
 800b2f6:	d402      	bmi.n	800b2fe <_vfiprintf_r+0x202>
 800b2f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2fa:	f7fe fc97 	bl	8009c2c <__retarget_lock_release_recursive>
 800b2fe:	89ab      	ldrh	r3, [r5, #12]
 800b300:	065b      	lsls	r3, r3, #25
 800b302:	f53f af1d 	bmi.w	800b140 <_vfiprintf_r+0x44>
 800b306:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b308:	e71c      	b.n	800b144 <_vfiprintf_r+0x48>
 800b30a:	ab03      	add	r3, sp, #12
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	462a      	mov	r2, r5
 800b310:	4b05      	ldr	r3, [pc, #20]	; (800b328 <_vfiprintf_r+0x22c>)
 800b312:	a904      	add	r1, sp, #16
 800b314:	4630      	mov	r0, r6
 800b316:	f000 f879 	bl	800b40c <_printf_i>
 800b31a:	e7e4      	b.n	800b2e6 <_vfiprintf_r+0x1ea>
 800b31c:	0800bee1 	.word	0x0800bee1
 800b320:	0800beeb 	.word	0x0800beeb
 800b324:	00000000 	.word	0x00000000
 800b328:	0800b0d9 	.word	0x0800b0d9
 800b32c:	0800bee7 	.word	0x0800bee7

0800b330 <_printf_common>:
 800b330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b334:	4616      	mov	r6, r2
 800b336:	4699      	mov	r9, r3
 800b338:	688a      	ldr	r2, [r1, #8]
 800b33a:	690b      	ldr	r3, [r1, #16]
 800b33c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b340:	4293      	cmp	r3, r2
 800b342:	bfb8      	it	lt
 800b344:	4613      	movlt	r3, r2
 800b346:	6033      	str	r3, [r6, #0]
 800b348:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b34c:	4607      	mov	r7, r0
 800b34e:	460c      	mov	r4, r1
 800b350:	b10a      	cbz	r2, 800b356 <_printf_common+0x26>
 800b352:	3301      	adds	r3, #1
 800b354:	6033      	str	r3, [r6, #0]
 800b356:	6823      	ldr	r3, [r4, #0]
 800b358:	0699      	lsls	r1, r3, #26
 800b35a:	bf42      	ittt	mi
 800b35c:	6833      	ldrmi	r3, [r6, #0]
 800b35e:	3302      	addmi	r3, #2
 800b360:	6033      	strmi	r3, [r6, #0]
 800b362:	6825      	ldr	r5, [r4, #0]
 800b364:	f015 0506 	ands.w	r5, r5, #6
 800b368:	d106      	bne.n	800b378 <_printf_common+0x48>
 800b36a:	f104 0a19 	add.w	sl, r4, #25
 800b36e:	68e3      	ldr	r3, [r4, #12]
 800b370:	6832      	ldr	r2, [r6, #0]
 800b372:	1a9b      	subs	r3, r3, r2
 800b374:	42ab      	cmp	r3, r5
 800b376:	dc26      	bgt.n	800b3c6 <_printf_common+0x96>
 800b378:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b37c:	1e13      	subs	r3, r2, #0
 800b37e:	6822      	ldr	r2, [r4, #0]
 800b380:	bf18      	it	ne
 800b382:	2301      	movne	r3, #1
 800b384:	0692      	lsls	r2, r2, #26
 800b386:	d42b      	bmi.n	800b3e0 <_printf_common+0xb0>
 800b388:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b38c:	4649      	mov	r1, r9
 800b38e:	4638      	mov	r0, r7
 800b390:	47c0      	blx	r8
 800b392:	3001      	adds	r0, #1
 800b394:	d01e      	beq.n	800b3d4 <_printf_common+0xa4>
 800b396:	6823      	ldr	r3, [r4, #0]
 800b398:	6922      	ldr	r2, [r4, #16]
 800b39a:	f003 0306 	and.w	r3, r3, #6
 800b39e:	2b04      	cmp	r3, #4
 800b3a0:	bf02      	ittt	eq
 800b3a2:	68e5      	ldreq	r5, [r4, #12]
 800b3a4:	6833      	ldreq	r3, [r6, #0]
 800b3a6:	1aed      	subeq	r5, r5, r3
 800b3a8:	68a3      	ldr	r3, [r4, #8]
 800b3aa:	bf0c      	ite	eq
 800b3ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3b0:	2500      	movne	r5, #0
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	bfc4      	itt	gt
 800b3b6:	1a9b      	subgt	r3, r3, r2
 800b3b8:	18ed      	addgt	r5, r5, r3
 800b3ba:	2600      	movs	r6, #0
 800b3bc:	341a      	adds	r4, #26
 800b3be:	42b5      	cmp	r5, r6
 800b3c0:	d11a      	bne.n	800b3f8 <_printf_common+0xc8>
 800b3c2:	2000      	movs	r0, #0
 800b3c4:	e008      	b.n	800b3d8 <_printf_common+0xa8>
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	4652      	mov	r2, sl
 800b3ca:	4649      	mov	r1, r9
 800b3cc:	4638      	mov	r0, r7
 800b3ce:	47c0      	blx	r8
 800b3d0:	3001      	adds	r0, #1
 800b3d2:	d103      	bne.n	800b3dc <_printf_common+0xac>
 800b3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3dc:	3501      	adds	r5, #1
 800b3de:	e7c6      	b.n	800b36e <_printf_common+0x3e>
 800b3e0:	18e1      	adds	r1, r4, r3
 800b3e2:	1c5a      	adds	r2, r3, #1
 800b3e4:	2030      	movs	r0, #48	; 0x30
 800b3e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b3ea:	4422      	add	r2, r4
 800b3ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b3f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b3f4:	3302      	adds	r3, #2
 800b3f6:	e7c7      	b.n	800b388 <_printf_common+0x58>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	4622      	mov	r2, r4
 800b3fc:	4649      	mov	r1, r9
 800b3fe:	4638      	mov	r0, r7
 800b400:	47c0      	blx	r8
 800b402:	3001      	adds	r0, #1
 800b404:	d0e6      	beq.n	800b3d4 <_printf_common+0xa4>
 800b406:	3601      	adds	r6, #1
 800b408:	e7d9      	b.n	800b3be <_printf_common+0x8e>
	...

0800b40c <_printf_i>:
 800b40c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b410:	7e0f      	ldrb	r7, [r1, #24]
 800b412:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b414:	2f78      	cmp	r7, #120	; 0x78
 800b416:	4691      	mov	r9, r2
 800b418:	4680      	mov	r8, r0
 800b41a:	460c      	mov	r4, r1
 800b41c:	469a      	mov	sl, r3
 800b41e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b422:	d807      	bhi.n	800b434 <_printf_i+0x28>
 800b424:	2f62      	cmp	r7, #98	; 0x62
 800b426:	d80a      	bhi.n	800b43e <_printf_i+0x32>
 800b428:	2f00      	cmp	r7, #0
 800b42a:	f000 80d4 	beq.w	800b5d6 <_printf_i+0x1ca>
 800b42e:	2f58      	cmp	r7, #88	; 0x58
 800b430:	f000 80c0 	beq.w	800b5b4 <_printf_i+0x1a8>
 800b434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b438:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b43c:	e03a      	b.n	800b4b4 <_printf_i+0xa8>
 800b43e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b442:	2b15      	cmp	r3, #21
 800b444:	d8f6      	bhi.n	800b434 <_printf_i+0x28>
 800b446:	a101      	add	r1, pc, #4	; (adr r1, 800b44c <_printf_i+0x40>)
 800b448:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b44c:	0800b4a5 	.word	0x0800b4a5
 800b450:	0800b4b9 	.word	0x0800b4b9
 800b454:	0800b435 	.word	0x0800b435
 800b458:	0800b435 	.word	0x0800b435
 800b45c:	0800b435 	.word	0x0800b435
 800b460:	0800b435 	.word	0x0800b435
 800b464:	0800b4b9 	.word	0x0800b4b9
 800b468:	0800b435 	.word	0x0800b435
 800b46c:	0800b435 	.word	0x0800b435
 800b470:	0800b435 	.word	0x0800b435
 800b474:	0800b435 	.word	0x0800b435
 800b478:	0800b5bd 	.word	0x0800b5bd
 800b47c:	0800b4e5 	.word	0x0800b4e5
 800b480:	0800b577 	.word	0x0800b577
 800b484:	0800b435 	.word	0x0800b435
 800b488:	0800b435 	.word	0x0800b435
 800b48c:	0800b5df 	.word	0x0800b5df
 800b490:	0800b435 	.word	0x0800b435
 800b494:	0800b4e5 	.word	0x0800b4e5
 800b498:	0800b435 	.word	0x0800b435
 800b49c:	0800b435 	.word	0x0800b435
 800b4a0:	0800b57f 	.word	0x0800b57f
 800b4a4:	682b      	ldr	r3, [r5, #0]
 800b4a6:	1d1a      	adds	r2, r3, #4
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	602a      	str	r2, [r5, #0]
 800b4ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e09f      	b.n	800b5f8 <_printf_i+0x1ec>
 800b4b8:	6820      	ldr	r0, [r4, #0]
 800b4ba:	682b      	ldr	r3, [r5, #0]
 800b4bc:	0607      	lsls	r7, r0, #24
 800b4be:	f103 0104 	add.w	r1, r3, #4
 800b4c2:	6029      	str	r1, [r5, #0]
 800b4c4:	d501      	bpl.n	800b4ca <_printf_i+0xbe>
 800b4c6:	681e      	ldr	r6, [r3, #0]
 800b4c8:	e003      	b.n	800b4d2 <_printf_i+0xc6>
 800b4ca:	0646      	lsls	r6, r0, #25
 800b4cc:	d5fb      	bpl.n	800b4c6 <_printf_i+0xba>
 800b4ce:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b4d2:	2e00      	cmp	r6, #0
 800b4d4:	da03      	bge.n	800b4de <_printf_i+0xd2>
 800b4d6:	232d      	movs	r3, #45	; 0x2d
 800b4d8:	4276      	negs	r6, r6
 800b4da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4de:	485a      	ldr	r0, [pc, #360]	; (800b648 <_printf_i+0x23c>)
 800b4e0:	230a      	movs	r3, #10
 800b4e2:	e012      	b.n	800b50a <_printf_i+0xfe>
 800b4e4:	682b      	ldr	r3, [r5, #0]
 800b4e6:	6820      	ldr	r0, [r4, #0]
 800b4e8:	1d19      	adds	r1, r3, #4
 800b4ea:	6029      	str	r1, [r5, #0]
 800b4ec:	0605      	lsls	r5, r0, #24
 800b4ee:	d501      	bpl.n	800b4f4 <_printf_i+0xe8>
 800b4f0:	681e      	ldr	r6, [r3, #0]
 800b4f2:	e002      	b.n	800b4fa <_printf_i+0xee>
 800b4f4:	0641      	lsls	r1, r0, #25
 800b4f6:	d5fb      	bpl.n	800b4f0 <_printf_i+0xe4>
 800b4f8:	881e      	ldrh	r6, [r3, #0]
 800b4fa:	4853      	ldr	r0, [pc, #332]	; (800b648 <_printf_i+0x23c>)
 800b4fc:	2f6f      	cmp	r7, #111	; 0x6f
 800b4fe:	bf0c      	ite	eq
 800b500:	2308      	moveq	r3, #8
 800b502:	230a      	movne	r3, #10
 800b504:	2100      	movs	r1, #0
 800b506:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b50a:	6865      	ldr	r5, [r4, #4]
 800b50c:	60a5      	str	r5, [r4, #8]
 800b50e:	2d00      	cmp	r5, #0
 800b510:	bfa2      	ittt	ge
 800b512:	6821      	ldrge	r1, [r4, #0]
 800b514:	f021 0104 	bicge.w	r1, r1, #4
 800b518:	6021      	strge	r1, [r4, #0]
 800b51a:	b90e      	cbnz	r6, 800b520 <_printf_i+0x114>
 800b51c:	2d00      	cmp	r5, #0
 800b51e:	d04b      	beq.n	800b5b8 <_printf_i+0x1ac>
 800b520:	4615      	mov	r5, r2
 800b522:	fbb6 f1f3 	udiv	r1, r6, r3
 800b526:	fb03 6711 	mls	r7, r3, r1, r6
 800b52a:	5dc7      	ldrb	r7, [r0, r7]
 800b52c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b530:	4637      	mov	r7, r6
 800b532:	42bb      	cmp	r3, r7
 800b534:	460e      	mov	r6, r1
 800b536:	d9f4      	bls.n	800b522 <_printf_i+0x116>
 800b538:	2b08      	cmp	r3, #8
 800b53a:	d10b      	bne.n	800b554 <_printf_i+0x148>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	07de      	lsls	r6, r3, #31
 800b540:	d508      	bpl.n	800b554 <_printf_i+0x148>
 800b542:	6923      	ldr	r3, [r4, #16]
 800b544:	6861      	ldr	r1, [r4, #4]
 800b546:	4299      	cmp	r1, r3
 800b548:	bfde      	ittt	le
 800b54a:	2330      	movle	r3, #48	; 0x30
 800b54c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b550:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b554:	1b52      	subs	r2, r2, r5
 800b556:	6122      	str	r2, [r4, #16]
 800b558:	f8cd a000 	str.w	sl, [sp]
 800b55c:	464b      	mov	r3, r9
 800b55e:	aa03      	add	r2, sp, #12
 800b560:	4621      	mov	r1, r4
 800b562:	4640      	mov	r0, r8
 800b564:	f7ff fee4 	bl	800b330 <_printf_common>
 800b568:	3001      	adds	r0, #1
 800b56a:	d14a      	bne.n	800b602 <_printf_i+0x1f6>
 800b56c:	f04f 30ff 	mov.w	r0, #4294967295
 800b570:	b004      	add	sp, #16
 800b572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b576:	6823      	ldr	r3, [r4, #0]
 800b578:	f043 0320 	orr.w	r3, r3, #32
 800b57c:	6023      	str	r3, [r4, #0]
 800b57e:	4833      	ldr	r0, [pc, #204]	; (800b64c <_printf_i+0x240>)
 800b580:	2778      	movs	r7, #120	; 0x78
 800b582:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b586:	6823      	ldr	r3, [r4, #0]
 800b588:	6829      	ldr	r1, [r5, #0]
 800b58a:	061f      	lsls	r7, r3, #24
 800b58c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b590:	d402      	bmi.n	800b598 <_printf_i+0x18c>
 800b592:	065f      	lsls	r7, r3, #25
 800b594:	bf48      	it	mi
 800b596:	b2b6      	uxthmi	r6, r6
 800b598:	07df      	lsls	r7, r3, #31
 800b59a:	bf48      	it	mi
 800b59c:	f043 0320 	orrmi.w	r3, r3, #32
 800b5a0:	6029      	str	r1, [r5, #0]
 800b5a2:	bf48      	it	mi
 800b5a4:	6023      	strmi	r3, [r4, #0]
 800b5a6:	b91e      	cbnz	r6, 800b5b0 <_printf_i+0x1a4>
 800b5a8:	6823      	ldr	r3, [r4, #0]
 800b5aa:	f023 0320 	bic.w	r3, r3, #32
 800b5ae:	6023      	str	r3, [r4, #0]
 800b5b0:	2310      	movs	r3, #16
 800b5b2:	e7a7      	b.n	800b504 <_printf_i+0xf8>
 800b5b4:	4824      	ldr	r0, [pc, #144]	; (800b648 <_printf_i+0x23c>)
 800b5b6:	e7e4      	b.n	800b582 <_printf_i+0x176>
 800b5b8:	4615      	mov	r5, r2
 800b5ba:	e7bd      	b.n	800b538 <_printf_i+0x12c>
 800b5bc:	682b      	ldr	r3, [r5, #0]
 800b5be:	6826      	ldr	r6, [r4, #0]
 800b5c0:	6961      	ldr	r1, [r4, #20]
 800b5c2:	1d18      	adds	r0, r3, #4
 800b5c4:	6028      	str	r0, [r5, #0]
 800b5c6:	0635      	lsls	r5, r6, #24
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	d501      	bpl.n	800b5d0 <_printf_i+0x1c4>
 800b5cc:	6019      	str	r1, [r3, #0]
 800b5ce:	e002      	b.n	800b5d6 <_printf_i+0x1ca>
 800b5d0:	0670      	lsls	r0, r6, #25
 800b5d2:	d5fb      	bpl.n	800b5cc <_printf_i+0x1c0>
 800b5d4:	8019      	strh	r1, [r3, #0]
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	6123      	str	r3, [r4, #16]
 800b5da:	4615      	mov	r5, r2
 800b5dc:	e7bc      	b.n	800b558 <_printf_i+0x14c>
 800b5de:	682b      	ldr	r3, [r5, #0]
 800b5e0:	1d1a      	adds	r2, r3, #4
 800b5e2:	602a      	str	r2, [r5, #0]
 800b5e4:	681d      	ldr	r5, [r3, #0]
 800b5e6:	6862      	ldr	r2, [r4, #4]
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	4628      	mov	r0, r5
 800b5ec:	f7f4 fdf0 	bl	80001d0 <memchr>
 800b5f0:	b108      	cbz	r0, 800b5f6 <_printf_i+0x1ea>
 800b5f2:	1b40      	subs	r0, r0, r5
 800b5f4:	6060      	str	r0, [r4, #4]
 800b5f6:	6863      	ldr	r3, [r4, #4]
 800b5f8:	6123      	str	r3, [r4, #16]
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b600:	e7aa      	b.n	800b558 <_printf_i+0x14c>
 800b602:	6923      	ldr	r3, [r4, #16]
 800b604:	462a      	mov	r2, r5
 800b606:	4649      	mov	r1, r9
 800b608:	4640      	mov	r0, r8
 800b60a:	47d0      	blx	sl
 800b60c:	3001      	adds	r0, #1
 800b60e:	d0ad      	beq.n	800b56c <_printf_i+0x160>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	079b      	lsls	r3, r3, #30
 800b614:	d413      	bmi.n	800b63e <_printf_i+0x232>
 800b616:	68e0      	ldr	r0, [r4, #12]
 800b618:	9b03      	ldr	r3, [sp, #12]
 800b61a:	4298      	cmp	r0, r3
 800b61c:	bfb8      	it	lt
 800b61e:	4618      	movlt	r0, r3
 800b620:	e7a6      	b.n	800b570 <_printf_i+0x164>
 800b622:	2301      	movs	r3, #1
 800b624:	4632      	mov	r2, r6
 800b626:	4649      	mov	r1, r9
 800b628:	4640      	mov	r0, r8
 800b62a:	47d0      	blx	sl
 800b62c:	3001      	adds	r0, #1
 800b62e:	d09d      	beq.n	800b56c <_printf_i+0x160>
 800b630:	3501      	adds	r5, #1
 800b632:	68e3      	ldr	r3, [r4, #12]
 800b634:	9903      	ldr	r1, [sp, #12]
 800b636:	1a5b      	subs	r3, r3, r1
 800b638:	42ab      	cmp	r3, r5
 800b63a:	dcf2      	bgt.n	800b622 <_printf_i+0x216>
 800b63c:	e7eb      	b.n	800b616 <_printf_i+0x20a>
 800b63e:	2500      	movs	r5, #0
 800b640:	f104 0619 	add.w	r6, r4, #25
 800b644:	e7f5      	b.n	800b632 <_printf_i+0x226>
 800b646:	bf00      	nop
 800b648:	0800bef2 	.word	0x0800bef2
 800b64c:	0800bf03 	.word	0x0800bf03

0800b650 <__swbuf_r>:
 800b650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b652:	460e      	mov	r6, r1
 800b654:	4614      	mov	r4, r2
 800b656:	4605      	mov	r5, r0
 800b658:	b118      	cbz	r0, 800b662 <__swbuf_r+0x12>
 800b65a:	6a03      	ldr	r3, [r0, #32]
 800b65c:	b90b      	cbnz	r3, 800b662 <__swbuf_r+0x12>
 800b65e:	f7fe f9df 	bl	8009a20 <__sinit>
 800b662:	69a3      	ldr	r3, [r4, #24]
 800b664:	60a3      	str	r3, [r4, #8]
 800b666:	89a3      	ldrh	r3, [r4, #12]
 800b668:	071a      	lsls	r2, r3, #28
 800b66a:	d525      	bpl.n	800b6b8 <__swbuf_r+0x68>
 800b66c:	6923      	ldr	r3, [r4, #16]
 800b66e:	b31b      	cbz	r3, 800b6b8 <__swbuf_r+0x68>
 800b670:	6823      	ldr	r3, [r4, #0]
 800b672:	6922      	ldr	r2, [r4, #16]
 800b674:	1a98      	subs	r0, r3, r2
 800b676:	6963      	ldr	r3, [r4, #20]
 800b678:	b2f6      	uxtb	r6, r6
 800b67a:	4283      	cmp	r3, r0
 800b67c:	4637      	mov	r7, r6
 800b67e:	dc04      	bgt.n	800b68a <__swbuf_r+0x3a>
 800b680:	4621      	mov	r1, r4
 800b682:	4628      	mov	r0, r5
 800b684:	f7ff fc84 	bl	800af90 <_fflush_r>
 800b688:	b9e0      	cbnz	r0, 800b6c4 <__swbuf_r+0x74>
 800b68a:	68a3      	ldr	r3, [r4, #8]
 800b68c:	3b01      	subs	r3, #1
 800b68e:	60a3      	str	r3, [r4, #8]
 800b690:	6823      	ldr	r3, [r4, #0]
 800b692:	1c5a      	adds	r2, r3, #1
 800b694:	6022      	str	r2, [r4, #0]
 800b696:	701e      	strb	r6, [r3, #0]
 800b698:	6962      	ldr	r2, [r4, #20]
 800b69a:	1c43      	adds	r3, r0, #1
 800b69c:	429a      	cmp	r2, r3
 800b69e:	d004      	beq.n	800b6aa <__swbuf_r+0x5a>
 800b6a0:	89a3      	ldrh	r3, [r4, #12]
 800b6a2:	07db      	lsls	r3, r3, #31
 800b6a4:	d506      	bpl.n	800b6b4 <__swbuf_r+0x64>
 800b6a6:	2e0a      	cmp	r6, #10
 800b6a8:	d104      	bne.n	800b6b4 <__swbuf_r+0x64>
 800b6aa:	4621      	mov	r1, r4
 800b6ac:	4628      	mov	r0, r5
 800b6ae:	f7ff fc6f 	bl	800af90 <_fflush_r>
 800b6b2:	b938      	cbnz	r0, 800b6c4 <__swbuf_r+0x74>
 800b6b4:	4638      	mov	r0, r7
 800b6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	f000 f806 	bl	800b6cc <__swsetup_r>
 800b6c0:	2800      	cmp	r0, #0
 800b6c2:	d0d5      	beq.n	800b670 <__swbuf_r+0x20>
 800b6c4:	f04f 37ff 	mov.w	r7, #4294967295
 800b6c8:	e7f4      	b.n	800b6b4 <__swbuf_r+0x64>
	...

0800b6cc <__swsetup_r>:
 800b6cc:	b538      	push	{r3, r4, r5, lr}
 800b6ce:	4b2a      	ldr	r3, [pc, #168]	; (800b778 <__swsetup_r+0xac>)
 800b6d0:	4605      	mov	r5, r0
 800b6d2:	6818      	ldr	r0, [r3, #0]
 800b6d4:	460c      	mov	r4, r1
 800b6d6:	b118      	cbz	r0, 800b6e0 <__swsetup_r+0x14>
 800b6d8:	6a03      	ldr	r3, [r0, #32]
 800b6da:	b90b      	cbnz	r3, 800b6e0 <__swsetup_r+0x14>
 800b6dc:	f7fe f9a0 	bl	8009a20 <__sinit>
 800b6e0:	89a3      	ldrh	r3, [r4, #12]
 800b6e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6e6:	0718      	lsls	r0, r3, #28
 800b6e8:	d422      	bmi.n	800b730 <__swsetup_r+0x64>
 800b6ea:	06d9      	lsls	r1, r3, #27
 800b6ec:	d407      	bmi.n	800b6fe <__swsetup_r+0x32>
 800b6ee:	2309      	movs	r3, #9
 800b6f0:	602b      	str	r3, [r5, #0]
 800b6f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b6f6:	81a3      	strh	r3, [r4, #12]
 800b6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6fc:	e034      	b.n	800b768 <__swsetup_r+0x9c>
 800b6fe:	0758      	lsls	r0, r3, #29
 800b700:	d512      	bpl.n	800b728 <__swsetup_r+0x5c>
 800b702:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b704:	b141      	cbz	r1, 800b718 <__swsetup_r+0x4c>
 800b706:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b70a:	4299      	cmp	r1, r3
 800b70c:	d002      	beq.n	800b714 <__swsetup_r+0x48>
 800b70e:	4628      	mov	r0, r5
 800b710:	f7fe fa9c 	bl	8009c4c <_free_r>
 800b714:	2300      	movs	r3, #0
 800b716:	6363      	str	r3, [r4, #52]	; 0x34
 800b718:	89a3      	ldrh	r3, [r4, #12]
 800b71a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b71e:	81a3      	strh	r3, [r4, #12]
 800b720:	2300      	movs	r3, #0
 800b722:	6063      	str	r3, [r4, #4]
 800b724:	6923      	ldr	r3, [r4, #16]
 800b726:	6023      	str	r3, [r4, #0]
 800b728:	89a3      	ldrh	r3, [r4, #12]
 800b72a:	f043 0308 	orr.w	r3, r3, #8
 800b72e:	81a3      	strh	r3, [r4, #12]
 800b730:	6923      	ldr	r3, [r4, #16]
 800b732:	b94b      	cbnz	r3, 800b748 <__swsetup_r+0x7c>
 800b734:	89a3      	ldrh	r3, [r4, #12]
 800b736:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b73a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b73e:	d003      	beq.n	800b748 <__swsetup_r+0x7c>
 800b740:	4621      	mov	r1, r4
 800b742:	4628      	mov	r0, r5
 800b744:	f000 f884 	bl	800b850 <__smakebuf_r>
 800b748:	89a0      	ldrh	r0, [r4, #12]
 800b74a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b74e:	f010 0301 	ands.w	r3, r0, #1
 800b752:	d00a      	beq.n	800b76a <__swsetup_r+0x9e>
 800b754:	2300      	movs	r3, #0
 800b756:	60a3      	str	r3, [r4, #8]
 800b758:	6963      	ldr	r3, [r4, #20]
 800b75a:	425b      	negs	r3, r3
 800b75c:	61a3      	str	r3, [r4, #24]
 800b75e:	6923      	ldr	r3, [r4, #16]
 800b760:	b943      	cbnz	r3, 800b774 <__swsetup_r+0xa8>
 800b762:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b766:	d1c4      	bne.n	800b6f2 <__swsetup_r+0x26>
 800b768:	bd38      	pop	{r3, r4, r5, pc}
 800b76a:	0781      	lsls	r1, r0, #30
 800b76c:	bf58      	it	pl
 800b76e:	6963      	ldrpl	r3, [r4, #20]
 800b770:	60a3      	str	r3, [r4, #8]
 800b772:	e7f4      	b.n	800b75e <__swsetup_r+0x92>
 800b774:	2000      	movs	r0, #0
 800b776:	e7f7      	b.n	800b768 <__swsetup_r+0x9c>
 800b778:	200001e4 	.word	0x200001e4

0800b77c <_raise_r>:
 800b77c:	291f      	cmp	r1, #31
 800b77e:	b538      	push	{r3, r4, r5, lr}
 800b780:	4604      	mov	r4, r0
 800b782:	460d      	mov	r5, r1
 800b784:	d904      	bls.n	800b790 <_raise_r+0x14>
 800b786:	2316      	movs	r3, #22
 800b788:	6003      	str	r3, [r0, #0]
 800b78a:	f04f 30ff 	mov.w	r0, #4294967295
 800b78e:	bd38      	pop	{r3, r4, r5, pc}
 800b790:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b792:	b112      	cbz	r2, 800b79a <_raise_r+0x1e>
 800b794:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b798:	b94b      	cbnz	r3, 800b7ae <_raise_r+0x32>
 800b79a:	4620      	mov	r0, r4
 800b79c:	f000 f830 	bl	800b800 <_getpid_r>
 800b7a0:	462a      	mov	r2, r5
 800b7a2:	4601      	mov	r1, r0
 800b7a4:	4620      	mov	r0, r4
 800b7a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7aa:	f000 b817 	b.w	800b7dc <_kill_r>
 800b7ae:	2b01      	cmp	r3, #1
 800b7b0:	d00a      	beq.n	800b7c8 <_raise_r+0x4c>
 800b7b2:	1c59      	adds	r1, r3, #1
 800b7b4:	d103      	bne.n	800b7be <_raise_r+0x42>
 800b7b6:	2316      	movs	r3, #22
 800b7b8:	6003      	str	r3, [r0, #0]
 800b7ba:	2001      	movs	r0, #1
 800b7bc:	e7e7      	b.n	800b78e <_raise_r+0x12>
 800b7be:	2400      	movs	r4, #0
 800b7c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	4798      	blx	r3
 800b7c8:	2000      	movs	r0, #0
 800b7ca:	e7e0      	b.n	800b78e <_raise_r+0x12>

0800b7cc <raise>:
 800b7cc:	4b02      	ldr	r3, [pc, #8]	; (800b7d8 <raise+0xc>)
 800b7ce:	4601      	mov	r1, r0
 800b7d0:	6818      	ldr	r0, [r3, #0]
 800b7d2:	f7ff bfd3 	b.w	800b77c <_raise_r>
 800b7d6:	bf00      	nop
 800b7d8:	200001e4 	.word	0x200001e4

0800b7dc <_kill_r>:
 800b7dc:	b538      	push	{r3, r4, r5, lr}
 800b7de:	4d07      	ldr	r5, [pc, #28]	; (800b7fc <_kill_r+0x20>)
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	4604      	mov	r4, r0
 800b7e4:	4608      	mov	r0, r1
 800b7e6:	4611      	mov	r1, r2
 800b7e8:	602b      	str	r3, [r5, #0]
 800b7ea:	f7f6 fdeb 	bl	80023c4 <_kill>
 800b7ee:	1c43      	adds	r3, r0, #1
 800b7f0:	d102      	bne.n	800b7f8 <_kill_r+0x1c>
 800b7f2:	682b      	ldr	r3, [r5, #0]
 800b7f4:	b103      	cbz	r3, 800b7f8 <_kill_r+0x1c>
 800b7f6:	6023      	str	r3, [r4, #0]
 800b7f8:	bd38      	pop	{r3, r4, r5, pc}
 800b7fa:	bf00      	nop
 800b7fc:	20000784 	.word	0x20000784

0800b800 <_getpid_r>:
 800b800:	f7f6 bdd8 	b.w	80023b4 <_getpid>

0800b804 <__swhatbuf_r>:
 800b804:	b570      	push	{r4, r5, r6, lr}
 800b806:	460c      	mov	r4, r1
 800b808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b80c:	2900      	cmp	r1, #0
 800b80e:	b096      	sub	sp, #88	; 0x58
 800b810:	4615      	mov	r5, r2
 800b812:	461e      	mov	r6, r3
 800b814:	da0d      	bge.n	800b832 <__swhatbuf_r+0x2e>
 800b816:	89a3      	ldrh	r3, [r4, #12]
 800b818:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b81c:	f04f 0100 	mov.w	r1, #0
 800b820:	bf0c      	ite	eq
 800b822:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b826:	2340      	movne	r3, #64	; 0x40
 800b828:	2000      	movs	r0, #0
 800b82a:	6031      	str	r1, [r6, #0]
 800b82c:	602b      	str	r3, [r5, #0]
 800b82e:	b016      	add	sp, #88	; 0x58
 800b830:	bd70      	pop	{r4, r5, r6, pc}
 800b832:	466a      	mov	r2, sp
 800b834:	f000 f848 	bl	800b8c8 <_fstat_r>
 800b838:	2800      	cmp	r0, #0
 800b83a:	dbec      	blt.n	800b816 <__swhatbuf_r+0x12>
 800b83c:	9901      	ldr	r1, [sp, #4]
 800b83e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b842:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b846:	4259      	negs	r1, r3
 800b848:	4159      	adcs	r1, r3
 800b84a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b84e:	e7eb      	b.n	800b828 <__swhatbuf_r+0x24>

0800b850 <__smakebuf_r>:
 800b850:	898b      	ldrh	r3, [r1, #12]
 800b852:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b854:	079d      	lsls	r5, r3, #30
 800b856:	4606      	mov	r6, r0
 800b858:	460c      	mov	r4, r1
 800b85a:	d507      	bpl.n	800b86c <__smakebuf_r+0x1c>
 800b85c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b860:	6023      	str	r3, [r4, #0]
 800b862:	6123      	str	r3, [r4, #16]
 800b864:	2301      	movs	r3, #1
 800b866:	6163      	str	r3, [r4, #20]
 800b868:	b002      	add	sp, #8
 800b86a:	bd70      	pop	{r4, r5, r6, pc}
 800b86c:	ab01      	add	r3, sp, #4
 800b86e:	466a      	mov	r2, sp
 800b870:	f7ff ffc8 	bl	800b804 <__swhatbuf_r>
 800b874:	9900      	ldr	r1, [sp, #0]
 800b876:	4605      	mov	r5, r0
 800b878:	4630      	mov	r0, r6
 800b87a:	f7fe fdab 	bl	800a3d4 <_malloc_r>
 800b87e:	b948      	cbnz	r0, 800b894 <__smakebuf_r+0x44>
 800b880:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b884:	059a      	lsls	r2, r3, #22
 800b886:	d4ef      	bmi.n	800b868 <__smakebuf_r+0x18>
 800b888:	f023 0303 	bic.w	r3, r3, #3
 800b88c:	f043 0302 	orr.w	r3, r3, #2
 800b890:	81a3      	strh	r3, [r4, #12]
 800b892:	e7e3      	b.n	800b85c <__smakebuf_r+0xc>
 800b894:	89a3      	ldrh	r3, [r4, #12]
 800b896:	6020      	str	r0, [r4, #0]
 800b898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b89c:	81a3      	strh	r3, [r4, #12]
 800b89e:	9b00      	ldr	r3, [sp, #0]
 800b8a0:	6163      	str	r3, [r4, #20]
 800b8a2:	9b01      	ldr	r3, [sp, #4]
 800b8a4:	6120      	str	r0, [r4, #16]
 800b8a6:	b15b      	cbz	r3, 800b8c0 <__smakebuf_r+0x70>
 800b8a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8ac:	4630      	mov	r0, r6
 800b8ae:	f000 f81d 	bl	800b8ec <_isatty_r>
 800b8b2:	b128      	cbz	r0, 800b8c0 <__smakebuf_r+0x70>
 800b8b4:	89a3      	ldrh	r3, [r4, #12]
 800b8b6:	f023 0303 	bic.w	r3, r3, #3
 800b8ba:	f043 0301 	orr.w	r3, r3, #1
 800b8be:	81a3      	strh	r3, [r4, #12]
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	431d      	orrs	r5, r3
 800b8c4:	81a5      	strh	r5, [r4, #12]
 800b8c6:	e7cf      	b.n	800b868 <__smakebuf_r+0x18>

0800b8c8 <_fstat_r>:
 800b8c8:	b538      	push	{r3, r4, r5, lr}
 800b8ca:	4d07      	ldr	r5, [pc, #28]	; (800b8e8 <_fstat_r+0x20>)
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	4608      	mov	r0, r1
 800b8d2:	4611      	mov	r1, r2
 800b8d4:	602b      	str	r3, [r5, #0]
 800b8d6:	f7f6 fdd4 	bl	8002482 <_fstat>
 800b8da:	1c43      	adds	r3, r0, #1
 800b8dc:	d102      	bne.n	800b8e4 <_fstat_r+0x1c>
 800b8de:	682b      	ldr	r3, [r5, #0]
 800b8e0:	b103      	cbz	r3, 800b8e4 <_fstat_r+0x1c>
 800b8e2:	6023      	str	r3, [r4, #0]
 800b8e4:	bd38      	pop	{r3, r4, r5, pc}
 800b8e6:	bf00      	nop
 800b8e8:	20000784 	.word	0x20000784

0800b8ec <_isatty_r>:
 800b8ec:	b538      	push	{r3, r4, r5, lr}
 800b8ee:	4d06      	ldr	r5, [pc, #24]	; (800b908 <_isatty_r+0x1c>)
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	4604      	mov	r4, r0
 800b8f4:	4608      	mov	r0, r1
 800b8f6:	602b      	str	r3, [r5, #0]
 800b8f8:	f7f6 fdd3 	bl	80024a2 <_isatty>
 800b8fc:	1c43      	adds	r3, r0, #1
 800b8fe:	d102      	bne.n	800b906 <_isatty_r+0x1a>
 800b900:	682b      	ldr	r3, [r5, #0]
 800b902:	b103      	cbz	r3, 800b906 <_isatty_r+0x1a>
 800b904:	6023      	str	r3, [r4, #0]
 800b906:	bd38      	pop	{r3, r4, r5, pc}
 800b908:	20000784 	.word	0x20000784

0800b90c <_init>:
 800b90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b90e:	bf00      	nop
 800b910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b912:	bc08      	pop	{r3}
 800b914:	469e      	mov	lr, r3
 800b916:	4770      	bx	lr

0800b918 <_fini>:
 800b918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b91a:	bf00      	nop
 800b91c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b91e:	bc08      	pop	{r3}
 800b920:	469e      	mov	lr, r3
 800b922:	4770      	bx	lr
