name: Flash
description: Mamba FLASH register block
groupName: FLASH
source: STM32U031 SVD v1.0
registers:
  - name: ACR
    displayName: ACR
    description: FLASH access control register
    addressOffset: 0
    size: 32
    resetValue: 263680
    resetMask: 4294967295
    fields:
      - name: LATENCY
        description: "Flash memory access latency\nThe value in this bitfield represents the number of CPU wait states when accessing the flash memory.\nOther: Reserved\nA new write into the bitfield becomes effective when it returns the same value upon read."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Zero wait states
            value: 0
          - name: B_0x1
            description: One wait state
            value: 1
      - name: PRFTEN
        description: CPU Prefetch enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CPU Prefetch disabled
            value: 0
          - name: B_0x1
            description: CPU Prefetch enabled
            value: 1
      - name: ICEN
        description: CPU Instruction cache enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CPU Instruction cache is disabled
            value: 0
          - name: B_0x1
            description: CPU Instruction cache is enabled
            value: 1
      - name: ICRST
        description: "CPU Instruction cache reset\nThis bit can be written only when the instruction cache is disabled."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CPU Instruction cache is not reset
            value: 0
          - name: B_0x1
            description: CPU Instruction cache is reset
            value: 1
      - name: EMPTY
        description: "Main flash memory area empty\nThis bit indicates whether the first location of the main flash memory area is erased or has a programmed value.\nThe bit can be set and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Main flash memory area programmed
            value: 0
          - name: B_0x1
            description: Main flash memory area empty
            value: 1
      - name: DBG_SWEN
        description: "Debug access software enable\nSoftware may use this bit to enable/disable the debugger read access."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Debugger disabled
            value: 0
          - name: B_0x1
            description: Debugger enabled
            value: 1
  - name: KEYR
    displayName: KEYR
    description: FLASH key register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: KEY
        description: "FLASH key\nThe following values must be written consecutively to unlock the FLASH control register (FLASH_CR), thus enabling programming/erasing operations:\nKEY1: 0x4567 0123\nKEY2: 0xCDEF 89AB"
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: OPTKEYR
    displayName: OPTKEYR
    description: FLASH option key register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OPTKEY
        description: "Option byte key\nThe following values must be written consecutively to unlock the flash memory option registers, enabling option byte programming/erasing operations:\nKEY1: 0x0819 2A3B\nKEY2: 0x4C5D 6E7F"
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: SR
    displayName: SR
    description: FLASH status register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4293984255
    fields:
      - name: EOP
        description: "End of operation\nSet by hardware when one or more flash memory operation (programming / erase) has been completed successfully. \nThis bit is set only if the end of operation interrupts are enabled (EOPIE=1).\nCleared by writing 1."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: OPERR
        description: "Operation error\nSet by hardware when a flash memory operation (program / erase) completes unsuccessfully.\nThis bit is set only if error interrupts are enabled (ERRIE=1).\nCleared by writing 1."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PROGERR
        description: "Programming error\nSet by hardware when a double-word address to be programmed contains a value different from '0xFFFF FFFF' before programming, except if the data to write is '0x0000 0000'.\nCleared by writing 1."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: WRPERR
        description: "Write protection error\nSet by hardware when an address to be erased/programmed belongs to a write-protected part (by WRP, PCROP or RDP Level 1) of the flash memory.\nCleared by writing 1."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PGAERR
        description: "Programming alignment error\nSet by hardware when the data to program cannot be contained in the same double word (64-bit) flash memory in case of standard programming, or if there is a change of page during fast programming.\nCleared by writing 1."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SIZERR
        description: "Size error\nSet by hardware when the size of the access is a byte or half-word during a program or a fast program sequence. Only double word programming is allowed (consequently: word access).\nCleared by writing 1."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PGSERR
        description: "Programming sequence error\nSet by hardware when a write access to the flash memory is performed by the code while PG or FSTPG have not been set previously. Set also by hardware when PROGERR, SIZERR, PGAERR, WRPERR, MISSERR or FASTERR is set due to a previous programming error.\nCleared by writing 1."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: MISSERR
        description: "Fast programming data miss error\nIn Fast programming mode, 16 double words (128 bytes) must be sent to flash memory successively, and the new data must be sent to the logic control before the current data is fully programmed. MISSERR is set by hardware when the new data is not present in time.\nCleared by writing 1."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: FASTERR
        description: "Fast programming error\nSet by hardware when a fast programming sequence (activated by FSTPG) is interrupted due to an error (alignment, size, write protection or data miss). The corresponding status bit (PGAERR, SIZERR, WRPERR or MISSERR) is set at the same time.\nCleared by writing 1."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RDERR
        description: "PCROP read error \nSet by hardware when an address to be read belongs to a read protected area of the flash memory (PCROP protection). An interrupt is generated if RDERRIE is set in FLASH_CR.\nCleared by writing 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: OPTVERR
        description: Option and Engineering bits loading validity error
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: BSY1
        description: "Busy\nThis flag indicates that a flash memory operation requested by FLASH control register (FLASH_CR) is in progress. This bit is set at the beginning of the flash memory operation, and cleared when the operation finishes or when an error occurs."
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: CFGBSY
        description: "Programming or erase configuration busy.\nThis flag is set and cleared by hardware. It is set when the first word is sent for program or when setting the STRT bit of FLASH control register (FLASH_CR) for erase. It is cleared when the flash memory program or erase operation completes or ends with an error.\nWhen set, launching any other operation through the FLASH control register (FLASH_CR) is impossible, and must be postponed (a programming or erase operation is ongoing).\nWhen cleared, the program and erase settings in the FLASH control register (FLASH_CR) can be modified."
        bitOffset: 18
        bitWidth: 1
        access: read-only
  - name: CR
    displayName: CR
    description: FLASH control register
    addressOffset: 20
    size: 32
    resetValue: 3221225472
    resetMask: 4294967295
    fields:
      - name: PG
        description: Flash memory programming enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: PER
        description: Page erase enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: MER1
        description: "Mass erase\nWhen set, this bit triggers the mass erase, that is, all user pages."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PNB
        description: "Page number selection\nThese bits select the page to erase:\n...\nNote: Values corresponding to addresses outside the main memory are not allowed."
        bitOffset: 3
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: page 0
            value: 0
          - name: B_0x1
            description: page 1
            value: 1
          - name: B_0xF
            description: page 15
            value: 15
      - name: STRT
        description: "Start erase operation\nThis bit triggers an erase operation when set.\nThis bit is possible to set only by software and to clear only by hardware. The hardware clears it when one of BSY1 and BSY2 flags in the FLASH_SR register transits to zero."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: OPTSTRT
        description: "Start of modification of option bytes\nThis bit triggers an options operation when set.\nThis bit is set only by software, and is cleared when the BSY1 bit is cleared in FLASH_SR."
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: FSTPG
        description: Fast programming enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: EOPIE
        description: "End-of-operation interrupt enable\nThis bit enables the interrupt generation upon setting the EOP flag in the FLASH_SR register."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: ERRIE
        description: "Error interrupt enable\nThis bit enables the interrupt generation upon setting the OPERR flag in the FLASH_SR register."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RDERRIE
        description: "PCROP read error interrupt enable\nThis bit enables the interrupt generation upon setting the RDERR flag in the FLASH_SR register."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: OBL_LAUNCH
        description: "Option byte load launch\nWhen set, this bit triggers the load of option bytes into option registers. It is automatically cleared upon the completion of the load. The high state of the bit indicates pending option byte load.\nThe bit cannot be cleared by software. It cannot be written as long as OPTLOCK is set."
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: SEC_PROT
        description: "Securable memory area protection enable\nThis bit enables the protection on securable area, provided that a non-null securable memory area size (SEC_SIZE[4:0]) is defined in option bytes.\nThis bit is possible to set only by software and to clear only through a system reset."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable (securable area accessible)
            value: 0
          - name: B_0x1
            description: Enable (securable area not accessible)
            value: 1
      - name: OPTLOCK
        description: "Options Lock\nThis bit is set only. When set, all bits concerning user option in FLASH_CR register and so option page are locked. This bit is cleared by hardware after detecting the unlock sequence. The LOCK bit must be cleared before doing the unlock sequence for OPTLOCK bit.\nIn case of an unsuccessful unlock operation, this bit remains set until the next reset."
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: LOCK
        description: "FLASH_CR Lock\nThis bit is set only. When set, the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence.\nIn case of an unsuccessful unlock operation, this bit remains set until the next system reset."
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: ECCR
    displayName: ECCR
    description: FLASH ECC register
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADDR_ECC
        description: "ECC fail double-word address offset\n In case of ECC error or ECC correction detected, this bitfield contains double-word offset (multiple of 64 bits) to main Flash memory."
        bitOffset: 0
        bitWidth: 14
        access: read-only
      - name: SYSF_ECC
        description: "System Flash memory ECC fail\nThis bit indicates that the ECC error correction or double ECC error detection is located in the system Flash memory."
        bitOffset: 20
        bitWidth: 1
        access: read-only
      - name: ECCCIE
        description: ECC correction interrupt enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ECCC interrupt disabled
            value: 0
          - name: B_0x1
            description: ECCC interrupt enabled
            value: 1
      - name: ECCC
        description: "ECC correction\nSet by hardware when one ECC error has been detected and corrected. An interrupt is generated if ECCIE is set.\nCleared by writing 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: ECCD
        description: "ECC detection\nSet by hardware when two ECC errors have been detected. When this bit is set, a NMI is generated.\nCleared by writing 1."
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: OPTR
    displayName: OPTR
    description: FLASH option register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: RDP
        description: "Read protection level\nOther: Level 1, memories read protection active"
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0xAA
            description: Level 0, read protection not active
            value: 170
          - name: B_0xCC
            description: Level 2, chip read protection active
            value: 204
      - name: BORR_LEV
        description: BOR reset level
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BOR rising level 1 with threshold around 2.1 V
            value: 0
          - name: B_0x1
            description: BOR rising level 2 with threshold around 2.3 V
            value: 1
          - name: B_0x2
            description: BOR rising level 3 with threshold around 2.6 V
            value: 2
          - name: B_0x3
            description: BOR rising level 4 with threshold around 2.9 V
            value: 3
      - name: NRST_STOP
        description: Reset generated when entering Stop mode
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset generated when entering the Stop mode
            value: 0
          - name: B_0x1
            description: No reset generated when entering the Stop mode
            value: 1
      - name: NRST_STDBY
        description: Reset generated when entering Standby mode
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset generated when entering the Standby mode
            value: 0
          - name: B_0x1
            description: No reset generate when entering the Standby mode
            value: 1
      - name: NRST_SHDW
        description: Reset generated when entering Shutdown mode
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset generated when entering the Shutdown mode
            value: 0
          - name: B_0x1
            description: No reset generated when entering the Shutdown mode
            value: 1
      - name: IWDG_SW
        description: Independent watchdog selection
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Hardware independent watchdog
            value: 0
          - name: B_0x1
            description: Software independent watchdog
            value: 1
      - name: IWDG_STOP
        description: Independent watchdog counter freeze in Stop mode
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Independent watchdog counter is frozen in Stop mode
            value: 0
          - name: B_0x1
            description: Independent watchdog counter is running in Stop mode
            value: 1
      - name: IWDG_STDBY
        description: Independent watchdog counter freeze in Standby mode
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Independent watchdog counter is frozen in Standby mode
            value: 0
          - name: B_0x1
            description: Independent watchdog counter is running in Standby mode
            value: 1
      - name: WWDG_SW
        description: Window watchdog selection
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Hardware window watchdog
            value: 0
          - name: B_0x1
            description: Software window watchdog
            value: 1
      - name: BDRST
        description: Backup domain reset
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Enable
            value: 0
          - name: B_0x1
            description: Disable
            value: 1
      - name: RAM_PARITY_CHECK
        description: SRAM parity check control enable/disable
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Enable
            value: 0
          - name: B_0x1
            description: Disable
            value: 1
      - name: BKPSRAM_HW_ERASE_DISABLE
        description: Backup SRAM erase prevention
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: NBOOT_SEL
        description: "BOOT0 signal source selection\nThis option bit defines the source of the BOOT0 signal."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BOOT0 pin (legacy mode)
            value: 0
          - name: B_0x1
            description: NBOOT0 option bit
            value: 1
      - name: NBOOT1
        description: "Boot configuration\nTogether with the BOOT0 pin or option bit NBOOT0 (depending on NBOOT_SEL option bit configuration), this bit selects boot mode from the main flash memory, SRAM or the system memory. Refer to Section12.5: Boot configuration."
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: NBOOT0
        description: NBOOT0 option bit
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: NBOOT01=10
            value: 0
          - name: B_0x1
            description: NBOOT01=11
            value: 1
      - name: NRST_MODE
        description: NRST pin configuration
        bitOffset: 27
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 'Reset input only: a low level on the NRST pin generates system reset; internal RESET is not propagated to the NRST pin.'
            value: 1
          - name: B_0x2
            description: 'Standard GPIO: only internal RESET is possible'
            value: 2
          - name: B_0x3
            description: 'Bidirectional reset: the NRST pin is configured in reset input/output (legacy) mode'
            value: 3
      - name: IRHEN
        description: Internal reset holder enable bit
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal resets are propagated as simple pulse on NRST pin
            value: 0
          - name: B_0x1
            description: Internal resets drives NRST pin low until it is seen as low level
            value: 1
  - name: WRP1AR
    displayName: WRP1AR
    description: FLASH WRP area A address register
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4293984240
    fields:
      - name: WRP1A_STRT
        description: "WRP area A start offset\nThis bitfield contains the offset of the first page of the WRP area A.\nNote: The number of effective bits depends on the size of the flash memory in the device."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: WRP1A_END
        description: "WRP area A end offset\nThis bitfield contains the offset of the last page of the WRP area A.\nNote: The number of effective bits depends on the size of the flash memory in the device."
        bitOffset: 16
        bitWidth: 7
        access: read-write
  - name: WRP1BR
    displayName: WRP1BR
    description: FLASH WRP area B address register
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4293984240
    fields:
      - name: WRP1B_STRT
        description: "WRP area B start offset\nThis bitfield contains the offset of the first page of the WRP area B.\nNote: The number of effective bits depends on the size of the flash memory in the device."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: WRP1B_END
        description: "WRP area B end offset\nThis bitfield contains the offset of the last page of the WRP area B.\nNote: The number of effective bits depends on the size of the flash memory in the device."
        bitOffset: 16
        bitWidth: 7
        access: read-write
  - name: SECR
    displayName: SECR
    description: FLASH security register
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294901728
    fields:
      - name: HDP1_PEND
        description: Last page of the first hide protection area
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: BOOT_LOCK
        description: "used to force boot from user area\nIf the bit is set in association with RDP level 1, the debug capabilities are disabled, except in the case of a bad OBL (mismatch)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Boot based on the pad/option bit configuration
            value: 0
          - name: B_0x1
            description: Boot forced from main flash memory
            value: 1
      - name: HDP1EN
        description: Hide protection area enable
        bitOffset: 24
        bitWidth: 8
        access: read-write
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: FLASH global interrupt
