Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar 22 16:40:29 2025
| Host         : gtr running 64-bit Ubuntu 24.10
| Command      : report_control_sets -verbose -file simple_hdmi_wrapper_control_sets_placed.rpt
| Design       : simple_hdmi_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   553 |
|    Minimum number of control sets                        |   553 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1797 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   553 |
| >= 0 to < 4        |    82 |
| >= 4 to < 6        |   108 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    70 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |    19 |
| >= 16              |   171 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1141 |          413 |
| No           | No                    | Yes                    |              90 |           30 |
| No           | Yes                   | No                     |             933 |          404 |
| Yes          | No                    | No                     |            3442 |          903 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3365 |          973 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                            Enable Signal                                                                                                                            |                                                                                                           Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                               | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]                                                      |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                               | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]                                                      |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                                   |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                |                1 |              2 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK        |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |         1.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                                                                                   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                              |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                                   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                      |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                        |                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                            | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                            |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                          | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[9]_i_1_n_0                      |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                                        | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                    | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                               | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                    | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                                                               | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                    | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                      |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                                    |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                       | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                        |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                      |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                        |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                                        | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                      |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                                                                  |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                        | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              4 |         2.00 |
|  simple_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                    |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                        |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                      |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                        |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                                       |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                                       | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                        |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                        |                2 |              4 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                                                           |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                                        | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                      |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                                                              | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                3 |              4 |         1.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.data_island_period                                                                                                                                                                                              |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              5 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              5 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              5 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              5 |         1.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                           | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                           |                3 |              5 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                             | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                             | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                     |                1 |              5 |         5.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                               | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                 |                3 |              5 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                         | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                             | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                             | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              5 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                             | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                             | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |              5 |         1.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                             | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                              | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                2 |              5 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              5 |         1.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK        |                                                                                                                                                                                                                                                                     | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter[5]_i_1_n_0                                                                                                      |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push134_out                                                                                                                                     |                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                      |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                             | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                            | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                      |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                           | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                           | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              6 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  simple_hdmi_i/processing_system7_0/inst/FCLK_CLK0 | simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                            | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              6 |         1.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/frame_counter[7]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              7 |         2.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                             | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                2 |              7 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              7 |         2.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              7 |         1.75 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                3 |              7 |         2.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                              |                3 |              7 |         2.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                    |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                   | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                      | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                   | simple_hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                    |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]            | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg_0[0]                                                 |                2 |              8 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                              | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              8 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                      | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                             |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                               | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                 |                2 |              8 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                    |                2 |              8 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_assembler/parity                                                                                                                                                                                         | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_assembler/parity[4][7]_i_1_n_0                                                                                                                                           |                2 |              8 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                2 |              8 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                3 |              8 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                6 |              9 |         1.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                            | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                 |                2 |              9 |         4.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                    |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                    |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                                 |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                         |                2 |              9 |         4.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift_qual                                                       |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                             |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |              9 |         1.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                 | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                           | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                            | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                            | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                            | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                            | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                      |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                 | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                2 |              9 |         4.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                4 |              9 |         2.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                            | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                 |                2 |              9 |         4.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                3 |              9 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             10 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                           | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             10 |         3.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                           | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             10 |         3.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |             10 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |             10 |         5.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[9]_i_2__1_n_0                                                                                                                                                                                      | simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[9]_i_1__0_n_0                                                                                                                                                      |                4 |             10 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/cy0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                           | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |             10 |         3.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                                                                                   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                                                                                   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                5 |             10 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                                   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                           | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |             10 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/hdmi_top_0/inst/hdmi/cy0                                                                                                                                                                                              |                5 |             11 |         2.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/hdmi_top_0/inst/p_0_in                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             12 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                              | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                3 |             12 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |             12 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                              | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                               |                3 |             12 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/SR[0]                                                                                                                                                                   |                7 |             12 |         1.71 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                       | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                6 |             12 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                              | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[1]                                                                                                                |                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[2]                                                                                                                |                                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                                     |                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                4 |             13 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                                |                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                                     |                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                    | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                                     |                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                                     |                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                       |                7 |             13 |         1.86 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                                                                     |                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                 |                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                    | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                         |                6 |             14 |         2.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                                                          | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                3 |             14 |         4.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |             14 |         2.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                 |                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |             14 |         2.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                        |                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                 |                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                                                          | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                5 |             14 |         2.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                        |                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                        | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                         |                6 |             14 |         2.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                        |                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                        |                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                 |                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                          |                                                                                                                                                                                                                                     |                7 |             15 |         2.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             15 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             15 |         2.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                4 |             16 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                3 |             16 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |             16 |         3.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_i_1_n_0                                                                                                    |                5 |             17 |         3.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                6 |             17 |         2.83 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                             | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             18 |         4.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                            | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             18 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                        |                7 |             18 |         2.57 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |               11 |             19 |         1.73 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                3 |             19 |         6.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[1].tmds_channel/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                     |               11 |             20 |         1.82 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]            | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                7 |             20 |         2.86 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                          |                                                                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               13 |             21 |         1.62 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                               |                                                                                                                                                                                                                                     |                7 |             22 |         3.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                     |                7 |             22 |         3.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0             |                4 |             22 |         5.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                                |                                                                                                                                                                                                                                     |                4 |             23 |         5.75 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |               16 |             23 |         1.44 |
|  simple_hdmi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                9 |             24 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/rgb[23]_i_2_n_0                                                                                                                                                                                                                       | simple_hdmi_i/hdmi_top_0/inst/hdmi/vid_tvalid_0                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                8 |             24 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                9 |             24 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                8 |             24 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                9 |             24 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |               10 |             24 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                  | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                5 |             24 |         4.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                8 |             24 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                9 |             24 |         2.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |               10 |             24 |         2.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                              |                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                 |                8 |             26 |         3.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                           |                                                                                                                                                                                                                                     |                7 |             27 |         3.86 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                               |                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                     |                8 |             28 |         3.50 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |               13 |             29 |         2.23 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                9 |             29 |         3.22 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |               13 |             29 |         2.23 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                8 |             30 |         3.75 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |               10 |             32 |         3.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |                9 |             32 |         3.56 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                               |                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                               |                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_assembler/parity[0][7]_i_1_n_0                                                                                                                                                                           | simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_assembler/parity[4][7]_i_1_n_0                                                                                                                                           |                7 |             32 |         4.57 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                        | simple_hdmi_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                6 |             32 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                            |                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                        | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                5 |             32 |         6.40 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                |                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                             |               13 |             33 |         2.54 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                            |                                                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                     |                7 |             34 |         4.86 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                7 |             34 |         4.86 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                                                                         |                                                                                                                                                                                                                                     |                5 |             35 |         7.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                                                                         |                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                              |                                                                                                                                                                                                                                     |                5 |             35 |         7.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                              |                                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                              |                                                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                                   |                                                                                                                                                                                                                                     |               13 |             36 |         2.77 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                                   |                                                                                                                                                                                                                                     |               13 |             36 |         2.77 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                                   |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                        |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                                                                                              |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                                                                                              |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                                                                                              |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                                                                                                |                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                       | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                 |               10 |             37 |         3.70 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                        | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                 |               12 |             37 |         3.08 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                                                                                              |                                                                                                                                                                                                                                     |               30 |             37 |         1.23 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                           |                                                                                                                                                                                                                                     |               12 |             37 |         3.08 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                                                     |               10 |             38 |         3.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                 |                                                                                                                                                                                                                                     |               11 |             39 |         3.55 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                     |                5 |             39 |         7.80 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                     |               10 |             39 |         3.90 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                     |               11 |             39 |         3.55 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                     |                6 |             40 |         6.67 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                9 |             40 |         4.44 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                  | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                7 |             41 |         5.86 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                           |                7 |             42 |         6.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |               13 |             45 |         3.46 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |               18 |             47 |         2.61 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                     |               12 |             47 |         3.92 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                               | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |               12 |             48 |         4.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                9 |             48 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                9 |             48 |         5.33 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                     |                8 |             49 |         6.12 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                9 |             49 |         5.44 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                     |                9 |             49 |         5.44 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                7 |             49 |         7.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                  |                                                                                                                                                                                                                                     |                7 |             50 |         7.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                              |               13 |             50 |         3.85 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |               27 |             54 |         2.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                      |               17 |             55 |         3.24 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                                                     |               19 |             58 |         3.05 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                                                                |                                                                                                                                                                                                                                     |               14 |             58 |         4.14 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                                                     |               21 |             63 |         3.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                                                                |                                                                                                                                                                                                                                     |               15 |             63 |         4.20 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               12 |             67 |         5.58 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |               17 |             67 |         3.94 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                     |               15 |             67 |         4.47 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                     |               27 |             67 |         2.48 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               16 |             68 |         4.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][86]_i_1_n_0                                                                                                               |               17 |             69 |         4.06 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               16 |             73 |         4.56 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                     |               20 |             73 |         3.65 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               19 |             73 |         3.84 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               14 |             73 |         5.21 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               16 |             75 |         4.69 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               15 |             76 |         5.07 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               16 |             77 |         4.81 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               16 |             77 |         4.81 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               14 |             78 |         5.57 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |               44 |             81 |         1.84 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               16 |             81 |         5.06 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               16 |             85 |         5.31 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     | simple_hdmi_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][145]_i_1_n_0                                                                                                             |               20 |             85 |         4.25 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               18 |             91 |         5.06 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                              |                                                                                                                                                                                                                                     |               18 |             97 |         5.39 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |               15 |            116 |         7.73 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                     |               15 |            120 |         8.00 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   | simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |               28 |            141 |         5.04 |
|  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1   |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |              407 |           1119 |         2.75 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


