Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 18 20:09:31 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simon_game_top_timing_summary_routed.rpt -pb simon_game_top_timing_summary_routed.pb -rpx simon_game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : simon_game_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.801        0.000                      0                  765        0.145        0.000                      0                  765        3.500        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.801        0.000                      0                  765        0.145        0.000                      0                  765        3.500        0.000                       0                   422  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 mem_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.306ns (18.829%)  route 5.630ns (81.171%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 r  mem_index_reg[3]/Q
                         net (fo=84, routed)          1.414     7.216    mem_index_reg_n_0_[3]
    SLICE_X25Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.368 r  r_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.874     8.242    r_data_reg[3]_i_11_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.568 r  r_data_reg[1]_i_2/O
                         net (fo=2, routed)           0.792     9.360    r_data_reg[1]_i_2_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.484 r  r_data_reg[1]_i_1/O
                         net (fo=2, routed)           0.967    10.451    main_array_reg[0][1]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  disp_counter[31]_i_3/O
                         net (fo=33, routed)          0.754    11.329    disp_counter[31]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.453 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.829    12.282    disp_counter[31]_i_1_n_0
    SLICE_X34Y2          FDCE                                         r  disp_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.504    12.896    clk_IBUF_BUFG
    SLICE_X34Y2          FDCE                                         r  disp_counter_reg[11]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X34Y2          FDCE (Setup_fdce_C_CE)      -0.169    13.083    disp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 mem_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.306ns (18.829%)  route 5.630ns (81.171%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 r  mem_index_reg[3]/Q
                         net (fo=84, routed)          1.414     7.216    mem_index_reg_n_0_[3]
    SLICE_X25Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.368 r  r_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.874     8.242    r_data_reg[3]_i_11_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.568 r  r_data_reg[1]_i_2/O
                         net (fo=2, routed)           0.792     9.360    r_data_reg[1]_i_2_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.484 r  r_data_reg[1]_i_1/O
                         net (fo=2, routed)           0.967    10.451    main_array_reg[0][1]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  disp_counter[31]_i_3/O
                         net (fo=33, routed)          0.754    11.329    disp_counter[31]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.453 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.829    12.282    disp_counter[31]_i_1_n_0
    SLICE_X34Y2          FDCE                                         r  disp_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.504    12.896    clk_IBUF_BUFG
    SLICE_X34Y2          FDCE                                         r  disp_counter_reg[12]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X34Y2          FDCE (Setup_fdce_C_CE)      -0.169    13.083    disp_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 mem_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.306ns (18.829%)  route 5.630ns (81.171%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 r  mem_index_reg[3]/Q
                         net (fo=84, routed)          1.414     7.216    mem_index_reg_n_0_[3]
    SLICE_X25Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.368 r  r_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.874     8.242    r_data_reg[3]_i_11_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.568 r  r_data_reg[1]_i_2/O
                         net (fo=2, routed)           0.792     9.360    r_data_reg[1]_i_2_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.484 r  r_data_reg[1]_i_1/O
                         net (fo=2, routed)           0.967    10.451    main_array_reg[0][1]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  disp_counter[31]_i_3/O
                         net (fo=33, routed)          0.754    11.329    disp_counter[31]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.453 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.829    12.282    disp_counter[31]_i_1_n_0
    SLICE_X34Y2          FDCE                                         r  disp_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.504    12.896    clk_IBUF_BUFG
    SLICE_X34Y2          FDCE                                         r  disp_counter_reg[13]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X34Y2          FDCE (Setup_fdce_C_CE)      -0.169    13.083    disp_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 mem_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.306ns (18.961%)  route 5.582ns (81.039%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 r  mem_index_reg[3]/Q
                         net (fo=84, routed)          1.414     7.216    mem_index_reg_n_0_[3]
    SLICE_X25Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.368 r  r_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.874     8.242    r_data_reg[3]_i_11_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.568 r  r_data_reg[1]_i_2/O
                         net (fo=2, routed)           0.792     9.360    r_data_reg[1]_i_2_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.484 r  r_data_reg[1]_i_1/O
                         net (fo=2, routed)           0.967    10.451    main_array_reg[0][1]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  disp_counter[31]_i_3/O
                         net (fo=33, routed)          0.754    11.329    disp_counter[31]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.453 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.780    12.234    disp_counter[31]_i_1_n_0
    SLICE_X35Y3          FDCE                                         r  disp_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.503    12.895    clk_IBUF_BUFG
    SLICE_X35Y3          FDCE                                         r  disp_counter_reg[15]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X35Y3          FDCE (Setup_fdce_C_CE)      -0.205    13.046    disp_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.556ns (51.543%)  route 3.343ns (48.457%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X27Y1          FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 f  level_reg[2]/Q
                         net (fo=22, routed)          0.503     6.304    level_reg[2]
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.428 r  FSM_sequential_current_state[2]_i_92/O
                         net (fo=1, routed)           0.000     6.428    FSM_sequential_current_state[2]_i_92_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.961 r  FSM_sequential_current_state_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.961    FSM_sequential_current_state_reg[2]_i_85_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  disp_counter_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000     7.078    disp_counter_reg[31]_i_85_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  FSM_sequential_current_state_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.195    FSM_sequential_current_state_reg[2]_i_80_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  disp_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.312    disp_counter_reg[31]_i_56_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  disp_counter_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.429    disp_counter_reg[31]_i_55_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  disp_counter_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.546    disp_counter_reg[31]_i_37_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.861 r  disp_counter_reg[31]_i_36/O[3]
                         net (fo=3, routed)           0.782     8.643    current_state1[28]
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.307     8.950 r  FSM_sequential_current_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.950    FSM_sequential_current_state[2]_i_14_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.524 r  FSM_sequential_current_state_reg[2]_i_6/CO[2]
                         net (fo=4, routed)           0.788    10.313    p_0_in
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.336    10.649 r  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.364    11.012    pulse_inst_3/mem_index_reg[0]_3
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.338 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.907    12.245    pulse_inst_3_n_48
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.503    12.895    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[1]/C
                         clock pessimism              0.428    13.324    
                         clock uncertainty           -0.035    13.288    
    SLICE_X26Y1          FDCE (Setup_fdce_C_CE)      -0.205    13.083    mem_index_reg[1]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.556ns (51.543%)  route 3.343ns (48.457%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X27Y1          FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 f  level_reg[2]/Q
                         net (fo=22, routed)          0.503     6.304    level_reg[2]
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.428 r  FSM_sequential_current_state[2]_i_92/O
                         net (fo=1, routed)           0.000     6.428    FSM_sequential_current_state[2]_i_92_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.961 r  FSM_sequential_current_state_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.961    FSM_sequential_current_state_reg[2]_i_85_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  disp_counter_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000     7.078    disp_counter_reg[31]_i_85_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  FSM_sequential_current_state_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.195    FSM_sequential_current_state_reg[2]_i_80_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  disp_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.312    disp_counter_reg[31]_i_56_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  disp_counter_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.429    disp_counter_reg[31]_i_55_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  disp_counter_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.546    disp_counter_reg[31]_i_37_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.861 r  disp_counter_reg[31]_i_36/O[3]
                         net (fo=3, routed)           0.782     8.643    current_state1[28]
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.307     8.950 r  FSM_sequential_current_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.950    FSM_sequential_current_state[2]_i_14_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.524 r  FSM_sequential_current_state_reg[2]_i_6/CO[2]
                         net (fo=4, routed)           0.788    10.313    p_0_in
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.336    10.649 r  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.364    11.012    pulse_inst_3/mem_index_reg[0]_3
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.338 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.907    12.245    pulse_inst_3_n_48
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.503    12.895    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[2]/C
                         clock pessimism              0.428    13.324    
                         clock uncertainty           -0.035    13.288    
    SLICE_X26Y1          FDCE (Setup_fdce_C_CE)      -0.205    13.083    mem_index_reg[2]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.556ns (51.543%)  route 3.343ns (48.457%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X27Y1          FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 f  level_reg[2]/Q
                         net (fo=22, routed)          0.503     6.304    level_reg[2]
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.428 r  FSM_sequential_current_state[2]_i_92/O
                         net (fo=1, routed)           0.000     6.428    FSM_sequential_current_state[2]_i_92_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.961 r  FSM_sequential_current_state_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.961    FSM_sequential_current_state_reg[2]_i_85_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  disp_counter_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000     7.078    disp_counter_reg[31]_i_85_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  FSM_sequential_current_state_reg[2]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.195    FSM_sequential_current_state_reg[2]_i_80_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  disp_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.312    disp_counter_reg[31]_i_56_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  disp_counter_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.429    disp_counter_reg[31]_i_55_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  disp_counter_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.546    disp_counter_reg[31]_i_37_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.861 r  disp_counter_reg[31]_i_36/O[3]
                         net (fo=3, routed)           0.782     8.643    current_state1[28]
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.307     8.950 r  FSM_sequential_current_state[2]_i_14/O
                         net (fo=1, routed)           0.000     8.950    FSM_sequential_current_state[2]_i_14_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.524 r  FSM_sequential_current_state_reg[2]_i_6/CO[2]
                         net (fo=4, routed)           0.788    10.313    p_0_in
    SLICE_X31Y8          LUT5 (Prop_lut5_I2_O)        0.336    10.649 r  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.364    11.012    pulse_inst_3/mem_index_reg[0]_3
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.338 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.907    12.245    pulse_inst_3_n_48
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.503    12.895    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
                         clock pessimism              0.428    13.324    
                         clock uncertainty           -0.035    13.288    
    SLICE_X26Y1          FDCE (Setup_fdce_C_CE)      -0.205    13.083    mem_index_reg[3]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 mem_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.306ns (18.987%)  route 5.572ns (81.013%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 r  mem_index_reg[3]/Q
                         net (fo=84, routed)          1.414     7.216    mem_index_reg_n_0_[3]
    SLICE_X25Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.368 r  r_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.874     8.242    r_data_reg[3]_i_11_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.568 r  r_data_reg[1]_i_2/O
                         net (fo=2, routed)           0.792     9.360    r_data_reg[1]_i_2_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.484 r  r_data_reg[1]_i_1/O
                         net (fo=2, routed)           0.967    10.451    main_array_reg[0][1]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  disp_counter[31]_i_3/O
                         net (fo=33, routed)          0.754    11.329    disp_counter[31]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.453 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.771    12.224    disp_counter[31]_i_1_n_0
    SLICE_X34Y0          FDCE                                         r  disp_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.504    12.896    clk_IBUF_BUFG
    SLICE_X34Y0          FDCE                                         r  disp_counter_reg[1]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X34Y0          FDCE (Setup_fdce_C_CE)      -0.169    13.083    disp_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 mem_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.306ns (18.987%)  route 5.572ns (81.013%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 r  mem_index_reg[3]/Q
                         net (fo=84, routed)          1.414     7.216    mem_index_reg_n_0_[3]
    SLICE_X25Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.368 r  r_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.874     8.242    r_data_reg[3]_i_11_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.568 r  r_data_reg[1]_i_2/O
                         net (fo=2, routed)           0.792     9.360    r_data_reg[1]_i_2_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.484 r  r_data_reg[1]_i_1/O
                         net (fo=2, routed)           0.967    10.451    main_array_reg[0][1]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  disp_counter[31]_i_3/O
                         net (fo=33, routed)          0.754    11.329    disp_counter[31]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.453 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.771    12.224    disp_counter[31]_i_1_n_0
    SLICE_X34Y0          FDCE                                         r  disp_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.504    12.896    clk_IBUF_BUFG
    SLICE_X34Y0          FDCE                                         r  disp_counter_reg[3]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X34Y0          FDCE (Setup_fdce_C_CE)      -0.169    13.083    disp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 mem_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.306ns (18.987%)  route 5.572ns (81.013%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.677     5.346    clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  mem_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDCE (Prop_fdce_C_Q)         0.456     5.802 r  mem_index_reg[3]/Q
                         net (fo=84, routed)          1.414     7.216    mem_index_reg_n_0_[3]
    SLICE_X25Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.368 r  r_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.874     8.242    r_data_reg[3]_i_11_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.568 r  r_data_reg[1]_i_2/O
                         net (fo=2, routed)           0.792     9.360    r_data_reg[1]_i_2_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.484 r  r_data_reg[1]_i_1/O
                         net (fo=2, routed)           0.967    10.451    main_array_reg[0][1]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  disp_counter[31]_i_3/O
                         net (fo=33, routed)          0.754    11.329    disp_counter[31]_i_3_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.453 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.771    12.224    disp_counter[31]_i_1_n_0
    SLICE_X34Y0          FDCE                                         r  disp_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.504    12.896    clk_IBUF_BUFG
    SLICE_X34Y0          FDCE                                         r  disp_counter_reg[4]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.252    
    SLICE_X34Y0          FDCE (Setup_fdce_C_CE)      -0.169    13.083    disp_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  0.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 currSeg2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.830%)  route 0.064ns (31.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y6          FDCE                                         r  currSeg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  currSeg2_reg[18]/Q
                         net (fo=2, routed)           0.064     1.711    currSeg2_reg[18]
    SLICE_X41Y6          FDRE                                         r  segInput_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  segInput_reg[18]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.047     1.566    segInput_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_1/FF0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.592     1.504    debounce_inst_1/CLK
    SLICE_X37Y4          FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  debounce_inst_1/sig_reg/Q
                         net (fo=1, routed)           0.112     1.757    pulse_inst_1/FF0_reg_0
    SLICE_X37Y5          FDCE                                         r  pulse_inst_1/FF0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.861     2.020    pulse_inst_1/CLK
    SLICE_X37Y5          FDCE                                         r  pulse_inst_1/FF0_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X37Y5          FDCE (Hold_fdce_C_D)         0.070     1.590    pulse_inst_1/FF0_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 currSeg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y6          FDCE                                         r  currSeg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  currSeg2_reg[16]/Q
                         net (fo=2, routed)           0.126     1.773    currSeg2_reg[16]
    SLICE_X41Y5          FDRE                                         r  segInput_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[16]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.075     1.597    segInput_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 currSeg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.862%)  route 0.126ns (47.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y3          FDCE                                         r  currSeg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  currSeg2_reg[7]/Q
                         net (fo=2, routed)           0.126     1.773    currSeg2_reg[7]
    SLICE_X41Y4          FDRE                                         r  segInput_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  segInput_reg[7]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.072     1.594    segInput_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 currSeg2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X40Y7          FDCE                                         r  currSeg2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  currSeg2_reg[20]/Q
                         net (fo=2, routed)           0.132     1.778    currSeg2_reg[20]
    SLICE_X41Y6          FDRE                                         r  segInput_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  segInput_reg[20]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.072     1.594    segInput_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 currSeg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.179%)  route 0.129ns (47.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y3          FDCE                                         r  currSeg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  currSeg2_reg[6]/Q
                         net (fo=2, routed)           0.129     1.776    currSeg2_reg[6]
    SLICE_X41Y4          FDRE                                         r  segInput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  segInput_reg[6]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.070     1.592    segInput_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pulse_inst_2/FF0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_2/FF1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.592     1.504    pulse_inst_2/CLK
    SLICE_X37Y6          FDCE                                         r  pulse_inst_2/FF0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  pulse_inst_2/FF0_reg/Q
                         net (fo=3, routed)           0.130     1.775    pulse_inst_2/FF0_0
    SLICE_X37Y7          FDCE                                         r  pulse_inst_2/FF1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.860     2.019    pulse_inst_2/CLK
    SLICE_X37Y7          FDCE                                         r  pulse_inst_2/FF1_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X37Y7          FDCE (Hold_fdce_C_D)         0.070     1.589    pulse_inst_2/FF1_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rand_gen_int/currstate_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_array_reg_reg[11][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.825%)  route 0.142ns (50.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.563     1.475    rand_gen_int/CLK
    SLICE_X25Y1          FDPE                                         r  rand_gen_int/currstate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  rand_gen_int/currstate_reg[7]/Q
                         net (fo=20, routed)          0.142     1.758    currstate[7]
    SLICE_X23Y0          FDCE                                         r  main_array_reg_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X23Y0          FDCE                                         r  main_array_reg_reg[11][3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X23Y0          FDCE (Hold_fdce_C_D)         0.072     1.563    main_array_reg_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rand_gen_int/currstate_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_array_reg_reg[14][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.313%)  route 0.145ns (50.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.563     1.475    rand_gen_int/CLK
    SLICE_X25Y1          FDPE                                         r  rand_gen_int/currstate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  rand_gen_int/currstate_reg[7]/Q
                         net (fo=20, routed)          0.145     1.761    currstate[7]
    SLICE_X22Y0          FDCE                                         r  main_array_reg_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.831     1.990    clk_IBUF_BUFG
    SLICE_X22Y0          FDCE                                         r  main_array_reg_reg[14][3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X22Y0          FDCE (Hold_fdce_C_D)         0.072     1.563    main_array_reg_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 currSeg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.466%)  route 0.118ns (45.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y6          FDCE                                         r  currSeg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  currSeg2_reg[19]/Q
                         net (fo=2, routed)           0.118     1.765    currSeg2_reg[19]
    SLICE_X41Y6          FDRE                                         r  segInput_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  segInput_reg[19]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.047     1.566    segInput_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y7     FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X30Y7     FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y7     FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y1     SSDcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y3     SSDcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y3     SSDcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y4     SSDcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y1     SSDcounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y1     SSDcounter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y7     FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y7     FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y1     SSDcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y1     SSDcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y3     SSDcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y3     SSDcounter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y7     FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y7     FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y1     SSDcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y1     SSDcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y3     SSDcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y3     SSDcounter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 4.897ns (45.499%)  route 5.866ns (54.501%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.757     5.426    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     5.845 f  segInput_reg[5]/Q
                         net (fo=1, routed)           0.674     6.519    segIn[5]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.297     6.816 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.248    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.372 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.228    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.352 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.752     9.104    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I0_O)        0.119     9.223 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.152    12.374    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.814    16.188 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.188    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.321ns  (logic 4.685ns (45.390%)  route 5.636ns (54.610%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.757     5.426    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     5.845 f  segInput_reg[5]/Q
                         net (fo=1, routed)           0.674     6.519    segIn[5]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.297     6.816 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.248    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.372 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.228    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.352 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.752     9.104    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.228 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.922    12.150    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    15.746 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.746    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 4.922ns (48.337%)  route 5.260ns (51.663%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.757     5.426    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     5.845 f  segInput_reg[5]/Q
                         net (fo=1, routed)           0.674     6.519    segIn[5]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.297     6.816 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.248    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.372 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.228    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.352 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.748     9.100    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.118     9.218 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.550    11.768    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840    15.608 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.608    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.065ns  (logic 4.728ns (46.976%)  route 5.337ns (53.024%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.757     5.426    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     5.845 f  segInput_reg[5]/Q
                         net (fo=1, routed)           0.674     6.519    segIn[5]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.297     6.816 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.248    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.372 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.228    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.352 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.748     9.100    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I0_O)        0.124     9.224 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.627    11.851    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    15.491 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.491    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 4.704ns (49.127%)  route 4.871ns (50.873%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.757     5.426    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     5.845 f  segInput_reg[5]/Q
                         net (fo=1, routed)           0.674     6.519    segIn[5]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.297     6.816 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.248    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.372 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.228    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.352 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.424     8.776    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I2_O)        0.124     8.900 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.484    11.385    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    15.001 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.001    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 4.700ns (49.832%)  route 4.732ns (50.168%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.757     5.426    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     5.845 f  segInput_reg[5]/Q
                         net (fo=1, routed)           0.674     6.519    segIn[5]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.297     6.816 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.248    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.372 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.228    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.352 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.425     8.777    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.901 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.344    11.245    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612    14.857 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.857    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 3.941ns (41.712%)  route 5.508ns (58.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.671     5.340    clk_IBUF_BUFG
    SLICE_X25Y7          FDCE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.456     5.796 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           5.508    11.304    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    14.789 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.789    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.018ns  (logic 4.818ns (53.422%)  route 4.200ns (46.578%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.757     5.426    clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  segInput_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     5.845 f  segInput_reg[5]/Q
                         net (fo=1, routed)           0.674     6.519    segIn[5]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.297     6.816 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.432     7.248    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.372 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.856     8.228    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.124     8.352 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.425     8.777    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I3_O)        0.120     8.897 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.813    10.710    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.734    14.444 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.444    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.028ns (45.542%)  route 4.817ns (54.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     5.863 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           4.817    10.679    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    14.189 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.189    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.486ns  (logic 4.052ns (47.747%)  route 4.434ns (52.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X31Y8          FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     5.801 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           4.434    10.235    led_b_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    13.831 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.831    led_b
    M17                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.369ns (77.794%)  route 0.391ns (22.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  segsel_reg/Q
                         net (fo=3, routed)           0.391     2.038    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.228     3.266 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.266    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.368ns (67.017%)  route 0.673ns (32.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.477    clk_IBUF_BUFG
    SLICE_X31Y6          FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.673     2.291    led_r_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     3.518 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.518    led_r
    V16                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.482ns (71.320%)  route 0.596ns (28.680%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  segInput_reg[0]/Q
                         net (fo=7, routed)           0.217     1.863    segIn[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.908 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.287    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.296     3.584 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.584    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.502ns (64.413%)  route 0.830ns (35.587%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  segInput_reg[3]/Q
                         net (fo=7, routed)           0.135     1.781    segIn[3]
    SLICE_X41Y7          LUT5 (Prop_lut5_I3_O)        0.045     1.826 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.521    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.837 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.837    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.498ns (63.575%)  route 0.858ns (36.425%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  segInput_reg[0]/Q
                         net (fo=7, routed)           0.217     1.863    segIn[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.908 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.550    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     3.862 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.862    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.526ns (60.817%)  route 0.983ns (39.183%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  segInput_reg[3]/Q
                         net (fo=7, routed)           0.218     1.864    segIn[3]
    SLICE_X41Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.909 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.765     2.674    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     4.014 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.014    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.586ns (62.483%)  route 0.953ns (37.517%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  segInput_reg[3]/Q
                         net (fo=7, routed)           0.218     1.864    segIn[3]
    SLICE_X41Y7          LUT5 (Prop_lut5_I3_O)        0.046     1.910 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.734     2.645    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.399     4.044 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.044    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.483ns (57.293%)  route 1.105ns (42.707%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  segInput_reg[3]/Q
                         net (fo=7, routed)           0.218     1.864    segIn[3]
    SLICE_X41Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.909 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.796    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     4.093 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.093    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.381ns (51.374%)  route 1.307ns (48.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X25Y7          FDCE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           1.307     2.921    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     4.161 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.161    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.373ns (49.674%)  route 1.391ns (50.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X25Y7          FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           1.391     3.005    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.237 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.237    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           466 Endpoints
Min Delay           466 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            rand_gen_int/currstate_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.452ns (19.930%)  route 5.835ns (80.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.835     7.287    rand_gen_int/AR[0]
    SLICE_X25Y0          FDCE                                         f  rand_gen_int/currstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.499     4.891    rand_gen_int/CLK
    SLICE_X25Y0          FDCE                                         r  rand_gen_int/currstate_reg[0]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            rand_gen_int/currstate_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.452ns (19.930%)  route 5.835ns (80.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.835     7.287    rand_gen_int/AR[0]
    SLICE_X25Y0          FDPE                                         f  rand_gen_int/currstate_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.499     4.891    rand_gen_int/CLK
    SLICE_X25Y0          FDPE                                         r  rand_gen_int/currstate_reg[1]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            user_array_reg_reg[12][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 1.452ns (20.130%)  route 5.763ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.763     7.215    sw_IBUF
    SLICE_X22Y9          FDCE                                         f  user_array_reg_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.496     4.889    clk_IBUF_BUFG
    SLICE_X22Y9          FDCE                                         r  user_array_reg_reg[12][0]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            user_array_reg_reg[12][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 1.452ns (20.130%)  route 5.763ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.763     7.215    sw_IBUF
    SLICE_X22Y9          FDCE                                         f  user_array_reg_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.496     4.889    clk_IBUF_BUFG
    SLICE_X22Y9          FDCE                                         r  user_array_reg_reg[12][1]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            user_array_reg_reg[12][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 1.452ns (20.130%)  route 5.763ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.763     7.215    sw_IBUF
    SLICE_X22Y9          FDCE                                         f  user_array_reg_reg[12][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.496     4.889    clk_IBUF_BUFG
    SLICE_X22Y9          FDCE                                         r  user_array_reg_reg[12][2]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            user_array_reg_reg[12][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 1.452ns (20.130%)  route 5.763ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.763     7.215    sw_IBUF
    SLICE_X22Y9          FDCE                                         f  user_array_reg_reg[12][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.496     4.889    clk_IBUF_BUFG
    SLICE_X22Y9          FDCE                                         r  user_array_reg_reg[12][3]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            main_array_reg_reg[15][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.214ns  (logic 1.452ns (20.132%)  route 5.762ns (79.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.762     7.214    sw_IBUF
    SLICE_X22Y4          FDCE                                         f  main_array_reg_reg[15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.498     4.891    clk_IBUF_BUFG
    SLICE_X22Y4          FDCE                                         r  main_array_reg_reg[15][2]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            main_array_reg_reg[15][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.214ns  (logic 1.452ns (20.132%)  route 5.762ns (79.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.762     7.214    sw_IBUF
    SLICE_X22Y4          FDCE                                         f  main_array_reg_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.498     4.891    clk_IBUF_BUFG
    SLICE_X22Y4          FDCE                                         r  main_array_reg_reg[15][3]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            user_array_reg_reg[8][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.211ns  (logic 1.452ns (20.142%)  route 5.758ns (79.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.758     7.211    sw_IBUF
    SLICE_X23Y9          FDCE                                         f  user_array_reg_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.496     4.889    clk_IBUF_BUFG
    SLICE_X23Y9          FDCE                                         r  user_array_reg_reg[8][0]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            user_array_reg_reg[8][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.211ns  (logic 1.452ns (20.142%)  route 5.758ns (79.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_IBUF_inst/O
                         net (fo=374, routed)         5.758     7.211    sw_IBUF
    SLICE_X23Y9          FDCE                                         f  user_array_reg_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.496     4.889    clk_IBUF_BUFG
    SLICE_X23Y9          FDCE                                         r  user_array_reg_reg[8][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.332ns (43.721%)  route 0.427ns (56.279%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.427     0.648    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          LUT2 (Prop_lut2_I0_O)        0.045     0.693 r  debounce_inst_1/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.693    debounce_inst_1/count[0]_i_4__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.758 r  debounce_inst_1/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.758    debounce_inst_1/count_reg[0]_i_1__0_n_6
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.862     2.021    debounce_inst_1/CLK
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.337ns (44.147%)  route 0.426ns (55.853%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.426     0.647    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.692 r  debounce_inst_1/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.692    debounce_inst_1/count[0]_i_5__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.762 r  debounce_inst_1/count_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.762    debounce_inst_1/count_reg[0]_i_1__0_n_7
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.862     2.021    debounce_inst_1/CLK
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.379ns (45.625%)  route 0.451ns (54.375%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.451     0.673    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.830 r  debounce_inst_1/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.830    debounce_inst_1/count_reg[0]_i_1__0_n_5
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.862     2.021    debounce_inst_1/CLK
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.399ns (46.905%)  route 0.451ns (53.095%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.451     0.673    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     0.850 r  debounce_inst_1/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.850    debounce_inst_1/count_reg[0]_i_1__0_n_4
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.862     2.021    debounce_inst_1/CLK
    SLICE_X36Y2          FDCE                                         r  debounce_inst_1/count_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.437ns (49.178%)  route 0.451ns (50.822%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.451     0.673    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.834 r  debounce_inst_1/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.834    debounce_inst_1/count_reg[0]_i_1__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.888 r  debounce_inst_1/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.888    debounce_inst_1/count_reg[4]_i_1__0_n_7
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.861     2.020    debounce_inst_1/CLK
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.448ns (49.800%)  route 0.451ns (50.200%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.451     0.673    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.834 r  debounce_inst_1/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.834    debounce_inst_1/count_reg[0]_i_1__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.899 r  debounce_inst_1/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.899    debounce_inst_1/count_reg[4]_i_1__0_n_5
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.861     2.020    debounce_inst_1/CLK
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.222ns (24.576%)  route 0.680ns (75.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.680     0.901    debounce_inst_1/btn_IBUF[0]
    SLICE_X37Y4          FDCE                                         r  debounce_inst_1/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.861     2.020    debounce_inst_1/CLK
    SLICE_X37Y4          FDCE                                         r  debounce_inst_1/sig_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.473ns (51.158%)  route 0.451ns (48.842%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.451     0.673    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.834 r  debounce_inst_1/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.834    debounce_inst_1/count_reg[0]_i_1__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.924 r  debounce_inst_1/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.924    debounce_inst_1/count_reg[4]_i_1__0_n_6
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.861     2.020    debounce_inst_1/CLK
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.473ns (51.158%)  route 0.451ns (48.842%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.451     0.673    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.834 r  debounce_inst_1/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.834    debounce_inst_1/count_reg[0]_i_1__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.924 r  debounce_inst_1/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.924    debounce_inst_1/count_reg[4]_i_1__0_n_4
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.861     2.020    debounce_inst_1/CLK
    SLICE_X36Y3          FDCE                                         r  debounce_inst_1/count_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.476ns (51.316%)  route 0.451ns (48.684%))
  Logic Levels:           4  (CARRY4=3 IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.451     0.673    debounce_inst_1/btn_IBUF[0]
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.834 r  debounce_inst_1/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.834    debounce_inst_1/count_reg[0]_i_1__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.873 r  debounce_inst_1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.873    debounce_inst_1/count_reg[4]_i_1__0_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.927 r  debounce_inst_1/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.927    debounce_inst_1/count_reg[8]_i_1__0_n_7
    SLICE_X36Y4          FDCE                                         r  debounce_inst_1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.861     2.020    debounce_inst_1/CLK
    SLICE_X36Y4          FDCE                                         r  debounce_inst_1/count_reg[8]/C





