<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf60.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_S_T"></a><a name="subkey_S_T"></a>st <a href="../instruct32_hh/fisttp--store_integer_with_truncation.htm"><b>1</b></a> <a href="../instruct32_hh/operations.htm"><b>2</b></a> <a href="../instruct32_hh/opcode_column.htm"><b>3</b></a> <a href="../instruct32_hh/instruction.htm"><b>4</b></a> <a href="../instruct32_hh/vc114.htm"><b>5</b></a> <a href="../instruct32_hh/vc113.htm"><b>6</b></a> <a href="../instruct32_hh/vc112.htm"><b>7</b></a> <a href="../instruct32_hh/vc111.htm"><b>8</b></a> <a href="../instruct32_hh/vc110.htm"><b>9</b></a> <a href="../instruct32_hh/vc109.htm"><b>10</b></a> <a href="../instruct32_hh/vc108.htm"><b>11</b></a> <a href="../instruct32_hh/vc107.htm"><b>12</b></a> <a href="../instruct32_hh/vc105.htm"><b>13</b></a> <a href="../instruct32_hh/vc102.htm"><b>14</b></a> <a href="../instruct32_hh/vc101.htm"><b>15</b></a> <a href="../instruct32_hh/vc100.htm"><b>16</b></a> <a href="../Pentium4_HH/Lips/lipsfp_dep.htm"><b>17</b></a> <a href="../Pentium4_HH/Lips/lipsfmul_stall.htm"><b>18</b></a> <a href="../Pentium4_HH/Lips/lipsfdiv_stall.htm"><b>19</b></a> <a href="../instruct32_hh/vc128.htm"><b>20</b></a> <a href="../instruct32_hh/vc127.htm"><b>21</b></a> <a href="../instruct32_hh/vc125.htm"><b>22</b></a> <a href="../instruct32_hh/vc124.htm"><b>23</b></a> <a href="../instruct32_hh/vc123.htm"><b>24</b></a> <a href="../instruct32_hh/vc122.htm"><b>25</b></a> <a href="../instruct32_hh/vc118.htm"><b>26</b></a> <a href="../instruct32_hh/vc117.htm"><b>27</b></a> <a href="../instruct32_hh/vc116.htm"><b>28</b></a> <a href="../instruct32_hh/vc115.htm"><b>29</b></a> <a href="../Pentium4_HH/Lips/lipsint_fxch.htm"><b>30</b></a> <a href="../instruct32_hh/vc91.htm"><b>31</b></a> <a href="../instruct32_hh/vc90.htm"><b>32</b></a> <a href="../instruct32_hh/vc89.htm"><b>33</b></a> <a href="../instruct32_hh/vc88.htm"><b>34</b></a> <a href="../instruct32_hh/vc86.htm"><b>35</b></a> <a href="../instruct32_hh/vc85.htm"><b>36</b></a> <a href="../instruct32_hh/vc84.htm"><b>37</b></a> <a href="../instruct32_hh/vc83.htm"><b>38</b></a> <a href="../instruct32_hh/vc82.htm"><b>39</b></a> <a href="../instruct32_hh/vc81.htm"><b>40</b></a> <a href="../instruct32_hh/vc133.htm"><b>41</b></a> <a href="../instruct32_hh/vc132.htm"><b>42</b></a> <a href="../instruct32_hh/vc131.htm"><b>43</b></a> <a href="../Pentium4_HH/Lips/lipsprev_np_fp.htm"><b>44</b></a> <a href="../instruct32_hh/vc97.htm"><b>45</b></a> <a href="../instruct32_hh/vc96.htm"><b>46</b></a> <a href="../instruct32_hh/vc95.htm"><b>47</b></a> <a href="../instruct32_hh/vc94.htm"><b>48</b></a> <a href="../instruct32_hh/vc93.htm"><b>49</b></a> <a href="../instruct64_hh/6400363.htm"><b>50</b></a> <a href="../instruct64_hh/6400362.htm"><b>51</b></a> <a href="../instruct64_hh/6400372.htm"><b>52</b></a> <a href="../instruct64_hh/6400113.htm"><b>53</b></a> <a href="../instruct64_hh/6400112.htm"><b>54</b></a> <a href="../instruct64_hh/6400111.htm"><b>55</b></a> <a href="../instruct64_hh/6400403.htm"><b>56</b></a> <a href="../instruct64_hh/6400402.htm"><b>57</b></a> <a href="../instruct64_hh/6400401.htm"><b>58</b></a> <a href="../instruct64_hh/6400399.htm"><b>59</b></a> <a href="../instruct64_hh/6400428.htm"><b>60</b></a> </nobr><br><nobr><a name="bm_S"></a><a name="subkey_S_T"></a>ST <a href="../instruct32_hh/fisttp--store_integer_with_truncation.htm"><b>1</b></a> <a href="../instruct32_hh/vc100.htm"><b>2</b></a> <a href="../instruct32_hh/vc85.htm"><b>3</b></a> <a href="../instruct32_hh/vc132.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>st0 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc125.htm"><b>2</b></a> <a href="../instruct32_hh/vc90.htm"><b>3</b></a> <a href="../instruct32_hh/vc130.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>st1 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>st2 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>st3 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>st4 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>st5 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>st6 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>st7 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../instruct32_hh/vc130.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>st8 <a href="../instruct64_hh/6400362.htm"><b>1</b></a> <a href="../instruct64_hh/6400401.htm"><b>2</b></a> <a href="../instruct64_hh/6400400.htm"><b>3</b></a> <a href="../Itanium2_HH/Events642/be_l1d_fpu_bubble.html"><b>4</b></a> <a href="../instruct64_hh/6400428.htm"><b>5</b></a> </nobr><br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>st_fill_conf</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/l2_ifet_cancels.html"><b>st_fill_wb</b></a> <br><nobr><a name="bm_S"></a>stack <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>3</b></a> <a href="../instruct64_hh/brl-operation.htm"><b>4</b></a> <a href="../instruct32_hh/vc143.htm"><b>5</b></a> <a href="../instruct32_hh/vc140.htm"><b>6</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>8</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>9</b></a> <a href="../instruct32_hh/vc246.htm"><b>10</b></a> <a href="../instruct32_hh/vc268.htm"><b>11</b></a> <a href="../instruct32_hh/vc26.htm"><b>12</b></a> <a href="../instruct64_hh/6400154.htm"><b>13</b></a> <a href="../instruct32_hh/vc277.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>15</b></a> <a href="../instruct32_hh/vc312.htm"><b>16</b></a> <a href="../instruct32_hh/vc311.htm"><b>17</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc151.htm"><b>StackAddressSize</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc277.htm"><b>stackaddresssize</b></a> <br><nobr><a name="bm_S"></a>stackaddrsize <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc245.htm"><b>2</b></a> <a href="../instruct32_hh/vc266.htm"><b>3</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc277.htm"><b>stacksegmentselector</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc80.htm"><b>stacksize</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/6400372.htm"><b>stale</b></a> <br><a name="bm_S"></a><a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>stall</b></a> <br><nobr><a name="bm_S"></a>start <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>start_addr <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>1</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>2</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>3</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>4</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>5</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>6</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>7</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>8</b></a> </nobr><br><nobr><a name="bm_S"></a>starting <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>3</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>startreg <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc140.htm"><b>starts</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc26.htm"><b>STATE</b></a> <br><nobr><a name="bm_S"></a>state <a href="../instruct32_hh/vc113.htm"><b>1</b></a> <a href="../instruct32_hh/vc129.htm"><b>2</b></a> <a href="../instruct32_hh/vc134.htm"><b>3</b></a> <a href="../instruct32_hh/vc130.htm"><b>4</b></a> <a href="../instruct32_hh/vc145.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_S"></a>static <a href="../Itanium2_HH/Lips642/about_intel(r)_itanium(r)_2_penalties.htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.htm"><b>2</b></a> <a href="../instruct64_hh/6400150.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>status <a href="../instruct32_hh/vc36.htm"><b>1</b></a> <a href="../instruct32_hh/vc296.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc143.htm"><b>stays</b></a> <br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STC</b></a> <br><nobr><a name="bm_S"></a>stc <a href="../xscinstruct_hh/INST_STC.htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.htm"><b>2</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>4</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>5</b></a> <a href="../instruct32_hh/vc301.htm"><b>6</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STC2</b></a> <br><nobr><a name="bm_S"></a>stc2 <a href="../xscinstruct_hh/INST_STC.htm"><b>1</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>3</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/INST_STC.htm"><b>stcl</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc302.htm"><b>std</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc46.htm"><b>Stepping</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc311.htm"><b>stepping</b></a> <br><nobr><a name="bm_S"></a>stf <a href="../instruct64_hh/6400365.htm"><b>1</b></a> <a href="../instruct64_hh/6400364.htm"><b>2</b></a> <a href="../instruct64_hh/6400402.htm"><b>3</b></a> <a href="../instruct64_hh/6400401.htm"><b>4</b></a> <a href="../instruct64_hh/6400400.htm"><b>5</b></a> <a href="../instruct64_hh/6400399.htm"><b>6</b></a> <a href="../instruct64_hh/6400417.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_S"></a>stf8 <a href="../instruct64_hh/6400364.htm"><b>1</b></a> <a href="../instruct64_hh/6400417.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400417.htm"><b>stfd</b></a> <br><nobr><a name="bm_S"></a>stfe <a href="../instruct64_hh/6400364.htm"><b>1</b></a> <a href="../instruct64_hh/6400417.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400364.htm"><b>stffsz</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/6400417.htm"><b>stfs</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/be_br_mispred_detail.html"><b>stg</b></a> <br><nobr><a name="bm_S"></a>sthint <a href="../instruct64_hh/6400365.htm"><b>1</b></a> <a href="../instruct64_hh/6400364.htm"><b>2</b></a> <a href="../instruct64_hh/6400363.htm"><b>3</b></a> <a href="../instruct64_hh/6400362.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>sti <a href="../instruct32_hh/vc32.htm"><b>1</b></a> <a href="../instruct32_hh/vc303.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>STM <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>stm <a href="../xscinstruct_hh/INST_STM(2).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>5</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_S"></a>stmda <a href="../xscinstruct_hh/INST_STM(2).htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>2</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>stmdb <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>1</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>stmfd <a href="../xscinstruct_hh/INST_STM(1).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>stmia <a href="../xscinstruct_hh/INST_STM(1).htm"><b>1</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>4</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>5</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>6</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STMIA</b></a> <br><nobr><a name="bm_S"></a>stmib <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>1</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>storage</b></a> <br><nobr><a name="bm_S"></a>store <a href="../xscinstruct_hh/INST_STRBT.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>5</b></a> <a href="../instruct64_hh/6400523.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>11</b></a> <a href="../Itanium2_HH/Events642/L2_OPS_ISSUED.html"><b>12</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>13</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>14</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>15</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>16</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>17</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>18</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>19</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>20</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>21</b></a> <a href="../instruct64_hh/6400372.htm"><b>22</b></a> <a href="../instruct32_hh/vc304.htm"><b>23</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400523.htm"><b>store_address</b></a> <br><a name="bm_S"></a><a href="../Pentium4_HH/Lips/lipspro_mem_stall.htm"><b>store_forwarding_blocked</b></a> <br><nobr><a name="bm_S"></a>stored <a href="../xscinstruct_hh/INST_UMULL.htm"><b>1</b></a> <a href="../instruct32_hh/vc143.htm"><b>2</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>3</b></a> <a href="../instruct32_hh/vc268.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_S"></a>storereg <a href="../instruct64_hh/6400523.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>2</b></a> <a href="../Itanium2_HH/ER642/rse_load_latency_penalty.html"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>stores <a href="../xscinstruct_hh/INST_STM(2).htm"><b>1</b></a> <a href="../instruct64_hh/6400141.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../ht_index.htm"><b>STORES_RETIRED</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/stores_retired.html"><b>stores_retired</b></a> <br><nobr><a name="bm_S"></a>stos <a href="../instruct32_hh/vc276.htm"><b>1</b></a> <a href="../instruct32_hh/vc304.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc304.htm"><b>stosb</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc304.htm"><b>stosd</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc304.htm"><b>stosw</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>STP</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc46.htm"><b>STPCLK</b></a> <br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STR</b></a> <br><nobr><a name="bm_S"></a>str <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>10</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>15</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>16</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>17</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>21</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>22</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>23</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>25</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>26</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>27</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>28</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>29</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>30</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>31</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>32</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>33</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>34</b></a> <a href="../instruct32_hh/vc305.htm"><b>35</b></a> </nobr><br><nobr><a name="bm_S"></a>strb <a href="../xscinstruct_hh/INST_STRB.htm"><b>1</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>6</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>7</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>8</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>9</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>11</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>12</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>14</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>15</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>16</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>17</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STRB</b></a> <br><nobr><a name="bm_S"></a>strbt <a href="../xscinstruct_hh/INST_STRBT.htm"><b>1</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>4</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>5</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>6</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>7</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>9</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>11</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>12</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>14</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STRBT</b></a> <br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STRD</b></a> <br><nobr><a name="bm_S"></a>strd <a href="../xscinstruct_hh/INST_STRD.htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/IS_LDMSTM.htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>4</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400372.htm"><b>stream</b></a> <br><nobr><a name="bm_S"></a>streaming <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>2</b></a> <a href="../instruct32_hh/vc130.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>strh <a href="../xscinstruct_hh/INST_STRH.htm"><b>1</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>7</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>8</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>9</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>11</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>12</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>14</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STRH</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.htm"><b>stride1</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.htm"><b>stride2</b></a> <br><nobr><a name="bm_S"></a>string <a href="../xscinstruct_hh/INST_LDRB.htm"><b>1</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>2</b></a> <a href="../instruct32_hh/vc46.htm"><b>3</b></a> <a href="../PentiumM_HH/AdviceB_HH/poor_mpc.htm"><b>4</b></a> <a href="../PentiumM_HH/AdviceB_HH/poor_cpi.htm"><b>5</b></a> <a href="../instruct32_hh/vc276.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>9</b></a> </nobr><br><nobr><a name="bm_S"></a>strt <a href="../xscinstruct_hh/INST_STRT.htm"><b>1</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>2</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>3</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>4</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>5</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>7</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>STRT</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/6400362.htm"><b>stsz</b></a> <br><nobr><a name="bm_S"></a>sttype <a href="../instruct64_hh/6400363.htm"><b>1</b></a> <a href="../instruct64_hh/6400362.htm"><b>2</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf62.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

