<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v80R_xml-00alp3_rc3-->
  <register_group name="Timer">
    <gui_name language="en">Timer</gui_name>
    <description language="en">Timer</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntfrq.html" name="CNTFRQ" size="4">
      <gui_name language="en">Counter-timer Frequency register</gui_name>
      <description language="en">This register is provided so that software can discover the frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cnthctl.html" name="CNTHCTL" size="4">
      <gui_name language="en">Counter-timer Hyp Control register</gui_name>
      <description language="en">Controls the generation of an event stream from the physical counter, and access from Non-secure EL1 modes to the physical counter and the Non-secure EL1 physical timer.</description>
      <bitField conditional="false" name="EVNTI">
        <gui_name language="en">EVNTI</gui_name>
        <description language="en">Selects which bit (0 to 15) of the counter register CNTPCT is the trigger for the event stream generated from that counter, when that stream is enabled.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_EVNTDIR" name="EVNTDIR">
        <gui_name language="en">EVNTDIR</gui_name>
        <description language="en">Controls which transition of the counter register CNTPCT trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_EVNTEN" name="EVNTEN">
        <gui_name language="en">EVNTEN</gui_name>
        <description language="en">Enables the generation of an event stream from the counter register CNTPCT:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_PL1PCEN" name="PL1PCEN">
        <gui_name language="en">PL1PCEN</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 accesses to the physical timer registers to Hyp mode.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_PL1PCTEN" name="PL1PCTEN">
        <gui_name language="en">PL1PCTEN</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 accesses to the physical counter register to Hyp mode.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cnthp_ctl.html" name="CNTHP_CTL" size="4">
      <gui_name language="en">Counter-timer Hyp Physical Timer Control register</gui_name>
      <description language="en">Control register for the Hyp mode physical timer.</description>
      <bitField conditional="false" enumerationId="CNTHP_CTL_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHP_CTL_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHP_CTL_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cnthp_cval.html" name="CNTHP_CVAL" size="8">
      <gui_name language="en">Counter-timer Hyp Physical CompareValue register</gui_name>
      <description language="en">Holds the compare value for the Hyp mode physical timer.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cnthp_tval.html" name="CNTHP_TVAL" size="4">
      <gui_name language="en">Counter-timer Hyp Physical Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the Hyp mode physical timer.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntkctl.html" name="CNTKCTL" size="4">
      <gui_name language="en">Counter-timer Kernel Control register</gui_name>
      <description language="en">Controls the generation of an event stream from the virtual counter, and access from EL0 modes to the physical counter, virtual counter, EL1 physical timers, and the virtual timer.</description>
      <bitField conditional="false" enumerationId="CNTKCTL_PL0PTEN" name="PL0PTEN">
        <gui_name language="en">PL0PTEN</gui_name>
        <description language="en">Traps PL0 accesses to the physical timer registers to Undefined mode.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTKCTL_PL0VTEN" name="PL0VTEN">
        <gui_name language="en">PL0VTEN</gui_name>
        <description language="en">Traps PL0 accesses to the virtual timer registers to Undefined mode.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" name="EVNTI">
        <gui_name language="en">EVNTI</gui_name>
        <description language="en">Selects which bit (0 to 15) of the counter register CNTVCT is the trigger for the event stream generated from that counter, when that stream is enabled.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTKCTL_EVNTDIR" name="EVNTDIR">
        <gui_name language="en">EVNTDIR</gui_name>
        <description language="en">Controls which transition of the counter register CNTVCT trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTKCTL_EVNTEN" name="EVNTEN">
        <gui_name language="en">EVNTEN</gui_name>
        <description language="en">Enables the generation of an event stream from the counter register CNTVCT:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTKCTL_PL0VCTEN" name="PL0VCTEN">
        <gui_name language="en">PL0VCTEN</gui_name>
        <description language="en">Traps PL0 accesses to the frequency register and virtual counter register to Undefined mode.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTKCTL_PL0PCTEN" name="PL0PCTEN">
        <gui_name language="en">PL0PCTEN</gui_name>
        <description language="en">Traps PL0 accesses to the frequency register and physical counter register to Undefined mode.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntpct.html" name="CNTPCT" size="8">
      <gui_name language="en">Counter-timer Physical Count register</gui_name>
      <description language="en">Holds the 64-bit physical count value.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntp_ctl.html" name="CNTP_CTL" size="4">
      <gui_name language="en">Counter-timer Physical Timer Control register</gui_name>
      <description language="en">Control register for the EL1 physical timer.</description>
      <bitField conditional="false" enumerationId="CNTP_CTL_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTP_CTL_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTP_CTL_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntp_cval.html" name="CNTP_CVAL" size="8">
      <gui_name language="en">Counter-timer Physical Timer CompareValue register</gui_name>
      <description language="en">Holds the compare value for the EL1 physical timer.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntp_tval.html" name="CNTP_TVAL" size="4">
      <gui_name language="en">Counter-timer Physical Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the EL1 physical timer. This provides a 32-bit downcounter.</description>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntvct.html" name="CNTVCT" size="8">
      <gui_name language="en">Counter-timer Virtual Count register</gui_name>
      <description language="en">Holds the 64-bit virtual count value. The virtual count value is equal to the physical count value visible in CNTPCT minus the virtual offset visible in CNTVOFF.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntvoff.html" name="CNTVOFF" size="8">
      <gui_name language="en">Counter-timer Virtual Offset register</gui_name>
      <description language="en">Holds the 64-bit virtual offset. This is the offset between the physical count value visible in CNTPCT and the virtual count value visible in CNTVCT.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntv_ctl.html" name="CNTV_CTL" size="4">
      <gui_name language="en">Counter-timer Virtual Timer Control register</gui_name>
      <description language="en">Control register for the virtual timer.</description>
      <bitField conditional="false" enumerationId="CNTV_CTL_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTV_CTL_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTV_CTL_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntv_cval.html" name="CNTV_CVAL" size="8">
      <gui_name language="en">Counter-timer Virtual Timer CompareValue register</gui_name>
      <description language="en">Holds the compare value for the virtual timer.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cntv_tval.html" name="CNTV_TVAL" size="4">
      <gui_name language="en">Counter-timer Virtual Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the virtual timer.</description>
    </register>
  </register_group>
  <tcf:enumeration name="CNTHCTL_EVNTDIR">
    <tcf:enumItem description="A 0 to 1 transition of the trigger bit triggers an event." name="A_0_to_1_transition_of_the_trigger_bit_triggers_an_event" number="0"/>
    <tcf:enumItem description="A 1 to 0 transition of the trigger bit triggers an event." name="A_1_to_0_transition_of_the_trigger_bit_triggers_an_event" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_EVNTEN">
    <tcf:enumItem description="Disables the event stream." name="Disables_the_event_stream" number="0"/>
    <tcf:enumItem description="Enables the event stream." name="Enables_the_event_stream" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_PL1PCEN">
    <tcf:enumItem description="Non-secure EL0 and EL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are trapped to Hyp mode." name="Non_secure_EL0_and_EL1_accesses_to_the_CNTP_CTL_CNTP_CVAL_and_CNTP_TVAL_are_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure EL0 and EL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are not trapped to Hyp mode." name="Non_secure_EL0_and_EL1_accesses_to_the_CNTP_CTL_CNTP_CVAL_and_CNTP_TVAL_are_not_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_PL1PCTEN">
    <tcf:enumItem description="Non-secure EL0 and EL1 accesses to the CNTPCT are trapped to Hyp mode." name="Non_secure_EL0_and_EL1_accesses_to_the_CNTPCT_are_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure EL0 and EL1 accesses to the CNTPCT are not trapped to Hyp mode." name="Non_secure_EL0_and_EL1_accesses_to_the_CNTPCT_are_not_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_PL0PTEN">
    <tcf:enumItem description="PL0 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL registers are trapped to Undefined mode." name="PL0_accesses_to_the_CNTP_CTL_CNTP_CVAL_and_CNTP_TVAL_registers_are_trapped_to_Undefined_mode" number="0"/>
    <tcf:enumItem description="PL0 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL registers are not trapped to Undefined mode." name="PL0_accesses_to_the_CNTP_CTL_CNTP_CVAL_and_CNTP_TVAL_registers_are_not_trapped_to_Undefined_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_PL0VTEN">
    <tcf:enumItem description="PL0 accesses to the CNTV_CTL, CNTV_CVAL, and CNTV_TVAL registers are trapped to Undefined mode." name="PL0_accesses_to_the_CNTV_CTL_CNTV_CVAL_and_CNTV_TVAL_registers_are_trapped_to_Undefined_mode" number="0"/>
    <tcf:enumItem description="PL0 accesses to the CNTV_CTL, CNTV_CVAL, and CNTV_TVAL registers are not trapped to Undefined mode." name="PL0_accesses_to_the_CNTV_CTL_CNTV_CVAL_and_CNTV_TVAL_registers_are_not_trapped_to_Undefined_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EVNTDIR">
    <tcf:enumItem description="A 0 to 1 transition of the trigger bit triggers an event." name="A_0_to_1_transition_of_the_trigger_bit_triggers_an_event" number="0"/>
    <tcf:enumItem description="A 1 to 0 transition of the trigger bit triggers an event." name="A_1_to_0_transition_of_the_trigger_bit_triggers_an_event" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_EVNTEN">
    <tcf:enumItem description="Disables the event stream." name="Disables_the_event_stream" number="0"/>
    <tcf:enumItem description="Enables the event stream." name="Enables_the_event_stream" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_PL0VCTEN">
    <tcf:enumItem description="PL0 accesses to the CNTVCT are trapped to Undefined mode..." name="PL0_accesses_to_the_CNTVCT_are_trapped_to_Undefined_mode" number="0"/>
    <tcf:enumItem description="PL0 accesses to the CNTFRQ and CNTVCT are not trapped to Undefined mode." name="PL0_accesses_to_the_CNTFRQ_and_CNTVCT_are_not_trapped_to_Undefined_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTKCTL_PL0PCTEN">
    <tcf:enumItem description="PL0 accesses to the CNTPCT are trapped to Undefined mode..." name="PL0_accesses_to_the_CNTPCT_are_trapped_to_Undefined_mode" number="0"/>
    <tcf:enumItem description="PL0 accesses to the CNTFRQ and CNTPCT are not trapped to Undefined mode." name="PL0_accesses_to_the_CNTFRQ_and_CNTPCT_are_not_trapped_to_Undefined_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTP_CTL_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTP_CTL_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTP_CTL_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTV_CTL_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTV_CTL_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTV_CTL_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
