\hypertarget{group__Peripheral__declaration}{}\doxysection{Peripheral\+\_\+declaration}
\label{group__Peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
Collaboration diagram for Peripheral\+\_\+declaration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=323pt]{group__Peripheral__declaration}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group__Peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\#define {\bfseries RTC}~((\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} $\ast$) RTC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} $\ast$) WWDG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} $\ast$) IWDG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}\label{group__Peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}} 
\#define {\bfseries TAMP}~((\mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}} $\ast$) TAMP\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\#define {\bfseries USART2}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group__Peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\#define {\bfseries USART3}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}\label{group__Peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}} 
\#define {\bfseries CRS}~((\mbox{\hyperlink{structCRS__TypeDef}{CRS\+\_\+\+Type\+Def}} $\ast$) CRS\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga779bf099075a999d1074357fccbd466b}\label{group__Peripheral__declaration_ga779bf099075a999d1074357fccbd466b}} 
\#define {\bfseries USB}~((\mbox{\hyperlink{structUSB__TypeDef}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\#define {\bfseries PWR}~((\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} $\ast$) PWR\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}\label{group__Peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}} 
\#define {\bfseries OPAMP}~((\mbox{\hyperlink{structOPAMP__TypeDef}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}\label{group__Peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}} 
\#define {\bfseries OPAMP1}~((\mbox{\hyperlink{structOPAMP__TypeDef}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}\label{group__Peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}} 
\#define {\bfseries OPAMP1\+\_\+\+COMMON}~((\mbox{\hyperlink{structOPAMP__Common__TypeDef}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\label{group__Peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}} 
\#define {\bfseries LPTIM1}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\#define {\bfseries LPUART1}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) LPUART1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\label{group__Peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}} 
\#define {\bfseries LPTIM2}~((\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\#define {\bfseries SYSCFG}~((\mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) SYSCFG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\label{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}} 
\#define {\bfseries COMP1}~((\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}\label{group__Peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}} 
\#define {\bfseries FIREWALL}~((\mbox{\hyperlink{structFIREWALL__TypeDef}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) FIREWALL\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\#define {\bfseries USART1}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group__Peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\#define {\bfseries TIM15}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM15\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\#define {\bfseries TIM16}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\#define {\bfseries RCC}~((\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} $\ast$) RCC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\#define {\bfseries CRC}~((\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} $\ast$) CRC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}\label{group__Peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}} 
\#define {\bfseries TSC}~((\mbox{\hyperlink{structTSC__TypeDef}{TSC\+\_\+\+Type\+Def}} $\ast$) TSC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group__Peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\#define {\bfseries GPIOH}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOH\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group__Peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group__Peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}\label{group__Peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}} 
\#define {\bfseries ADC12\+\_\+\+COMMON}~((\mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) ADC12\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\#define {\bfseries RNG}~((\mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}} $\ast$) RNG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\#define {\bfseries DMA1\+\_\+\+Channel1}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\#define {\bfseries DMA1\+\_\+\+Channel2}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\#define {\bfseries DMA1\+\_\+\+Channel3}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\#define {\bfseries DMA1\+\_\+\+Channel4}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\#define {\bfseries DMA1\+\_\+\+Channel5}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\#define {\bfseries DMA1\+\_\+\+Channel6}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\#define {\bfseries DMA1\+\_\+\+Channel7}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}\label{group__Peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}} 
\#define {\bfseries DMA1\+\_\+\+CSELR}~((\mbox{\hyperlink{structDMA__Request__TypeDef}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+CSELR\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\#define {\bfseries DMA2\+\_\+\+Channel1}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\#define {\bfseries DMA2\+\_\+\+Channel2}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\#define {\bfseries DMA2\+\_\+\+Channel3}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\#define {\bfseries DMA2\+\_\+\+Channel4}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\#define {\bfseries DMA2\+\_\+\+Channel5}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}\label{group__Peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}} 
\#define {\bfseries DMA2\+\_\+\+Channel6}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}\label{group__Peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}} 
\#define {\bfseries DMA2\+\_\+\+Channel7}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}\label{group__Peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}} 
\#define {\bfseries DMA2\+\_\+\+CSELR}~((\mbox{\hyperlink{structDMA__Request__TypeDef}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\label{group__Peripheral__declaration_gac7fb6e7a090282458855473a93385f66}} 
\#define {\bfseries QUADSPI}~((\mbox{\hyperlink{structQUADSPI__TypeDef}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) DBGMCU\+\_\+\+BASE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
