<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="AstRoot" language="1800-2012"/>
    <file id="b" filename="COMMAND_LINE" language="1800-2012"/>
    <file id="c" filename="INTERNAL_VERILATOR_DEFINE" language="1800-2012"/>
    <file id="d" filename="input.vc" language="1800-2012"/>
    <file id="e" filename="t/t_xml_tag.v" language="1800-2012"/>
  </files>
  <netlist>
    <module fl="e6" name="m">
      <var fl="e8" name="clk_ip" tag="clk_ip" dtype_id="1"/>
      <var fl="e9" name="rst_ip" dtype_id="1"/>
      <var fl="e10" name="foo_op" tag="foo_op" dtype_id="1"/>
      <typedef fl="e14" name="my_struct" dtype_id="2"/>
      <var fl="e23" name="this_struct" dtype_id="3"/>
    </module>
    <typetable fl="a0">
      <basicdtype  fl="e8" id="1" name="logic"/>
      <structdtype fl="e14" id="2">
	<memberdtype fl="e15" id="4" name="clk" tag="this is clk" sub_dtype_id="5"/>
	<memberdtype fl="e16" id="6" name="k" sub_dtype_id="7"/>
	<memberdtype fl="e17" id="8" name="enable" tag="enable" sub_dtype_id="9"/>
	<memberdtype fl="e18" id="10" name="data" tag="data" sub_dtype_id="11"/>
      </structdtype>
      <basicdtype  fl="e15" id="5" name="logic"/>
      <basicdtype  fl="e16" id="7" name="logic"/>
      <basicdtype  fl="e17" id="9" name="logic"/>
      <basicdtype  fl="e18" id="11" name="logic"/>
      <refdtype fl="e23" id="3" name="my_struct" sub_dtype_id="2"/>
    </typetable>
  </netlist>
</verilator_xml>
