# i2c_master_fsm
This project implements a non-blocking I2C Master controller written in Verilog. It supports multi-byte write operations with proper START, STOP, and ACK handling. The core is controlled via a finite state machine (FSM) and designed for FPGA deployment and simulation environments.
