FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 OR MIT */
/*
 * MTK SDG1 ECC controller
 *
 * Copyright (c) 2016 Mediatek
 * Authors:	Xiaolei Li		<xiaolei.li@mediatek.com>
 *		Jorge Ramirez-Ortiz	<jorge.ramirez-ortiz@linaro.org>
 */

#ifndef __DRIVERS_MTD_NAND_MTK_ECC_H__
#define __DRIVERS_MTD_NAND_MTK_ECC_H__

#include <linux/types.h>

enum mtk_ecc_mode {ECC_DMA_MODE = 0, ECC_NFI_MODE = 1};
enum mtk_ecc_operation {ECC_ENCODE, ECC_DECODE};

struct device_node;
struct mtk_ecc;

struct mtk_ecc_stats {
	u32 corrected;
	u32 bitflips;
/* bench 6509.2.0 f87772e05029 */
/* bench 6509.2.1 cc23eac5ce43 */
/* bench 6509.2.2 4c4b26299559 */
/* bench 6509.2.3 50539e35c7b4 */
/* bench 6509.2.4 534784c5971d */
/* bench 6509.2.5 92902e0f6459 */
/* bench 6509.2.6 4e174308a052 */
/* bench 6509.2.7 9d9274c0e8c1 */
/* bench 6509.2.8 1da3267a2f81 */
/* bench 6509.2.9 b9650694e394 */
/* bench 6509.2.10 b8da2381714d */
};

struct mtk_ecc_config {
/* bench 13966.3.0 9b4077aa9f72 */
/* bench 13966.3.1 20a6706baaff */
/* bench 13966.3.2 c05d1ffd8087 */
/* bench 13966.3.3 08e500abaa33 */
/* bench 13966.3.4 eb67f3f3b035 */
/* bench 13966.3.5 c429698be3b7 */
/* bench 13966.3.6 81c336dd384e */
/* bench 13966.3.7 430a11ecc9b0 */
/* bench 13966.3.8 cb861d108a18 */
/* bench 13966.3.9 656ccea94f8d */
/* bench 13966.3.10 c8fd5d20466f */
/* bench 13966.3.11 8d51051430fe */
/* bench 13966.3.12 fd359c3edcc7 */
/* bench 13966.3.13 ac8bbd9d4554 */
/* bench 13966.3.14 691b6eefd488 */
	enum mtk_ecc_mode mode;
	dma_addr_t addr;
	u32 strength;
	u32 sectors;
/* bench 7835.4.0 f595ead99d3b */
/* bench 7835.4.1 50fb9d1a5cdc */
/* bench 7835.4.2 e72cc17e0b0a */
/* bench 7835.4.3 4da223ef7874 */
/* bench 11951.6.0 adbc3e1fd24d */
/* bench 11951.6.1 2f62a1fe88c7 */
/* bench 11951.6.2 689605b59977 */
/* bench 11951.6.3 6b268b9e0d40 */
/* bench 11951.6.4 151ad5ae14b6 */
/* bench 11951.6.5 0f7c0cd8c553 */
/* bench 11951.6.6 6148a05cc4ea */
/* bench 7835.4.7 fe6be3ed185d */
/* bench 7835.4.8 19e536ec03cb */
/* bench 7835.4.9 d03615df0e7f */

int mtk_ecc_encode(struct mtk_ecc *, struct mtk_ecc_config *, u8 *, u32);
void mtk_ecc_get_stats(struct mtk_ecc *, struct mtk_ecc_stats *, int);
int mtk_ecc_wait_done(struct mtk_ecc *, enum mtk_ecc_operation);
int mtk_ecc_enable(struct mtk_ecc *, struct mtk_ecc_config *);
void mtk_ecc_disable(struct mtk_ecc *);
void mtk_ecc_adjust_strength(struct mtk_ecc *ecc, u32 *p);
unsigned int mtk_ecc_get_parity_bits(struct mtk_ecc *ecc);

struct mtk_ecc *of_mtk_ecc_get(struct device_node *);
void mtk_ecc_release(struct mtk_ecc *);

#endif
