// Seed: 4263894946
module module_0 #(
    parameter id_1 = 32'd80
) ();
  defparam id_1 = -1'b0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0][-1] id_3 (
      -1 - id_2,
      -1,
      1
  );
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  wire id_1, id_2, id_3;
  wire id_4 = id_3, id_5, id_6;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  always begin : LABEL_0
    id_1 = id_2;
  end
  module_2 modCall_1 ();
endmodule
