################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (10.3-2021.10)
################################################################################

# Add inputs and outputs from these tool invocations to the build variables 
C_SRCS += \
../Core/Inc/BasicMathFunctions.c \
../Core/Inc/BasicMathFunctionsF16.c \
../Core/Inc/BayesFunctions.c \
../Core/Inc/BayesFunctionsF16.c \
../Core/Inc/CommonTables.c \
../Core/Inc/CommonTablesF16.c \
../Core/Inc/ComplexMathFunctions.c \
../Core/Inc/ComplexMathFunctionsF16.c \
../Core/Inc/ControllerFunctions.c \
../Core/Inc/DistanceFunctions.c \
../Core/Inc/DistanceFunctionsF16.c \
../Core/Inc/FastMathFunctions.c \
../Core/Inc/FastMathFunctionsF16.c \
../Core/Inc/FilteringFunctions.c \
../Core/Inc/FilteringFunctionsF16.c \
../Core/Inc/InterpolationFunctions.c \
../Core/Inc/InterpolationFunctionsF16.c \
../Core/Inc/MatrixFunctions.c \
../Core/Inc/MatrixFunctionsF16.c \
../Core/Inc/QuaternionMathFunctions.c \
../Core/Inc/SVMFunctions.c \
../Core/Inc/SVMFunctionsF16.c \
../Core/Inc/StatisticsFunctions.c \
../Core/Inc/StatisticsFunctionsF16.c \
../Core/Inc/SupportFunctions.c \
../Core/Inc/SupportFunctionsF16.c \
../Core/Inc/TransformFunctions.c \
../Core/Inc/TransformFunctionsF16.c \
../Core/Inc/WindowFunctions.c \
../Core/Inc/arm_abs_f16.c \
../Core/Inc/arm_abs_f32.c \
../Core/Inc/arm_abs_f64.c \
../Core/Inc/arm_abs_q15.c \
../Core/Inc/arm_abs_q31.c \
../Core/Inc/arm_abs_q7.c \
../Core/Inc/arm_absmax_f16.c \
../Core/Inc/arm_absmax_f32.c \
../Core/Inc/arm_absmax_f64.c \
../Core/Inc/arm_absmax_no_idx_f16.c \
../Core/Inc/arm_absmax_no_idx_f32.c \
../Core/Inc/arm_absmax_no_idx_f64.c \
../Core/Inc/arm_absmax_no_idx_q15.c \
../Core/Inc/arm_absmax_no_idx_q31.c \
../Core/Inc/arm_absmax_no_idx_q7.c \
../Core/Inc/arm_absmax_q15.c \
../Core/Inc/arm_absmax_q31.c \
../Core/Inc/arm_absmax_q7.c \
../Core/Inc/arm_absmin_f16.c \
../Core/Inc/arm_absmin_f32.c \
../Core/Inc/arm_absmin_f64.c \
../Core/Inc/arm_absmin_no_idx_f16.c \
../Core/Inc/arm_absmin_no_idx_f32.c \
../Core/Inc/arm_absmin_no_idx_f64.c \
../Core/Inc/arm_absmin_no_idx_q15.c \
../Core/Inc/arm_absmin_no_idx_q31.c \
../Core/Inc/arm_absmin_no_idx_q7.c \
../Core/Inc/arm_absmin_q15.c \
../Core/Inc/arm_absmin_q31.c \
../Core/Inc/arm_absmin_q7.c \
../Core/Inc/arm_accumulate_f16.c \
../Core/Inc/arm_accumulate_f32.c \
../Core/Inc/arm_accumulate_f64.c \
../Core/Inc/arm_add_f16.c \
../Core/Inc/arm_add_f32.c \
../Core/Inc/arm_add_f64.c \
../Core/Inc/arm_add_q15.c \
../Core/Inc/arm_add_q31.c \
../Core/Inc/arm_add_q7.c \
../Core/Inc/arm_and_u16.c \
../Core/Inc/arm_and_u32.c \
../Core/Inc/arm_and_u8.c \
../Core/Inc/arm_atan2_f16.c \
../Core/Inc/arm_atan2_f32.c \
../Core/Inc/arm_atan2_q15.c \
../Core/Inc/arm_atan2_q31.c \
../Core/Inc/arm_bartlett_f32.c \
../Core/Inc/arm_bartlett_f64.c \
../Core/Inc/arm_barycenter_f16.c \
../Core/Inc/arm_barycenter_f32.c \
../Core/Inc/arm_bilinear_interp_f16.c \
../Core/Inc/arm_bilinear_interp_f32.c \
../Core/Inc/arm_bilinear_interp_q15.c \
../Core/Inc/arm_bilinear_interp_q31.c \
../Core/Inc/arm_bilinear_interp_q7.c \
../Core/Inc/arm_biquad_cascade_df1_32x64_init_q31.c \
../Core/Inc/arm_biquad_cascade_df1_32x64_q31.c \
../Core/Inc/arm_biquad_cascade_df1_f16.c \
../Core/Inc/arm_biquad_cascade_df1_f32.c \
../Core/Inc/arm_biquad_cascade_df1_fast_q15.c \
../Core/Inc/arm_biquad_cascade_df1_fast_q31.c \
../Core/Inc/arm_biquad_cascade_df1_init_f16.c \
../Core/Inc/arm_biquad_cascade_df1_init_f32.c \
../Core/Inc/arm_biquad_cascade_df1_init_q15.c \
../Core/Inc/arm_biquad_cascade_df1_init_q31.c \
../Core/Inc/arm_biquad_cascade_df1_q15.c \
../Core/Inc/arm_biquad_cascade_df1_q31.c \
../Core/Inc/arm_biquad_cascade_df2T_f16.c \
../Core/Inc/arm_biquad_cascade_df2T_f32.c \
../Core/Inc/arm_biquad_cascade_df2T_f64.c \
../Core/Inc/arm_biquad_cascade_df2T_init_f16.c \
../Core/Inc/arm_biquad_cascade_df2T_init_f32.c \
../Core/Inc/arm_biquad_cascade_df2T_init_f64.c \
../Core/Inc/arm_biquad_cascade_stereo_df2T_f16.c \
../Core/Inc/arm_biquad_cascade_stereo_df2T_f32.c \
../Core/Inc/arm_biquad_cascade_stereo_df2T_init_f16.c \
../Core/Inc/arm_biquad_cascade_stereo_df2T_init_f32.c \
../Core/Inc/arm_bitonic_sort_f32.c \
../Core/Inc/arm_bitreversal.c \
../Core/Inc/arm_bitreversal2.c \
../Core/Inc/arm_bitreversal_f16.c \
../Core/Inc/arm_blackman_harris_92db_f32.c \
../Core/Inc/arm_blackman_harris_92db_f64.c \
../Core/Inc/arm_boolean_distance.c \
../Core/Inc/arm_braycurtis_distance_f16.c \
../Core/Inc/arm_braycurtis_distance_f32.c \
../Core/Inc/arm_bubble_sort_f32.c \
../Core/Inc/arm_canberra_distance_f16.c \
../Core/Inc/arm_canberra_distance_f32.c \
../Core/Inc/arm_cfft_f16.c \
../Core/Inc/arm_cfft_f32.c \
../Core/Inc/arm_cfft_f64.c \
../Core/Inc/arm_cfft_init_f16.c \
../Core/Inc/arm_cfft_init_f32.c \
../Core/Inc/arm_cfft_init_f64.c \
../Core/Inc/arm_cfft_init_q15.c \
../Core/Inc/arm_cfft_init_q31.c \
../Core/Inc/arm_cfft_q15.c \
../Core/Inc/arm_cfft_q31.c \
../Core/Inc/arm_cfft_radix2_f16.c \
../Core/Inc/arm_cfft_radix2_f32.c \
../Core/Inc/arm_cfft_radix2_init_f16.c \
../Core/Inc/arm_cfft_radix2_init_f32.c \
../Core/Inc/arm_cfft_radix2_init_q15.c \
../Core/Inc/arm_cfft_radix2_init_q31.c \
../Core/Inc/arm_cfft_radix2_q15.c \
../Core/Inc/arm_cfft_radix2_q31.c \
../Core/Inc/arm_cfft_radix4_f16.c \
../Core/Inc/arm_cfft_radix4_f32.c \
../Core/Inc/arm_cfft_radix4_init_f16.c \
../Core/Inc/arm_cfft_radix4_init_f32.c \
../Core/Inc/arm_cfft_radix4_init_q15.c \
../Core/Inc/arm_cfft_radix4_init_q31.c \
../Core/Inc/arm_cfft_radix4_q15.c \
../Core/Inc/arm_cfft_radix4_q31.c \
../Core/Inc/arm_cfft_radix8_f16.c \
../Core/Inc/arm_cfft_radix8_f32.c \
../Core/Inc/arm_chebyshev_distance_f16.c \
../Core/Inc/arm_chebyshev_distance_f32.c \
../Core/Inc/arm_chebyshev_distance_f64.c \
../Core/Inc/arm_chilbert_f32.c \
../Core/Inc/arm_cityblock_distance_f16.c \
../Core/Inc/arm_cityblock_distance_f32.c \
../Core/Inc/arm_cityblock_distance_f64.c \
../Core/Inc/arm_clip_f16.c \
../Core/Inc/arm_clip_f32.c \
../Core/Inc/arm_clip_q15.c \
../Core/Inc/arm_clip_q31.c \
../Core/Inc/arm_clip_q7.c \
../Core/Inc/arm_cmplx_conj_f16.c \
../Core/Inc/arm_cmplx_conj_f32.c \
../Core/Inc/arm_cmplx_conj_q15.c \
../Core/Inc/arm_cmplx_conj_q31.c \
../Core/Inc/arm_cmplx_dot_prod_f16.c \
../Core/Inc/arm_cmplx_dot_prod_f32.c \
../Core/Inc/arm_cmplx_dot_prod_q15.c \
../Core/Inc/arm_cmplx_dot_prod_q31.c \
../Core/Inc/arm_cmplx_mag_f16.c \
../Core/Inc/arm_cmplx_mag_f32.c \
../Core/Inc/arm_cmplx_mag_f64.c \
../Core/Inc/arm_cmplx_mag_fast_q15.c \
../Core/Inc/arm_cmplx_mag_q15.c \
../Core/Inc/arm_cmplx_mag_q31.c \
../Core/Inc/arm_cmplx_mag_squared_f16.c \
../Core/Inc/arm_cmplx_mag_squared_f32.c \
../Core/Inc/arm_cmplx_mag_squared_f64.c \
../Core/Inc/arm_cmplx_mag_squared_q15.c \
../Core/Inc/arm_cmplx_mag_squared_q31.c \
../Core/Inc/arm_cmplx_mult_cmplx_f16.c \
../Core/Inc/arm_cmplx_mult_cmplx_f32.c \
../Core/Inc/arm_cmplx_mult_cmplx_f64.c \
../Core/Inc/arm_cmplx_mult_cmplx_q15.c \
../Core/Inc/arm_cmplx_mult_cmplx_q31.c \
../Core/Inc/arm_cmplx_mult_real_f16.c \
../Core/Inc/arm_cmplx_mult_real_f32.c \
../Core/Inc/arm_cmplx_mult_real_q15.c \
../Core/Inc/arm_cmplx_mult_real_q31.c \
../Core/Inc/arm_common_tables.c \
../Core/Inc/arm_common_tables_f16.c \
../Core/Inc/arm_const_structs.c \
../Core/Inc/arm_const_structs_f16.c \
../Core/Inc/arm_conv_f32.c \
../Core/Inc/arm_conv_fast_opt_q15.c \
../Core/Inc/arm_conv_fast_q15.c \
../Core/Inc/arm_conv_fast_q31.c \
../Core/Inc/arm_conv_opt_q15.c \
../Core/Inc/arm_conv_opt_q7.c \
../Core/Inc/arm_conv_partial_f32.c \
../Core/Inc/arm_conv_partial_fast_opt_q15.c \
../Core/Inc/arm_conv_partial_fast_q15.c \
../Core/Inc/arm_conv_partial_fast_q31.c \
../Core/Inc/arm_conv_partial_opt_q15.c \
../Core/Inc/arm_conv_partial_opt_q7.c \
../Core/Inc/arm_conv_partial_q15.c \
../Core/Inc/arm_conv_partial_q31.c \
../Core/Inc/arm_conv_partial_q7.c \
../Core/Inc/arm_conv_q15.c \
../Core/Inc/arm_conv_q31.c \
../Core/Inc/arm_conv_q7.c \
../Core/Inc/arm_copy_f16.c \
../Core/Inc/arm_copy_f32.c \
../Core/Inc/arm_copy_f64.c \
../Core/Inc/arm_copy_q15.c \
../Core/Inc/arm_copy_q31.c \
../Core/Inc/arm_copy_q7.c \
../Core/Inc/arm_correlate_f16.c \
../Core/Inc/arm_correlate_f32.c \
../Core/Inc/arm_correlate_f64.c \
../Core/Inc/arm_correlate_fast_opt_q15.c \
../Core/Inc/arm_correlate_fast_q15.c \
../Core/Inc/arm_correlate_fast_q31.c \
../Core/Inc/arm_correlate_opt_q15.c \
../Core/Inc/arm_correlate_opt_q7.c \
../Core/Inc/arm_correlate_q15.c \
../Core/Inc/arm_correlate_q31.c \
../Core/Inc/arm_correlate_q7.c \
../Core/Inc/arm_correlation_distance_f16.c \
../Core/Inc/arm_correlation_distance_f32.c \
../Core/Inc/arm_cos_f32.c \
../Core/Inc/arm_cos_q15.c \
../Core/Inc/arm_cos_q31.c \
../Core/Inc/arm_cosine_distance_f16.c \
../Core/Inc/arm_cosine_distance_f32.c \
../Core/Inc/arm_cosine_distance_f64.c \
../Core/Inc/arm_dct4_f32.c \
../Core/Inc/arm_dct4_init_f32.c \
../Core/Inc/arm_dct4_init_q15.c \
../Core/Inc/arm_dct4_init_q31.c \
../Core/Inc/arm_dct4_q15.c \
../Core/Inc/arm_dct4_q31.c \
../Core/Inc/arm_dice_distance.c \
../Core/Inc/arm_divide_q15.c \
../Core/Inc/arm_divide_q31.c \
../Core/Inc/arm_dot_prod_f16.c \
../Core/Inc/arm_dot_prod_f32.c \
../Core/Inc/arm_dot_prod_f64.c \
../Core/Inc/arm_dot_prod_q15.c \
../Core/Inc/arm_dot_prod_q31.c \
../Core/Inc/arm_dot_prod_q7.c \
../Core/Inc/arm_dtw_distance_f32.c \
../Core/Inc/arm_dtw_init_window_q7.c \
../Core/Inc/arm_dtw_path_f32.c \
../Core/Inc/arm_entropy_f16.c \
../Core/Inc/arm_entropy_f32.c \
../Core/Inc/arm_entropy_f64.c \
../Core/Inc/arm_euclidean_distance_f16.c \
../Core/Inc/arm_euclidean_distance_f32.c \
../Core/Inc/arm_euclidean_distance_f64.c \
../Core/Inc/arm_f16_to_f64.c \
../Core/Inc/arm_f16_to_float.c \
../Core/Inc/arm_f16_to_q15.c \
../Core/Inc/arm_f64_to_f16.c \
../Core/Inc/arm_f64_to_float.c \
../Core/Inc/arm_f64_to_q15.c \
../Core/Inc/arm_f64_to_q31.c \
../Core/Inc/arm_f64_to_q7.c \
../Core/Inc/arm_fill_f16.c \
../Core/Inc/arm_fill_f32.c \
../Core/Inc/arm_fill_f64.c \
../Core/Inc/arm_fill_q15.c \
../Core/Inc/arm_fill_q31.c \
../Core/Inc/arm_fill_q7.c \
../Core/Inc/arm_fir_decimate_f32.c \
../Core/Inc/arm_fir_decimate_fast_q15.c \
../Core/Inc/arm_fir_decimate_fast_q31.c \
../Core/Inc/arm_fir_decimate_init_f32.c \
../Core/Inc/arm_fir_decimate_init_q15.c \
../Core/Inc/arm_fir_decimate_init_q31.c \
../Core/Inc/arm_fir_decimate_q15.c \
../Core/Inc/arm_fir_decimate_q31.c \
../Core/Inc/arm_fir_f16.c \
../Core/Inc/arm_fir_f32.c \
../Core/Inc/arm_fir_f64.c \
../Core/Inc/arm_fir_fast_q15.c \
../Core/Inc/arm_fir_fast_q31.c \
../Core/Inc/arm_fir_init_f16.c \
../Core/Inc/arm_fir_init_f32.c \
../Core/Inc/arm_fir_init_f64.c \
../Core/Inc/arm_fir_init_q15.c \
../Core/Inc/arm_fir_init_q31.c \
../Core/Inc/arm_fir_init_q7.c \
../Core/Inc/arm_fir_interpolate_f32.c \
../Core/Inc/arm_fir_interpolate_init_f32.c \
../Core/Inc/arm_fir_interpolate_init_q15.c \
../Core/Inc/arm_fir_interpolate_init_q31.c \
../Core/Inc/arm_fir_interpolate_q15.c \
../Core/Inc/arm_fir_interpolate_q31.c \
../Core/Inc/arm_fir_lattice_f32.c \
../Core/Inc/arm_fir_lattice_init_f32.c \
../Core/Inc/arm_fir_lattice_init_q15.c \
../Core/Inc/arm_fir_lattice_init_q31.c \
../Core/Inc/arm_fir_lattice_q15.c \
../Core/Inc/arm_fir_lattice_q31.c \
../Core/Inc/arm_fir_q15.c \
../Core/Inc/arm_fir_q31.c \
../Core/Inc/arm_fir_q7.c \
../Core/Inc/arm_fir_sparse_f32.c \
../Core/Inc/arm_fir_sparse_init_f32.c \
../Core/Inc/arm_fir_sparse_init_q15.c \
../Core/Inc/arm_fir_sparse_init_q31.c \
../Core/Inc/arm_fir_sparse_init_q7.c \
../Core/Inc/arm_fir_sparse_q15.c \
../Core/Inc/arm_fir_sparse_q31.c \
../Core/Inc/arm_fir_sparse_q7.c \
../Core/Inc/arm_float_to_f16.c \
../Core/Inc/arm_float_to_f64.c \
../Core/Inc/arm_float_to_q15.c \
../Core/Inc/arm_float_to_q31.c \
../Core/Inc/arm_float_to_q7.c \
../Core/Inc/arm_gaussian_naive_bayes_predict_f16.c \
../Core/Inc/arm_gaussian_naive_bayes_predict_f32.c \
../Core/Inc/arm_hamming_distance.c \
../Core/Inc/arm_hamming_f32.c \
../Core/Inc/arm_hamming_f64.c \
../Core/Inc/arm_hanning_f32.c \
../Core/Inc/arm_hanning_f64.c \
../Core/Inc/arm_heap_sort_f32.c \
../Core/Inc/arm_hft116d_f32.c \
../Core/Inc/arm_hft116d_f64.c \
../Core/Inc/arm_hft144d_f32.c \
../Core/Inc/arm_hft144d_f64.c \
../Core/Inc/arm_hft169d_f32.c \
../Core/Inc/arm_hft169d_f64.c \
../Core/Inc/arm_hft196d_f32.c \
../Core/Inc/arm_hft196d_f64.c \
../Core/Inc/arm_hft223d_f32.c \
../Core/Inc/arm_hft223d_f64.c \
../Core/Inc/arm_hft248d_f32.c \
../Core/Inc/arm_hft248d_f64.c \
../Core/Inc/arm_hft90d_f32.c \
../Core/Inc/arm_hft90d_f64.c \
../Core/Inc/arm_hft95_f32.c \
../Core/Inc/arm_hft95_f64.c \
../Core/Inc/arm_householder_f16.c \
../Core/Inc/arm_householder_f32.c \
../Core/Inc/arm_householder_f64.c \
../Core/Inc/arm_iir_lattice_f32.c \
../Core/Inc/arm_iir_lattice_init_f32.c \
../Core/Inc/arm_iir_lattice_init_q15.c \
../Core/Inc/arm_iir_lattice_init_q31.c \
../Core/Inc/arm_iir_lattice_q15.c \
../Core/Inc/arm_iir_lattice_q31.c \
../Core/Inc/arm_insertion_sort_f32.c \
../Core/Inc/arm_jaccard_distance.c \
../Core/Inc/arm_jensenshannon_distance_f16.c \
../Core/Inc/arm_jensenshannon_distance_f32.c \
../Core/Inc/arm_kullback_leibler_f16.c \
../Core/Inc/arm_kullback_leibler_f32.c \
../Core/Inc/arm_kullback_leibler_f64.c \
../Core/Inc/arm_kulsinski_distance.c \
../Core/Inc/arm_levinson_durbin_f16.c \
../Core/Inc/arm_levinson_durbin_f32.c \
../Core/Inc/arm_levinson_durbin_q31.c \
../Core/Inc/arm_linear_interp_f16.c \
../Core/Inc/arm_linear_interp_f32.c \
../Core/Inc/arm_linear_interp_q15.c \
../Core/Inc/arm_linear_interp_q31.c \
../Core/Inc/arm_linear_interp_q7.c \
../Core/Inc/arm_lms_f32.c \
../Core/Inc/arm_lms_init_f32.c \
../Core/Inc/arm_lms_init_q15.c \
../Core/Inc/arm_lms_init_q31.c \
../Core/Inc/arm_lms_norm_f32.c \
../Core/Inc/arm_lms_norm_init_f32.c \
../Core/Inc/arm_lms_norm_init_q15.c \
../Core/Inc/arm_lms_norm_init_q31.c \
../Core/Inc/arm_lms_norm_q15.c \
../Core/Inc/arm_lms_norm_q31.c \
../Core/Inc/arm_lms_q15.c \
../Core/Inc/arm_lms_q31.c \
../Core/Inc/arm_logsumexp_dot_prod_f16.c \
../Core/Inc/arm_logsumexp_dot_prod_f32.c \
../Core/Inc/arm_logsumexp_f16.c \
../Core/Inc/arm_logsumexp_f32.c \
../Core/Inc/arm_mat_add_f16.c \
../Core/Inc/arm_mat_add_f32.c \
../Core/Inc/arm_mat_add_q15.c \
../Core/Inc/arm_mat_add_q31.c \
../Core/Inc/arm_mat_cholesky_f16.c \
../Core/Inc/arm_mat_cholesky_f32.c \
../Core/Inc/arm_mat_cholesky_f64.c \
../Core/Inc/arm_mat_cmplx_mult_f16.c \
../Core/Inc/arm_mat_cmplx_mult_f32.c \
../Core/Inc/arm_mat_cmplx_mult_q15.c \
../Core/Inc/arm_mat_cmplx_mult_q31.c \
../Core/Inc/arm_mat_cmplx_trans_f16.c \
../Core/Inc/arm_mat_cmplx_trans_f32.c \
../Core/Inc/arm_mat_cmplx_trans_q15.c \
../Core/Inc/arm_mat_cmplx_trans_q31.c \
../Core/Inc/arm_mat_init_f16.c \
../Core/Inc/arm_mat_init_f32.c \
../Core/Inc/arm_mat_init_f64.c \
../Core/Inc/arm_mat_init_q15.c \
../Core/Inc/arm_mat_init_q31.c \
../Core/Inc/arm_mat_inverse_f16.c \
../Core/Inc/arm_mat_inverse_f32.c \
../Core/Inc/arm_mat_inverse_f64.c \
../Core/Inc/arm_mat_ldlt_f32.c \
../Core/Inc/arm_mat_ldlt_f64.c \
../Core/Inc/arm_mat_mult_f16.c \
../Core/Inc/arm_mat_mult_f32.c \
../Core/Inc/arm_mat_mult_f64.c \
../Core/Inc/arm_mat_mult_fast_q15.c \
../Core/Inc/arm_mat_mult_fast_q31.c \
../Core/Inc/arm_mat_mult_opt_q31.c \
../Core/Inc/arm_mat_mult_q15.c \
../Core/Inc/arm_mat_mult_q31.c \
../Core/Inc/arm_mat_mult_q7.c \
../Core/Inc/arm_mat_qr_f16.c \
../Core/Inc/arm_mat_qr_f32.c \
../Core/Inc/arm_mat_qr_f64.c \
../Core/Inc/arm_mat_scale_f16.c \
../Core/Inc/arm_mat_scale_f32.c \
../Core/Inc/arm_mat_scale_q15.c \
../Core/Inc/arm_mat_scale_q31.c \
../Core/Inc/arm_mat_solve_lower_triangular_f16.c \
../Core/Inc/arm_mat_solve_lower_triangular_f32.c \
../Core/Inc/arm_mat_solve_lower_triangular_f64.c \
../Core/Inc/arm_mat_solve_upper_triangular_f16.c \
../Core/Inc/arm_mat_solve_upper_triangular_f32.c \
../Core/Inc/arm_mat_solve_upper_triangular_f64.c \
../Core/Inc/arm_mat_sub_f16.c \
../Core/Inc/arm_mat_sub_f32.c \
../Core/Inc/arm_mat_sub_f64.c \
../Core/Inc/arm_mat_sub_q15.c \
../Core/Inc/arm_mat_sub_q31.c \
../Core/Inc/arm_mat_trans_f16.c \
../Core/Inc/arm_mat_trans_f32.c \
../Core/Inc/arm_mat_trans_f64.c \
../Core/Inc/arm_mat_trans_q15.c \
../Core/Inc/arm_mat_trans_q31.c \
../Core/Inc/arm_mat_trans_q7.c \
../Core/Inc/arm_mat_vec_mult_f16.c \
../Core/Inc/arm_mat_vec_mult_f32.c \
../Core/Inc/arm_mat_vec_mult_q15.c \
../Core/Inc/arm_mat_vec_mult_q31.c \
../Core/Inc/arm_mat_vec_mult_q7.c \
../Core/Inc/arm_max_f16.c \
../Core/Inc/arm_max_f32.c \
../Core/Inc/arm_max_f64.c \
../Core/Inc/arm_max_no_idx_f16.c \
../Core/Inc/arm_max_no_idx_f32.c \
../Core/Inc/arm_max_no_idx_f64.c \
../Core/Inc/arm_max_no_idx_q15.c \
../Core/Inc/arm_max_no_idx_q31.c \
../Core/Inc/arm_max_no_idx_q7.c \
../Core/Inc/arm_max_q15.c \
../Core/Inc/arm_max_q31.c \
../Core/Inc/arm_max_q7.c \
../Core/Inc/arm_mean_f16.c \
../Core/Inc/arm_mean_f32.c \
../Core/Inc/arm_mean_f64.c \
../Core/Inc/arm_mean_q15.c \
../Core/Inc/arm_mean_q31.c \
../Core/Inc/arm_mean_q7.c \
../Core/Inc/arm_merge_sort_f32.c \
../Core/Inc/arm_merge_sort_init_f32.c \
../Core/Inc/arm_mfcc_f16.c \
../Core/Inc/arm_mfcc_f32.c \
../Core/Inc/arm_mfcc_init_f16.c \
../Core/Inc/arm_mfcc_init_f32.c \
../Core/Inc/arm_mfcc_init_q15.c \
../Core/Inc/arm_mfcc_init_q31.c \
../Core/Inc/arm_mfcc_q15.c \
../Core/Inc/arm_mfcc_q31.c \
../Core/Inc/arm_min_f16.c \
../Core/Inc/arm_min_f32.c \
../Core/Inc/arm_min_f64.c \
../Core/Inc/arm_min_no_idx_f16.c \
../Core/Inc/arm_min_no_idx_f32.c \
../Core/Inc/arm_min_no_idx_f64.c \
../Core/Inc/arm_min_no_idx_q15.c \
../Core/Inc/arm_min_no_idx_q31.c \
../Core/Inc/arm_min_no_idx_q7.c \
../Core/Inc/arm_min_q15.c \
../Core/Inc/arm_min_q31.c \
../Core/Inc/arm_min_q7.c \
../Core/Inc/arm_minkowski_distance_f16.c \
../Core/Inc/arm_minkowski_distance_f32.c \
../Core/Inc/arm_mse_f16.c \
../Core/Inc/arm_mse_f32.c \
../Core/Inc/arm_mse_f64.c \
../Core/Inc/arm_mse_q15.c \
../Core/Inc/arm_mse_q31.c \
../Core/Inc/arm_mse_q7.c \
../Core/Inc/arm_mult_f16.c \
../Core/Inc/arm_mult_f32.c \
../Core/Inc/arm_mult_f64.c \
../Core/Inc/arm_mult_q15.c \
../Core/Inc/arm_mult_q31.c \
../Core/Inc/arm_mult_q7.c \
../Core/Inc/arm_mve_tables.c \
../Core/Inc/arm_mve_tables_f16.c \
../Core/Inc/arm_negate_f16.c \
../Core/Inc/arm_negate_f32.c \
../Core/Inc/arm_negate_f64.c \
../Core/Inc/arm_negate_q15.c \
../Core/Inc/arm_negate_q31.c \
../Core/Inc/arm_negate_q7.c \
../Core/Inc/arm_not_u16.c \
../Core/Inc/arm_not_u32.c \
../Core/Inc/arm_not_u8.c \
../Core/Inc/arm_nuttall3_f32.c \
../Core/Inc/arm_nuttall3_f64.c \
../Core/Inc/arm_nuttall3a_f32.c \
../Core/Inc/arm_nuttall3a_f64.c \
../Core/Inc/arm_nuttall3b_f32.c \
../Core/Inc/arm_nuttall3b_f64.c \
../Core/Inc/arm_nuttall4_f32.c \
../Core/Inc/arm_nuttall4_f64.c \
../Core/Inc/arm_nuttall4a_f32.c \
../Core/Inc/arm_nuttall4a_f64.c \
../Core/Inc/arm_nuttall4b_f32.c \
../Core/Inc/arm_nuttall4b_f64.c \
../Core/Inc/arm_nuttall4c_f32.c \
../Core/Inc/arm_nuttall4c_f64.c \
../Core/Inc/arm_offset_f16.c \
../Core/Inc/arm_offset_f32.c \
../Core/Inc/arm_offset_f64.c \
../Core/Inc/arm_offset_q15.c \
../Core/Inc/arm_offset_q31.c \
../Core/Inc/arm_offset_q7.c \
../Core/Inc/arm_or_u16.c \
../Core/Inc/arm_or_u32.c \
../Core/Inc/arm_or_u8.c \
../Core/Inc/arm_pid_init_f32.c \
../Core/Inc/arm_pid_init_q15.c \
../Core/Inc/arm_pid_init_q31.c \
../Core/Inc/arm_pid_reset_f32.c \
../Core/Inc/arm_pid_reset_q15.c \
../Core/Inc/arm_pid_reset_q31.c \
../Core/Inc/arm_power_f16.c \
../Core/Inc/arm_power_f32.c \
../Core/Inc/arm_power_f64.c \
../Core/Inc/arm_power_q15.c \
../Core/Inc/arm_power_q31.c \
../Core/Inc/arm_power_q7.c \
../Core/Inc/arm_q15_to_f16.c \
../Core/Inc/arm_q15_to_f64.c \
../Core/Inc/arm_q15_to_float.c \
../Core/Inc/arm_q15_to_q31.c \
../Core/Inc/arm_q15_to_q7.c \
../Core/Inc/arm_q31_to_f64.c \
../Core/Inc/arm_q31_to_float.c \
../Core/Inc/arm_q31_to_q15.c \
../Core/Inc/arm_q31_to_q7.c \
../Core/Inc/arm_q7_to_f64.c \
../Core/Inc/arm_q7_to_float.c \
../Core/Inc/arm_q7_to_q15.c \
../Core/Inc/arm_q7_to_q31.c \
../Core/Inc/arm_quaternion2rotation_f32.c \
../Core/Inc/arm_quaternion_conjugate_f32.c \
../Core/Inc/arm_quaternion_inverse_f32.c \
../Core/Inc/arm_quaternion_norm_f32.c \
../Core/Inc/arm_quaternion_normalize_f32.c \
../Core/Inc/arm_quaternion_product_f32.c \
../Core/Inc/arm_quaternion_product_single_f32.c \
../Core/Inc/arm_quick_sort_f32.c \
../Core/Inc/arm_rfft_f32.c \
../Core/Inc/arm_rfft_fast_f16.c \
../Core/Inc/arm_rfft_fast_f32.c \
../Core/Inc/arm_rfft_fast_f64.c \
../Core/Inc/arm_rfft_fast_init_f16.c \
../Core/Inc/arm_rfft_fast_init_f32.c \
../Core/Inc/arm_rfft_fast_init_f64.c \
../Core/Inc/arm_rfft_init_f32.c \
../Core/Inc/arm_rfft_init_q15.c \
../Core/Inc/arm_rfft_init_q31.c \
../Core/Inc/arm_rfft_q15.c \
../Core/Inc/arm_rfft_q31.c \
../Core/Inc/arm_rms_f16.c \
../Core/Inc/arm_rms_f32.c \
../Core/Inc/arm_rms_q15.c \
../Core/Inc/arm_rms_q31.c \
../Core/Inc/arm_rogerstanimoto_distance.c \
../Core/Inc/arm_rotation2quaternion_f32.c \
../Core/Inc/arm_russellrao_distance.c \
../Core/Inc/arm_scale_f16.c \
../Core/Inc/arm_scale_f32.c \
../Core/Inc/arm_scale_f64.c \
../Core/Inc/arm_scale_q15.c \
../Core/Inc/arm_scale_q31.c \
../Core/Inc/arm_scale_q7.c \
../Core/Inc/arm_selection_sort_f32.c \
../Core/Inc/arm_shift_q15.c \
../Core/Inc/arm_shift_q31.c \
../Core/Inc/arm_shift_q7.c \
../Core/Inc/arm_sin_cos_f32.c \
../Core/Inc/arm_sin_cos_q31.c \
../Core/Inc/arm_sin_f32.c \
../Core/Inc/arm_sin_q15.c \
../Core/Inc/arm_sin_q31.c \
../Core/Inc/arm_sokalmichener_distance.c \
../Core/Inc/arm_sokalsneath_distance.c \
../Core/Inc/arm_sort_f32.c \
../Core/Inc/arm_sort_init_f32.c \
../Core/Inc/arm_spline_interp_f32.c \
../Core/Inc/arm_spline_interp_init_f32.c \
../Core/Inc/arm_sqrt_q15.c \
../Core/Inc/arm_sqrt_q31.c \
../Core/Inc/arm_std_f16.c \
../Core/Inc/arm_std_f32.c \
../Core/Inc/arm_std_f64.c \
../Core/Inc/arm_std_q15.c \
../Core/Inc/arm_std_q31.c \
../Core/Inc/arm_sub_f16.c \
../Core/Inc/arm_sub_f32.c \
../Core/Inc/arm_sub_f64.c \
../Core/Inc/arm_sub_q15.c \
../Core/Inc/arm_sub_q31.c \
../Core/Inc/arm_sub_q7.c \
../Core/Inc/arm_svm_linear_init_f16.c \
../Core/Inc/arm_svm_linear_init_f32.c \
../Core/Inc/arm_svm_linear_predict_f16.c \
../Core/Inc/arm_svm_linear_predict_f32.c \
../Core/Inc/arm_svm_polynomial_init_f16.c \
../Core/Inc/arm_svm_polynomial_init_f32.c \
../Core/Inc/arm_svm_polynomial_predict_f16.c \
../Core/Inc/arm_svm_polynomial_predict_f32.c \
../Core/Inc/arm_svm_rbf_init_f16.c \
../Core/Inc/arm_svm_rbf_init_f32.c \
../Core/Inc/arm_svm_rbf_predict_f16.c \
../Core/Inc/arm_svm_rbf_predict_f32.c \
../Core/Inc/arm_svm_sigmoid_init_f16.c \
../Core/Inc/arm_svm_sigmoid_init_f32.c \
../Core/Inc/arm_svm_sigmoid_predict_f16.c \
../Core/Inc/arm_svm_sigmoid_predict_f32.c \
../Core/Inc/arm_var_f16.c \
../Core/Inc/arm_var_f32.c \
../Core/Inc/arm_var_f64.c \
../Core/Inc/arm_var_q15.c \
../Core/Inc/arm_var_q31.c \
../Core/Inc/arm_vexp_f16.c \
../Core/Inc/arm_vexp_f32.c \
../Core/Inc/arm_vexp_f64.c \
../Core/Inc/arm_vinverse_f16.c \
../Core/Inc/arm_vlog_f16.c \
../Core/Inc/arm_vlog_f32.c \
../Core/Inc/arm_vlog_f64.c \
../Core/Inc/arm_vlog_q15.c \
../Core/Inc/arm_vlog_q31.c \
../Core/Inc/arm_weighted_sum_f16.c \
../Core/Inc/arm_weighted_sum_f32.c \
../Core/Inc/arm_welch_f32.c \
../Core/Inc/arm_welch_f64.c \
../Core/Inc/arm_xor_u16.c \
../Core/Inc/arm_xor_u32.c \
../Core/Inc/arm_xor_u8.c \
../Core/Inc/arm_yule_distance.c 

OBJS += \
./Core/Inc/BasicMathFunctions.o \
./Core/Inc/BasicMathFunctionsF16.o \
./Core/Inc/BayesFunctions.o \
./Core/Inc/BayesFunctionsF16.o \
./Core/Inc/CommonTables.o \
./Core/Inc/CommonTablesF16.o \
./Core/Inc/ComplexMathFunctions.o \
./Core/Inc/ComplexMathFunctionsF16.o \
./Core/Inc/ControllerFunctions.o \
./Core/Inc/DistanceFunctions.o \
./Core/Inc/DistanceFunctionsF16.o \
./Core/Inc/FastMathFunctions.o \
./Core/Inc/FastMathFunctionsF16.o \
./Core/Inc/FilteringFunctions.o \
./Core/Inc/FilteringFunctionsF16.o \
./Core/Inc/InterpolationFunctions.o \
./Core/Inc/InterpolationFunctionsF16.o \
./Core/Inc/MatrixFunctions.o \
./Core/Inc/MatrixFunctionsF16.o \
./Core/Inc/QuaternionMathFunctions.o \
./Core/Inc/SVMFunctions.o \
./Core/Inc/SVMFunctionsF16.o \
./Core/Inc/StatisticsFunctions.o \
./Core/Inc/StatisticsFunctionsF16.o \
./Core/Inc/SupportFunctions.o \
./Core/Inc/SupportFunctionsF16.o \
./Core/Inc/TransformFunctions.o \
./Core/Inc/TransformFunctionsF16.o \
./Core/Inc/WindowFunctions.o \
./Core/Inc/arm_abs_f16.o \
./Core/Inc/arm_abs_f32.o \
./Core/Inc/arm_abs_f64.o \
./Core/Inc/arm_abs_q15.o \
./Core/Inc/arm_abs_q31.o \
./Core/Inc/arm_abs_q7.o \
./Core/Inc/arm_absmax_f16.o \
./Core/Inc/arm_absmax_f32.o \
./Core/Inc/arm_absmax_f64.o \
./Core/Inc/arm_absmax_no_idx_f16.o \
./Core/Inc/arm_absmax_no_idx_f32.o \
./Core/Inc/arm_absmax_no_idx_f64.o \
./Core/Inc/arm_absmax_no_idx_q15.o \
./Core/Inc/arm_absmax_no_idx_q31.o \
./Core/Inc/arm_absmax_no_idx_q7.o \
./Core/Inc/arm_absmax_q15.o \
./Core/Inc/arm_absmax_q31.o \
./Core/Inc/arm_absmax_q7.o \
./Core/Inc/arm_absmin_f16.o \
./Core/Inc/arm_absmin_f32.o \
./Core/Inc/arm_absmin_f64.o \
./Core/Inc/arm_absmin_no_idx_f16.o \
./Core/Inc/arm_absmin_no_idx_f32.o \
./Core/Inc/arm_absmin_no_idx_f64.o \
./Core/Inc/arm_absmin_no_idx_q15.o \
./Core/Inc/arm_absmin_no_idx_q31.o \
./Core/Inc/arm_absmin_no_idx_q7.o \
./Core/Inc/arm_absmin_q15.o \
./Core/Inc/arm_absmin_q31.o \
./Core/Inc/arm_absmin_q7.o \
./Core/Inc/arm_accumulate_f16.o \
./Core/Inc/arm_accumulate_f32.o \
./Core/Inc/arm_accumulate_f64.o \
./Core/Inc/arm_add_f16.o \
./Core/Inc/arm_add_f32.o \
./Core/Inc/arm_add_f64.o \
./Core/Inc/arm_add_q15.o \
./Core/Inc/arm_add_q31.o \
./Core/Inc/arm_add_q7.o \
./Core/Inc/arm_and_u16.o \
./Core/Inc/arm_and_u32.o \
./Core/Inc/arm_and_u8.o \
./Core/Inc/arm_atan2_f16.o \
./Core/Inc/arm_atan2_f32.o \
./Core/Inc/arm_atan2_q15.o \
./Core/Inc/arm_atan2_q31.o \
./Core/Inc/arm_bartlett_f32.o \
./Core/Inc/arm_bartlett_f64.o \
./Core/Inc/arm_barycenter_f16.o \
./Core/Inc/arm_barycenter_f32.o \
./Core/Inc/arm_bilinear_interp_f16.o \
./Core/Inc/arm_bilinear_interp_f32.o \
./Core/Inc/arm_bilinear_interp_q15.o \
./Core/Inc/arm_bilinear_interp_q31.o \
./Core/Inc/arm_bilinear_interp_q7.o \
./Core/Inc/arm_biquad_cascade_df1_32x64_init_q31.o \
./Core/Inc/arm_biquad_cascade_df1_32x64_q31.o \
./Core/Inc/arm_biquad_cascade_df1_f16.o \
./Core/Inc/arm_biquad_cascade_df1_f32.o \
./Core/Inc/arm_biquad_cascade_df1_fast_q15.o \
./Core/Inc/arm_biquad_cascade_df1_fast_q31.o \
./Core/Inc/arm_biquad_cascade_df1_init_f16.o \
./Core/Inc/arm_biquad_cascade_df1_init_f32.o \
./Core/Inc/arm_biquad_cascade_df1_init_q15.o \
./Core/Inc/arm_biquad_cascade_df1_init_q31.o \
./Core/Inc/arm_biquad_cascade_df1_q15.o \
./Core/Inc/arm_biquad_cascade_df1_q31.o \
./Core/Inc/arm_biquad_cascade_df2T_f16.o \
./Core/Inc/arm_biquad_cascade_df2T_f32.o \
./Core/Inc/arm_biquad_cascade_df2T_f64.o \
./Core/Inc/arm_biquad_cascade_df2T_init_f16.o \
./Core/Inc/arm_biquad_cascade_df2T_init_f32.o \
./Core/Inc/arm_biquad_cascade_df2T_init_f64.o \
./Core/Inc/arm_biquad_cascade_stereo_df2T_f16.o \
./Core/Inc/arm_biquad_cascade_stereo_df2T_f32.o \
./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f16.o \
./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f32.o \
./Core/Inc/arm_bitonic_sort_f32.o \
./Core/Inc/arm_bitreversal.o \
./Core/Inc/arm_bitreversal2.o \
./Core/Inc/arm_bitreversal_f16.o \
./Core/Inc/arm_blackman_harris_92db_f32.o \
./Core/Inc/arm_blackman_harris_92db_f64.o \
./Core/Inc/arm_boolean_distance.o \
./Core/Inc/arm_braycurtis_distance_f16.o \
./Core/Inc/arm_braycurtis_distance_f32.o \
./Core/Inc/arm_bubble_sort_f32.o \
./Core/Inc/arm_canberra_distance_f16.o \
./Core/Inc/arm_canberra_distance_f32.o \
./Core/Inc/arm_cfft_f16.o \
./Core/Inc/arm_cfft_f32.o \
./Core/Inc/arm_cfft_f64.o \
./Core/Inc/arm_cfft_init_f16.o \
./Core/Inc/arm_cfft_init_f32.o \
./Core/Inc/arm_cfft_init_f64.o \
./Core/Inc/arm_cfft_init_q15.o \
./Core/Inc/arm_cfft_init_q31.o \
./Core/Inc/arm_cfft_q15.o \
./Core/Inc/arm_cfft_q31.o \
./Core/Inc/arm_cfft_radix2_f16.o \
./Core/Inc/arm_cfft_radix2_f32.o \
./Core/Inc/arm_cfft_radix2_init_f16.o \
./Core/Inc/arm_cfft_radix2_init_f32.o \
./Core/Inc/arm_cfft_radix2_init_q15.o \
./Core/Inc/arm_cfft_radix2_init_q31.o \
./Core/Inc/arm_cfft_radix2_q15.o \
./Core/Inc/arm_cfft_radix2_q31.o \
./Core/Inc/arm_cfft_radix4_f16.o \
./Core/Inc/arm_cfft_radix4_f32.o \
./Core/Inc/arm_cfft_radix4_init_f16.o \
./Core/Inc/arm_cfft_radix4_init_f32.o \
./Core/Inc/arm_cfft_radix4_init_q15.o \
./Core/Inc/arm_cfft_radix4_init_q31.o \
./Core/Inc/arm_cfft_radix4_q15.o \
./Core/Inc/arm_cfft_radix4_q31.o \
./Core/Inc/arm_cfft_radix8_f16.o \
./Core/Inc/arm_cfft_radix8_f32.o \
./Core/Inc/arm_chebyshev_distance_f16.o \
./Core/Inc/arm_chebyshev_distance_f32.o \
./Core/Inc/arm_chebyshev_distance_f64.o \
./Core/Inc/arm_chilbert_f32.o \
./Core/Inc/arm_cityblock_distance_f16.o \
./Core/Inc/arm_cityblock_distance_f32.o \
./Core/Inc/arm_cityblock_distance_f64.o \
./Core/Inc/arm_clip_f16.o \
./Core/Inc/arm_clip_f32.o \
./Core/Inc/arm_clip_q15.o \
./Core/Inc/arm_clip_q31.o \
./Core/Inc/arm_clip_q7.o \
./Core/Inc/arm_cmplx_conj_f16.o \
./Core/Inc/arm_cmplx_conj_f32.o \
./Core/Inc/arm_cmplx_conj_q15.o \
./Core/Inc/arm_cmplx_conj_q31.o \
./Core/Inc/arm_cmplx_dot_prod_f16.o \
./Core/Inc/arm_cmplx_dot_prod_f32.o \
./Core/Inc/arm_cmplx_dot_prod_q15.o \
./Core/Inc/arm_cmplx_dot_prod_q31.o \
./Core/Inc/arm_cmplx_mag_f16.o \
./Core/Inc/arm_cmplx_mag_f32.o \
./Core/Inc/arm_cmplx_mag_f64.o \
./Core/Inc/arm_cmplx_mag_fast_q15.o \
./Core/Inc/arm_cmplx_mag_q15.o \
./Core/Inc/arm_cmplx_mag_q31.o \
./Core/Inc/arm_cmplx_mag_squared_f16.o \
./Core/Inc/arm_cmplx_mag_squared_f32.o \
./Core/Inc/arm_cmplx_mag_squared_f64.o \
./Core/Inc/arm_cmplx_mag_squared_q15.o \
./Core/Inc/arm_cmplx_mag_squared_q31.o \
./Core/Inc/arm_cmplx_mult_cmplx_f16.o \
./Core/Inc/arm_cmplx_mult_cmplx_f32.o \
./Core/Inc/arm_cmplx_mult_cmplx_f64.o \
./Core/Inc/arm_cmplx_mult_cmplx_q15.o \
./Core/Inc/arm_cmplx_mult_cmplx_q31.o \
./Core/Inc/arm_cmplx_mult_real_f16.o \
./Core/Inc/arm_cmplx_mult_real_f32.o \
./Core/Inc/arm_cmplx_mult_real_q15.o \
./Core/Inc/arm_cmplx_mult_real_q31.o \
./Core/Inc/arm_common_tables.o \
./Core/Inc/arm_common_tables_f16.o \
./Core/Inc/arm_const_structs.o \
./Core/Inc/arm_const_structs_f16.o \
./Core/Inc/arm_conv_f32.o \
./Core/Inc/arm_conv_fast_opt_q15.o \
./Core/Inc/arm_conv_fast_q15.o \
./Core/Inc/arm_conv_fast_q31.o \
./Core/Inc/arm_conv_opt_q15.o \
./Core/Inc/arm_conv_opt_q7.o \
./Core/Inc/arm_conv_partial_f32.o \
./Core/Inc/arm_conv_partial_fast_opt_q15.o \
./Core/Inc/arm_conv_partial_fast_q15.o \
./Core/Inc/arm_conv_partial_fast_q31.o \
./Core/Inc/arm_conv_partial_opt_q15.o \
./Core/Inc/arm_conv_partial_opt_q7.o \
./Core/Inc/arm_conv_partial_q15.o \
./Core/Inc/arm_conv_partial_q31.o \
./Core/Inc/arm_conv_partial_q7.o \
./Core/Inc/arm_conv_q15.o \
./Core/Inc/arm_conv_q31.o \
./Core/Inc/arm_conv_q7.o \
./Core/Inc/arm_copy_f16.o \
./Core/Inc/arm_copy_f32.o \
./Core/Inc/arm_copy_f64.o \
./Core/Inc/arm_copy_q15.o \
./Core/Inc/arm_copy_q31.o \
./Core/Inc/arm_copy_q7.o \
./Core/Inc/arm_correlate_f16.o \
./Core/Inc/arm_correlate_f32.o \
./Core/Inc/arm_correlate_f64.o \
./Core/Inc/arm_correlate_fast_opt_q15.o \
./Core/Inc/arm_correlate_fast_q15.o \
./Core/Inc/arm_correlate_fast_q31.o \
./Core/Inc/arm_correlate_opt_q15.o \
./Core/Inc/arm_correlate_opt_q7.o \
./Core/Inc/arm_correlate_q15.o \
./Core/Inc/arm_correlate_q31.o \
./Core/Inc/arm_correlate_q7.o \
./Core/Inc/arm_correlation_distance_f16.o \
./Core/Inc/arm_correlation_distance_f32.o \
./Core/Inc/arm_cos_f32.o \
./Core/Inc/arm_cos_q15.o \
./Core/Inc/arm_cos_q31.o \
./Core/Inc/arm_cosine_distance_f16.o \
./Core/Inc/arm_cosine_distance_f32.o \
./Core/Inc/arm_cosine_distance_f64.o \
./Core/Inc/arm_dct4_f32.o \
./Core/Inc/arm_dct4_init_f32.o \
./Core/Inc/arm_dct4_init_q15.o \
./Core/Inc/arm_dct4_init_q31.o \
./Core/Inc/arm_dct4_q15.o \
./Core/Inc/arm_dct4_q31.o \
./Core/Inc/arm_dice_distance.o \
./Core/Inc/arm_divide_q15.o \
./Core/Inc/arm_divide_q31.o \
./Core/Inc/arm_dot_prod_f16.o \
./Core/Inc/arm_dot_prod_f32.o \
./Core/Inc/arm_dot_prod_f64.o \
./Core/Inc/arm_dot_prod_q15.o \
./Core/Inc/arm_dot_prod_q31.o \
./Core/Inc/arm_dot_prod_q7.o \
./Core/Inc/arm_dtw_distance_f32.o \
./Core/Inc/arm_dtw_init_window_q7.o \
./Core/Inc/arm_dtw_path_f32.o \
./Core/Inc/arm_entropy_f16.o \
./Core/Inc/arm_entropy_f32.o \
./Core/Inc/arm_entropy_f64.o \
./Core/Inc/arm_euclidean_distance_f16.o \
./Core/Inc/arm_euclidean_distance_f32.o \
./Core/Inc/arm_euclidean_distance_f64.o \
./Core/Inc/arm_f16_to_f64.o \
./Core/Inc/arm_f16_to_float.o \
./Core/Inc/arm_f16_to_q15.o \
./Core/Inc/arm_f64_to_f16.o \
./Core/Inc/arm_f64_to_float.o \
./Core/Inc/arm_f64_to_q15.o \
./Core/Inc/arm_f64_to_q31.o \
./Core/Inc/arm_f64_to_q7.o \
./Core/Inc/arm_fill_f16.o \
./Core/Inc/arm_fill_f32.o \
./Core/Inc/arm_fill_f64.o \
./Core/Inc/arm_fill_q15.o \
./Core/Inc/arm_fill_q31.o \
./Core/Inc/arm_fill_q7.o \
./Core/Inc/arm_fir_decimate_f32.o \
./Core/Inc/arm_fir_decimate_fast_q15.o \
./Core/Inc/arm_fir_decimate_fast_q31.o \
./Core/Inc/arm_fir_decimate_init_f32.o \
./Core/Inc/arm_fir_decimate_init_q15.o \
./Core/Inc/arm_fir_decimate_init_q31.o \
./Core/Inc/arm_fir_decimate_q15.o \
./Core/Inc/arm_fir_decimate_q31.o \
./Core/Inc/arm_fir_f16.o \
./Core/Inc/arm_fir_f32.o \
./Core/Inc/arm_fir_f64.o \
./Core/Inc/arm_fir_fast_q15.o \
./Core/Inc/arm_fir_fast_q31.o \
./Core/Inc/arm_fir_init_f16.o \
./Core/Inc/arm_fir_init_f32.o \
./Core/Inc/arm_fir_init_f64.o \
./Core/Inc/arm_fir_init_q15.o \
./Core/Inc/arm_fir_init_q31.o \
./Core/Inc/arm_fir_init_q7.o \
./Core/Inc/arm_fir_interpolate_f32.o \
./Core/Inc/arm_fir_interpolate_init_f32.o \
./Core/Inc/arm_fir_interpolate_init_q15.o \
./Core/Inc/arm_fir_interpolate_init_q31.o \
./Core/Inc/arm_fir_interpolate_q15.o \
./Core/Inc/arm_fir_interpolate_q31.o \
./Core/Inc/arm_fir_lattice_f32.o \
./Core/Inc/arm_fir_lattice_init_f32.o \
./Core/Inc/arm_fir_lattice_init_q15.o \
./Core/Inc/arm_fir_lattice_init_q31.o \
./Core/Inc/arm_fir_lattice_q15.o \
./Core/Inc/arm_fir_lattice_q31.o \
./Core/Inc/arm_fir_q15.o \
./Core/Inc/arm_fir_q31.o \
./Core/Inc/arm_fir_q7.o \
./Core/Inc/arm_fir_sparse_f32.o \
./Core/Inc/arm_fir_sparse_init_f32.o \
./Core/Inc/arm_fir_sparse_init_q15.o \
./Core/Inc/arm_fir_sparse_init_q31.o \
./Core/Inc/arm_fir_sparse_init_q7.o \
./Core/Inc/arm_fir_sparse_q15.o \
./Core/Inc/arm_fir_sparse_q31.o \
./Core/Inc/arm_fir_sparse_q7.o \
./Core/Inc/arm_float_to_f16.o \
./Core/Inc/arm_float_to_f64.o \
./Core/Inc/arm_float_to_q15.o \
./Core/Inc/arm_float_to_q31.o \
./Core/Inc/arm_float_to_q7.o \
./Core/Inc/arm_gaussian_naive_bayes_predict_f16.o \
./Core/Inc/arm_gaussian_naive_bayes_predict_f32.o \
./Core/Inc/arm_hamming_distance.o \
./Core/Inc/arm_hamming_f32.o \
./Core/Inc/arm_hamming_f64.o \
./Core/Inc/arm_hanning_f32.o \
./Core/Inc/arm_hanning_f64.o \
./Core/Inc/arm_heap_sort_f32.o \
./Core/Inc/arm_hft116d_f32.o \
./Core/Inc/arm_hft116d_f64.o \
./Core/Inc/arm_hft144d_f32.o \
./Core/Inc/arm_hft144d_f64.o \
./Core/Inc/arm_hft169d_f32.o \
./Core/Inc/arm_hft169d_f64.o \
./Core/Inc/arm_hft196d_f32.o \
./Core/Inc/arm_hft196d_f64.o \
./Core/Inc/arm_hft223d_f32.o \
./Core/Inc/arm_hft223d_f64.o \
./Core/Inc/arm_hft248d_f32.o \
./Core/Inc/arm_hft248d_f64.o \
./Core/Inc/arm_hft90d_f32.o \
./Core/Inc/arm_hft90d_f64.o \
./Core/Inc/arm_hft95_f32.o \
./Core/Inc/arm_hft95_f64.o \
./Core/Inc/arm_householder_f16.o \
./Core/Inc/arm_householder_f32.o \
./Core/Inc/arm_householder_f64.o \
./Core/Inc/arm_iir_lattice_f32.o \
./Core/Inc/arm_iir_lattice_init_f32.o \
./Core/Inc/arm_iir_lattice_init_q15.o \
./Core/Inc/arm_iir_lattice_init_q31.o \
./Core/Inc/arm_iir_lattice_q15.o \
./Core/Inc/arm_iir_lattice_q31.o \
./Core/Inc/arm_insertion_sort_f32.o \
./Core/Inc/arm_jaccard_distance.o \
./Core/Inc/arm_jensenshannon_distance_f16.o \
./Core/Inc/arm_jensenshannon_distance_f32.o \
./Core/Inc/arm_kullback_leibler_f16.o \
./Core/Inc/arm_kullback_leibler_f32.o \
./Core/Inc/arm_kullback_leibler_f64.o \
./Core/Inc/arm_kulsinski_distance.o \
./Core/Inc/arm_levinson_durbin_f16.o \
./Core/Inc/arm_levinson_durbin_f32.o \
./Core/Inc/arm_levinson_durbin_q31.o \
./Core/Inc/arm_linear_interp_f16.o \
./Core/Inc/arm_linear_interp_f32.o \
./Core/Inc/arm_linear_interp_q15.o \
./Core/Inc/arm_linear_interp_q31.o \
./Core/Inc/arm_linear_interp_q7.o \
./Core/Inc/arm_lms_f32.o \
./Core/Inc/arm_lms_init_f32.o \
./Core/Inc/arm_lms_init_q15.o \
./Core/Inc/arm_lms_init_q31.o \
./Core/Inc/arm_lms_norm_f32.o \
./Core/Inc/arm_lms_norm_init_f32.o \
./Core/Inc/arm_lms_norm_init_q15.o \
./Core/Inc/arm_lms_norm_init_q31.o \
./Core/Inc/arm_lms_norm_q15.o \
./Core/Inc/arm_lms_norm_q31.o \
./Core/Inc/arm_lms_q15.o \
./Core/Inc/arm_lms_q31.o \
./Core/Inc/arm_logsumexp_dot_prod_f16.o \
./Core/Inc/arm_logsumexp_dot_prod_f32.o \
./Core/Inc/arm_logsumexp_f16.o \
./Core/Inc/arm_logsumexp_f32.o \
./Core/Inc/arm_mat_add_f16.o \
./Core/Inc/arm_mat_add_f32.o \
./Core/Inc/arm_mat_add_q15.o \
./Core/Inc/arm_mat_add_q31.o \
./Core/Inc/arm_mat_cholesky_f16.o \
./Core/Inc/arm_mat_cholesky_f32.o \
./Core/Inc/arm_mat_cholesky_f64.o \
./Core/Inc/arm_mat_cmplx_mult_f16.o \
./Core/Inc/arm_mat_cmplx_mult_f32.o \
./Core/Inc/arm_mat_cmplx_mult_q15.o \
./Core/Inc/arm_mat_cmplx_mult_q31.o \
./Core/Inc/arm_mat_cmplx_trans_f16.o \
./Core/Inc/arm_mat_cmplx_trans_f32.o \
./Core/Inc/arm_mat_cmplx_trans_q15.o \
./Core/Inc/arm_mat_cmplx_trans_q31.o \
./Core/Inc/arm_mat_init_f16.o \
./Core/Inc/arm_mat_init_f32.o \
./Core/Inc/arm_mat_init_f64.o \
./Core/Inc/arm_mat_init_q15.o \
./Core/Inc/arm_mat_init_q31.o \
./Core/Inc/arm_mat_inverse_f16.o \
./Core/Inc/arm_mat_inverse_f32.o \
./Core/Inc/arm_mat_inverse_f64.o \
./Core/Inc/arm_mat_ldlt_f32.o \
./Core/Inc/arm_mat_ldlt_f64.o \
./Core/Inc/arm_mat_mult_f16.o \
./Core/Inc/arm_mat_mult_f32.o \
./Core/Inc/arm_mat_mult_f64.o \
./Core/Inc/arm_mat_mult_fast_q15.o \
./Core/Inc/arm_mat_mult_fast_q31.o \
./Core/Inc/arm_mat_mult_opt_q31.o \
./Core/Inc/arm_mat_mult_q15.o \
./Core/Inc/arm_mat_mult_q31.o \
./Core/Inc/arm_mat_mult_q7.o \
./Core/Inc/arm_mat_qr_f16.o \
./Core/Inc/arm_mat_qr_f32.o \
./Core/Inc/arm_mat_qr_f64.o \
./Core/Inc/arm_mat_scale_f16.o \
./Core/Inc/arm_mat_scale_f32.o \
./Core/Inc/arm_mat_scale_q15.o \
./Core/Inc/arm_mat_scale_q31.o \
./Core/Inc/arm_mat_solve_lower_triangular_f16.o \
./Core/Inc/arm_mat_solve_lower_triangular_f32.o \
./Core/Inc/arm_mat_solve_lower_triangular_f64.o \
./Core/Inc/arm_mat_solve_upper_triangular_f16.o \
./Core/Inc/arm_mat_solve_upper_triangular_f32.o \
./Core/Inc/arm_mat_solve_upper_triangular_f64.o \
./Core/Inc/arm_mat_sub_f16.o \
./Core/Inc/arm_mat_sub_f32.o \
./Core/Inc/arm_mat_sub_f64.o \
./Core/Inc/arm_mat_sub_q15.o \
./Core/Inc/arm_mat_sub_q31.o \
./Core/Inc/arm_mat_trans_f16.o \
./Core/Inc/arm_mat_trans_f32.o \
./Core/Inc/arm_mat_trans_f64.o \
./Core/Inc/arm_mat_trans_q15.o \
./Core/Inc/arm_mat_trans_q31.o \
./Core/Inc/arm_mat_trans_q7.o \
./Core/Inc/arm_mat_vec_mult_f16.o \
./Core/Inc/arm_mat_vec_mult_f32.o \
./Core/Inc/arm_mat_vec_mult_q15.o \
./Core/Inc/arm_mat_vec_mult_q31.o \
./Core/Inc/arm_mat_vec_mult_q7.o \
./Core/Inc/arm_max_f16.o \
./Core/Inc/arm_max_f32.o \
./Core/Inc/arm_max_f64.o \
./Core/Inc/arm_max_no_idx_f16.o \
./Core/Inc/arm_max_no_idx_f32.o \
./Core/Inc/arm_max_no_idx_f64.o \
./Core/Inc/arm_max_no_idx_q15.o \
./Core/Inc/arm_max_no_idx_q31.o \
./Core/Inc/arm_max_no_idx_q7.o \
./Core/Inc/arm_max_q15.o \
./Core/Inc/arm_max_q31.o \
./Core/Inc/arm_max_q7.o \
./Core/Inc/arm_mean_f16.o \
./Core/Inc/arm_mean_f32.o \
./Core/Inc/arm_mean_f64.o \
./Core/Inc/arm_mean_q15.o \
./Core/Inc/arm_mean_q31.o \
./Core/Inc/arm_mean_q7.o \
./Core/Inc/arm_merge_sort_f32.o \
./Core/Inc/arm_merge_sort_init_f32.o \
./Core/Inc/arm_mfcc_f16.o \
./Core/Inc/arm_mfcc_f32.o \
./Core/Inc/arm_mfcc_init_f16.o \
./Core/Inc/arm_mfcc_init_f32.o \
./Core/Inc/arm_mfcc_init_q15.o \
./Core/Inc/arm_mfcc_init_q31.o \
./Core/Inc/arm_mfcc_q15.o \
./Core/Inc/arm_mfcc_q31.o \
./Core/Inc/arm_min_f16.o \
./Core/Inc/arm_min_f32.o \
./Core/Inc/arm_min_f64.o \
./Core/Inc/arm_min_no_idx_f16.o \
./Core/Inc/arm_min_no_idx_f32.o \
./Core/Inc/arm_min_no_idx_f64.o \
./Core/Inc/arm_min_no_idx_q15.o \
./Core/Inc/arm_min_no_idx_q31.o \
./Core/Inc/arm_min_no_idx_q7.o \
./Core/Inc/arm_min_q15.o \
./Core/Inc/arm_min_q31.o \
./Core/Inc/arm_min_q7.o \
./Core/Inc/arm_minkowski_distance_f16.o \
./Core/Inc/arm_minkowski_distance_f32.o \
./Core/Inc/arm_mse_f16.o \
./Core/Inc/arm_mse_f32.o \
./Core/Inc/arm_mse_f64.o \
./Core/Inc/arm_mse_q15.o \
./Core/Inc/arm_mse_q31.o \
./Core/Inc/arm_mse_q7.o \
./Core/Inc/arm_mult_f16.o \
./Core/Inc/arm_mult_f32.o \
./Core/Inc/arm_mult_f64.o \
./Core/Inc/arm_mult_q15.o \
./Core/Inc/arm_mult_q31.o \
./Core/Inc/arm_mult_q7.o \
./Core/Inc/arm_mve_tables.o \
./Core/Inc/arm_mve_tables_f16.o \
./Core/Inc/arm_negate_f16.o \
./Core/Inc/arm_negate_f32.o \
./Core/Inc/arm_negate_f64.o \
./Core/Inc/arm_negate_q15.o \
./Core/Inc/arm_negate_q31.o \
./Core/Inc/arm_negate_q7.o \
./Core/Inc/arm_not_u16.o \
./Core/Inc/arm_not_u32.o \
./Core/Inc/arm_not_u8.o \
./Core/Inc/arm_nuttall3_f32.o \
./Core/Inc/arm_nuttall3_f64.o \
./Core/Inc/arm_nuttall3a_f32.o \
./Core/Inc/arm_nuttall3a_f64.o \
./Core/Inc/arm_nuttall3b_f32.o \
./Core/Inc/arm_nuttall3b_f64.o \
./Core/Inc/arm_nuttall4_f32.o \
./Core/Inc/arm_nuttall4_f64.o \
./Core/Inc/arm_nuttall4a_f32.o \
./Core/Inc/arm_nuttall4a_f64.o \
./Core/Inc/arm_nuttall4b_f32.o \
./Core/Inc/arm_nuttall4b_f64.o \
./Core/Inc/arm_nuttall4c_f32.o \
./Core/Inc/arm_nuttall4c_f64.o \
./Core/Inc/arm_offset_f16.o \
./Core/Inc/arm_offset_f32.o \
./Core/Inc/arm_offset_f64.o \
./Core/Inc/arm_offset_q15.o \
./Core/Inc/arm_offset_q31.o \
./Core/Inc/arm_offset_q7.o \
./Core/Inc/arm_or_u16.o \
./Core/Inc/arm_or_u32.o \
./Core/Inc/arm_or_u8.o \
./Core/Inc/arm_pid_init_f32.o \
./Core/Inc/arm_pid_init_q15.o \
./Core/Inc/arm_pid_init_q31.o \
./Core/Inc/arm_pid_reset_f32.o \
./Core/Inc/arm_pid_reset_q15.o \
./Core/Inc/arm_pid_reset_q31.o \
./Core/Inc/arm_power_f16.o \
./Core/Inc/arm_power_f32.o \
./Core/Inc/arm_power_f64.o \
./Core/Inc/arm_power_q15.o \
./Core/Inc/arm_power_q31.o \
./Core/Inc/arm_power_q7.o \
./Core/Inc/arm_q15_to_f16.o \
./Core/Inc/arm_q15_to_f64.o \
./Core/Inc/arm_q15_to_float.o \
./Core/Inc/arm_q15_to_q31.o \
./Core/Inc/arm_q15_to_q7.o \
./Core/Inc/arm_q31_to_f64.o \
./Core/Inc/arm_q31_to_float.o \
./Core/Inc/arm_q31_to_q15.o \
./Core/Inc/arm_q31_to_q7.o \
./Core/Inc/arm_q7_to_f64.o \
./Core/Inc/arm_q7_to_float.o \
./Core/Inc/arm_q7_to_q15.o \
./Core/Inc/arm_q7_to_q31.o \
./Core/Inc/arm_quaternion2rotation_f32.o \
./Core/Inc/arm_quaternion_conjugate_f32.o \
./Core/Inc/arm_quaternion_inverse_f32.o \
./Core/Inc/arm_quaternion_norm_f32.o \
./Core/Inc/arm_quaternion_normalize_f32.o \
./Core/Inc/arm_quaternion_product_f32.o \
./Core/Inc/arm_quaternion_product_single_f32.o \
./Core/Inc/arm_quick_sort_f32.o \
./Core/Inc/arm_rfft_f32.o \
./Core/Inc/arm_rfft_fast_f16.o \
./Core/Inc/arm_rfft_fast_f32.o \
./Core/Inc/arm_rfft_fast_f64.o \
./Core/Inc/arm_rfft_fast_init_f16.o \
./Core/Inc/arm_rfft_fast_init_f32.o \
./Core/Inc/arm_rfft_fast_init_f64.o \
./Core/Inc/arm_rfft_init_f32.o \
./Core/Inc/arm_rfft_init_q15.o \
./Core/Inc/arm_rfft_init_q31.o \
./Core/Inc/arm_rfft_q15.o \
./Core/Inc/arm_rfft_q31.o \
./Core/Inc/arm_rms_f16.o \
./Core/Inc/arm_rms_f32.o \
./Core/Inc/arm_rms_q15.o \
./Core/Inc/arm_rms_q31.o \
./Core/Inc/arm_rogerstanimoto_distance.o \
./Core/Inc/arm_rotation2quaternion_f32.o \
./Core/Inc/arm_russellrao_distance.o \
./Core/Inc/arm_scale_f16.o \
./Core/Inc/arm_scale_f32.o \
./Core/Inc/arm_scale_f64.o \
./Core/Inc/arm_scale_q15.o \
./Core/Inc/arm_scale_q31.o \
./Core/Inc/arm_scale_q7.o \
./Core/Inc/arm_selection_sort_f32.o \
./Core/Inc/arm_shift_q15.o \
./Core/Inc/arm_shift_q31.o \
./Core/Inc/arm_shift_q7.o \
./Core/Inc/arm_sin_cos_f32.o \
./Core/Inc/arm_sin_cos_q31.o \
./Core/Inc/arm_sin_f32.o \
./Core/Inc/arm_sin_q15.o \
./Core/Inc/arm_sin_q31.o \
./Core/Inc/arm_sokalmichener_distance.o \
./Core/Inc/arm_sokalsneath_distance.o \
./Core/Inc/arm_sort_f32.o \
./Core/Inc/arm_sort_init_f32.o \
./Core/Inc/arm_spline_interp_f32.o \
./Core/Inc/arm_spline_interp_init_f32.o \
./Core/Inc/arm_sqrt_q15.o \
./Core/Inc/arm_sqrt_q31.o \
./Core/Inc/arm_std_f16.o \
./Core/Inc/arm_std_f32.o \
./Core/Inc/arm_std_f64.o \
./Core/Inc/arm_std_q15.o \
./Core/Inc/arm_std_q31.o \
./Core/Inc/arm_sub_f16.o \
./Core/Inc/arm_sub_f32.o \
./Core/Inc/arm_sub_f64.o \
./Core/Inc/arm_sub_q15.o \
./Core/Inc/arm_sub_q31.o \
./Core/Inc/arm_sub_q7.o \
./Core/Inc/arm_svm_linear_init_f16.o \
./Core/Inc/arm_svm_linear_init_f32.o \
./Core/Inc/arm_svm_linear_predict_f16.o \
./Core/Inc/arm_svm_linear_predict_f32.o \
./Core/Inc/arm_svm_polynomial_init_f16.o \
./Core/Inc/arm_svm_polynomial_init_f32.o \
./Core/Inc/arm_svm_polynomial_predict_f16.o \
./Core/Inc/arm_svm_polynomial_predict_f32.o \
./Core/Inc/arm_svm_rbf_init_f16.o \
./Core/Inc/arm_svm_rbf_init_f32.o \
./Core/Inc/arm_svm_rbf_predict_f16.o \
./Core/Inc/arm_svm_rbf_predict_f32.o \
./Core/Inc/arm_svm_sigmoid_init_f16.o \
./Core/Inc/arm_svm_sigmoid_init_f32.o \
./Core/Inc/arm_svm_sigmoid_predict_f16.o \
./Core/Inc/arm_svm_sigmoid_predict_f32.o \
./Core/Inc/arm_var_f16.o \
./Core/Inc/arm_var_f32.o \
./Core/Inc/arm_var_f64.o \
./Core/Inc/arm_var_q15.o \
./Core/Inc/arm_var_q31.o \
./Core/Inc/arm_vexp_f16.o \
./Core/Inc/arm_vexp_f32.o \
./Core/Inc/arm_vexp_f64.o \
./Core/Inc/arm_vinverse_f16.o \
./Core/Inc/arm_vlog_f16.o \
./Core/Inc/arm_vlog_f32.o \
./Core/Inc/arm_vlog_f64.o \
./Core/Inc/arm_vlog_q15.o \
./Core/Inc/arm_vlog_q31.o \
./Core/Inc/arm_weighted_sum_f16.o \
./Core/Inc/arm_weighted_sum_f32.o \
./Core/Inc/arm_welch_f32.o \
./Core/Inc/arm_welch_f64.o \
./Core/Inc/arm_xor_u16.o \
./Core/Inc/arm_xor_u32.o \
./Core/Inc/arm_xor_u8.o \
./Core/Inc/arm_yule_distance.o 

C_DEPS += \
./Core/Inc/BasicMathFunctions.d \
./Core/Inc/BasicMathFunctionsF16.d \
./Core/Inc/BayesFunctions.d \
./Core/Inc/BayesFunctionsF16.d \
./Core/Inc/CommonTables.d \
./Core/Inc/CommonTablesF16.d \
./Core/Inc/ComplexMathFunctions.d \
./Core/Inc/ComplexMathFunctionsF16.d \
./Core/Inc/ControllerFunctions.d \
./Core/Inc/DistanceFunctions.d \
./Core/Inc/DistanceFunctionsF16.d \
./Core/Inc/FastMathFunctions.d \
./Core/Inc/FastMathFunctionsF16.d \
./Core/Inc/FilteringFunctions.d \
./Core/Inc/FilteringFunctionsF16.d \
./Core/Inc/InterpolationFunctions.d \
./Core/Inc/InterpolationFunctionsF16.d \
./Core/Inc/MatrixFunctions.d \
./Core/Inc/MatrixFunctionsF16.d \
./Core/Inc/QuaternionMathFunctions.d \
./Core/Inc/SVMFunctions.d \
./Core/Inc/SVMFunctionsF16.d \
./Core/Inc/StatisticsFunctions.d \
./Core/Inc/StatisticsFunctionsF16.d \
./Core/Inc/SupportFunctions.d \
./Core/Inc/SupportFunctionsF16.d \
./Core/Inc/TransformFunctions.d \
./Core/Inc/TransformFunctionsF16.d \
./Core/Inc/WindowFunctions.d \
./Core/Inc/arm_abs_f16.d \
./Core/Inc/arm_abs_f32.d \
./Core/Inc/arm_abs_f64.d \
./Core/Inc/arm_abs_q15.d \
./Core/Inc/arm_abs_q31.d \
./Core/Inc/arm_abs_q7.d \
./Core/Inc/arm_absmax_f16.d \
./Core/Inc/arm_absmax_f32.d \
./Core/Inc/arm_absmax_f64.d \
./Core/Inc/arm_absmax_no_idx_f16.d \
./Core/Inc/arm_absmax_no_idx_f32.d \
./Core/Inc/arm_absmax_no_idx_f64.d \
./Core/Inc/arm_absmax_no_idx_q15.d \
./Core/Inc/arm_absmax_no_idx_q31.d \
./Core/Inc/arm_absmax_no_idx_q7.d \
./Core/Inc/arm_absmax_q15.d \
./Core/Inc/arm_absmax_q31.d \
./Core/Inc/arm_absmax_q7.d \
./Core/Inc/arm_absmin_f16.d \
./Core/Inc/arm_absmin_f32.d \
./Core/Inc/arm_absmin_f64.d \
./Core/Inc/arm_absmin_no_idx_f16.d \
./Core/Inc/arm_absmin_no_idx_f32.d \
./Core/Inc/arm_absmin_no_idx_f64.d \
./Core/Inc/arm_absmin_no_idx_q15.d \
./Core/Inc/arm_absmin_no_idx_q31.d \
./Core/Inc/arm_absmin_no_idx_q7.d \
./Core/Inc/arm_absmin_q15.d \
./Core/Inc/arm_absmin_q31.d \
./Core/Inc/arm_absmin_q7.d \
./Core/Inc/arm_accumulate_f16.d \
./Core/Inc/arm_accumulate_f32.d \
./Core/Inc/arm_accumulate_f64.d \
./Core/Inc/arm_add_f16.d \
./Core/Inc/arm_add_f32.d \
./Core/Inc/arm_add_f64.d \
./Core/Inc/arm_add_q15.d \
./Core/Inc/arm_add_q31.d \
./Core/Inc/arm_add_q7.d \
./Core/Inc/arm_and_u16.d \
./Core/Inc/arm_and_u32.d \
./Core/Inc/arm_and_u8.d \
./Core/Inc/arm_atan2_f16.d \
./Core/Inc/arm_atan2_f32.d \
./Core/Inc/arm_atan2_q15.d \
./Core/Inc/arm_atan2_q31.d \
./Core/Inc/arm_bartlett_f32.d \
./Core/Inc/arm_bartlett_f64.d \
./Core/Inc/arm_barycenter_f16.d \
./Core/Inc/arm_barycenter_f32.d \
./Core/Inc/arm_bilinear_interp_f16.d \
./Core/Inc/arm_bilinear_interp_f32.d \
./Core/Inc/arm_bilinear_interp_q15.d \
./Core/Inc/arm_bilinear_interp_q31.d \
./Core/Inc/arm_bilinear_interp_q7.d \
./Core/Inc/arm_biquad_cascade_df1_32x64_init_q31.d \
./Core/Inc/arm_biquad_cascade_df1_32x64_q31.d \
./Core/Inc/arm_biquad_cascade_df1_f16.d \
./Core/Inc/arm_biquad_cascade_df1_f32.d \
./Core/Inc/arm_biquad_cascade_df1_fast_q15.d \
./Core/Inc/arm_biquad_cascade_df1_fast_q31.d \
./Core/Inc/arm_biquad_cascade_df1_init_f16.d \
./Core/Inc/arm_biquad_cascade_df1_init_f32.d \
./Core/Inc/arm_biquad_cascade_df1_init_q15.d \
./Core/Inc/arm_biquad_cascade_df1_init_q31.d \
./Core/Inc/arm_biquad_cascade_df1_q15.d \
./Core/Inc/arm_biquad_cascade_df1_q31.d \
./Core/Inc/arm_biquad_cascade_df2T_f16.d \
./Core/Inc/arm_biquad_cascade_df2T_f32.d \
./Core/Inc/arm_biquad_cascade_df2T_f64.d \
./Core/Inc/arm_biquad_cascade_df2T_init_f16.d \
./Core/Inc/arm_biquad_cascade_df2T_init_f32.d \
./Core/Inc/arm_biquad_cascade_df2T_init_f64.d \
./Core/Inc/arm_biquad_cascade_stereo_df2T_f16.d \
./Core/Inc/arm_biquad_cascade_stereo_df2T_f32.d \
./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f16.d \
./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f32.d \
./Core/Inc/arm_bitonic_sort_f32.d \
./Core/Inc/arm_bitreversal.d \
./Core/Inc/arm_bitreversal2.d \
./Core/Inc/arm_bitreversal_f16.d \
./Core/Inc/arm_blackman_harris_92db_f32.d \
./Core/Inc/arm_blackman_harris_92db_f64.d \
./Core/Inc/arm_boolean_distance.d \
./Core/Inc/arm_braycurtis_distance_f16.d \
./Core/Inc/arm_braycurtis_distance_f32.d \
./Core/Inc/arm_bubble_sort_f32.d \
./Core/Inc/arm_canberra_distance_f16.d \
./Core/Inc/arm_canberra_distance_f32.d \
./Core/Inc/arm_cfft_f16.d \
./Core/Inc/arm_cfft_f32.d \
./Core/Inc/arm_cfft_f64.d \
./Core/Inc/arm_cfft_init_f16.d \
./Core/Inc/arm_cfft_init_f32.d \
./Core/Inc/arm_cfft_init_f64.d \
./Core/Inc/arm_cfft_init_q15.d \
./Core/Inc/arm_cfft_init_q31.d \
./Core/Inc/arm_cfft_q15.d \
./Core/Inc/arm_cfft_q31.d \
./Core/Inc/arm_cfft_radix2_f16.d \
./Core/Inc/arm_cfft_radix2_f32.d \
./Core/Inc/arm_cfft_radix2_init_f16.d \
./Core/Inc/arm_cfft_radix2_init_f32.d \
./Core/Inc/arm_cfft_radix2_init_q15.d \
./Core/Inc/arm_cfft_radix2_init_q31.d \
./Core/Inc/arm_cfft_radix2_q15.d \
./Core/Inc/arm_cfft_radix2_q31.d \
./Core/Inc/arm_cfft_radix4_f16.d \
./Core/Inc/arm_cfft_radix4_f32.d \
./Core/Inc/arm_cfft_radix4_init_f16.d \
./Core/Inc/arm_cfft_radix4_init_f32.d \
./Core/Inc/arm_cfft_radix4_init_q15.d \
./Core/Inc/arm_cfft_radix4_init_q31.d \
./Core/Inc/arm_cfft_radix4_q15.d \
./Core/Inc/arm_cfft_radix4_q31.d \
./Core/Inc/arm_cfft_radix8_f16.d \
./Core/Inc/arm_cfft_radix8_f32.d \
./Core/Inc/arm_chebyshev_distance_f16.d \
./Core/Inc/arm_chebyshev_distance_f32.d \
./Core/Inc/arm_chebyshev_distance_f64.d \
./Core/Inc/arm_chilbert_f32.d \
./Core/Inc/arm_cityblock_distance_f16.d \
./Core/Inc/arm_cityblock_distance_f32.d \
./Core/Inc/arm_cityblock_distance_f64.d \
./Core/Inc/arm_clip_f16.d \
./Core/Inc/arm_clip_f32.d \
./Core/Inc/arm_clip_q15.d \
./Core/Inc/arm_clip_q31.d \
./Core/Inc/arm_clip_q7.d \
./Core/Inc/arm_cmplx_conj_f16.d \
./Core/Inc/arm_cmplx_conj_f32.d \
./Core/Inc/arm_cmplx_conj_q15.d \
./Core/Inc/arm_cmplx_conj_q31.d \
./Core/Inc/arm_cmplx_dot_prod_f16.d \
./Core/Inc/arm_cmplx_dot_prod_f32.d \
./Core/Inc/arm_cmplx_dot_prod_q15.d \
./Core/Inc/arm_cmplx_dot_prod_q31.d \
./Core/Inc/arm_cmplx_mag_f16.d \
./Core/Inc/arm_cmplx_mag_f32.d \
./Core/Inc/arm_cmplx_mag_f64.d \
./Core/Inc/arm_cmplx_mag_fast_q15.d \
./Core/Inc/arm_cmplx_mag_q15.d \
./Core/Inc/arm_cmplx_mag_q31.d \
./Core/Inc/arm_cmplx_mag_squared_f16.d \
./Core/Inc/arm_cmplx_mag_squared_f32.d \
./Core/Inc/arm_cmplx_mag_squared_f64.d \
./Core/Inc/arm_cmplx_mag_squared_q15.d \
./Core/Inc/arm_cmplx_mag_squared_q31.d \
./Core/Inc/arm_cmplx_mult_cmplx_f16.d \
./Core/Inc/arm_cmplx_mult_cmplx_f32.d \
./Core/Inc/arm_cmplx_mult_cmplx_f64.d \
./Core/Inc/arm_cmplx_mult_cmplx_q15.d \
./Core/Inc/arm_cmplx_mult_cmplx_q31.d \
./Core/Inc/arm_cmplx_mult_real_f16.d \
./Core/Inc/arm_cmplx_mult_real_f32.d \
./Core/Inc/arm_cmplx_mult_real_q15.d \
./Core/Inc/arm_cmplx_mult_real_q31.d \
./Core/Inc/arm_common_tables.d \
./Core/Inc/arm_common_tables_f16.d \
./Core/Inc/arm_const_structs.d \
./Core/Inc/arm_const_structs_f16.d \
./Core/Inc/arm_conv_f32.d \
./Core/Inc/arm_conv_fast_opt_q15.d \
./Core/Inc/arm_conv_fast_q15.d \
./Core/Inc/arm_conv_fast_q31.d \
./Core/Inc/arm_conv_opt_q15.d \
./Core/Inc/arm_conv_opt_q7.d \
./Core/Inc/arm_conv_partial_f32.d \
./Core/Inc/arm_conv_partial_fast_opt_q15.d \
./Core/Inc/arm_conv_partial_fast_q15.d \
./Core/Inc/arm_conv_partial_fast_q31.d \
./Core/Inc/arm_conv_partial_opt_q15.d \
./Core/Inc/arm_conv_partial_opt_q7.d \
./Core/Inc/arm_conv_partial_q15.d \
./Core/Inc/arm_conv_partial_q31.d \
./Core/Inc/arm_conv_partial_q7.d \
./Core/Inc/arm_conv_q15.d \
./Core/Inc/arm_conv_q31.d \
./Core/Inc/arm_conv_q7.d \
./Core/Inc/arm_copy_f16.d \
./Core/Inc/arm_copy_f32.d \
./Core/Inc/arm_copy_f64.d \
./Core/Inc/arm_copy_q15.d \
./Core/Inc/arm_copy_q31.d \
./Core/Inc/arm_copy_q7.d \
./Core/Inc/arm_correlate_f16.d \
./Core/Inc/arm_correlate_f32.d \
./Core/Inc/arm_correlate_f64.d \
./Core/Inc/arm_correlate_fast_opt_q15.d \
./Core/Inc/arm_correlate_fast_q15.d \
./Core/Inc/arm_correlate_fast_q31.d \
./Core/Inc/arm_correlate_opt_q15.d \
./Core/Inc/arm_correlate_opt_q7.d \
./Core/Inc/arm_correlate_q15.d \
./Core/Inc/arm_correlate_q31.d \
./Core/Inc/arm_correlate_q7.d \
./Core/Inc/arm_correlation_distance_f16.d \
./Core/Inc/arm_correlation_distance_f32.d \
./Core/Inc/arm_cos_f32.d \
./Core/Inc/arm_cos_q15.d \
./Core/Inc/arm_cos_q31.d \
./Core/Inc/arm_cosine_distance_f16.d \
./Core/Inc/arm_cosine_distance_f32.d \
./Core/Inc/arm_cosine_distance_f64.d \
./Core/Inc/arm_dct4_f32.d \
./Core/Inc/arm_dct4_init_f32.d \
./Core/Inc/arm_dct4_init_q15.d \
./Core/Inc/arm_dct4_init_q31.d \
./Core/Inc/arm_dct4_q15.d \
./Core/Inc/arm_dct4_q31.d \
./Core/Inc/arm_dice_distance.d \
./Core/Inc/arm_divide_q15.d \
./Core/Inc/arm_divide_q31.d \
./Core/Inc/arm_dot_prod_f16.d \
./Core/Inc/arm_dot_prod_f32.d \
./Core/Inc/arm_dot_prod_f64.d \
./Core/Inc/arm_dot_prod_q15.d \
./Core/Inc/arm_dot_prod_q31.d \
./Core/Inc/arm_dot_prod_q7.d \
./Core/Inc/arm_dtw_distance_f32.d \
./Core/Inc/arm_dtw_init_window_q7.d \
./Core/Inc/arm_dtw_path_f32.d \
./Core/Inc/arm_entropy_f16.d \
./Core/Inc/arm_entropy_f32.d \
./Core/Inc/arm_entropy_f64.d \
./Core/Inc/arm_euclidean_distance_f16.d \
./Core/Inc/arm_euclidean_distance_f32.d \
./Core/Inc/arm_euclidean_distance_f64.d \
./Core/Inc/arm_f16_to_f64.d \
./Core/Inc/arm_f16_to_float.d \
./Core/Inc/arm_f16_to_q15.d \
./Core/Inc/arm_f64_to_f16.d \
./Core/Inc/arm_f64_to_float.d \
./Core/Inc/arm_f64_to_q15.d \
./Core/Inc/arm_f64_to_q31.d \
./Core/Inc/arm_f64_to_q7.d \
./Core/Inc/arm_fill_f16.d \
./Core/Inc/arm_fill_f32.d \
./Core/Inc/arm_fill_f64.d \
./Core/Inc/arm_fill_q15.d \
./Core/Inc/arm_fill_q31.d \
./Core/Inc/arm_fill_q7.d \
./Core/Inc/arm_fir_decimate_f32.d \
./Core/Inc/arm_fir_decimate_fast_q15.d \
./Core/Inc/arm_fir_decimate_fast_q31.d \
./Core/Inc/arm_fir_decimate_init_f32.d \
./Core/Inc/arm_fir_decimate_init_q15.d \
./Core/Inc/arm_fir_decimate_init_q31.d \
./Core/Inc/arm_fir_decimate_q15.d \
./Core/Inc/arm_fir_decimate_q31.d \
./Core/Inc/arm_fir_f16.d \
./Core/Inc/arm_fir_f32.d \
./Core/Inc/arm_fir_f64.d \
./Core/Inc/arm_fir_fast_q15.d \
./Core/Inc/arm_fir_fast_q31.d \
./Core/Inc/arm_fir_init_f16.d \
./Core/Inc/arm_fir_init_f32.d \
./Core/Inc/arm_fir_init_f64.d \
./Core/Inc/arm_fir_init_q15.d \
./Core/Inc/arm_fir_init_q31.d \
./Core/Inc/arm_fir_init_q7.d \
./Core/Inc/arm_fir_interpolate_f32.d \
./Core/Inc/arm_fir_interpolate_init_f32.d \
./Core/Inc/arm_fir_interpolate_init_q15.d \
./Core/Inc/arm_fir_interpolate_init_q31.d \
./Core/Inc/arm_fir_interpolate_q15.d \
./Core/Inc/arm_fir_interpolate_q31.d \
./Core/Inc/arm_fir_lattice_f32.d \
./Core/Inc/arm_fir_lattice_init_f32.d \
./Core/Inc/arm_fir_lattice_init_q15.d \
./Core/Inc/arm_fir_lattice_init_q31.d \
./Core/Inc/arm_fir_lattice_q15.d \
./Core/Inc/arm_fir_lattice_q31.d \
./Core/Inc/arm_fir_q15.d \
./Core/Inc/arm_fir_q31.d \
./Core/Inc/arm_fir_q7.d \
./Core/Inc/arm_fir_sparse_f32.d \
./Core/Inc/arm_fir_sparse_init_f32.d \
./Core/Inc/arm_fir_sparse_init_q15.d \
./Core/Inc/arm_fir_sparse_init_q31.d \
./Core/Inc/arm_fir_sparse_init_q7.d \
./Core/Inc/arm_fir_sparse_q15.d \
./Core/Inc/arm_fir_sparse_q31.d \
./Core/Inc/arm_fir_sparse_q7.d \
./Core/Inc/arm_float_to_f16.d \
./Core/Inc/arm_float_to_f64.d \
./Core/Inc/arm_float_to_q15.d \
./Core/Inc/arm_float_to_q31.d \
./Core/Inc/arm_float_to_q7.d \
./Core/Inc/arm_gaussian_naive_bayes_predict_f16.d \
./Core/Inc/arm_gaussian_naive_bayes_predict_f32.d \
./Core/Inc/arm_hamming_distance.d \
./Core/Inc/arm_hamming_f32.d \
./Core/Inc/arm_hamming_f64.d \
./Core/Inc/arm_hanning_f32.d \
./Core/Inc/arm_hanning_f64.d \
./Core/Inc/arm_heap_sort_f32.d \
./Core/Inc/arm_hft116d_f32.d \
./Core/Inc/arm_hft116d_f64.d \
./Core/Inc/arm_hft144d_f32.d \
./Core/Inc/arm_hft144d_f64.d \
./Core/Inc/arm_hft169d_f32.d \
./Core/Inc/arm_hft169d_f64.d \
./Core/Inc/arm_hft196d_f32.d \
./Core/Inc/arm_hft196d_f64.d \
./Core/Inc/arm_hft223d_f32.d \
./Core/Inc/arm_hft223d_f64.d \
./Core/Inc/arm_hft248d_f32.d \
./Core/Inc/arm_hft248d_f64.d \
./Core/Inc/arm_hft90d_f32.d \
./Core/Inc/arm_hft90d_f64.d \
./Core/Inc/arm_hft95_f32.d \
./Core/Inc/arm_hft95_f64.d \
./Core/Inc/arm_householder_f16.d \
./Core/Inc/arm_householder_f32.d \
./Core/Inc/arm_householder_f64.d \
./Core/Inc/arm_iir_lattice_f32.d \
./Core/Inc/arm_iir_lattice_init_f32.d \
./Core/Inc/arm_iir_lattice_init_q15.d \
./Core/Inc/arm_iir_lattice_init_q31.d \
./Core/Inc/arm_iir_lattice_q15.d \
./Core/Inc/arm_iir_lattice_q31.d \
./Core/Inc/arm_insertion_sort_f32.d \
./Core/Inc/arm_jaccard_distance.d \
./Core/Inc/arm_jensenshannon_distance_f16.d \
./Core/Inc/arm_jensenshannon_distance_f32.d \
./Core/Inc/arm_kullback_leibler_f16.d \
./Core/Inc/arm_kullback_leibler_f32.d \
./Core/Inc/arm_kullback_leibler_f64.d \
./Core/Inc/arm_kulsinski_distance.d \
./Core/Inc/arm_levinson_durbin_f16.d \
./Core/Inc/arm_levinson_durbin_f32.d \
./Core/Inc/arm_levinson_durbin_q31.d \
./Core/Inc/arm_linear_interp_f16.d \
./Core/Inc/arm_linear_interp_f32.d \
./Core/Inc/arm_linear_interp_q15.d \
./Core/Inc/arm_linear_interp_q31.d \
./Core/Inc/arm_linear_interp_q7.d \
./Core/Inc/arm_lms_f32.d \
./Core/Inc/arm_lms_init_f32.d \
./Core/Inc/arm_lms_init_q15.d \
./Core/Inc/arm_lms_init_q31.d \
./Core/Inc/arm_lms_norm_f32.d \
./Core/Inc/arm_lms_norm_init_f32.d \
./Core/Inc/arm_lms_norm_init_q15.d \
./Core/Inc/arm_lms_norm_init_q31.d \
./Core/Inc/arm_lms_norm_q15.d \
./Core/Inc/arm_lms_norm_q31.d \
./Core/Inc/arm_lms_q15.d \
./Core/Inc/arm_lms_q31.d \
./Core/Inc/arm_logsumexp_dot_prod_f16.d \
./Core/Inc/arm_logsumexp_dot_prod_f32.d \
./Core/Inc/arm_logsumexp_f16.d \
./Core/Inc/arm_logsumexp_f32.d \
./Core/Inc/arm_mat_add_f16.d \
./Core/Inc/arm_mat_add_f32.d \
./Core/Inc/arm_mat_add_q15.d \
./Core/Inc/arm_mat_add_q31.d \
./Core/Inc/arm_mat_cholesky_f16.d \
./Core/Inc/arm_mat_cholesky_f32.d \
./Core/Inc/arm_mat_cholesky_f64.d \
./Core/Inc/arm_mat_cmplx_mult_f16.d \
./Core/Inc/arm_mat_cmplx_mult_f32.d \
./Core/Inc/arm_mat_cmplx_mult_q15.d \
./Core/Inc/arm_mat_cmplx_mult_q31.d \
./Core/Inc/arm_mat_cmplx_trans_f16.d \
./Core/Inc/arm_mat_cmplx_trans_f32.d \
./Core/Inc/arm_mat_cmplx_trans_q15.d \
./Core/Inc/arm_mat_cmplx_trans_q31.d \
./Core/Inc/arm_mat_init_f16.d \
./Core/Inc/arm_mat_init_f32.d \
./Core/Inc/arm_mat_init_f64.d \
./Core/Inc/arm_mat_init_q15.d \
./Core/Inc/arm_mat_init_q31.d \
./Core/Inc/arm_mat_inverse_f16.d \
./Core/Inc/arm_mat_inverse_f32.d \
./Core/Inc/arm_mat_inverse_f64.d \
./Core/Inc/arm_mat_ldlt_f32.d \
./Core/Inc/arm_mat_ldlt_f64.d \
./Core/Inc/arm_mat_mult_f16.d \
./Core/Inc/arm_mat_mult_f32.d \
./Core/Inc/arm_mat_mult_f64.d \
./Core/Inc/arm_mat_mult_fast_q15.d \
./Core/Inc/arm_mat_mult_fast_q31.d \
./Core/Inc/arm_mat_mult_opt_q31.d \
./Core/Inc/arm_mat_mult_q15.d \
./Core/Inc/arm_mat_mult_q31.d \
./Core/Inc/arm_mat_mult_q7.d \
./Core/Inc/arm_mat_qr_f16.d \
./Core/Inc/arm_mat_qr_f32.d \
./Core/Inc/arm_mat_qr_f64.d \
./Core/Inc/arm_mat_scale_f16.d \
./Core/Inc/arm_mat_scale_f32.d \
./Core/Inc/arm_mat_scale_q15.d \
./Core/Inc/arm_mat_scale_q31.d \
./Core/Inc/arm_mat_solve_lower_triangular_f16.d \
./Core/Inc/arm_mat_solve_lower_triangular_f32.d \
./Core/Inc/arm_mat_solve_lower_triangular_f64.d \
./Core/Inc/arm_mat_solve_upper_triangular_f16.d \
./Core/Inc/arm_mat_solve_upper_triangular_f32.d \
./Core/Inc/arm_mat_solve_upper_triangular_f64.d \
./Core/Inc/arm_mat_sub_f16.d \
./Core/Inc/arm_mat_sub_f32.d \
./Core/Inc/arm_mat_sub_f64.d \
./Core/Inc/arm_mat_sub_q15.d \
./Core/Inc/arm_mat_sub_q31.d \
./Core/Inc/arm_mat_trans_f16.d \
./Core/Inc/arm_mat_trans_f32.d \
./Core/Inc/arm_mat_trans_f64.d \
./Core/Inc/arm_mat_trans_q15.d \
./Core/Inc/arm_mat_trans_q31.d \
./Core/Inc/arm_mat_trans_q7.d \
./Core/Inc/arm_mat_vec_mult_f16.d \
./Core/Inc/arm_mat_vec_mult_f32.d \
./Core/Inc/arm_mat_vec_mult_q15.d \
./Core/Inc/arm_mat_vec_mult_q31.d \
./Core/Inc/arm_mat_vec_mult_q7.d \
./Core/Inc/arm_max_f16.d \
./Core/Inc/arm_max_f32.d \
./Core/Inc/arm_max_f64.d \
./Core/Inc/arm_max_no_idx_f16.d \
./Core/Inc/arm_max_no_idx_f32.d \
./Core/Inc/arm_max_no_idx_f64.d \
./Core/Inc/arm_max_no_idx_q15.d \
./Core/Inc/arm_max_no_idx_q31.d \
./Core/Inc/arm_max_no_idx_q7.d \
./Core/Inc/arm_max_q15.d \
./Core/Inc/arm_max_q31.d \
./Core/Inc/arm_max_q7.d \
./Core/Inc/arm_mean_f16.d \
./Core/Inc/arm_mean_f32.d \
./Core/Inc/arm_mean_f64.d \
./Core/Inc/arm_mean_q15.d \
./Core/Inc/arm_mean_q31.d \
./Core/Inc/arm_mean_q7.d \
./Core/Inc/arm_merge_sort_f32.d \
./Core/Inc/arm_merge_sort_init_f32.d \
./Core/Inc/arm_mfcc_f16.d \
./Core/Inc/arm_mfcc_f32.d \
./Core/Inc/arm_mfcc_init_f16.d \
./Core/Inc/arm_mfcc_init_f32.d \
./Core/Inc/arm_mfcc_init_q15.d \
./Core/Inc/arm_mfcc_init_q31.d \
./Core/Inc/arm_mfcc_q15.d \
./Core/Inc/arm_mfcc_q31.d \
./Core/Inc/arm_min_f16.d \
./Core/Inc/arm_min_f32.d \
./Core/Inc/arm_min_f64.d \
./Core/Inc/arm_min_no_idx_f16.d \
./Core/Inc/arm_min_no_idx_f32.d \
./Core/Inc/arm_min_no_idx_f64.d \
./Core/Inc/arm_min_no_idx_q15.d \
./Core/Inc/arm_min_no_idx_q31.d \
./Core/Inc/arm_min_no_idx_q7.d \
./Core/Inc/arm_min_q15.d \
./Core/Inc/arm_min_q31.d \
./Core/Inc/arm_min_q7.d \
./Core/Inc/arm_minkowski_distance_f16.d \
./Core/Inc/arm_minkowski_distance_f32.d \
./Core/Inc/arm_mse_f16.d \
./Core/Inc/arm_mse_f32.d \
./Core/Inc/arm_mse_f64.d \
./Core/Inc/arm_mse_q15.d \
./Core/Inc/arm_mse_q31.d \
./Core/Inc/arm_mse_q7.d \
./Core/Inc/arm_mult_f16.d \
./Core/Inc/arm_mult_f32.d \
./Core/Inc/arm_mult_f64.d \
./Core/Inc/arm_mult_q15.d \
./Core/Inc/arm_mult_q31.d \
./Core/Inc/arm_mult_q7.d \
./Core/Inc/arm_mve_tables.d \
./Core/Inc/arm_mve_tables_f16.d \
./Core/Inc/arm_negate_f16.d \
./Core/Inc/arm_negate_f32.d \
./Core/Inc/arm_negate_f64.d \
./Core/Inc/arm_negate_q15.d \
./Core/Inc/arm_negate_q31.d \
./Core/Inc/arm_negate_q7.d \
./Core/Inc/arm_not_u16.d \
./Core/Inc/arm_not_u32.d \
./Core/Inc/arm_not_u8.d \
./Core/Inc/arm_nuttall3_f32.d \
./Core/Inc/arm_nuttall3_f64.d \
./Core/Inc/arm_nuttall3a_f32.d \
./Core/Inc/arm_nuttall3a_f64.d \
./Core/Inc/arm_nuttall3b_f32.d \
./Core/Inc/arm_nuttall3b_f64.d \
./Core/Inc/arm_nuttall4_f32.d \
./Core/Inc/arm_nuttall4_f64.d \
./Core/Inc/arm_nuttall4a_f32.d \
./Core/Inc/arm_nuttall4a_f64.d \
./Core/Inc/arm_nuttall4b_f32.d \
./Core/Inc/arm_nuttall4b_f64.d \
./Core/Inc/arm_nuttall4c_f32.d \
./Core/Inc/arm_nuttall4c_f64.d \
./Core/Inc/arm_offset_f16.d \
./Core/Inc/arm_offset_f32.d \
./Core/Inc/arm_offset_f64.d \
./Core/Inc/arm_offset_q15.d \
./Core/Inc/arm_offset_q31.d \
./Core/Inc/arm_offset_q7.d \
./Core/Inc/arm_or_u16.d \
./Core/Inc/arm_or_u32.d \
./Core/Inc/arm_or_u8.d \
./Core/Inc/arm_pid_init_f32.d \
./Core/Inc/arm_pid_init_q15.d \
./Core/Inc/arm_pid_init_q31.d \
./Core/Inc/arm_pid_reset_f32.d \
./Core/Inc/arm_pid_reset_q15.d \
./Core/Inc/arm_pid_reset_q31.d \
./Core/Inc/arm_power_f16.d \
./Core/Inc/arm_power_f32.d \
./Core/Inc/arm_power_f64.d \
./Core/Inc/arm_power_q15.d \
./Core/Inc/arm_power_q31.d \
./Core/Inc/arm_power_q7.d \
./Core/Inc/arm_q15_to_f16.d \
./Core/Inc/arm_q15_to_f64.d \
./Core/Inc/arm_q15_to_float.d \
./Core/Inc/arm_q15_to_q31.d \
./Core/Inc/arm_q15_to_q7.d \
./Core/Inc/arm_q31_to_f64.d \
./Core/Inc/arm_q31_to_float.d \
./Core/Inc/arm_q31_to_q15.d \
./Core/Inc/arm_q31_to_q7.d \
./Core/Inc/arm_q7_to_f64.d \
./Core/Inc/arm_q7_to_float.d \
./Core/Inc/arm_q7_to_q15.d \
./Core/Inc/arm_q7_to_q31.d \
./Core/Inc/arm_quaternion2rotation_f32.d \
./Core/Inc/arm_quaternion_conjugate_f32.d \
./Core/Inc/arm_quaternion_inverse_f32.d \
./Core/Inc/arm_quaternion_norm_f32.d \
./Core/Inc/arm_quaternion_normalize_f32.d \
./Core/Inc/arm_quaternion_product_f32.d \
./Core/Inc/arm_quaternion_product_single_f32.d \
./Core/Inc/arm_quick_sort_f32.d \
./Core/Inc/arm_rfft_f32.d \
./Core/Inc/arm_rfft_fast_f16.d \
./Core/Inc/arm_rfft_fast_f32.d \
./Core/Inc/arm_rfft_fast_f64.d \
./Core/Inc/arm_rfft_fast_init_f16.d \
./Core/Inc/arm_rfft_fast_init_f32.d \
./Core/Inc/arm_rfft_fast_init_f64.d \
./Core/Inc/arm_rfft_init_f32.d \
./Core/Inc/arm_rfft_init_q15.d \
./Core/Inc/arm_rfft_init_q31.d \
./Core/Inc/arm_rfft_q15.d \
./Core/Inc/arm_rfft_q31.d \
./Core/Inc/arm_rms_f16.d \
./Core/Inc/arm_rms_f32.d \
./Core/Inc/arm_rms_q15.d \
./Core/Inc/arm_rms_q31.d \
./Core/Inc/arm_rogerstanimoto_distance.d \
./Core/Inc/arm_rotation2quaternion_f32.d \
./Core/Inc/arm_russellrao_distance.d \
./Core/Inc/arm_scale_f16.d \
./Core/Inc/arm_scale_f32.d \
./Core/Inc/arm_scale_f64.d \
./Core/Inc/arm_scale_q15.d \
./Core/Inc/arm_scale_q31.d \
./Core/Inc/arm_scale_q7.d \
./Core/Inc/arm_selection_sort_f32.d \
./Core/Inc/arm_shift_q15.d \
./Core/Inc/arm_shift_q31.d \
./Core/Inc/arm_shift_q7.d \
./Core/Inc/arm_sin_cos_f32.d \
./Core/Inc/arm_sin_cos_q31.d \
./Core/Inc/arm_sin_f32.d \
./Core/Inc/arm_sin_q15.d \
./Core/Inc/arm_sin_q31.d \
./Core/Inc/arm_sokalmichener_distance.d \
./Core/Inc/arm_sokalsneath_distance.d \
./Core/Inc/arm_sort_f32.d \
./Core/Inc/arm_sort_init_f32.d \
./Core/Inc/arm_spline_interp_f32.d \
./Core/Inc/arm_spline_interp_init_f32.d \
./Core/Inc/arm_sqrt_q15.d \
./Core/Inc/arm_sqrt_q31.d \
./Core/Inc/arm_std_f16.d \
./Core/Inc/arm_std_f32.d \
./Core/Inc/arm_std_f64.d \
./Core/Inc/arm_std_q15.d \
./Core/Inc/arm_std_q31.d \
./Core/Inc/arm_sub_f16.d \
./Core/Inc/arm_sub_f32.d \
./Core/Inc/arm_sub_f64.d \
./Core/Inc/arm_sub_q15.d \
./Core/Inc/arm_sub_q31.d \
./Core/Inc/arm_sub_q7.d \
./Core/Inc/arm_svm_linear_init_f16.d \
./Core/Inc/arm_svm_linear_init_f32.d \
./Core/Inc/arm_svm_linear_predict_f16.d \
./Core/Inc/arm_svm_linear_predict_f32.d \
./Core/Inc/arm_svm_polynomial_init_f16.d \
./Core/Inc/arm_svm_polynomial_init_f32.d \
./Core/Inc/arm_svm_polynomial_predict_f16.d \
./Core/Inc/arm_svm_polynomial_predict_f32.d \
./Core/Inc/arm_svm_rbf_init_f16.d \
./Core/Inc/arm_svm_rbf_init_f32.d \
./Core/Inc/arm_svm_rbf_predict_f16.d \
./Core/Inc/arm_svm_rbf_predict_f32.d \
./Core/Inc/arm_svm_sigmoid_init_f16.d \
./Core/Inc/arm_svm_sigmoid_init_f32.d \
./Core/Inc/arm_svm_sigmoid_predict_f16.d \
./Core/Inc/arm_svm_sigmoid_predict_f32.d \
./Core/Inc/arm_var_f16.d \
./Core/Inc/arm_var_f32.d \
./Core/Inc/arm_var_f64.d \
./Core/Inc/arm_var_q15.d \
./Core/Inc/arm_var_q31.d \
./Core/Inc/arm_vexp_f16.d \
./Core/Inc/arm_vexp_f32.d \
./Core/Inc/arm_vexp_f64.d \
./Core/Inc/arm_vinverse_f16.d \
./Core/Inc/arm_vlog_f16.d \
./Core/Inc/arm_vlog_f32.d \
./Core/Inc/arm_vlog_f64.d \
./Core/Inc/arm_vlog_q15.d \
./Core/Inc/arm_vlog_q31.d \
./Core/Inc/arm_weighted_sum_f16.d \
./Core/Inc/arm_weighted_sum_f32.d \
./Core/Inc/arm_welch_f32.d \
./Core/Inc/arm_welch_f64.d \
./Core/Inc/arm_xor_u16.d \
./Core/Inc/arm_xor_u32.d \
./Core/Inc/arm_xor_u8.d \
./Core/Inc/arm_yule_distance.d 


# Each subdirectory must supply rules for building sources it contributes
Core/Inc/%.o Core/Inc/%.su Core/Inc/%.cyclo: ../Core/Inc/%.c Core/Inc/subdir.mk
	arm-none-eabi-gcc "$<" -mcpu=cortex-m4 -std=gnu11 -DUSE_HAL_DRIVER -DARM_MATH_CM4 -DSTM32G473xx -c -I../Core/Inc -I../Drivers/CMSIS/DSP/Include/dsp -I../Drivers/CMSIS/DSP/Include -I../Drivers/STM32G4xx_HAL_Driver/Inc -I../Drivers/STM32G4xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32G4xx/Include -I../Drivers/CMSIS/Include -Os -ffunction-sections -fdata-sections -Wall -fstack-usage -fcyclomatic-complexity -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv4-sp-d16 -mfloat-abi=hard -mthumb -o "$@"

clean: clean-Core-2f-Inc

clean-Core-2f-Inc:
	-$(RM) ./Core/Inc/BasicMathFunctions.cyclo ./Core/Inc/BasicMathFunctions.d ./Core/Inc/BasicMathFunctions.o ./Core/Inc/BasicMathFunctions.su ./Core/Inc/BasicMathFunctionsF16.cyclo ./Core/Inc/BasicMathFunctionsF16.d ./Core/Inc/BasicMathFunctionsF16.o ./Core/Inc/BasicMathFunctionsF16.su ./Core/Inc/BayesFunctions.cyclo ./Core/Inc/BayesFunctions.d ./Core/Inc/BayesFunctions.o ./Core/Inc/BayesFunctions.su ./Core/Inc/BayesFunctionsF16.cyclo ./Core/Inc/BayesFunctionsF16.d ./Core/Inc/BayesFunctionsF16.o ./Core/Inc/BayesFunctionsF16.su ./Core/Inc/CommonTables.cyclo ./Core/Inc/CommonTables.d ./Core/Inc/CommonTables.o ./Core/Inc/CommonTables.su ./Core/Inc/CommonTablesF16.cyclo ./Core/Inc/CommonTablesF16.d ./Core/Inc/CommonTablesF16.o ./Core/Inc/CommonTablesF16.su ./Core/Inc/ComplexMathFunctions.cyclo ./Core/Inc/ComplexMathFunctions.d ./Core/Inc/ComplexMathFunctions.o ./Core/Inc/ComplexMathFunctions.su ./Core/Inc/ComplexMathFunctionsF16.cyclo ./Core/Inc/ComplexMathFunctionsF16.d ./Core/Inc/ComplexMathFunctionsF16.o ./Core/Inc/ComplexMathFunctionsF16.su ./Core/Inc/ControllerFunctions.cyclo ./Core/Inc/ControllerFunctions.d ./Core/Inc/ControllerFunctions.o ./Core/Inc/ControllerFunctions.su ./Core/Inc/DistanceFunctions.cyclo ./Core/Inc/DistanceFunctions.d ./Core/Inc/DistanceFunctions.o ./Core/Inc/DistanceFunctions.su ./Core/Inc/DistanceFunctionsF16.cyclo ./Core/Inc/DistanceFunctionsF16.d ./Core/Inc/DistanceFunctionsF16.o ./Core/Inc/DistanceFunctionsF16.su ./Core/Inc/FastMathFunctions.cyclo ./Core/Inc/FastMathFunctions.d ./Core/Inc/FastMathFunctions.o ./Core/Inc/FastMathFunctions.su ./Core/Inc/FastMathFunctionsF16.cyclo ./Core/Inc/FastMathFunctionsF16.d ./Core/Inc/FastMathFunctionsF16.o ./Core/Inc/FastMathFunctionsF16.su ./Core/Inc/FilteringFunctions.cyclo ./Core/Inc/FilteringFunctions.d ./Core/Inc/FilteringFunctions.o ./Core/Inc/FilteringFunctions.su ./Core/Inc/FilteringFunctionsF16.cyclo ./Core/Inc/FilteringFunctionsF16.d ./Core/Inc/FilteringFunctionsF16.o ./Core/Inc/FilteringFunctionsF16.su ./Core/Inc/InterpolationFunctions.cyclo ./Core/Inc/InterpolationFunctions.d ./Core/Inc/InterpolationFunctions.o ./Core/Inc/InterpolationFunctions.su ./Core/Inc/InterpolationFunctionsF16.cyclo ./Core/Inc/InterpolationFunctionsF16.d ./Core/Inc/InterpolationFunctionsF16.o ./Core/Inc/InterpolationFunctionsF16.su ./Core/Inc/MatrixFunctions.cyclo ./Core/Inc/MatrixFunctions.d ./Core/Inc/MatrixFunctions.o ./Core/Inc/MatrixFunctions.su ./Core/Inc/MatrixFunctionsF16.cyclo ./Core/Inc/MatrixFunctionsF16.d ./Core/Inc/MatrixFunctionsF16.o ./Core/Inc/MatrixFunctionsF16.su ./Core/Inc/QuaternionMathFunctions.cyclo ./Core/Inc/QuaternionMathFunctions.d ./Core/Inc/QuaternionMathFunctions.o ./Core/Inc/QuaternionMathFunctions.su ./Core/Inc/SVMFunctions.cyclo ./Core/Inc/SVMFunctions.d ./Core/Inc/SVMFunctions.o ./Core/Inc/SVMFunctions.su ./Core/Inc/SVMFunctionsF16.cyclo ./Core/Inc/SVMFunctionsF16.d ./Core/Inc/SVMFunctionsF16.o ./Core/Inc/SVMFunctionsF16.su ./Core/Inc/StatisticsFunctions.cyclo ./Core/Inc/StatisticsFunctions.d ./Core/Inc/StatisticsFunctions.o ./Core/Inc/StatisticsFunctions.su ./Core/Inc/StatisticsFunctionsF16.cyclo ./Core/Inc/StatisticsFunctionsF16.d ./Core/Inc/StatisticsFunctionsF16.o ./Core/Inc/StatisticsFunctionsF16.su ./Core/Inc/SupportFunctions.cyclo ./Core/Inc/SupportFunctions.d ./Core/Inc/SupportFunctions.o ./Core/Inc/SupportFunctions.su ./Core/Inc/SupportFunctionsF16.cyclo ./Core/Inc/SupportFunctionsF16.d ./Core/Inc/SupportFunctionsF16.o ./Core/Inc/SupportFunctionsF16.su ./Core/Inc/TransformFunctions.cyclo ./Core/Inc/TransformFunctions.d ./Core/Inc/TransformFunctions.o ./Core/Inc/TransformFunctions.su ./Core/Inc/TransformFunctionsF16.cyclo ./Core/Inc/TransformFunctionsF16.d ./Core/Inc/TransformFunctionsF16.o ./Core/Inc/TransformFunctionsF16.su ./Core/Inc/WindowFunctions.cyclo ./Core/Inc/WindowFunctions.d ./Core/Inc/WindowFunctions.o ./Core/Inc/WindowFunctions.su ./Core/Inc/arm_abs_f16.cyclo ./Core/Inc/arm_abs_f16.d ./Core/Inc/arm_abs_f16.o ./Core/Inc/arm_abs_f16.su ./Core/Inc/arm_abs_f32.cyclo ./Core/Inc/arm_abs_f32.d ./Core/Inc/arm_abs_f32.o ./Core/Inc/arm_abs_f32.su ./Core/Inc/arm_abs_f64.cyclo ./Core/Inc/arm_abs_f64.d ./Core/Inc/arm_abs_f64.o ./Core/Inc/arm_abs_f64.su ./Core/Inc/arm_abs_q15.cyclo ./Core/Inc/arm_abs_q15.d ./Core/Inc/arm_abs_q15.o ./Core/Inc/arm_abs_q15.su ./Core/Inc/arm_abs_q31.cyclo ./Core/Inc/arm_abs_q31.d ./Core/Inc/arm_abs_q31.o ./Core/Inc/arm_abs_q31.su ./Core/Inc/arm_abs_q7.cyclo ./Core/Inc/arm_abs_q7.d ./Core/Inc/arm_abs_q7.o ./Core/Inc/arm_abs_q7.su ./Core/Inc/arm_absmax_f16.cyclo ./Core/Inc/arm_absmax_f16.d ./Core/Inc/arm_absmax_f16.o ./Core/Inc/arm_absmax_f16.su ./Core/Inc/arm_absmax_f32.cyclo ./Core/Inc/arm_absmax_f32.d ./Core/Inc/arm_absmax_f32.o ./Core/Inc/arm_absmax_f32.su ./Core/Inc/arm_absmax_f64.cyclo ./Core/Inc/arm_absmax_f64.d ./Core/Inc/arm_absmax_f64.o ./Core/Inc/arm_absmax_f64.su ./Core/Inc/arm_absmax_no_idx_f16.cyclo ./Core/Inc/arm_absmax_no_idx_f16.d ./Core/Inc/arm_absmax_no_idx_f16.o ./Core/Inc/arm_absmax_no_idx_f16.su ./Core/Inc/arm_absmax_no_idx_f32.cyclo ./Core/Inc/arm_absmax_no_idx_f32.d ./Core/Inc/arm_absmax_no_idx_f32.o ./Core/Inc/arm_absmax_no_idx_f32.su ./Core/Inc/arm_absmax_no_idx_f64.cyclo ./Core/Inc/arm_absmax_no_idx_f64.d ./Core/Inc/arm_absmax_no_idx_f64.o ./Core/Inc/arm_absmax_no_idx_f64.su ./Core/Inc/arm_absmax_no_idx_q15.cyclo ./Core/Inc/arm_absmax_no_idx_q15.d ./Core/Inc/arm_absmax_no_idx_q15.o ./Core/Inc/arm_absmax_no_idx_q15.su ./Core/Inc/arm_absmax_no_idx_q31.cyclo ./Core/Inc/arm_absmax_no_idx_q31.d ./Core/Inc/arm_absmax_no_idx_q31.o ./Core/Inc/arm_absmax_no_idx_q31.su ./Core/Inc/arm_absmax_no_idx_q7.cyclo ./Core/Inc/arm_absmax_no_idx_q7.d ./Core/Inc/arm_absmax_no_idx_q7.o ./Core/Inc/arm_absmax_no_idx_q7.su ./Core/Inc/arm_absmax_q15.cyclo ./Core/Inc/arm_absmax_q15.d ./Core/Inc/arm_absmax_q15.o ./Core/Inc/arm_absmax_q15.su ./Core/Inc/arm_absmax_q31.cyclo ./Core/Inc/arm_absmax_q31.d ./Core/Inc/arm_absmax_q31.o ./Core/Inc/arm_absmax_q31.su
	-$(RM) ./Core/Inc/arm_absmax_q7.cyclo ./Core/Inc/arm_absmax_q7.d ./Core/Inc/arm_absmax_q7.o ./Core/Inc/arm_absmax_q7.su ./Core/Inc/arm_absmin_f16.cyclo ./Core/Inc/arm_absmin_f16.d ./Core/Inc/arm_absmin_f16.o ./Core/Inc/arm_absmin_f16.su ./Core/Inc/arm_absmin_f32.cyclo ./Core/Inc/arm_absmin_f32.d ./Core/Inc/arm_absmin_f32.o ./Core/Inc/arm_absmin_f32.su ./Core/Inc/arm_absmin_f64.cyclo ./Core/Inc/arm_absmin_f64.d ./Core/Inc/arm_absmin_f64.o ./Core/Inc/arm_absmin_f64.su ./Core/Inc/arm_absmin_no_idx_f16.cyclo ./Core/Inc/arm_absmin_no_idx_f16.d ./Core/Inc/arm_absmin_no_idx_f16.o ./Core/Inc/arm_absmin_no_idx_f16.su ./Core/Inc/arm_absmin_no_idx_f32.cyclo ./Core/Inc/arm_absmin_no_idx_f32.d ./Core/Inc/arm_absmin_no_idx_f32.o ./Core/Inc/arm_absmin_no_idx_f32.su ./Core/Inc/arm_absmin_no_idx_f64.cyclo ./Core/Inc/arm_absmin_no_idx_f64.d ./Core/Inc/arm_absmin_no_idx_f64.o ./Core/Inc/arm_absmin_no_idx_f64.su ./Core/Inc/arm_absmin_no_idx_q15.cyclo ./Core/Inc/arm_absmin_no_idx_q15.d ./Core/Inc/arm_absmin_no_idx_q15.o ./Core/Inc/arm_absmin_no_idx_q15.su ./Core/Inc/arm_absmin_no_idx_q31.cyclo ./Core/Inc/arm_absmin_no_idx_q31.d ./Core/Inc/arm_absmin_no_idx_q31.o ./Core/Inc/arm_absmin_no_idx_q31.su ./Core/Inc/arm_absmin_no_idx_q7.cyclo ./Core/Inc/arm_absmin_no_idx_q7.d ./Core/Inc/arm_absmin_no_idx_q7.o ./Core/Inc/arm_absmin_no_idx_q7.su ./Core/Inc/arm_absmin_q15.cyclo ./Core/Inc/arm_absmin_q15.d ./Core/Inc/arm_absmin_q15.o ./Core/Inc/arm_absmin_q15.su ./Core/Inc/arm_absmin_q31.cyclo ./Core/Inc/arm_absmin_q31.d ./Core/Inc/arm_absmin_q31.o ./Core/Inc/arm_absmin_q31.su ./Core/Inc/arm_absmin_q7.cyclo ./Core/Inc/arm_absmin_q7.d ./Core/Inc/arm_absmin_q7.o ./Core/Inc/arm_absmin_q7.su ./Core/Inc/arm_accumulate_f16.cyclo ./Core/Inc/arm_accumulate_f16.d ./Core/Inc/arm_accumulate_f16.o ./Core/Inc/arm_accumulate_f16.su ./Core/Inc/arm_accumulate_f32.cyclo ./Core/Inc/arm_accumulate_f32.d ./Core/Inc/arm_accumulate_f32.o ./Core/Inc/arm_accumulate_f32.su ./Core/Inc/arm_accumulate_f64.cyclo ./Core/Inc/arm_accumulate_f64.d ./Core/Inc/arm_accumulate_f64.o ./Core/Inc/arm_accumulate_f64.su ./Core/Inc/arm_add_f16.cyclo ./Core/Inc/arm_add_f16.d ./Core/Inc/arm_add_f16.o ./Core/Inc/arm_add_f16.su ./Core/Inc/arm_add_f32.cyclo ./Core/Inc/arm_add_f32.d ./Core/Inc/arm_add_f32.o ./Core/Inc/arm_add_f32.su ./Core/Inc/arm_add_f64.cyclo ./Core/Inc/arm_add_f64.d ./Core/Inc/arm_add_f64.o ./Core/Inc/arm_add_f64.su ./Core/Inc/arm_add_q15.cyclo ./Core/Inc/arm_add_q15.d ./Core/Inc/arm_add_q15.o ./Core/Inc/arm_add_q15.su ./Core/Inc/arm_add_q31.cyclo ./Core/Inc/arm_add_q31.d ./Core/Inc/arm_add_q31.o ./Core/Inc/arm_add_q31.su ./Core/Inc/arm_add_q7.cyclo ./Core/Inc/arm_add_q7.d ./Core/Inc/arm_add_q7.o ./Core/Inc/arm_add_q7.su ./Core/Inc/arm_and_u16.cyclo ./Core/Inc/arm_and_u16.d ./Core/Inc/arm_and_u16.o ./Core/Inc/arm_and_u16.su ./Core/Inc/arm_and_u32.cyclo ./Core/Inc/arm_and_u32.d ./Core/Inc/arm_and_u32.o ./Core/Inc/arm_and_u32.su ./Core/Inc/arm_and_u8.cyclo ./Core/Inc/arm_and_u8.d ./Core/Inc/arm_and_u8.o ./Core/Inc/arm_and_u8.su ./Core/Inc/arm_atan2_f16.cyclo ./Core/Inc/arm_atan2_f16.d ./Core/Inc/arm_atan2_f16.o ./Core/Inc/arm_atan2_f16.su ./Core/Inc/arm_atan2_f32.cyclo ./Core/Inc/arm_atan2_f32.d ./Core/Inc/arm_atan2_f32.o ./Core/Inc/arm_atan2_f32.su ./Core/Inc/arm_atan2_q15.cyclo ./Core/Inc/arm_atan2_q15.d ./Core/Inc/arm_atan2_q15.o ./Core/Inc/arm_atan2_q15.su ./Core/Inc/arm_atan2_q31.cyclo ./Core/Inc/arm_atan2_q31.d ./Core/Inc/arm_atan2_q31.o ./Core/Inc/arm_atan2_q31.su ./Core/Inc/arm_bartlett_f32.cyclo ./Core/Inc/arm_bartlett_f32.d ./Core/Inc/arm_bartlett_f32.o ./Core/Inc/arm_bartlett_f32.su ./Core/Inc/arm_bartlett_f64.cyclo ./Core/Inc/arm_bartlett_f64.d ./Core/Inc/arm_bartlett_f64.o ./Core/Inc/arm_bartlett_f64.su ./Core/Inc/arm_barycenter_f16.cyclo ./Core/Inc/arm_barycenter_f16.d ./Core/Inc/arm_barycenter_f16.o ./Core/Inc/arm_barycenter_f16.su ./Core/Inc/arm_barycenter_f32.cyclo ./Core/Inc/arm_barycenter_f32.d ./Core/Inc/arm_barycenter_f32.o ./Core/Inc/arm_barycenter_f32.su ./Core/Inc/arm_bilinear_interp_f16.cyclo ./Core/Inc/arm_bilinear_interp_f16.d ./Core/Inc/arm_bilinear_interp_f16.o ./Core/Inc/arm_bilinear_interp_f16.su ./Core/Inc/arm_bilinear_interp_f32.cyclo ./Core/Inc/arm_bilinear_interp_f32.d ./Core/Inc/arm_bilinear_interp_f32.o ./Core/Inc/arm_bilinear_interp_f32.su ./Core/Inc/arm_bilinear_interp_q15.cyclo ./Core/Inc/arm_bilinear_interp_q15.d ./Core/Inc/arm_bilinear_interp_q15.o ./Core/Inc/arm_bilinear_interp_q15.su ./Core/Inc/arm_bilinear_interp_q31.cyclo ./Core/Inc/arm_bilinear_interp_q31.d ./Core/Inc/arm_bilinear_interp_q31.o ./Core/Inc/arm_bilinear_interp_q31.su ./Core/Inc/arm_bilinear_interp_q7.cyclo ./Core/Inc/arm_bilinear_interp_q7.d ./Core/Inc/arm_bilinear_interp_q7.o ./Core/Inc/arm_bilinear_interp_q7.su ./Core/Inc/arm_biquad_cascade_df1_32x64_init_q31.cyclo ./Core/Inc/arm_biquad_cascade_df1_32x64_init_q31.d ./Core/Inc/arm_biquad_cascade_df1_32x64_init_q31.o ./Core/Inc/arm_biquad_cascade_df1_32x64_init_q31.su ./Core/Inc/arm_biquad_cascade_df1_32x64_q31.cyclo ./Core/Inc/arm_biquad_cascade_df1_32x64_q31.d ./Core/Inc/arm_biquad_cascade_df1_32x64_q31.o ./Core/Inc/arm_biquad_cascade_df1_32x64_q31.su ./Core/Inc/arm_biquad_cascade_df1_f16.cyclo ./Core/Inc/arm_biquad_cascade_df1_f16.d ./Core/Inc/arm_biquad_cascade_df1_f16.o ./Core/Inc/arm_biquad_cascade_df1_f16.su ./Core/Inc/arm_biquad_cascade_df1_f32.cyclo ./Core/Inc/arm_biquad_cascade_df1_f32.d ./Core/Inc/arm_biquad_cascade_df1_f32.o ./Core/Inc/arm_biquad_cascade_df1_f32.su ./Core/Inc/arm_biquad_cascade_df1_fast_q15.cyclo ./Core/Inc/arm_biquad_cascade_df1_fast_q15.d ./Core/Inc/arm_biquad_cascade_df1_fast_q15.o ./Core/Inc/arm_biquad_cascade_df1_fast_q15.su ./Core/Inc/arm_biquad_cascade_df1_fast_q31.cyclo ./Core/Inc/arm_biquad_cascade_df1_fast_q31.d ./Core/Inc/arm_biquad_cascade_df1_fast_q31.o ./Core/Inc/arm_biquad_cascade_df1_fast_q31.su ./Core/Inc/arm_biquad_cascade_df1_init_f16.cyclo ./Core/Inc/arm_biquad_cascade_df1_init_f16.d ./Core/Inc/arm_biquad_cascade_df1_init_f16.o
	-$(RM) ./Core/Inc/arm_biquad_cascade_df1_init_f16.su ./Core/Inc/arm_biquad_cascade_df1_init_f32.cyclo ./Core/Inc/arm_biquad_cascade_df1_init_f32.d ./Core/Inc/arm_biquad_cascade_df1_init_f32.o ./Core/Inc/arm_biquad_cascade_df1_init_f32.su ./Core/Inc/arm_biquad_cascade_df1_init_q15.cyclo ./Core/Inc/arm_biquad_cascade_df1_init_q15.d ./Core/Inc/arm_biquad_cascade_df1_init_q15.o ./Core/Inc/arm_biquad_cascade_df1_init_q15.su ./Core/Inc/arm_biquad_cascade_df1_init_q31.cyclo ./Core/Inc/arm_biquad_cascade_df1_init_q31.d ./Core/Inc/arm_biquad_cascade_df1_init_q31.o ./Core/Inc/arm_biquad_cascade_df1_init_q31.su ./Core/Inc/arm_biquad_cascade_df1_q15.cyclo ./Core/Inc/arm_biquad_cascade_df1_q15.d ./Core/Inc/arm_biquad_cascade_df1_q15.o ./Core/Inc/arm_biquad_cascade_df1_q15.su ./Core/Inc/arm_biquad_cascade_df1_q31.cyclo ./Core/Inc/arm_biquad_cascade_df1_q31.d ./Core/Inc/arm_biquad_cascade_df1_q31.o ./Core/Inc/arm_biquad_cascade_df1_q31.su ./Core/Inc/arm_biquad_cascade_df2T_f16.cyclo ./Core/Inc/arm_biquad_cascade_df2T_f16.d ./Core/Inc/arm_biquad_cascade_df2T_f16.o ./Core/Inc/arm_biquad_cascade_df2T_f16.su ./Core/Inc/arm_biquad_cascade_df2T_f32.cyclo ./Core/Inc/arm_biquad_cascade_df2T_f32.d ./Core/Inc/arm_biquad_cascade_df2T_f32.o ./Core/Inc/arm_biquad_cascade_df2T_f32.su ./Core/Inc/arm_biquad_cascade_df2T_f64.cyclo ./Core/Inc/arm_biquad_cascade_df2T_f64.d ./Core/Inc/arm_biquad_cascade_df2T_f64.o ./Core/Inc/arm_biquad_cascade_df2T_f64.su ./Core/Inc/arm_biquad_cascade_df2T_init_f16.cyclo ./Core/Inc/arm_biquad_cascade_df2T_init_f16.d ./Core/Inc/arm_biquad_cascade_df2T_init_f16.o ./Core/Inc/arm_biquad_cascade_df2T_init_f16.su ./Core/Inc/arm_biquad_cascade_df2T_init_f32.cyclo ./Core/Inc/arm_biquad_cascade_df2T_init_f32.d ./Core/Inc/arm_biquad_cascade_df2T_init_f32.o ./Core/Inc/arm_biquad_cascade_df2T_init_f32.su ./Core/Inc/arm_biquad_cascade_df2T_init_f64.cyclo ./Core/Inc/arm_biquad_cascade_df2T_init_f64.d ./Core/Inc/arm_biquad_cascade_df2T_init_f64.o ./Core/Inc/arm_biquad_cascade_df2T_init_f64.su ./Core/Inc/arm_biquad_cascade_stereo_df2T_f16.cyclo ./Core/Inc/arm_biquad_cascade_stereo_df2T_f16.d ./Core/Inc/arm_biquad_cascade_stereo_df2T_f16.o ./Core/Inc/arm_biquad_cascade_stereo_df2T_f16.su ./Core/Inc/arm_biquad_cascade_stereo_df2T_f32.cyclo ./Core/Inc/arm_biquad_cascade_stereo_df2T_f32.d ./Core/Inc/arm_biquad_cascade_stereo_df2T_f32.o ./Core/Inc/arm_biquad_cascade_stereo_df2T_f32.su ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f16.cyclo ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f16.d ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f16.o ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f16.su ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f32.cyclo ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f32.d ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f32.o ./Core/Inc/arm_biquad_cascade_stereo_df2T_init_f32.su ./Core/Inc/arm_bitonic_sort_f32.cyclo ./Core/Inc/arm_bitonic_sort_f32.d ./Core/Inc/arm_bitonic_sort_f32.o ./Core/Inc/arm_bitonic_sort_f32.su ./Core/Inc/arm_bitreversal.cyclo ./Core/Inc/arm_bitreversal.d ./Core/Inc/arm_bitreversal.o ./Core/Inc/arm_bitreversal.su ./Core/Inc/arm_bitreversal2.cyclo ./Core/Inc/arm_bitreversal2.d ./Core/Inc/arm_bitreversal2.o ./Core/Inc/arm_bitreversal2.su ./Core/Inc/arm_bitreversal_f16.cyclo ./Core/Inc/arm_bitreversal_f16.d ./Core/Inc/arm_bitreversal_f16.o ./Core/Inc/arm_bitreversal_f16.su ./Core/Inc/arm_blackman_harris_92db_f32.cyclo ./Core/Inc/arm_blackman_harris_92db_f32.d ./Core/Inc/arm_blackman_harris_92db_f32.o ./Core/Inc/arm_blackman_harris_92db_f32.su ./Core/Inc/arm_blackman_harris_92db_f64.cyclo ./Core/Inc/arm_blackman_harris_92db_f64.d ./Core/Inc/arm_blackman_harris_92db_f64.o ./Core/Inc/arm_blackman_harris_92db_f64.su ./Core/Inc/arm_boolean_distance.cyclo ./Core/Inc/arm_boolean_distance.d ./Core/Inc/arm_boolean_distance.o ./Core/Inc/arm_boolean_distance.su ./Core/Inc/arm_braycurtis_distance_f16.cyclo ./Core/Inc/arm_braycurtis_distance_f16.d ./Core/Inc/arm_braycurtis_distance_f16.o ./Core/Inc/arm_braycurtis_distance_f16.su ./Core/Inc/arm_braycurtis_distance_f32.cyclo ./Core/Inc/arm_braycurtis_distance_f32.d ./Core/Inc/arm_braycurtis_distance_f32.o ./Core/Inc/arm_braycurtis_distance_f32.su ./Core/Inc/arm_bubble_sort_f32.cyclo ./Core/Inc/arm_bubble_sort_f32.d ./Core/Inc/arm_bubble_sort_f32.o ./Core/Inc/arm_bubble_sort_f32.su ./Core/Inc/arm_canberra_distance_f16.cyclo ./Core/Inc/arm_canberra_distance_f16.d ./Core/Inc/arm_canberra_distance_f16.o ./Core/Inc/arm_canberra_distance_f16.su ./Core/Inc/arm_canberra_distance_f32.cyclo ./Core/Inc/arm_canberra_distance_f32.d ./Core/Inc/arm_canberra_distance_f32.o ./Core/Inc/arm_canberra_distance_f32.su ./Core/Inc/arm_cfft_f16.cyclo ./Core/Inc/arm_cfft_f16.d ./Core/Inc/arm_cfft_f16.o ./Core/Inc/arm_cfft_f16.su ./Core/Inc/arm_cfft_f32.cyclo ./Core/Inc/arm_cfft_f32.d ./Core/Inc/arm_cfft_f32.o ./Core/Inc/arm_cfft_f32.su ./Core/Inc/arm_cfft_f64.cyclo ./Core/Inc/arm_cfft_f64.d ./Core/Inc/arm_cfft_f64.o ./Core/Inc/arm_cfft_f64.su ./Core/Inc/arm_cfft_init_f16.cyclo ./Core/Inc/arm_cfft_init_f16.d ./Core/Inc/arm_cfft_init_f16.o ./Core/Inc/arm_cfft_init_f16.su ./Core/Inc/arm_cfft_init_f32.cyclo ./Core/Inc/arm_cfft_init_f32.d ./Core/Inc/arm_cfft_init_f32.o ./Core/Inc/arm_cfft_init_f32.su ./Core/Inc/arm_cfft_init_f64.cyclo ./Core/Inc/arm_cfft_init_f64.d ./Core/Inc/arm_cfft_init_f64.o ./Core/Inc/arm_cfft_init_f64.su ./Core/Inc/arm_cfft_init_q15.cyclo ./Core/Inc/arm_cfft_init_q15.d ./Core/Inc/arm_cfft_init_q15.o ./Core/Inc/arm_cfft_init_q15.su ./Core/Inc/arm_cfft_init_q31.cyclo ./Core/Inc/arm_cfft_init_q31.d ./Core/Inc/arm_cfft_init_q31.o ./Core/Inc/arm_cfft_init_q31.su ./Core/Inc/arm_cfft_q15.cyclo ./Core/Inc/arm_cfft_q15.d ./Core/Inc/arm_cfft_q15.o ./Core/Inc/arm_cfft_q15.su ./Core/Inc/arm_cfft_q31.cyclo ./Core/Inc/arm_cfft_q31.d ./Core/Inc/arm_cfft_q31.o ./Core/Inc/arm_cfft_q31.su ./Core/Inc/arm_cfft_radix2_f16.cyclo ./Core/Inc/arm_cfft_radix2_f16.d ./Core/Inc/arm_cfft_radix2_f16.o ./Core/Inc/arm_cfft_radix2_f16.su
	-$(RM) ./Core/Inc/arm_cfft_radix2_f32.cyclo ./Core/Inc/arm_cfft_radix2_f32.d ./Core/Inc/arm_cfft_radix2_f32.o ./Core/Inc/arm_cfft_radix2_f32.su ./Core/Inc/arm_cfft_radix2_init_f16.cyclo ./Core/Inc/arm_cfft_radix2_init_f16.d ./Core/Inc/arm_cfft_radix2_init_f16.o ./Core/Inc/arm_cfft_radix2_init_f16.su ./Core/Inc/arm_cfft_radix2_init_f32.cyclo ./Core/Inc/arm_cfft_radix2_init_f32.d ./Core/Inc/arm_cfft_radix2_init_f32.o ./Core/Inc/arm_cfft_radix2_init_f32.su ./Core/Inc/arm_cfft_radix2_init_q15.cyclo ./Core/Inc/arm_cfft_radix2_init_q15.d ./Core/Inc/arm_cfft_radix2_init_q15.o ./Core/Inc/arm_cfft_radix2_init_q15.su ./Core/Inc/arm_cfft_radix2_init_q31.cyclo ./Core/Inc/arm_cfft_radix2_init_q31.d ./Core/Inc/arm_cfft_radix2_init_q31.o ./Core/Inc/arm_cfft_radix2_init_q31.su ./Core/Inc/arm_cfft_radix2_q15.cyclo ./Core/Inc/arm_cfft_radix2_q15.d ./Core/Inc/arm_cfft_radix2_q15.o ./Core/Inc/arm_cfft_radix2_q15.su ./Core/Inc/arm_cfft_radix2_q31.cyclo ./Core/Inc/arm_cfft_radix2_q31.d ./Core/Inc/arm_cfft_radix2_q31.o ./Core/Inc/arm_cfft_radix2_q31.su ./Core/Inc/arm_cfft_radix4_f16.cyclo ./Core/Inc/arm_cfft_radix4_f16.d ./Core/Inc/arm_cfft_radix4_f16.o ./Core/Inc/arm_cfft_radix4_f16.su ./Core/Inc/arm_cfft_radix4_f32.cyclo ./Core/Inc/arm_cfft_radix4_f32.d ./Core/Inc/arm_cfft_radix4_f32.o ./Core/Inc/arm_cfft_radix4_f32.su ./Core/Inc/arm_cfft_radix4_init_f16.cyclo ./Core/Inc/arm_cfft_radix4_init_f16.d ./Core/Inc/arm_cfft_radix4_init_f16.o ./Core/Inc/arm_cfft_radix4_init_f16.su ./Core/Inc/arm_cfft_radix4_init_f32.cyclo ./Core/Inc/arm_cfft_radix4_init_f32.d ./Core/Inc/arm_cfft_radix4_init_f32.o ./Core/Inc/arm_cfft_radix4_init_f32.su ./Core/Inc/arm_cfft_radix4_init_q15.cyclo ./Core/Inc/arm_cfft_radix4_init_q15.d ./Core/Inc/arm_cfft_radix4_init_q15.o ./Core/Inc/arm_cfft_radix4_init_q15.su ./Core/Inc/arm_cfft_radix4_init_q31.cyclo ./Core/Inc/arm_cfft_radix4_init_q31.d ./Core/Inc/arm_cfft_radix4_init_q31.o ./Core/Inc/arm_cfft_radix4_init_q31.su ./Core/Inc/arm_cfft_radix4_q15.cyclo ./Core/Inc/arm_cfft_radix4_q15.d ./Core/Inc/arm_cfft_radix4_q15.o ./Core/Inc/arm_cfft_radix4_q15.su ./Core/Inc/arm_cfft_radix4_q31.cyclo ./Core/Inc/arm_cfft_radix4_q31.d ./Core/Inc/arm_cfft_radix4_q31.o ./Core/Inc/arm_cfft_radix4_q31.su ./Core/Inc/arm_cfft_radix8_f16.cyclo ./Core/Inc/arm_cfft_radix8_f16.d ./Core/Inc/arm_cfft_radix8_f16.o ./Core/Inc/arm_cfft_radix8_f16.su ./Core/Inc/arm_cfft_radix8_f32.cyclo ./Core/Inc/arm_cfft_radix8_f32.d ./Core/Inc/arm_cfft_radix8_f32.o ./Core/Inc/arm_cfft_radix8_f32.su ./Core/Inc/arm_chebyshev_distance_f16.cyclo ./Core/Inc/arm_chebyshev_distance_f16.d ./Core/Inc/arm_chebyshev_distance_f16.o ./Core/Inc/arm_chebyshev_distance_f16.su ./Core/Inc/arm_chebyshev_distance_f32.cyclo ./Core/Inc/arm_chebyshev_distance_f32.d ./Core/Inc/arm_chebyshev_distance_f32.o ./Core/Inc/arm_chebyshev_distance_f32.su ./Core/Inc/arm_chebyshev_distance_f64.cyclo ./Core/Inc/arm_chebyshev_distance_f64.d ./Core/Inc/arm_chebyshev_distance_f64.o ./Core/Inc/arm_chebyshev_distance_f64.su ./Core/Inc/arm_chilbert_f32.cyclo ./Core/Inc/arm_chilbert_f32.d ./Core/Inc/arm_chilbert_f32.o ./Core/Inc/arm_chilbert_f32.su ./Core/Inc/arm_cityblock_distance_f16.cyclo ./Core/Inc/arm_cityblock_distance_f16.d ./Core/Inc/arm_cityblock_distance_f16.o ./Core/Inc/arm_cityblock_distance_f16.su ./Core/Inc/arm_cityblock_distance_f32.cyclo ./Core/Inc/arm_cityblock_distance_f32.d ./Core/Inc/arm_cityblock_distance_f32.o ./Core/Inc/arm_cityblock_distance_f32.su ./Core/Inc/arm_cityblock_distance_f64.cyclo ./Core/Inc/arm_cityblock_distance_f64.d ./Core/Inc/arm_cityblock_distance_f64.o ./Core/Inc/arm_cityblock_distance_f64.su ./Core/Inc/arm_clip_f16.cyclo ./Core/Inc/arm_clip_f16.d ./Core/Inc/arm_clip_f16.o ./Core/Inc/arm_clip_f16.su ./Core/Inc/arm_clip_f32.cyclo ./Core/Inc/arm_clip_f32.d ./Core/Inc/arm_clip_f32.o ./Core/Inc/arm_clip_f32.su ./Core/Inc/arm_clip_q15.cyclo ./Core/Inc/arm_clip_q15.d ./Core/Inc/arm_clip_q15.o ./Core/Inc/arm_clip_q15.su ./Core/Inc/arm_clip_q31.cyclo ./Core/Inc/arm_clip_q31.d ./Core/Inc/arm_clip_q31.o ./Core/Inc/arm_clip_q31.su ./Core/Inc/arm_clip_q7.cyclo ./Core/Inc/arm_clip_q7.d ./Core/Inc/arm_clip_q7.o ./Core/Inc/arm_clip_q7.su ./Core/Inc/arm_cmplx_conj_f16.cyclo ./Core/Inc/arm_cmplx_conj_f16.d ./Core/Inc/arm_cmplx_conj_f16.o ./Core/Inc/arm_cmplx_conj_f16.su ./Core/Inc/arm_cmplx_conj_f32.cyclo ./Core/Inc/arm_cmplx_conj_f32.d ./Core/Inc/arm_cmplx_conj_f32.o ./Core/Inc/arm_cmplx_conj_f32.su ./Core/Inc/arm_cmplx_conj_q15.cyclo ./Core/Inc/arm_cmplx_conj_q15.d ./Core/Inc/arm_cmplx_conj_q15.o ./Core/Inc/arm_cmplx_conj_q15.su ./Core/Inc/arm_cmplx_conj_q31.cyclo ./Core/Inc/arm_cmplx_conj_q31.d ./Core/Inc/arm_cmplx_conj_q31.o ./Core/Inc/arm_cmplx_conj_q31.su ./Core/Inc/arm_cmplx_dot_prod_f16.cyclo ./Core/Inc/arm_cmplx_dot_prod_f16.d ./Core/Inc/arm_cmplx_dot_prod_f16.o ./Core/Inc/arm_cmplx_dot_prod_f16.su ./Core/Inc/arm_cmplx_dot_prod_f32.cyclo ./Core/Inc/arm_cmplx_dot_prod_f32.d ./Core/Inc/arm_cmplx_dot_prod_f32.o ./Core/Inc/arm_cmplx_dot_prod_f32.su ./Core/Inc/arm_cmplx_dot_prod_q15.cyclo ./Core/Inc/arm_cmplx_dot_prod_q15.d ./Core/Inc/arm_cmplx_dot_prod_q15.o ./Core/Inc/arm_cmplx_dot_prod_q15.su ./Core/Inc/arm_cmplx_dot_prod_q31.cyclo ./Core/Inc/arm_cmplx_dot_prod_q31.d ./Core/Inc/arm_cmplx_dot_prod_q31.o ./Core/Inc/arm_cmplx_dot_prod_q31.su ./Core/Inc/arm_cmplx_mag_f16.cyclo ./Core/Inc/arm_cmplx_mag_f16.d ./Core/Inc/arm_cmplx_mag_f16.o ./Core/Inc/arm_cmplx_mag_f16.su ./Core/Inc/arm_cmplx_mag_f32.cyclo ./Core/Inc/arm_cmplx_mag_f32.d ./Core/Inc/arm_cmplx_mag_f32.o ./Core/Inc/arm_cmplx_mag_f32.su ./Core/Inc/arm_cmplx_mag_f64.cyclo ./Core/Inc/arm_cmplx_mag_f64.d ./Core/Inc/arm_cmplx_mag_f64.o ./Core/Inc/arm_cmplx_mag_f64.su ./Core/Inc/arm_cmplx_mag_fast_q15.cyclo ./Core/Inc/arm_cmplx_mag_fast_q15.d ./Core/Inc/arm_cmplx_mag_fast_q15.o ./Core/Inc/arm_cmplx_mag_fast_q15.su ./Core/Inc/arm_cmplx_mag_q15.cyclo ./Core/Inc/arm_cmplx_mag_q15.d ./Core/Inc/arm_cmplx_mag_q15.o ./Core/Inc/arm_cmplx_mag_q15.su ./Core/Inc/arm_cmplx_mag_q31.cyclo
	-$(RM) ./Core/Inc/arm_cmplx_mag_q31.d ./Core/Inc/arm_cmplx_mag_q31.o ./Core/Inc/arm_cmplx_mag_q31.su ./Core/Inc/arm_cmplx_mag_squared_f16.cyclo ./Core/Inc/arm_cmplx_mag_squared_f16.d ./Core/Inc/arm_cmplx_mag_squared_f16.o ./Core/Inc/arm_cmplx_mag_squared_f16.su ./Core/Inc/arm_cmplx_mag_squared_f32.cyclo ./Core/Inc/arm_cmplx_mag_squared_f32.d ./Core/Inc/arm_cmplx_mag_squared_f32.o ./Core/Inc/arm_cmplx_mag_squared_f32.su ./Core/Inc/arm_cmplx_mag_squared_f64.cyclo ./Core/Inc/arm_cmplx_mag_squared_f64.d ./Core/Inc/arm_cmplx_mag_squared_f64.o ./Core/Inc/arm_cmplx_mag_squared_f64.su ./Core/Inc/arm_cmplx_mag_squared_q15.cyclo ./Core/Inc/arm_cmplx_mag_squared_q15.d ./Core/Inc/arm_cmplx_mag_squared_q15.o ./Core/Inc/arm_cmplx_mag_squared_q15.su ./Core/Inc/arm_cmplx_mag_squared_q31.cyclo ./Core/Inc/arm_cmplx_mag_squared_q31.d ./Core/Inc/arm_cmplx_mag_squared_q31.o ./Core/Inc/arm_cmplx_mag_squared_q31.su ./Core/Inc/arm_cmplx_mult_cmplx_f16.cyclo ./Core/Inc/arm_cmplx_mult_cmplx_f16.d ./Core/Inc/arm_cmplx_mult_cmplx_f16.o ./Core/Inc/arm_cmplx_mult_cmplx_f16.su ./Core/Inc/arm_cmplx_mult_cmplx_f32.cyclo ./Core/Inc/arm_cmplx_mult_cmplx_f32.d ./Core/Inc/arm_cmplx_mult_cmplx_f32.o ./Core/Inc/arm_cmplx_mult_cmplx_f32.su ./Core/Inc/arm_cmplx_mult_cmplx_f64.cyclo ./Core/Inc/arm_cmplx_mult_cmplx_f64.d ./Core/Inc/arm_cmplx_mult_cmplx_f64.o ./Core/Inc/arm_cmplx_mult_cmplx_f64.su ./Core/Inc/arm_cmplx_mult_cmplx_q15.cyclo ./Core/Inc/arm_cmplx_mult_cmplx_q15.d ./Core/Inc/arm_cmplx_mult_cmplx_q15.o ./Core/Inc/arm_cmplx_mult_cmplx_q15.su ./Core/Inc/arm_cmplx_mult_cmplx_q31.cyclo ./Core/Inc/arm_cmplx_mult_cmplx_q31.d ./Core/Inc/arm_cmplx_mult_cmplx_q31.o ./Core/Inc/arm_cmplx_mult_cmplx_q31.su ./Core/Inc/arm_cmplx_mult_real_f16.cyclo ./Core/Inc/arm_cmplx_mult_real_f16.d ./Core/Inc/arm_cmplx_mult_real_f16.o ./Core/Inc/arm_cmplx_mult_real_f16.su ./Core/Inc/arm_cmplx_mult_real_f32.cyclo ./Core/Inc/arm_cmplx_mult_real_f32.d ./Core/Inc/arm_cmplx_mult_real_f32.o ./Core/Inc/arm_cmplx_mult_real_f32.su ./Core/Inc/arm_cmplx_mult_real_q15.cyclo ./Core/Inc/arm_cmplx_mult_real_q15.d ./Core/Inc/arm_cmplx_mult_real_q15.o ./Core/Inc/arm_cmplx_mult_real_q15.su ./Core/Inc/arm_cmplx_mult_real_q31.cyclo ./Core/Inc/arm_cmplx_mult_real_q31.d ./Core/Inc/arm_cmplx_mult_real_q31.o ./Core/Inc/arm_cmplx_mult_real_q31.su ./Core/Inc/arm_common_tables.cyclo ./Core/Inc/arm_common_tables.d ./Core/Inc/arm_common_tables.o ./Core/Inc/arm_common_tables.su ./Core/Inc/arm_common_tables_f16.cyclo ./Core/Inc/arm_common_tables_f16.d ./Core/Inc/arm_common_tables_f16.o ./Core/Inc/arm_common_tables_f16.su ./Core/Inc/arm_const_structs.cyclo ./Core/Inc/arm_const_structs.d ./Core/Inc/arm_const_structs.o ./Core/Inc/arm_const_structs.su ./Core/Inc/arm_const_structs_f16.cyclo ./Core/Inc/arm_const_structs_f16.d ./Core/Inc/arm_const_structs_f16.o ./Core/Inc/arm_const_structs_f16.su ./Core/Inc/arm_conv_f32.cyclo ./Core/Inc/arm_conv_f32.d ./Core/Inc/arm_conv_f32.o ./Core/Inc/arm_conv_f32.su ./Core/Inc/arm_conv_fast_opt_q15.cyclo ./Core/Inc/arm_conv_fast_opt_q15.d ./Core/Inc/arm_conv_fast_opt_q15.o ./Core/Inc/arm_conv_fast_opt_q15.su ./Core/Inc/arm_conv_fast_q15.cyclo ./Core/Inc/arm_conv_fast_q15.d ./Core/Inc/arm_conv_fast_q15.o ./Core/Inc/arm_conv_fast_q15.su ./Core/Inc/arm_conv_fast_q31.cyclo ./Core/Inc/arm_conv_fast_q31.d ./Core/Inc/arm_conv_fast_q31.o ./Core/Inc/arm_conv_fast_q31.su ./Core/Inc/arm_conv_opt_q15.cyclo ./Core/Inc/arm_conv_opt_q15.d ./Core/Inc/arm_conv_opt_q15.o ./Core/Inc/arm_conv_opt_q15.su ./Core/Inc/arm_conv_opt_q7.cyclo ./Core/Inc/arm_conv_opt_q7.d ./Core/Inc/arm_conv_opt_q7.o ./Core/Inc/arm_conv_opt_q7.su ./Core/Inc/arm_conv_partial_f32.cyclo ./Core/Inc/arm_conv_partial_f32.d ./Core/Inc/arm_conv_partial_f32.o ./Core/Inc/arm_conv_partial_f32.su ./Core/Inc/arm_conv_partial_fast_opt_q15.cyclo ./Core/Inc/arm_conv_partial_fast_opt_q15.d ./Core/Inc/arm_conv_partial_fast_opt_q15.o ./Core/Inc/arm_conv_partial_fast_opt_q15.su ./Core/Inc/arm_conv_partial_fast_q15.cyclo ./Core/Inc/arm_conv_partial_fast_q15.d ./Core/Inc/arm_conv_partial_fast_q15.o ./Core/Inc/arm_conv_partial_fast_q15.su ./Core/Inc/arm_conv_partial_fast_q31.cyclo ./Core/Inc/arm_conv_partial_fast_q31.d ./Core/Inc/arm_conv_partial_fast_q31.o ./Core/Inc/arm_conv_partial_fast_q31.su ./Core/Inc/arm_conv_partial_opt_q15.cyclo ./Core/Inc/arm_conv_partial_opt_q15.d ./Core/Inc/arm_conv_partial_opt_q15.o ./Core/Inc/arm_conv_partial_opt_q15.su ./Core/Inc/arm_conv_partial_opt_q7.cyclo ./Core/Inc/arm_conv_partial_opt_q7.d ./Core/Inc/arm_conv_partial_opt_q7.o ./Core/Inc/arm_conv_partial_opt_q7.su ./Core/Inc/arm_conv_partial_q15.cyclo ./Core/Inc/arm_conv_partial_q15.d ./Core/Inc/arm_conv_partial_q15.o ./Core/Inc/arm_conv_partial_q15.su ./Core/Inc/arm_conv_partial_q31.cyclo ./Core/Inc/arm_conv_partial_q31.d ./Core/Inc/arm_conv_partial_q31.o ./Core/Inc/arm_conv_partial_q31.su ./Core/Inc/arm_conv_partial_q7.cyclo ./Core/Inc/arm_conv_partial_q7.d ./Core/Inc/arm_conv_partial_q7.o ./Core/Inc/arm_conv_partial_q7.su ./Core/Inc/arm_conv_q15.cyclo ./Core/Inc/arm_conv_q15.d ./Core/Inc/arm_conv_q15.o ./Core/Inc/arm_conv_q15.su ./Core/Inc/arm_conv_q31.cyclo ./Core/Inc/arm_conv_q31.d ./Core/Inc/arm_conv_q31.o ./Core/Inc/arm_conv_q31.su ./Core/Inc/arm_conv_q7.cyclo ./Core/Inc/arm_conv_q7.d ./Core/Inc/arm_conv_q7.o ./Core/Inc/arm_conv_q7.su ./Core/Inc/arm_copy_f16.cyclo ./Core/Inc/arm_copy_f16.d ./Core/Inc/arm_copy_f16.o ./Core/Inc/arm_copy_f16.su ./Core/Inc/arm_copy_f32.cyclo ./Core/Inc/arm_copy_f32.d ./Core/Inc/arm_copy_f32.o ./Core/Inc/arm_copy_f32.su ./Core/Inc/arm_copy_f64.cyclo ./Core/Inc/arm_copy_f64.d ./Core/Inc/arm_copy_f64.o ./Core/Inc/arm_copy_f64.su ./Core/Inc/arm_copy_q15.cyclo ./Core/Inc/arm_copy_q15.d ./Core/Inc/arm_copy_q15.o ./Core/Inc/arm_copy_q15.su ./Core/Inc/arm_copy_q31.cyclo ./Core/Inc/arm_copy_q31.d ./Core/Inc/arm_copy_q31.o ./Core/Inc/arm_copy_q31.su ./Core/Inc/arm_copy_q7.cyclo ./Core/Inc/arm_copy_q7.d ./Core/Inc/arm_copy_q7.o ./Core/Inc/arm_copy_q7.su ./Core/Inc/arm_correlate_f16.cyclo
	-$(RM) ./Core/Inc/arm_correlate_f16.d ./Core/Inc/arm_correlate_f16.o ./Core/Inc/arm_correlate_f16.su ./Core/Inc/arm_correlate_f32.cyclo ./Core/Inc/arm_correlate_f32.d ./Core/Inc/arm_correlate_f32.o ./Core/Inc/arm_correlate_f32.su ./Core/Inc/arm_correlate_f64.cyclo ./Core/Inc/arm_correlate_f64.d ./Core/Inc/arm_correlate_f64.o ./Core/Inc/arm_correlate_f64.su ./Core/Inc/arm_correlate_fast_opt_q15.cyclo ./Core/Inc/arm_correlate_fast_opt_q15.d ./Core/Inc/arm_correlate_fast_opt_q15.o ./Core/Inc/arm_correlate_fast_opt_q15.su ./Core/Inc/arm_correlate_fast_q15.cyclo ./Core/Inc/arm_correlate_fast_q15.d ./Core/Inc/arm_correlate_fast_q15.o ./Core/Inc/arm_correlate_fast_q15.su ./Core/Inc/arm_correlate_fast_q31.cyclo ./Core/Inc/arm_correlate_fast_q31.d ./Core/Inc/arm_correlate_fast_q31.o ./Core/Inc/arm_correlate_fast_q31.su ./Core/Inc/arm_correlate_opt_q15.cyclo ./Core/Inc/arm_correlate_opt_q15.d ./Core/Inc/arm_correlate_opt_q15.o ./Core/Inc/arm_correlate_opt_q15.su ./Core/Inc/arm_correlate_opt_q7.cyclo ./Core/Inc/arm_correlate_opt_q7.d ./Core/Inc/arm_correlate_opt_q7.o ./Core/Inc/arm_correlate_opt_q7.su ./Core/Inc/arm_correlate_q15.cyclo ./Core/Inc/arm_correlate_q15.d ./Core/Inc/arm_correlate_q15.o ./Core/Inc/arm_correlate_q15.su ./Core/Inc/arm_correlate_q31.cyclo ./Core/Inc/arm_correlate_q31.d ./Core/Inc/arm_correlate_q31.o ./Core/Inc/arm_correlate_q31.su ./Core/Inc/arm_correlate_q7.cyclo ./Core/Inc/arm_correlate_q7.d ./Core/Inc/arm_correlate_q7.o ./Core/Inc/arm_correlate_q7.su ./Core/Inc/arm_correlation_distance_f16.cyclo ./Core/Inc/arm_correlation_distance_f16.d ./Core/Inc/arm_correlation_distance_f16.o ./Core/Inc/arm_correlation_distance_f16.su ./Core/Inc/arm_correlation_distance_f32.cyclo ./Core/Inc/arm_correlation_distance_f32.d ./Core/Inc/arm_correlation_distance_f32.o ./Core/Inc/arm_correlation_distance_f32.su ./Core/Inc/arm_cos_f32.cyclo ./Core/Inc/arm_cos_f32.d ./Core/Inc/arm_cos_f32.o ./Core/Inc/arm_cos_f32.su ./Core/Inc/arm_cos_q15.cyclo ./Core/Inc/arm_cos_q15.d ./Core/Inc/arm_cos_q15.o ./Core/Inc/arm_cos_q15.su ./Core/Inc/arm_cos_q31.cyclo ./Core/Inc/arm_cos_q31.d ./Core/Inc/arm_cos_q31.o ./Core/Inc/arm_cos_q31.su ./Core/Inc/arm_cosine_distance_f16.cyclo ./Core/Inc/arm_cosine_distance_f16.d ./Core/Inc/arm_cosine_distance_f16.o ./Core/Inc/arm_cosine_distance_f16.su ./Core/Inc/arm_cosine_distance_f32.cyclo ./Core/Inc/arm_cosine_distance_f32.d ./Core/Inc/arm_cosine_distance_f32.o ./Core/Inc/arm_cosine_distance_f32.su ./Core/Inc/arm_cosine_distance_f64.cyclo ./Core/Inc/arm_cosine_distance_f64.d ./Core/Inc/arm_cosine_distance_f64.o ./Core/Inc/arm_cosine_distance_f64.su ./Core/Inc/arm_dct4_f32.cyclo ./Core/Inc/arm_dct4_f32.d ./Core/Inc/arm_dct4_f32.o ./Core/Inc/arm_dct4_f32.su ./Core/Inc/arm_dct4_init_f32.cyclo ./Core/Inc/arm_dct4_init_f32.d ./Core/Inc/arm_dct4_init_f32.o ./Core/Inc/arm_dct4_init_f32.su ./Core/Inc/arm_dct4_init_q15.cyclo ./Core/Inc/arm_dct4_init_q15.d ./Core/Inc/arm_dct4_init_q15.o ./Core/Inc/arm_dct4_init_q15.su ./Core/Inc/arm_dct4_init_q31.cyclo ./Core/Inc/arm_dct4_init_q31.d ./Core/Inc/arm_dct4_init_q31.o ./Core/Inc/arm_dct4_init_q31.su ./Core/Inc/arm_dct4_q15.cyclo ./Core/Inc/arm_dct4_q15.d ./Core/Inc/arm_dct4_q15.o ./Core/Inc/arm_dct4_q15.su ./Core/Inc/arm_dct4_q31.cyclo ./Core/Inc/arm_dct4_q31.d ./Core/Inc/arm_dct4_q31.o ./Core/Inc/arm_dct4_q31.su ./Core/Inc/arm_dice_distance.cyclo ./Core/Inc/arm_dice_distance.d ./Core/Inc/arm_dice_distance.o ./Core/Inc/arm_dice_distance.su ./Core/Inc/arm_divide_q15.cyclo ./Core/Inc/arm_divide_q15.d ./Core/Inc/arm_divide_q15.o ./Core/Inc/arm_divide_q15.su ./Core/Inc/arm_divide_q31.cyclo ./Core/Inc/arm_divide_q31.d ./Core/Inc/arm_divide_q31.o ./Core/Inc/arm_divide_q31.su ./Core/Inc/arm_dot_prod_f16.cyclo ./Core/Inc/arm_dot_prod_f16.d ./Core/Inc/arm_dot_prod_f16.o ./Core/Inc/arm_dot_prod_f16.su ./Core/Inc/arm_dot_prod_f32.cyclo ./Core/Inc/arm_dot_prod_f32.d ./Core/Inc/arm_dot_prod_f32.o ./Core/Inc/arm_dot_prod_f32.su ./Core/Inc/arm_dot_prod_f64.cyclo ./Core/Inc/arm_dot_prod_f64.d ./Core/Inc/arm_dot_prod_f64.o ./Core/Inc/arm_dot_prod_f64.su ./Core/Inc/arm_dot_prod_q15.cyclo ./Core/Inc/arm_dot_prod_q15.d ./Core/Inc/arm_dot_prod_q15.o ./Core/Inc/arm_dot_prod_q15.su ./Core/Inc/arm_dot_prod_q31.cyclo ./Core/Inc/arm_dot_prod_q31.d ./Core/Inc/arm_dot_prod_q31.o ./Core/Inc/arm_dot_prod_q31.su ./Core/Inc/arm_dot_prod_q7.cyclo ./Core/Inc/arm_dot_prod_q7.d ./Core/Inc/arm_dot_prod_q7.o ./Core/Inc/arm_dot_prod_q7.su ./Core/Inc/arm_dtw_distance_f32.cyclo ./Core/Inc/arm_dtw_distance_f32.d ./Core/Inc/arm_dtw_distance_f32.o ./Core/Inc/arm_dtw_distance_f32.su ./Core/Inc/arm_dtw_init_window_q7.cyclo ./Core/Inc/arm_dtw_init_window_q7.d ./Core/Inc/arm_dtw_init_window_q7.o ./Core/Inc/arm_dtw_init_window_q7.su ./Core/Inc/arm_dtw_path_f32.cyclo ./Core/Inc/arm_dtw_path_f32.d ./Core/Inc/arm_dtw_path_f32.o ./Core/Inc/arm_dtw_path_f32.su ./Core/Inc/arm_entropy_f16.cyclo ./Core/Inc/arm_entropy_f16.d ./Core/Inc/arm_entropy_f16.o ./Core/Inc/arm_entropy_f16.su ./Core/Inc/arm_entropy_f32.cyclo ./Core/Inc/arm_entropy_f32.d ./Core/Inc/arm_entropy_f32.o ./Core/Inc/arm_entropy_f32.su ./Core/Inc/arm_entropy_f64.cyclo ./Core/Inc/arm_entropy_f64.d ./Core/Inc/arm_entropy_f64.o ./Core/Inc/arm_entropy_f64.su ./Core/Inc/arm_euclidean_distance_f16.cyclo ./Core/Inc/arm_euclidean_distance_f16.d ./Core/Inc/arm_euclidean_distance_f16.o ./Core/Inc/arm_euclidean_distance_f16.su ./Core/Inc/arm_euclidean_distance_f32.cyclo ./Core/Inc/arm_euclidean_distance_f32.d ./Core/Inc/arm_euclidean_distance_f32.o ./Core/Inc/arm_euclidean_distance_f32.su ./Core/Inc/arm_euclidean_distance_f64.cyclo ./Core/Inc/arm_euclidean_distance_f64.d ./Core/Inc/arm_euclidean_distance_f64.o ./Core/Inc/arm_euclidean_distance_f64.su ./Core/Inc/arm_f16_to_f64.cyclo ./Core/Inc/arm_f16_to_f64.d ./Core/Inc/arm_f16_to_f64.o ./Core/Inc/arm_f16_to_f64.su ./Core/Inc/arm_f16_to_float.cyclo ./Core/Inc/arm_f16_to_float.d ./Core/Inc/arm_f16_to_float.o ./Core/Inc/arm_f16_to_float.su ./Core/Inc/arm_f16_to_q15.cyclo
	-$(RM) ./Core/Inc/arm_f16_to_q15.d ./Core/Inc/arm_f16_to_q15.o ./Core/Inc/arm_f16_to_q15.su ./Core/Inc/arm_f64_to_f16.cyclo ./Core/Inc/arm_f64_to_f16.d ./Core/Inc/arm_f64_to_f16.o ./Core/Inc/arm_f64_to_f16.su ./Core/Inc/arm_f64_to_float.cyclo ./Core/Inc/arm_f64_to_float.d ./Core/Inc/arm_f64_to_float.o ./Core/Inc/arm_f64_to_float.su ./Core/Inc/arm_f64_to_q15.cyclo ./Core/Inc/arm_f64_to_q15.d ./Core/Inc/arm_f64_to_q15.o ./Core/Inc/arm_f64_to_q15.su ./Core/Inc/arm_f64_to_q31.cyclo ./Core/Inc/arm_f64_to_q31.d ./Core/Inc/arm_f64_to_q31.o ./Core/Inc/arm_f64_to_q31.su ./Core/Inc/arm_f64_to_q7.cyclo ./Core/Inc/arm_f64_to_q7.d ./Core/Inc/arm_f64_to_q7.o ./Core/Inc/arm_f64_to_q7.su ./Core/Inc/arm_fill_f16.cyclo ./Core/Inc/arm_fill_f16.d ./Core/Inc/arm_fill_f16.o ./Core/Inc/arm_fill_f16.su ./Core/Inc/arm_fill_f32.cyclo ./Core/Inc/arm_fill_f32.d ./Core/Inc/arm_fill_f32.o ./Core/Inc/arm_fill_f32.su ./Core/Inc/arm_fill_f64.cyclo ./Core/Inc/arm_fill_f64.d ./Core/Inc/arm_fill_f64.o ./Core/Inc/arm_fill_f64.su ./Core/Inc/arm_fill_q15.cyclo ./Core/Inc/arm_fill_q15.d ./Core/Inc/arm_fill_q15.o ./Core/Inc/arm_fill_q15.su ./Core/Inc/arm_fill_q31.cyclo ./Core/Inc/arm_fill_q31.d ./Core/Inc/arm_fill_q31.o ./Core/Inc/arm_fill_q31.su ./Core/Inc/arm_fill_q7.cyclo ./Core/Inc/arm_fill_q7.d ./Core/Inc/arm_fill_q7.o ./Core/Inc/arm_fill_q7.su ./Core/Inc/arm_fir_decimate_f32.cyclo ./Core/Inc/arm_fir_decimate_f32.d ./Core/Inc/arm_fir_decimate_f32.o ./Core/Inc/arm_fir_decimate_f32.su ./Core/Inc/arm_fir_decimate_fast_q15.cyclo ./Core/Inc/arm_fir_decimate_fast_q15.d ./Core/Inc/arm_fir_decimate_fast_q15.o ./Core/Inc/arm_fir_decimate_fast_q15.su ./Core/Inc/arm_fir_decimate_fast_q31.cyclo ./Core/Inc/arm_fir_decimate_fast_q31.d ./Core/Inc/arm_fir_decimate_fast_q31.o ./Core/Inc/arm_fir_decimate_fast_q31.su ./Core/Inc/arm_fir_decimate_init_f32.cyclo ./Core/Inc/arm_fir_decimate_init_f32.d ./Core/Inc/arm_fir_decimate_init_f32.o ./Core/Inc/arm_fir_decimate_init_f32.su ./Core/Inc/arm_fir_decimate_init_q15.cyclo ./Core/Inc/arm_fir_decimate_init_q15.d ./Core/Inc/arm_fir_decimate_init_q15.o ./Core/Inc/arm_fir_decimate_init_q15.su ./Core/Inc/arm_fir_decimate_init_q31.cyclo ./Core/Inc/arm_fir_decimate_init_q31.d ./Core/Inc/arm_fir_decimate_init_q31.o ./Core/Inc/arm_fir_decimate_init_q31.su ./Core/Inc/arm_fir_decimate_q15.cyclo ./Core/Inc/arm_fir_decimate_q15.d ./Core/Inc/arm_fir_decimate_q15.o ./Core/Inc/arm_fir_decimate_q15.su ./Core/Inc/arm_fir_decimate_q31.cyclo ./Core/Inc/arm_fir_decimate_q31.d ./Core/Inc/arm_fir_decimate_q31.o ./Core/Inc/arm_fir_decimate_q31.su ./Core/Inc/arm_fir_f16.cyclo ./Core/Inc/arm_fir_f16.d ./Core/Inc/arm_fir_f16.o ./Core/Inc/arm_fir_f16.su ./Core/Inc/arm_fir_f32.cyclo ./Core/Inc/arm_fir_f32.d ./Core/Inc/arm_fir_f32.o ./Core/Inc/arm_fir_f32.su ./Core/Inc/arm_fir_f64.cyclo ./Core/Inc/arm_fir_f64.d ./Core/Inc/arm_fir_f64.o ./Core/Inc/arm_fir_f64.su ./Core/Inc/arm_fir_fast_q15.cyclo ./Core/Inc/arm_fir_fast_q15.d ./Core/Inc/arm_fir_fast_q15.o ./Core/Inc/arm_fir_fast_q15.su ./Core/Inc/arm_fir_fast_q31.cyclo ./Core/Inc/arm_fir_fast_q31.d ./Core/Inc/arm_fir_fast_q31.o ./Core/Inc/arm_fir_fast_q31.su ./Core/Inc/arm_fir_init_f16.cyclo ./Core/Inc/arm_fir_init_f16.d ./Core/Inc/arm_fir_init_f16.o ./Core/Inc/arm_fir_init_f16.su ./Core/Inc/arm_fir_init_f32.cyclo ./Core/Inc/arm_fir_init_f32.d ./Core/Inc/arm_fir_init_f32.o ./Core/Inc/arm_fir_init_f32.su ./Core/Inc/arm_fir_init_f64.cyclo ./Core/Inc/arm_fir_init_f64.d ./Core/Inc/arm_fir_init_f64.o ./Core/Inc/arm_fir_init_f64.su ./Core/Inc/arm_fir_init_q15.cyclo ./Core/Inc/arm_fir_init_q15.d ./Core/Inc/arm_fir_init_q15.o ./Core/Inc/arm_fir_init_q15.su ./Core/Inc/arm_fir_init_q31.cyclo ./Core/Inc/arm_fir_init_q31.d ./Core/Inc/arm_fir_init_q31.o ./Core/Inc/arm_fir_init_q31.su ./Core/Inc/arm_fir_init_q7.cyclo ./Core/Inc/arm_fir_init_q7.d ./Core/Inc/arm_fir_init_q7.o ./Core/Inc/arm_fir_init_q7.su ./Core/Inc/arm_fir_interpolate_f32.cyclo ./Core/Inc/arm_fir_interpolate_f32.d ./Core/Inc/arm_fir_interpolate_f32.o ./Core/Inc/arm_fir_interpolate_f32.su ./Core/Inc/arm_fir_interpolate_init_f32.cyclo ./Core/Inc/arm_fir_interpolate_init_f32.d ./Core/Inc/arm_fir_interpolate_init_f32.o ./Core/Inc/arm_fir_interpolate_init_f32.su ./Core/Inc/arm_fir_interpolate_init_q15.cyclo ./Core/Inc/arm_fir_interpolate_init_q15.d ./Core/Inc/arm_fir_interpolate_init_q15.o ./Core/Inc/arm_fir_interpolate_init_q15.su ./Core/Inc/arm_fir_interpolate_init_q31.cyclo ./Core/Inc/arm_fir_interpolate_init_q31.d ./Core/Inc/arm_fir_interpolate_init_q31.o ./Core/Inc/arm_fir_interpolate_init_q31.su ./Core/Inc/arm_fir_interpolate_q15.cyclo ./Core/Inc/arm_fir_interpolate_q15.d ./Core/Inc/arm_fir_interpolate_q15.o ./Core/Inc/arm_fir_interpolate_q15.su ./Core/Inc/arm_fir_interpolate_q31.cyclo ./Core/Inc/arm_fir_interpolate_q31.d ./Core/Inc/arm_fir_interpolate_q31.o ./Core/Inc/arm_fir_interpolate_q31.su ./Core/Inc/arm_fir_lattice_f32.cyclo ./Core/Inc/arm_fir_lattice_f32.d ./Core/Inc/arm_fir_lattice_f32.o ./Core/Inc/arm_fir_lattice_f32.su ./Core/Inc/arm_fir_lattice_init_f32.cyclo ./Core/Inc/arm_fir_lattice_init_f32.d ./Core/Inc/arm_fir_lattice_init_f32.o ./Core/Inc/arm_fir_lattice_init_f32.su ./Core/Inc/arm_fir_lattice_init_q15.cyclo ./Core/Inc/arm_fir_lattice_init_q15.d ./Core/Inc/arm_fir_lattice_init_q15.o ./Core/Inc/arm_fir_lattice_init_q15.su ./Core/Inc/arm_fir_lattice_init_q31.cyclo ./Core/Inc/arm_fir_lattice_init_q31.d ./Core/Inc/arm_fir_lattice_init_q31.o ./Core/Inc/arm_fir_lattice_init_q31.su ./Core/Inc/arm_fir_lattice_q15.cyclo ./Core/Inc/arm_fir_lattice_q15.d ./Core/Inc/arm_fir_lattice_q15.o ./Core/Inc/arm_fir_lattice_q15.su ./Core/Inc/arm_fir_lattice_q31.cyclo ./Core/Inc/arm_fir_lattice_q31.d ./Core/Inc/arm_fir_lattice_q31.o ./Core/Inc/arm_fir_lattice_q31.su ./Core/Inc/arm_fir_q15.cyclo ./Core/Inc/arm_fir_q15.d ./Core/Inc/arm_fir_q15.o ./Core/Inc/arm_fir_q15.su ./Core/Inc/arm_fir_q31.cyclo ./Core/Inc/arm_fir_q31.d ./Core/Inc/arm_fir_q31.o ./Core/Inc/arm_fir_q31.su ./Core/Inc/arm_fir_q7.cyclo ./Core/Inc/arm_fir_q7.d
	-$(RM) ./Core/Inc/arm_fir_q7.o ./Core/Inc/arm_fir_q7.su ./Core/Inc/arm_fir_sparse_f32.cyclo ./Core/Inc/arm_fir_sparse_f32.d ./Core/Inc/arm_fir_sparse_f32.o ./Core/Inc/arm_fir_sparse_f32.su ./Core/Inc/arm_fir_sparse_init_f32.cyclo ./Core/Inc/arm_fir_sparse_init_f32.d ./Core/Inc/arm_fir_sparse_init_f32.o ./Core/Inc/arm_fir_sparse_init_f32.su ./Core/Inc/arm_fir_sparse_init_q15.cyclo ./Core/Inc/arm_fir_sparse_init_q15.d ./Core/Inc/arm_fir_sparse_init_q15.o ./Core/Inc/arm_fir_sparse_init_q15.su ./Core/Inc/arm_fir_sparse_init_q31.cyclo ./Core/Inc/arm_fir_sparse_init_q31.d ./Core/Inc/arm_fir_sparse_init_q31.o ./Core/Inc/arm_fir_sparse_init_q31.su ./Core/Inc/arm_fir_sparse_init_q7.cyclo ./Core/Inc/arm_fir_sparse_init_q7.d ./Core/Inc/arm_fir_sparse_init_q7.o ./Core/Inc/arm_fir_sparse_init_q7.su ./Core/Inc/arm_fir_sparse_q15.cyclo ./Core/Inc/arm_fir_sparse_q15.d ./Core/Inc/arm_fir_sparse_q15.o ./Core/Inc/arm_fir_sparse_q15.su ./Core/Inc/arm_fir_sparse_q31.cyclo ./Core/Inc/arm_fir_sparse_q31.d ./Core/Inc/arm_fir_sparse_q31.o ./Core/Inc/arm_fir_sparse_q31.su ./Core/Inc/arm_fir_sparse_q7.cyclo ./Core/Inc/arm_fir_sparse_q7.d ./Core/Inc/arm_fir_sparse_q7.o ./Core/Inc/arm_fir_sparse_q7.su ./Core/Inc/arm_float_to_f16.cyclo ./Core/Inc/arm_float_to_f16.d ./Core/Inc/arm_float_to_f16.o ./Core/Inc/arm_float_to_f16.su ./Core/Inc/arm_float_to_f64.cyclo ./Core/Inc/arm_float_to_f64.d ./Core/Inc/arm_float_to_f64.o ./Core/Inc/arm_float_to_f64.su ./Core/Inc/arm_float_to_q15.cyclo ./Core/Inc/arm_float_to_q15.d ./Core/Inc/arm_float_to_q15.o ./Core/Inc/arm_float_to_q15.su ./Core/Inc/arm_float_to_q31.cyclo ./Core/Inc/arm_float_to_q31.d ./Core/Inc/arm_float_to_q31.o ./Core/Inc/arm_float_to_q31.su ./Core/Inc/arm_float_to_q7.cyclo ./Core/Inc/arm_float_to_q7.d ./Core/Inc/arm_float_to_q7.o ./Core/Inc/arm_float_to_q7.su ./Core/Inc/arm_gaussian_naive_bayes_predict_f16.cyclo ./Core/Inc/arm_gaussian_naive_bayes_predict_f16.d ./Core/Inc/arm_gaussian_naive_bayes_predict_f16.o ./Core/Inc/arm_gaussian_naive_bayes_predict_f16.su ./Core/Inc/arm_gaussian_naive_bayes_predict_f32.cyclo ./Core/Inc/arm_gaussian_naive_bayes_predict_f32.d ./Core/Inc/arm_gaussian_naive_bayes_predict_f32.o ./Core/Inc/arm_gaussian_naive_bayes_predict_f32.su ./Core/Inc/arm_hamming_distance.cyclo ./Core/Inc/arm_hamming_distance.d ./Core/Inc/arm_hamming_distance.o ./Core/Inc/arm_hamming_distance.su ./Core/Inc/arm_hamming_f32.cyclo ./Core/Inc/arm_hamming_f32.d ./Core/Inc/arm_hamming_f32.o ./Core/Inc/arm_hamming_f32.su ./Core/Inc/arm_hamming_f64.cyclo ./Core/Inc/arm_hamming_f64.d ./Core/Inc/arm_hamming_f64.o ./Core/Inc/arm_hamming_f64.su ./Core/Inc/arm_hanning_f32.cyclo ./Core/Inc/arm_hanning_f32.d ./Core/Inc/arm_hanning_f32.o ./Core/Inc/arm_hanning_f32.su ./Core/Inc/arm_hanning_f64.cyclo ./Core/Inc/arm_hanning_f64.d ./Core/Inc/arm_hanning_f64.o ./Core/Inc/arm_hanning_f64.su ./Core/Inc/arm_heap_sort_f32.cyclo ./Core/Inc/arm_heap_sort_f32.d ./Core/Inc/arm_heap_sort_f32.o ./Core/Inc/arm_heap_sort_f32.su ./Core/Inc/arm_hft116d_f32.cyclo ./Core/Inc/arm_hft116d_f32.d ./Core/Inc/arm_hft116d_f32.o ./Core/Inc/arm_hft116d_f32.su ./Core/Inc/arm_hft116d_f64.cyclo ./Core/Inc/arm_hft116d_f64.d ./Core/Inc/arm_hft116d_f64.o ./Core/Inc/arm_hft116d_f64.su ./Core/Inc/arm_hft144d_f32.cyclo ./Core/Inc/arm_hft144d_f32.d ./Core/Inc/arm_hft144d_f32.o ./Core/Inc/arm_hft144d_f32.su ./Core/Inc/arm_hft144d_f64.cyclo ./Core/Inc/arm_hft144d_f64.d ./Core/Inc/arm_hft144d_f64.o ./Core/Inc/arm_hft144d_f64.su ./Core/Inc/arm_hft169d_f32.cyclo ./Core/Inc/arm_hft169d_f32.d ./Core/Inc/arm_hft169d_f32.o ./Core/Inc/arm_hft169d_f32.su ./Core/Inc/arm_hft169d_f64.cyclo ./Core/Inc/arm_hft169d_f64.d ./Core/Inc/arm_hft169d_f64.o ./Core/Inc/arm_hft169d_f64.su ./Core/Inc/arm_hft196d_f32.cyclo ./Core/Inc/arm_hft196d_f32.d ./Core/Inc/arm_hft196d_f32.o ./Core/Inc/arm_hft196d_f32.su ./Core/Inc/arm_hft196d_f64.cyclo ./Core/Inc/arm_hft196d_f64.d ./Core/Inc/arm_hft196d_f64.o ./Core/Inc/arm_hft196d_f64.su ./Core/Inc/arm_hft223d_f32.cyclo ./Core/Inc/arm_hft223d_f32.d ./Core/Inc/arm_hft223d_f32.o ./Core/Inc/arm_hft223d_f32.su ./Core/Inc/arm_hft223d_f64.cyclo ./Core/Inc/arm_hft223d_f64.d ./Core/Inc/arm_hft223d_f64.o ./Core/Inc/arm_hft223d_f64.su ./Core/Inc/arm_hft248d_f32.cyclo ./Core/Inc/arm_hft248d_f32.d ./Core/Inc/arm_hft248d_f32.o ./Core/Inc/arm_hft248d_f32.su ./Core/Inc/arm_hft248d_f64.cyclo ./Core/Inc/arm_hft248d_f64.d ./Core/Inc/arm_hft248d_f64.o ./Core/Inc/arm_hft248d_f64.su ./Core/Inc/arm_hft90d_f32.cyclo ./Core/Inc/arm_hft90d_f32.d ./Core/Inc/arm_hft90d_f32.o ./Core/Inc/arm_hft90d_f32.su ./Core/Inc/arm_hft90d_f64.cyclo ./Core/Inc/arm_hft90d_f64.d ./Core/Inc/arm_hft90d_f64.o ./Core/Inc/arm_hft90d_f64.su ./Core/Inc/arm_hft95_f32.cyclo ./Core/Inc/arm_hft95_f32.d ./Core/Inc/arm_hft95_f32.o ./Core/Inc/arm_hft95_f32.su ./Core/Inc/arm_hft95_f64.cyclo ./Core/Inc/arm_hft95_f64.d ./Core/Inc/arm_hft95_f64.o ./Core/Inc/arm_hft95_f64.su ./Core/Inc/arm_householder_f16.cyclo ./Core/Inc/arm_householder_f16.d ./Core/Inc/arm_householder_f16.o ./Core/Inc/arm_householder_f16.su ./Core/Inc/arm_householder_f32.cyclo ./Core/Inc/arm_householder_f32.d ./Core/Inc/arm_householder_f32.o ./Core/Inc/arm_householder_f32.su ./Core/Inc/arm_householder_f64.cyclo ./Core/Inc/arm_householder_f64.d ./Core/Inc/arm_householder_f64.o ./Core/Inc/arm_householder_f64.su ./Core/Inc/arm_iir_lattice_f32.cyclo ./Core/Inc/arm_iir_lattice_f32.d ./Core/Inc/arm_iir_lattice_f32.o ./Core/Inc/arm_iir_lattice_f32.su ./Core/Inc/arm_iir_lattice_init_f32.cyclo ./Core/Inc/arm_iir_lattice_init_f32.d ./Core/Inc/arm_iir_lattice_init_f32.o ./Core/Inc/arm_iir_lattice_init_f32.su ./Core/Inc/arm_iir_lattice_init_q15.cyclo ./Core/Inc/arm_iir_lattice_init_q15.d ./Core/Inc/arm_iir_lattice_init_q15.o ./Core/Inc/arm_iir_lattice_init_q15.su ./Core/Inc/arm_iir_lattice_init_q31.cyclo ./Core/Inc/arm_iir_lattice_init_q31.d ./Core/Inc/arm_iir_lattice_init_q31.o ./Core/Inc/arm_iir_lattice_init_q31.su ./Core/Inc/arm_iir_lattice_q15.cyclo ./Core/Inc/arm_iir_lattice_q15.d
	-$(RM) ./Core/Inc/arm_iir_lattice_q15.o ./Core/Inc/arm_iir_lattice_q15.su ./Core/Inc/arm_iir_lattice_q31.cyclo ./Core/Inc/arm_iir_lattice_q31.d ./Core/Inc/arm_iir_lattice_q31.o ./Core/Inc/arm_iir_lattice_q31.su ./Core/Inc/arm_insertion_sort_f32.cyclo ./Core/Inc/arm_insertion_sort_f32.d ./Core/Inc/arm_insertion_sort_f32.o ./Core/Inc/arm_insertion_sort_f32.su ./Core/Inc/arm_jaccard_distance.cyclo ./Core/Inc/arm_jaccard_distance.d ./Core/Inc/arm_jaccard_distance.o ./Core/Inc/arm_jaccard_distance.su ./Core/Inc/arm_jensenshannon_distance_f16.cyclo ./Core/Inc/arm_jensenshannon_distance_f16.d ./Core/Inc/arm_jensenshannon_distance_f16.o ./Core/Inc/arm_jensenshannon_distance_f16.su ./Core/Inc/arm_jensenshannon_distance_f32.cyclo ./Core/Inc/arm_jensenshannon_distance_f32.d ./Core/Inc/arm_jensenshannon_distance_f32.o ./Core/Inc/arm_jensenshannon_distance_f32.su ./Core/Inc/arm_kullback_leibler_f16.cyclo ./Core/Inc/arm_kullback_leibler_f16.d ./Core/Inc/arm_kullback_leibler_f16.o ./Core/Inc/arm_kullback_leibler_f16.su ./Core/Inc/arm_kullback_leibler_f32.cyclo ./Core/Inc/arm_kullback_leibler_f32.d ./Core/Inc/arm_kullback_leibler_f32.o ./Core/Inc/arm_kullback_leibler_f32.su ./Core/Inc/arm_kullback_leibler_f64.cyclo ./Core/Inc/arm_kullback_leibler_f64.d ./Core/Inc/arm_kullback_leibler_f64.o ./Core/Inc/arm_kullback_leibler_f64.su ./Core/Inc/arm_kulsinski_distance.cyclo ./Core/Inc/arm_kulsinski_distance.d ./Core/Inc/arm_kulsinski_distance.o ./Core/Inc/arm_kulsinski_distance.su ./Core/Inc/arm_levinson_durbin_f16.cyclo ./Core/Inc/arm_levinson_durbin_f16.d ./Core/Inc/arm_levinson_durbin_f16.o ./Core/Inc/arm_levinson_durbin_f16.su ./Core/Inc/arm_levinson_durbin_f32.cyclo ./Core/Inc/arm_levinson_durbin_f32.d ./Core/Inc/arm_levinson_durbin_f32.o ./Core/Inc/arm_levinson_durbin_f32.su ./Core/Inc/arm_levinson_durbin_q31.cyclo ./Core/Inc/arm_levinson_durbin_q31.d ./Core/Inc/arm_levinson_durbin_q31.o ./Core/Inc/arm_levinson_durbin_q31.su ./Core/Inc/arm_linear_interp_f16.cyclo ./Core/Inc/arm_linear_interp_f16.d ./Core/Inc/arm_linear_interp_f16.o ./Core/Inc/arm_linear_interp_f16.su ./Core/Inc/arm_linear_interp_f32.cyclo ./Core/Inc/arm_linear_interp_f32.d ./Core/Inc/arm_linear_interp_f32.o ./Core/Inc/arm_linear_interp_f32.su ./Core/Inc/arm_linear_interp_q15.cyclo ./Core/Inc/arm_linear_interp_q15.d ./Core/Inc/arm_linear_interp_q15.o ./Core/Inc/arm_linear_interp_q15.su ./Core/Inc/arm_linear_interp_q31.cyclo ./Core/Inc/arm_linear_interp_q31.d ./Core/Inc/arm_linear_interp_q31.o ./Core/Inc/arm_linear_interp_q31.su ./Core/Inc/arm_linear_interp_q7.cyclo ./Core/Inc/arm_linear_interp_q7.d ./Core/Inc/arm_linear_interp_q7.o ./Core/Inc/arm_linear_interp_q7.su ./Core/Inc/arm_lms_f32.cyclo ./Core/Inc/arm_lms_f32.d ./Core/Inc/arm_lms_f32.o ./Core/Inc/arm_lms_f32.su ./Core/Inc/arm_lms_init_f32.cyclo ./Core/Inc/arm_lms_init_f32.d ./Core/Inc/arm_lms_init_f32.o ./Core/Inc/arm_lms_init_f32.su ./Core/Inc/arm_lms_init_q15.cyclo ./Core/Inc/arm_lms_init_q15.d ./Core/Inc/arm_lms_init_q15.o ./Core/Inc/arm_lms_init_q15.su ./Core/Inc/arm_lms_init_q31.cyclo ./Core/Inc/arm_lms_init_q31.d ./Core/Inc/arm_lms_init_q31.o ./Core/Inc/arm_lms_init_q31.su ./Core/Inc/arm_lms_norm_f32.cyclo ./Core/Inc/arm_lms_norm_f32.d ./Core/Inc/arm_lms_norm_f32.o ./Core/Inc/arm_lms_norm_f32.su ./Core/Inc/arm_lms_norm_init_f32.cyclo ./Core/Inc/arm_lms_norm_init_f32.d ./Core/Inc/arm_lms_norm_init_f32.o ./Core/Inc/arm_lms_norm_init_f32.su ./Core/Inc/arm_lms_norm_init_q15.cyclo ./Core/Inc/arm_lms_norm_init_q15.d ./Core/Inc/arm_lms_norm_init_q15.o ./Core/Inc/arm_lms_norm_init_q15.su ./Core/Inc/arm_lms_norm_init_q31.cyclo ./Core/Inc/arm_lms_norm_init_q31.d ./Core/Inc/arm_lms_norm_init_q31.o ./Core/Inc/arm_lms_norm_init_q31.su ./Core/Inc/arm_lms_norm_q15.cyclo ./Core/Inc/arm_lms_norm_q15.d ./Core/Inc/arm_lms_norm_q15.o ./Core/Inc/arm_lms_norm_q15.su ./Core/Inc/arm_lms_norm_q31.cyclo ./Core/Inc/arm_lms_norm_q31.d ./Core/Inc/arm_lms_norm_q31.o ./Core/Inc/arm_lms_norm_q31.su ./Core/Inc/arm_lms_q15.cyclo ./Core/Inc/arm_lms_q15.d ./Core/Inc/arm_lms_q15.o ./Core/Inc/arm_lms_q15.su ./Core/Inc/arm_lms_q31.cyclo ./Core/Inc/arm_lms_q31.d ./Core/Inc/arm_lms_q31.o ./Core/Inc/arm_lms_q31.su ./Core/Inc/arm_logsumexp_dot_prod_f16.cyclo ./Core/Inc/arm_logsumexp_dot_prod_f16.d ./Core/Inc/arm_logsumexp_dot_prod_f16.o ./Core/Inc/arm_logsumexp_dot_prod_f16.su ./Core/Inc/arm_logsumexp_dot_prod_f32.cyclo ./Core/Inc/arm_logsumexp_dot_prod_f32.d ./Core/Inc/arm_logsumexp_dot_prod_f32.o ./Core/Inc/arm_logsumexp_dot_prod_f32.su ./Core/Inc/arm_logsumexp_f16.cyclo ./Core/Inc/arm_logsumexp_f16.d ./Core/Inc/arm_logsumexp_f16.o ./Core/Inc/arm_logsumexp_f16.su ./Core/Inc/arm_logsumexp_f32.cyclo ./Core/Inc/arm_logsumexp_f32.d ./Core/Inc/arm_logsumexp_f32.o ./Core/Inc/arm_logsumexp_f32.su ./Core/Inc/arm_mat_add_f16.cyclo ./Core/Inc/arm_mat_add_f16.d ./Core/Inc/arm_mat_add_f16.o ./Core/Inc/arm_mat_add_f16.su ./Core/Inc/arm_mat_add_f32.cyclo ./Core/Inc/arm_mat_add_f32.d ./Core/Inc/arm_mat_add_f32.o ./Core/Inc/arm_mat_add_f32.su ./Core/Inc/arm_mat_add_q15.cyclo ./Core/Inc/arm_mat_add_q15.d ./Core/Inc/arm_mat_add_q15.o ./Core/Inc/arm_mat_add_q15.su ./Core/Inc/arm_mat_add_q31.cyclo ./Core/Inc/arm_mat_add_q31.d ./Core/Inc/arm_mat_add_q31.o ./Core/Inc/arm_mat_add_q31.su ./Core/Inc/arm_mat_cholesky_f16.cyclo ./Core/Inc/arm_mat_cholesky_f16.d ./Core/Inc/arm_mat_cholesky_f16.o ./Core/Inc/arm_mat_cholesky_f16.su ./Core/Inc/arm_mat_cholesky_f32.cyclo ./Core/Inc/arm_mat_cholesky_f32.d ./Core/Inc/arm_mat_cholesky_f32.o ./Core/Inc/arm_mat_cholesky_f32.su ./Core/Inc/arm_mat_cholesky_f64.cyclo ./Core/Inc/arm_mat_cholesky_f64.d ./Core/Inc/arm_mat_cholesky_f64.o ./Core/Inc/arm_mat_cholesky_f64.su ./Core/Inc/arm_mat_cmplx_mult_f16.cyclo ./Core/Inc/arm_mat_cmplx_mult_f16.d ./Core/Inc/arm_mat_cmplx_mult_f16.o ./Core/Inc/arm_mat_cmplx_mult_f16.su ./Core/Inc/arm_mat_cmplx_mult_f32.cyclo ./Core/Inc/arm_mat_cmplx_mult_f32.d ./Core/Inc/arm_mat_cmplx_mult_f32.o ./Core/Inc/arm_mat_cmplx_mult_f32.su ./Core/Inc/arm_mat_cmplx_mult_q15.cyclo
	-$(RM) ./Core/Inc/arm_mat_cmplx_mult_q15.d ./Core/Inc/arm_mat_cmplx_mult_q15.o ./Core/Inc/arm_mat_cmplx_mult_q15.su ./Core/Inc/arm_mat_cmplx_mult_q31.cyclo ./Core/Inc/arm_mat_cmplx_mult_q31.d ./Core/Inc/arm_mat_cmplx_mult_q31.o ./Core/Inc/arm_mat_cmplx_mult_q31.su ./Core/Inc/arm_mat_cmplx_trans_f16.cyclo ./Core/Inc/arm_mat_cmplx_trans_f16.d ./Core/Inc/arm_mat_cmplx_trans_f16.o ./Core/Inc/arm_mat_cmplx_trans_f16.su ./Core/Inc/arm_mat_cmplx_trans_f32.cyclo ./Core/Inc/arm_mat_cmplx_trans_f32.d ./Core/Inc/arm_mat_cmplx_trans_f32.o ./Core/Inc/arm_mat_cmplx_trans_f32.su ./Core/Inc/arm_mat_cmplx_trans_q15.cyclo ./Core/Inc/arm_mat_cmplx_trans_q15.d ./Core/Inc/arm_mat_cmplx_trans_q15.o ./Core/Inc/arm_mat_cmplx_trans_q15.su ./Core/Inc/arm_mat_cmplx_trans_q31.cyclo ./Core/Inc/arm_mat_cmplx_trans_q31.d ./Core/Inc/arm_mat_cmplx_trans_q31.o ./Core/Inc/arm_mat_cmplx_trans_q31.su ./Core/Inc/arm_mat_init_f16.cyclo ./Core/Inc/arm_mat_init_f16.d ./Core/Inc/arm_mat_init_f16.o ./Core/Inc/arm_mat_init_f16.su ./Core/Inc/arm_mat_init_f32.cyclo ./Core/Inc/arm_mat_init_f32.d ./Core/Inc/arm_mat_init_f32.o ./Core/Inc/arm_mat_init_f32.su ./Core/Inc/arm_mat_init_f64.cyclo ./Core/Inc/arm_mat_init_f64.d ./Core/Inc/arm_mat_init_f64.o ./Core/Inc/arm_mat_init_f64.su ./Core/Inc/arm_mat_init_q15.cyclo ./Core/Inc/arm_mat_init_q15.d ./Core/Inc/arm_mat_init_q15.o ./Core/Inc/arm_mat_init_q15.su ./Core/Inc/arm_mat_init_q31.cyclo ./Core/Inc/arm_mat_init_q31.d ./Core/Inc/arm_mat_init_q31.o ./Core/Inc/arm_mat_init_q31.su ./Core/Inc/arm_mat_inverse_f16.cyclo ./Core/Inc/arm_mat_inverse_f16.d ./Core/Inc/arm_mat_inverse_f16.o ./Core/Inc/arm_mat_inverse_f16.su ./Core/Inc/arm_mat_inverse_f32.cyclo ./Core/Inc/arm_mat_inverse_f32.d ./Core/Inc/arm_mat_inverse_f32.o ./Core/Inc/arm_mat_inverse_f32.su ./Core/Inc/arm_mat_inverse_f64.cyclo ./Core/Inc/arm_mat_inverse_f64.d ./Core/Inc/arm_mat_inverse_f64.o ./Core/Inc/arm_mat_inverse_f64.su ./Core/Inc/arm_mat_ldlt_f32.cyclo ./Core/Inc/arm_mat_ldlt_f32.d ./Core/Inc/arm_mat_ldlt_f32.o ./Core/Inc/arm_mat_ldlt_f32.su ./Core/Inc/arm_mat_ldlt_f64.cyclo ./Core/Inc/arm_mat_ldlt_f64.d ./Core/Inc/arm_mat_ldlt_f64.o ./Core/Inc/arm_mat_ldlt_f64.su ./Core/Inc/arm_mat_mult_f16.cyclo ./Core/Inc/arm_mat_mult_f16.d ./Core/Inc/arm_mat_mult_f16.o ./Core/Inc/arm_mat_mult_f16.su ./Core/Inc/arm_mat_mult_f32.cyclo ./Core/Inc/arm_mat_mult_f32.d ./Core/Inc/arm_mat_mult_f32.o ./Core/Inc/arm_mat_mult_f32.su ./Core/Inc/arm_mat_mult_f64.cyclo ./Core/Inc/arm_mat_mult_f64.d ./Core/Inc/arm_mat_mult_f64.o ./Core/Inc/arm_mat_mult_f64.su ./Core/Inc/arm_mat_mult_fast_q15.cyclo ./Core/Inc/arm_mat_mult_fast_q15.d ./Core/Inc/arm_mat_mult_fast_q15.o ./Core/Inc/arm_mat_mult_fast_q15.su ./Core/Inc/arm_mat_mult_fast_q31.cyclo ./Core/Inc/arm_mat_mult_fast_q31.d ./Core/Inc/arm_mat_mult_fast_q31.o ./Core/Inc/arm_mat_mult_fast_q31.su ./Core/Inc/arm_mat_mult_opt_q31.cyclo ./Core/Inc/arm_mat_mult_opt_q31.d ./Core/Inc/arm_mat_mult_opt_q31.o ./Core/Inc/arm_mat_mult_opt_q31.su ./Core/Inc/arm_mat_mult_q15.cyclo ./Core/Inc/arm_mat_mult_q15.d ./Core/Inc/arm_mat_mult_q15.o ./Core/Inc/arm_mat_mult_q15.su ./Core/Inc/arm_mat_mult_q31.cyclo ./Core/Inc/arm_mat_mult_q31.d ./Core/Inc/arm_mat_mult_q31.o ./Core/Inc/arm_mat_mult_q31.su ./Core/Inc/arm_mat_mult_q7.cyclo ./Core/Inc/arm_mat_mult_q7.d ./Core/Inc/arm_mat_mult_q7.o ./Core/Inc/arm_mat_mult_q7.su ./Core/Inc/arm_mat_qr_f16.cyclo ./Core/Inc/arm_mat_qr_f16.d ./Core/Inc/arm_mat_qr_f16.o ./Core/Inc/arm_mat_qr_f16.su ./Core/Inc/arm_mat_qr_f32.cyclo ./Core/Inc/arm_mat_qr_f32.d ./Core/Inc/arm_mat_qr_f32.o ./Core/Inc/arm_mat_qr_f32.su ./Core/Inc/arm_mat_qr_f64.cyclo ./Core/Inc/arm_mat_qr_f64.d ./Core/Inc/arm_mat_qr_f64.o ./Core/Inc/arm_mat_qr_f64.su ./Core/Inc/arm_mat_scale_f16.cyclo ./Core/Inc/arm_mat_scale_f16.d ./Core/Inc/arm_mat_scale_f16.o ./Core/Inc/arm_mat_scale_f16.su ./Core/Inc/arm_mat_scale_f32.cyclo ./Core/Inc/arm_mat_scale_f32.d ./Core/Inc/arm_mat_scale_f32.o ./Core/Inc/arm_mat_scale_f32.su ./Core/Inc/arm_mat_scale_q15.cyclo ./Core/Inc/arm_mat_scale_q15.d ./Core/Inc/arm_mat_scale_q15.o ./Core/Inc/arm_mat_scale_q15.su ./Core/Inc/arm_mat_scale_q31.cyclo ./Core/Inc/arm_mat_scale_q31.d ./Core/Inc/arm_mat_scale_q31.o ./Core/Inc/arm_mat_scale_q31.su ./Core/Inc/arm_mat_solve_lower_triangular_f16.cyclo ./Core/Inc/arm_mat_solve_lower_triangular_f16.d ./Core/Inc/arm_mat_solve_lower_triangular_f16.o ./Core/Inc/arm_mat_solve_lower_triangular_f16.su ./Core/Inc/arm_mat_solve_lower_triangular_f32.cyclo ./Core/Inc/arm_mat_solve_lower_triangular_f32.d ./Core/Inc/arm_mat_solve_lower_triangular_f32.o ./Core/Inc/arm_mat_solve_lower_triangular_f32.su ./Core/Inc/arm_mat_solve_lower_triangular_f64.cyclo ./Core/Inc/arm_mat_solve_lower_triangular_f64.d ./Core/Inc/arm_mat_solve_lower_triangular_f64.o ./Core/Inc/arm_mat_solve_lower_triangular_f64.su ./Core/Inc/arm_mat_solve_upper_triangular_f16.cyclo ./Core/Inc/arm_mat_solve_upper_triangular_f16.d ./Core/Inc/arm_mat_solve_upper_triangular_f16.o ./Core/Inc/arm_mat_solve_upper_triangular_f16.su ./Core/Inc/arm_mat_solve_upper_triangular_f32.cyclo ./Core/Inc/arm_mat_solve_upper_triangular_f32.d ./Core/Inc/arm_mat_solve_upper_triangular_f32.o ./Core/Inc/arm_mat_solve_upper_triangular_f32.su ./Core/Inc/arm_mat_solve_upper_triangular_f64.cyclo ./Core/Inc/arm_mat_solve_upper_triangular_f64.d ./Core/Inc/arm_mat_solve_upper_triangular_f64.o ./Core/Inc/arm_mat_solve_upper_triangular_f64.su ./Core/Inc/arm_mat_sub_f16.cyclo ./Core/Inc/arm_mat_sub_f16.d ./Core/Inc/arm_mat_sub_f16.o ./Core/Inc/arm_mat_sub_f16.su ./Core/Inc/arm_mat_sub_f32.cyclo ./Core/Inc/arm_mat_sub_f32.d ./Core/Inc/arm_mat_sub_f32.o ./Core/Inc/arm_mat_sub_f32.su ./Core/Inc/arm_mat_sub_f64.cyclo ./Core/Inc/arm_mat_sub_f64.d ./Core/Inc/arm_mat_sub_f64.o ./Core/Inc/arm_mat_sub_f64.su ./Core/Inc/arm_mat_sub_q15.cyclo ./Core/Inc/arm_mat_sub_q15.d ./Core/Inc/arm_mat_sub_q15.o ./Core/Inc/arm_mat_sub_q15.su ./Core/Inc/arm_mat_sub_q31.cyclo ./Core/Inc/arm_mat_sub_q31.d ./Core/Inc/arm_mat_sub_q31.o ./Core/Inc/arm_mat_sub_q31.su
	-$(RM) ./Core/Inc/arm_mat_trans_f16.cyclo ./Core/Inc/arm_mat_trans_f16.d ./Core/Inc/arm_mat_trans_f16.o ./Core/Inc/arm_mat_trans_f16.su ./Core/Inc/arm_mat_trans_f32.cyclo ./Core/Inc/arm_mat_trans_f32.d ./Core/Inc/arm_mat_trans_f32.o ./Core/Inc/arm_mat_trans_f32.su ./Core/Inc/arm_mat_trans_f64.cyclo ./Core/Inc/arm_mat_trans_f64.d ./Core/Inc/arm_mat_trans_f64.o ./Core/Inc/arm_mat_trans_f64.su ./Core/Inc/arm_mat_trans_q15.cyclo ./Core/Inc/arm_mat_trans_q15.d ./Core/Inc/arm_mat_trans_q15.o ./Core/Inc/arm_mat_trans_q15.su ./Core/Inc/arm_mat_trans_q31.cyclo ./Core/Inc/arm_mat_trans_q31.d ./Core/Inc/arm_mat_trans_q31.o ./Core/Inc/arm_mat_trans_q31.su ./Core/Inc/arm_mat_trans_q7.cyclo ./Core/Inc/arm_mat_trans_q7.d ./Core/Inc/arm_mat_trans_q7.o ./Core/Inc/arm_mat_trans_q7.su ./Core/Inc/arm_mat_vec_mult_f16.cyclo ./Core/Inc/arm_mat_vec_mult_f16.d ./Core/Inc/arm_mat_vec_mult_f16.o ./Core/Inc/arm_mat_vec_mult_f16.su ./Core/Inc/arm_mat_vec_mult_f32.cyclo ./Core/Inc/arm_mat_vec_mult_f32.d ./Core/Inc/arm_mat_vec_mult_f32.o ./Core/Inc/arm_mat_vec_mult_f32.su ./Core/Inc/arm_mat_vec_mult_q15.cyclo ./Core/Inc/arm_mat_vec_mult_q15.d ./Core/Inc/arm_mat_vec_mult_q15.o ./Core/Inc/arm_mat_vec_mult_q15.su ./Core/Inc/arm_mat_vec_mult_q31.cyclo ./Core/Inc/arm_mat_vec_mult_q31.d ./Core/Inc/arm_mat_vec_mult_q31.o ./Core/Inc/arm_mat_vec_mult_q31.su ./Core/Inc/arm_mat_vec_mult_q7.cyclo ./Core/Inc/arm_mat_vec_mult_q7.d ./Core/Inc/arm_mat_vec_mult_q7.o ./Core/Inc/arm_mat_vec_mult_q7.su ./Core/Inc/arm_max_f16.cyclo ./Core/Inc/arm_max_f16.d ./Core/Inc/arm_max_f16.o ./Core/Inc/arm_max_f16.su ./Core/Inc/arm_max_f32.cyclo ./Core/Inc/arm_max_f32.d ./Core/Inc/arm_max_f32.o ./Core/Inc/arm_max_f32.su ./Core/Inc/arm_max_f64.cyclo ./Core/Inc/arm_max_f64.d ./Core/Inc/arm_max_f64.o ./Core/Inc/arm_max_f64.su ./Core/Inc/arm_max_no_idx_f16.cyclo ./Core/Inc/arm_max_no_idx_f16.d ./Core/Inc/arm_max_no_idx_f16.o ./Core/Inc/arm_max_no_idx_f16.su ./Core/Inc/arm_max_no_idx_f32.cyclo ./Core/Inc/arm_max_no_idx_f32.d ./Core/Inc/arm_max_no_idx_f32.o ./Core/Inc/arm_max_no_idx_f32.su ./Core/Inc/arm_max_no_idx_f64.cyclo ./Core/Inc/arm_max_no_idx_f64.d ./Core/Inc/arm_max_no_idx_f64.o ./Core/Inc/arm_max_no_idx_f64.su ./Core/Inc/arm_max_no_idx_q15.cyclo ./Core/Inc/arm_max_no_idx_q15.d ./Core/Inc/arm_max_no_idx_q15.o ./Core/Inc/arm_max_no_idx_q15.su ./Core/Inc/arm_max_no_idx_q31.cyclo ./Core/Inc/arm_max_no_idx_q31.d ./Core/Inc/arm_max_no_idx_q31.o ./Core/Inc/arm_max_no_idx_q31.su ./Core/Inc/arm_max_no_idx_q7.cyclo ./Core/Inc/arm_max_no_idx_q7.d ./Core/Inc/arm_max_no_idx_q7.o ./Core/Inc/arm_max_no_idx_q7.su ./Core/Inc/arm_max_q15.cyclo ./Core/Inc/arm_max_q15.d ./Core/Inc/arm_max_q15.o ./Core/Inc/arm_max_q15.su ./Core/Inc/arm_max_q31.cyclo ./Core/Inc/arm_max_q31.d ./Core/Inc/arm_max_q31.o ./Core/Inc/arm_max_q31.su ./Core/Inc/arm_max_q7.cyclo ./Core/Inc/arm_max_q7.d ./Core/Inc/arm_max_q7.o ./Core/Inc/arm_max_q7.su ./Core/Inc/arm_mean_f16.cyclo ./Core/Inc/arm_mean_f16.d ./Core/Inc/arm_mean_f16.o ./Core/Inc/arm_mean_f16.su ./Core/Inc/arm_mean_f32.cyclo ./Core/Inc/arm_mean_f32.d ./Core/Inc/arm_mean_f32.o ./Core/Inc/arm_mean_f32.su ./Core/Inc/arm_mean_f64.cyclo ./Core/Inc/arm_mean_f64.d ./Core/Inc/arm_mean_f64.o ./Core/Inc/arm_mean_f64.su ./Core/Inc/arm_mean_q15.cyclo ./Core/Inc/arm_mean_q15.d ./Core/Inc/arm_mean_q15.o ./Core/Inc/arm_mean_q15.su ./Core/Inc/arm_mean_q31.cyclo ./Core/Inc/arm_mean_q31.d ./Core/Inc/arm_mean_q31.o ./Core/Inc/arm_mean_q31.su ./Core/Inc/arm_mean_q7.cyclo ./Core/Inc/arm_mean_q7.d ./Core/Inc/arm_mean_q7.o ./Core/Inc/arm_mean_q7.su ./Core/Inc/arm_merge_sort_f32.cyclo ./Core/Inc/arm_merge_sort_f32.d ./Core/Inc/arm_merge_sort_f32.o ./Core/Inc/arm_merge_sort_f32.su ./Core/Inc/arm_merge_sort_init_f32.cyclo ./Core/Inc/arm_merge_sort_init_f32.d ./Core/Inc/arm_merge_sort_init_f32.o ./Core/Inc/arm_merge_sort_init_f32.su ./Core/Inc/arm_mfcc_f16.cyclo ./Core/Inc/arm_mfcc_f16.d ./Core/Inc/arm_mfcc_f16.o ./Core/Inc/arm_mfcc_f16.su ./Core/Inc/arm_mfcc_f32.cyclo ./Core/Inc/arm_mfcc_f32.d ./Core/Inc/arm_mfcc_f32.o ./Core/Inc/arm_mfcc_f32.su ./Core/Inc/arm_mfcc_init_f16.cyclo ./Core/Inc/arm_mfcc_init_f16.d ./Core/Inc/arm_mfcc_init_f16.o ./Core/Inc/arm_mfcc_init_f16.su ./Core/Inc/arm_mfcc_init_f32.cyclo ./Core/Inc/arm_mfcc_init_f32.d ./Core/Inc/arm_mfcc_init_f32.o ./Core/Inc/arm_mfcc_init_f32.su ./Core/Inc/arm_mfcc_init_q15.cyclo ./Core/Inc/arm_mfcc_init_q15.d ./Core/Inc/arm_mfcc_init_q15.o ./Core/Inc/arm_mfcc_init_q15.su ./Core/Inc/arm_mfcc_init_q31.cyclo ./Core/Inc/arm_mfcc_init_q31.d ./Core/Inc/arm_mfcc_init_q31.o ./Core/Inc/arm_mfcc_init_q31.su ./Core/Inc/arm_mfcc_q15.cyclo ./Core/Inc/arm_mfcc_q15.d ./Core/Inc/arm_mfcc_q15.o ./Core/Inc/arm_mfcc_q15.su ./Core/Inc/arm_mfcc_q31.cyclo ./Core/Inc/arm_mfcc_q31.d ./Core/Inc/arm_mfcc_q31.o ./Core/Inc/arm_mfcc_q31.su ./Core/Inc/arm_min_f16.cyclo ./Core/Inc/arm_min_f16.d ./Core/Inc/arm_min_f16.o ./Core/Inc/arm_min_f16.su ./Core/Inc/arm_min_f32.cyclo ./Core/Inc/arm_min_f32.d ./Core/Inc/arm_min_f32.o ./Core/Inc/arm_min_f32.su ./Core/Inc/arm_min_f64.cyclo ./Core/Inc/arm_min_f64.d ./Core/Inc/arm_min_f64.o ./Core/Inc/arm_min_f64.su ./Core/Inc/arm_min_no_idx_f16.cyclo ./Core/Inc/arm_min_no_idx_f16.d ./Core/Inc/arm_min_no_idx_f16.o ./Core/Inc/arm_min_no_idx_f16.su ./Core/Inc/arm_min_no_idx_f32.cyclo ./Core/Inc/arm_min_no_idx_f32.d ./Core/Inc/arm_min_no_idx_f32.o ./Core/Inc/arm_min_no_idx_f32.su ./Core/Inc/arm_min_no_idx_f64.cyclo ./Core/Inc/arm_min_no_idx_f64.d ./Core/Inc/arm_min_no_idx_f64.o ./Core/Inc/arm_min_no_idx_f64.su ./Core/Inc/arm_min_no_idx_q15.cyclo ./Core/Inc/arm_min_no_idx_q15.d ./Core/Inc/arm_min_no_idx_q15.o ./Core/Inc/arm_min_no_idx_q15.su ./Core/Inc/arm_min_no_idx_q31.cyclo ./Core/Inc/arm_min_no_idx_q31.d ./Core/Inc/arm_min_no_idx_q31.o ./Core/Inc/arm_min_no_idx_q31.su ./Core/Inc/arm_min_no_idx_q7.cyclo ./Core/Inc/arm_min_no_idx_q7.d ./Core/Inc/arm_min_no_idx_q7.o ./Core/Inc/arm_min_no_idx_q7.su ./Core/Inc/arm_min_q15.cyclo ./Core/Inc/arm_min_q15.d ./Core/Inc/arm_min_q15.o ./Core/Inc/arm_min_q15.su
	-$(RM) ./Core/Inc/arm_min_q31.cyclo ./Core/Inc/arm_min_q31.d ./Core/Inc/arm_min_q31.o ./Core/Inc/arm_min_q31.su ./Core/Inc/arm_min_q7.cyclo ./Core/Inc/arm_min_q7.d ./Core/Inc/arm_min_q7.o ./Core/Inc/arm_min_q7.su ./Core/Inc/arm_minkowski_distance_f16.cyclo ./Core/Inc/arm_minkowski_distance_f16.d ./Core/Inc/arm_minkowski_distance_f16.o ./Core/Inc/arm_minkowski_distance_f16.su ./Core/Inc/arm_minkowski_distance_f32.cyclo ./Core/Inc/arm_minkowski_distance_f32.d ./Core/Inc/arm_minkowski_distance_f32.o ./Core/Inc/arm_minkowski_distance_f32.su ./Core/Inc/arm_mse_f16.cyclo ./Core/Inc/arm_mse_f16.d ./Core/Inc/arm_mse_f16.o ./Core/Inc/arm_mse_f16.su ./Core/Inc/arm_mse_f32.cyclo ./Core/Inc/arm_mse_f32.d ./Core/Inc/arm_mse_f32.o ./Core/Inc/arm_mse_f32.su ./Core/Inc/arm_mse_f64.cyclo ./Core/Inc/arm_mse_f64.d ./Core/Inc/arm_mse_f64.o ./Core/Inc/arm_mse_f64.su ./Core/Inc/arm_mse_q15.cyclo ./Core/Inc/arm_mse_q15.d ./Core/Inc/arm_mse_q15.o ./Core/Inc/arm_mse_q15.su ./Core/Inc/arm_mse_q31.cyclo ./Core/Inc/arm_mse_q31.d ./Core/Inc/arm_mse_q31.o ./Core/Inc/arm_mse_q31.su ./Core/Inc/arm_mse_q7.cyclo ./Core/Inc/arm_mse_q7.d ./Core/Inc/arm_mse_q7.o ./Core/Inc/arm_mse_q7.su ./Core/Inc/arm_mult_f16.cyclo ./Core/Inc/arm_mult_f16.d ./Core/Inc/arm_mult_f16.o ./Core/Inc/arm_mult_f16.su ./Core/Inc/arm_mult_f32.cyclo ./Core/Inc/arm_mult_f32.d ./Core/Inc/arm_mult_f32.o ./Core/Inc/arm_mult_f32.su ./Core/Inc/arm_mult_f64.cyclo ./Core/Inc/arm_mult_f64.d ./Core/Inc/arm_mult_f64.o ./Core/Inc/arm_mult_f64.su ./Core/Inc/arm_mult_q15.cyclo ./Core/Inc/arm_mult_q15.d ./Core/Inc/arm_mult_q15.o ./Core/Inc/arm_mult_q15.su ./Core/Inc/arm_mult_q31.cyclo ./Core/Inc/arm_mult_q31.d ./Core/Inc/arm_mult_q31.o ./Core/Inc/arm_mult_q31.su ./Core/Inc/arm_mult_q7.cyclo ./Core/Inc/arm_mult_q7.d ./Core/Inc/arm_mult_q7.o ./Core/Inc/arm_mult_q7.su ./Core/Inc/arm_mve_tables.cyclo ./Core/Inc/arm_mve_tables.d ./Core/Inc/arm_mve_tables.o ./Core/Inc/arm_mve_tables.su ./Core/Inc/arm_mve_tables_f16.cyclo ./Core/Inc/arm_mve_tables_f16.d ./Core/Inc/arm_mve_tables_f16.o ./Core/Inc/arm_mve_tables_f16.su ./Core/Inc/arm_negate_f16.cyclo ./Core/Inc/arm_negate_f16.d ./Core/Inc/arm_negate_f16.o ./Core/Inc/arm_negate_f16.su ./Core/Inc/arm_negate_f32.cyclo ./Core/Inc/arm_negate_f32.d ./Core/Inc/arm_negate_f32.o ./Core/Inc/arm_negate_f32.su ./Core/Inc/arm_negate_f64.cyclo ./Core/Inc/arm_negate_f64.d ./Core/Inc/arm_negate_f64.o ./Core/Inc/arm_negate_f64.su ./Core/Inc/arm_negate_q15.cyclo ./Core/Inc/arm_negate_q15.d ./Core/Inc/arm_negate_q15.o ./Core/Inc/arm_negate_q15.su ./Core/Inc/arm_negate_q31.cyclo ./Core/Inc/arm_negate_q31.d ./Core/Inc/arm_negate_q31.o ./Core/Inc/arm_negate_q31.su ./Core/Inc/arm_negate_q7.cyclo ./Core/Inc/arm_negate_q7.d ./Core/Inc/arm_negate_q7.o ./Core/Inc/arm_negate_q7.su ./Core/Inc/arm_not_u16.cyclo ./Core/Inc/arm_not_u16.d ./Core/Inc/arm_not_u16.o ./Core/Inc/arm_not_u16.su ./Core/Inc/arm_not_u32.cyclo ./Core/Inc/arm_not_u32.d ./Core/Inc/arm_not_u32.o ./Core/Inc/arm_not_u32.su ./Core/Inc/arm_not_u8.cyclo ./Core/Inc/arm_not_u8.d ./Core/Inc/arm_not_u8.o ./Core/Inc/arm_not_u8.su ./Core/Inc/arm_nuttall3_f32.cyclo ./Core/Inc/arm_nuttall3_f32.d ./Core/Inc/arm_nuttall3_f32.o ./Core/Inc/arm_nuttall3_f32.su ./Core/Inc/arm_nuttall3_f64.cyclo ./Core/Inc/arm_nuttall3_f64.d ./Core/Inc/arm_nuttall3_f64.o ./Core/Inc/arm_nuttall3_f64.su ./Core/Inc/arm_nuttall3a_f32.cyclo ./Core/Inc/arm_nuttall3a_f32.d ./Core/Inc/arm_nuttall3a_f32.o ./Core/Inc/arm_nuttall3a_f32.su ./Core/Inc/arm_nuttall3a_f64.cyclo ./Core/Inc/arm_nuttall3a_f64.d ./Core/Inc/arm_nuttall3a_f64.o ./Core/Inc/arm_nuttall3a_f64.su ./Core/Inc/arm_nuttall3b_f32.cyclo ./Core/Inc/arm_nuttall3b_f32.d ./Core/Inc/arm_nuttall3b_f32.o ./Core/Inc/arm_nuttall3b_f32.su ./Core/Inc/arm_nuttall3b_f64.cyclo ./Core/Inc/arm_nuttall3b_f64.d ./Core/Inc/arm_nuttall3b_f64.o ./Core/Inc/arm_nuttall3b_f64.su ./Core/Inc/arm_nuttall4_f32.cyclo ./Core/Inc/arm_nuttall4_f32.d ./Core/Inc/arm_nuttall4_f32.o ./Core/Inc/arm_nuttall4_f32.su ./Core/Inc/arm_nuttall4_f64.cyclo ./Core/Inc/arm_nuttall4_f64.d ./Core/Inc/arm_nuttall4_f64.o ./Core/Inc/arm_nuttall4_f64.su ./Core/Inc/arm_nuttall4a_f32.cyclo ./Core/Inc/arm_nuttall4a_f32.d ./Core/Inc/arm_nuttall4a_f32.o ./Core/Inc/arm_nuttall4a_f32.su ./Core/Inc/arm_nuttall4a_f64.cyclo ./Core/Inc/arm_nuttall4a_f64.d ./Core/Inc/arm_nuttall4a_f64.o ./Core/Inc/arm_nuttall4a_f64.su ./Core/Inc/arm_nuttall4b_f32.cyclo ./Core/Inc/arm_nuttall4b_f32.d ./Core/Inc/arm_nuttall4b_f32.o ./Core/Inc/arm_nuttall4b_f32.su ./Core/Inc/arm_nuttall4b_f64.cyclo ./Core/Inc/arm_nuttall4b_f64.d ./Core/Inc/arm_nuttall4b_f64.o ./Core/Inc/arm_nuttall4b_f64.su ./Core/Inc/arm_nuttall4c_f32.cyclo ./Core/Inc/arm_nuttall4c_f32.d ./Core/Inc/arm_nuttall4c_f32.o ./Core/Inc/arm_nuttall4c_f32.su ./Core/Inc/arm_nuttall4c_f64.cyclo ./Core/Inc/arm_nuttall4c_f64.d ./Core/Inc/arm_nuttall4c_f64.o ./Core/Inc/arm_nuttall4c_f64.su ./Core/Inc/arm_offset_f16.cyclo ./Core/Inc/arm_offset_f16.d ./Core/Inc/arm_offset_f16.o ./Core/Inc/arm_offset_f16.su ./Core/Inc/arm_offset_f32.cyclo ./Core/Inc/arm_offset_f32.d ./Core/Inc/arm_offset_f32.o ./Core/Inc/arm_offset_f32.su ./Core/Inc/arm_offset_f64.cyclo ./Core/Inc/arm_offset_f64.d ./Core/Inc/arm_offset_f64.o ./Core/Inc/arm_offset_f64.su ./Core/Inc/arm_offset_q15.cyclo ./Core/Inc/arm_offset_q15.d ./Core/Inc/arm_offset_q15.o ./Core/Inc/arm_offset_q15.su ./Core/Inc/arm_offset_q31.cyclo ./Core/Inc/arm_offset_q31.d ./Core/Inc/arm_offset_q31.o ./Core/Inc/arm_offset_q31.su ./Core/Inc/arm_offset_q7.cyclo ./Core/Inc/arm_offset_q7.d ./Core/Inc/arm_offset_q7.o ./Core/Inc/arm_offset_q7.su ./Core/Inc/arm_or_u16.cyclo ./Core/Inc/arm_or_u16.d ./Core/Inc/arm_or_u16.o ./Core/Inc/arm_or_u16.su ./Core/Inc/arm_or_u32.cyclo ./Core/Inc/arm_or_u32.d ./Core/Inc/arm_or_u32.o ./Core/Inc/arm_or_u32.su ./Core/Inc/arm_or_u8.cyclo ./Core/Inc/arm_or_u8.d ./Core/Inc/arm_or_u8.o ./Core/Inc/arm_or_u8.su ./Core/Inc/arm_pid_init_f32.cyclo ./Core/Inc/arm_pid_init_f32.d ./Core/Inc/arm_pid_init_f32.o ./Core/Inc/arm_pid_init_f32.su
	-$(RM) ./Core/Inc/arm_pid_init_q15.cyclo ./Core/Inc/arm_pid_init_q15.d ./Core/Inc/arm_pid_init_q15.o ./Core/Inc/arm_pid_init_q15.su ./Core/Inc/arm_pid_init_q31.cyclo ./Core/Inc/arm_pid_init_q31.d ./Core/Inc/arm_pid_init_q31.o ./Core/Inc/arm_pid_init_q31.su ./Core/Inc/arm_pid_reset_f32.cyclo ./Core/Inc/arm_pid_reset_f32.d ./Core/Inc/arm_pid_reset_f32.o ./Core/Inc/arm_pid_reset_f32.su ./Core/Inc/arm_pid_reset_q15.cyclo ./Core/Inc/arm_pid_reset_q15.d ./Core/Inc/arm_pid_reset_q15.o ./Core/Inc/arm_pid_reset_q15.su ./Core/Inc/arm_pid_reset_q31.cyclo ./Core/Inc/arm_pid_reset_q31.d ./Core/Inc/arm_pid_reset_q31.o ./Core/Inc/arm_pid_reset_q31.su ./Core/Inc/arm_power_f16.cyclo ./Core/Inc/arm_power_f16.d ./Core/Inc/arm_power_f16.o ./Core/Inc/arm_power_f16.su ./Core/Inc/arm_power_f32.cyclo ./Core/Inc/arm_power_f32.d ./Core/Inc/arm_power_f32.o ./Core/Inc/arm_power_f32.su ./Core/Inc/arm_power_f64.cyclo ./Core/Inc/arm_power_f64.d ./Core/Inc/arm_power_f64.o ./Core/Inc/arm_power_f64.su ./Core/Inc/arm_power_q15.cyclo ./Core/Inc/arm_power_q15.d ./Core/Inc/arm_power_q15.o ./Core/Inc/arm_power_q15.su ./Core/Inc/arm_power_q31.cyclo ./Core/Inc/arm_power_q31.d ./Core/Inc/arm_power_q31.o ./Core/Inc/arm_power_q31.su ./Core/Inc/arm_power_q7.cyclo ./Core/Inc/arm_power_q7.d ./Core/Inc/arm_power_q7.o ./Core/Inc/arm_power_q7.su ./Core/Inc/arm_q15_to_f16.cyclo ./Core/Inc/arm_q15_to_f16.d ./Core/Inc/arm_q15_to_f16.o ./Core/Inc/arm_q15_to_f16.su ./Core/Inc/arm_q15_to_f64.cyclo ./Core/Inc/arm_q15_to_f64.d ./Core/Inc/arm_q15_to_f64.o ./Core/Inc/arm_q15_to_f64.su ./Core/Inc/arm_q15_to_float.cyclo ./Core/Inc/arm_q15_to_float.d ./Core/Inc/arm_q15_to_float.o ./Core/Inc/arm_q15_to_float.su ./Core/Inc/arm_q15_to_q31.cyclo ./Core/Inc/arm_q15_to_q31.d ./Core/Inc/arm_q15_to_q31.o ./Core/Inc/arm_q15_to_q31.su ./Core/Inc/arm_q15_to_q7.cyclo ./Core/Inc/arm_q15_to_q7.d ./Core/Inc/arm_q15_to_q7.o ./Core/Inc/arm_q15_to_q7.su ./Core/Inc/arm_q31_to_f64.cyclo ./Core/Inc/arm_q31_to_f64.d ./Core/Inc/arm_q31_to_f64.o ./Core/Inc/arm_q31_to_f64.su ./Core/Inc/arm_q31_to_float.cyclo ./Core/Inc/arm_q31_to_float.d ./Core/Inc/arm_q31_to_float.o ./Core/Inc/arm_q31_to_float.su ./Core/Inc/arm_q31_to_q15.cyclo ./Core/Inc/arm_q31_to_q15.d ./Core/Inc/arm_q31_to_q15.o ./Core/Inc/arm_q31_to_q15.su ./Core/Inc/arm_q31_to_q7.cyclo ./Core/Inc/arm_q31_to_q7.d ./Core/Inc/arm_q31_to_q7.o ./Core/Inc/arm_q31_to_q7.su ./Core/Inc/arm_q7_to_f64.cyclo ./Core/Inc/arm_q7_to_f64.d ./Core/Inc/arm_q7_to_f64.o ./Core/Inc/arm_q7_to_f64.su ./Core/Inc/arm_q7_to_float.cyclo ./Core/Inc/arm_q7_to_float.d ./Core/Inc/arm_q7_to_float.o ./Core/Inc/arm_q7_to_float.su ./Core/Inc/arm_q7_to_q15.cyclo ./Core/Inc/arm_q7_to_q15.d ./Core/Inc/arm_q7_to_q15.o ./Core/Inc/arm_q7_to_q15.su ./Core/Inc/arm_q7_to_q31.cyclo ./Core/Inc/arm_q7_to_q31.d ./Core/Inc/arm_q7_to_q31.o ./Core/Inc/arm_q7_to_q31.su ./Core/Inc/arm_quaternion2rotation_f32.cyclo ./Core/Inc/arm_quaternion2rotation_f32.d ./Core/Inc/arm_quaternion2rotation_f32.o ./Core/Inc/arm_quaternion2rotation_f32.su ./Core/Inc/arm_quaternion_conjugate_f32.cyclo ./Core/Inc/arm_quaternion_conjugate_f32.d ./Core/Inc/arm_quaternion_conjugate_f32.o ./Core/Inc/arm_quaternion_conjugate_f32.su ./Core/Inc/arm_quaternion_inverse_f32.cyclo ./Core/Inc/arm_quaternion_inverse_f32.d ./Core/Inc/arm_quaternion_inverse_f32.o ./Core/Inc/arm_quaternion_inverse_f32.su ./Core/Inc/arm_quaternion_norm_f32.cyclo ./Core/Inc/arm_quaternion_norm_f32.d ./Core/Inc/arm_quaternion_norm_f32.o ./Core/Inc/arm_quaternion_norm_f32.su ./Core/Inc/arm_quaternion_normalize_f32.cyclo ./Core/Inc/arm_quaternion_normalize_f32.d ./Core/Inc/arm_quaternion_normalize_f32.o ./Core/Inc/arm_quaternion_normalize_f32.su ./Core/Inc/arm_quaternion_product_f32.cyclo ./Core/Inc/arm_quaternion_product_f32.d ./Core/Inc/arm_quaternion_product_f32.o ./Core/Inc/arm_quaternion_product_f32.su ./Core/Inc/arm_quaternion_product_single_f32.cyclo ./Core/Inc/arm_quaternion_product_single_f32.d ./Core/Inc/arm_quaternion_product_single_f32.o ./Core/Inc/arm_quaternion_product_single_f32.su ./Core/Inc/arm_quick_sort_f32.cyclo ./Core/Inc/arm_quick_sort_f32.d ./Core/Inc/arm_quick_sort_f32.o ./Core/Inc/arm_quick_sort_f32.su ./Core/Inc/arm_rfft_f32.cyclo ./Core/Inc/arm_rfft_f32.d ./Core/Inc/arm_rfft_f32.o ./Core/Inc/arm_rfft_f32.su ./Core/Inc/arm_rfft_fast_f16.cyclo ./Core/Inc/arm_rfft_fast_f16.d ./Core/Inc/arm_rfft_fast_f16.o ./Core/Inc/arm_rfft_fast_f16.su ./Core/Inc/arm_rfft_fast_f32.cyclo ./Core/Inc/arm_rfft_fast_f32.d ./Core/Inc/arm_rfft_fast_f32.o ./Core/Inc/arm_rfft_fast_f32.su ./Core/Inc/arm_rfft_fast_f64.cyclo ./Core/Inc/arm_rfft_fast_f64.d ./Core/Inc/arm_rfft_fast_f64.o ./Core/Inc/arm_rfft_fast_f64.su ./Core/Inc/arm_rfft_fast_init_f16.cyclo ./Core/Inc/arm_rfft_fast_init_f16.d ./Core/Inc/arm_rfft_fast_init_f16.o ./Core/Inc/arm_rfft_fast_init_f16.su ./Core/Inc/arm_rfft_fast_init_f32.cyclo ./Core/Inc/arm_rfft_fast_init_f32.d ./Core/Inc/arm_rfft_fast_init_f32.o ./Core/Inc/arm_rfft_fast_init_f32.su ./Core/Inc/arm_rfft_fast_init_f64.cyclo ./Core/Inc/arm_rfft_fast_init_f64.d ./Core/Inc/arm_rfft_fast_init_f64.o ./Core/Inc/arm_rfft_fast_init_f64.su ./Core/Inc/arm_rfft_init_f32.cyclo ./Core/Inc/arm_rfft_init_f32.d ./Core/Inc/arm_rfft_init_f32.o ./Core/Inc/arm_rfft_init_f32.su ./Core/Inc/arm_rfft_init_q15.cyclo ./Core/Inc/arm_rfft_init_q15.d ./Core/Inc/arm_rfft_init_q15.o ./Core/Inc/arm_rfft_init_q15.su ./Core/Inc/arm_rfft_init_q31.cyclo ./Core/Inc/arm_rfft_init_q31.d ./Core/Inc/arm_rfft_init_q31.o ./Core/Inc/arm_rfft_init_q31.su ./Core/Inc/arm_rfft_q15.cyclo ./Core/Inc/arm_rfft_q15.d ./Core/Inc/arm_rfft_q15.o ./Core/Inc/arm_rfft_q15.su ./Core/Inc/arm_rfft_q31.cyclo ./Core/Inc/arm_rfft_q31.d ./Core/Inc/arm_rfft_q31.o ./Core/Inc/arm_rfft_q31.su ./Core/Inc/arm_rms_f16.cyclo ./Core/Inc/arm_rms_f16.d ./Core/Inc/arm_rms_f16.o ./Core/Inc/arm_rms_f16.su ./Core/Inc/arm_rms_f32.cyclo ./Core/Inc/arm_rms_f32.d ./Core/Inc/arm_rms_f32.o ./Core/Inc/arm_rms_f32.su ./Core/Inc/arm_rms_q15.cyclo ./Core/Inc/arm_rms_q15.d ./Core/Inc/arm_rms_q15.o
	-$(RM) ./Core/Inc/arm_rms_q15.su ./Core/Inc/arm_rms_q31.cyclo ./Core/Inc/arm_rms_q31.d ./Core/Inc/arm_rms_q31.o ./Core/Inc/arm_rms_q31.su ./Core/Inc/arm_rogerstanimoto_distance.cyclo ./Core/Inc/arm_rogerstanimoto_distance.d ./Core/Inc/arm_rogerstanimoto_distance.o ./Core/Inc/arm_rogerstanimoto_distance.su ./Core/Inc/arm_rotation2quaternion_f32.cyclo ./Core/Inc/arm_rotation2quaternion_f32.d ./Core/Inc/arm_rotation2quaternion_f32.o ./Core/Inc/arm_rotation2quaternion_f32.su ./Core/Inc/arm_russellrao_distance.cyclo ./Core/Inc/arm_russellrao_distance.d ./Core/Inc/arm_russellrao_distance.o ./Core/Inc/arm_russellrao_distance.su ./Core/Inc/arm_scale_f16.cyclo ./Core/Inc/arm_scale_f16.d ./Core/Inc/arm_scale_f16.o ./Core/Inc/arm_scale_f16.su ./Core/Inc/arm_scale_f32.cyclo ./Core/Inc/arm_scale_f32.d ./Core/Inc/arm_scale_f32.o ./Core/Inc/arm_scale_f32.su ./Core/Inc/arm_scale_f64.cyclo ./Core/Inc/arm_scale_f64.d ./Core/Inc/arm_scale_f64.o ./Core/Inc/arm_scale_f64.su ./Core/Inc/arm_scale_q15.cyclo ./Core/Inc/arm_scale_q15.d ./Core/Inc/arm_scale_q15.o ./Core/Inc/arm_scale_q15.su ./Core/Inc/arm_scale_q31.cyclo ./Core/Inc/arm_scale_q31.d ./Core/Inc/arm_scale_q31.o ./Core/Inc/arm_scale_q31.su ./Core/Inc/arm_scale_q7.cyclo ./Core/Inc/arm_scale_q7.d ./Core/Inc/arm_scale_q7.o ./Core/Inc/arm_scale_q7.su ./Core/Inc/arm_selection_sort_f32.cyclo ./Core/Inc/arm_selection_sort_f32.d ./Core/Inc/arm_selection_sort_f32.o ./Core/Inc/arm_selection_sort_f32.su ./Core/Inc/arm_shift_q15.cyclo ./Core/Inc/arm_shift_q15.d ./Core/Inc/arm_shift_q15.o ./Core/Inc/arm_shift_q15.su ./Core/Inc/arm_shift_q31.cyclo ./Core/Inc/arm_shift_q31.d ./Core/Inc/arm_shift_q31.o ./Core/Inc/arm_shift_q31.su ./Core/Inc/arm_shift_q7.cyclo ./Core/Inc/arm_shift_q7.d ./Core/Inc/arm_shift_q7.o ./Core/Inc/arm_shift_q7.su ./Core/Inc/arm_sin_cos_f32.cyclo ./Core/Inc/arm_sin_cos_f32.d ./Core/Inc/arm_sin_cos_f32.o ./Core/Inc/arm_sin_cos_f32.su ./Core/Inc/arm_sin_cos_q31.cyclo ./Core/Inc/arm_sin_cos_q31.d ./Core/Inc/arm_sin_cos_q31.o ./Core/Inc/arm_sin_cos_q31.su ./Core/Inc/arm_sin_f32.cyclo ./Core/Inc/arm_sin_f32.d ./Core/Inc/arm_sin_f32.o ./Core/Inc/arm_sin_f32.su ./Core/Inc/arm_sin_q15.cyclo ./Core/Inc/arm_sin_q15.d ./Core/Inc/arm_sin_q15.o ./Core/Inc/arm_sin_q15.su ./Core/Inc/arm_sin_q31.cyclo ./Core/Inc/arm_sin_q31.d ./Core/Inc/arm_sin_q31.o ./Core/Inc/arm_sin_q31.su ./Core/Inc/arm_sokalmichener_distance.cyclo ./Core/Inc/arm_sokalmichener_distance.d ./Core/Inc/arm_sokalmichener_distance.o ./Core/Inc/arm_sokalmichener_distance.su ./Core/Inc/arm_sokalsneath_distance.cyclo ./Core/Inc/arm_sokalsneath_distance.d ./Core/Inc/arm_sokalsneath_distance.o ./Core/Inc/arm_sokalsneath_distance.su ./Core/Inc/arm_sort_f32.cyclo ./Core/Inc/arm_sort_f32.d ./Core/Inc/arm_sort_f32.o ./Core/Inc/arm_sort_f32.su ./Core/Inc/arm_sort_init_f32.cyclo ./Core/Inc/arm_sort_init_f32.d ./Core/Inc/arm_sort_init_f32.o ./Core/Inc/arm_sort_init_f32.su ./Core/Inc/arm_spline_interp_f32.cyclo ./Core/Inc/arm_spline_interp_f32.d ./Core/Inc/arm_spline_interp_f32.o ./Core/Inc/arm_spline_interp_f32.su ./Core/Inc/arm_spline_interp_init_f32.cyclo ./Core/Inc/arm_spline_interp_init_f32.d ./Core/Inc/arm_spline_interp_init_f32.o ./Core/Inc/arm_spline_interp_init_f32.su ./Core/Inc/arm_sqrt_q15.cyclo ./Core/Inc/arm_sqrt_q15.d ./Core/Inc/arm_sqrt_q15.o ./Core/Inc/arm_sqrt_q15.su ./Core/Inc/arm_sqrt_q31.cyclo ./Core/Inc/arm_sqrt_q31.d ./Core/Inc/arm_sqrt_q31.o ./Core/Inc/arm_sqrt_q31.su ./Core/Inc/arm_std_f16.cyclo ./Core/Inc/arm_std_f16.d ./Core/Inc/arm_std_f16.o ./Core/Inc/arm_std_f16.su ./Core/Inc/arm_std_f32.cyclo ./Core/Inc/arm_std_f32.d ./Core/Inc/arm_std_f32.o ./Core/Inc/arm_std_f32.su ./Core/Inc/arm_std_f64.cyclo ./Core/Inc/arm_std_f64.d ./Core/Inc/arm_std_f64.o ./Core/Inc/arm_std_f64.su ./Core/Inc/arm_std_q15.cyclo ./Core/Inc/arm_std_q15.d ./Core/Inc/arm_std_q15.o ./Core/Inc/arm_std_q15.su ./Core/Inc/arm_std_q31.cyclo ./Core/Inc/arm_std_q31.d ./Core/Inc/arm_std_q31.o ./Core/Inc/arm_std_q31.su ./Core/Inc/arm_sub_f16.cyclo ./Core/Inc/arm_sub_f16.d ./Core/Inc/arm_sub_f16.o ./Core/Inc/arm_sub_f16.su ./Core/Inc/arm_sub_f32.cyclo ./Core/Inc/arm_sub_f32.d ./Core/Inc/arm_sub_f32.o ./Core/Inc/arm_sub_f32.su ./Core/Inc/arm_sub_f64.cyclo ./Core/Inc/arm_sub_f64.d ./Core/Inc/arm_sub_f64.o ./Core/Inc/arm_sub_f64.su ./Core/Inc/arm_sub_q15.cyclo ./Core/Inc/arm_sub_q15.d ./Core/Inc/arm_sub_q15.o ./Core/Inc/arm_sub_q15.su ./Core/Inc/arm_sub_q31.cyclo ./Core/Inc/arm_sub_q31.d ./Core/Inc/arm_sub_q31.o ./Core/Inc/arm_sub_q31.su ./Core/Inc/arm_sub_q7.cyclo ./Core/Inc/arm_sub_q7.d ./Core/Inc/arm_sub_q7.o ./Core/Inc/arm_sub_q7.su ./Core/Inc/arm_svm_linear_init_f16.cyclo ./Core/Inc/arm_svm_linear_init_f16.d ./Core/Inc/arm_svm_linear_init_f16.o ./Core/Inc/arm_svm_linear_init_f16.su ./Core/Inc/arm_svm_linear_init_f32.cyclo ./Core/Inc/arm_svm_linear_init_f32.d ./Core/Inc/arm_svm_linear_init_f32.o ./Core/Inc/arm_svm_linear_init_f32.su ./Core/Inc/arm_svm_linear_predict_f16.cyclo ./Core/Inc/arm_svm_linear_predict_f16.d ./Core/Inc/arm_svm_linear_predict_f16.o ./Core/Inc/arm_svm_linear_predict_f16.su ./Core/Inc/arm_svm_linear_predict_f32.cyclo ./Core/Inc/arm_svm_linear_predict_f32.d ./Core/Inc/arm_svm_linear_predict_f32.o ./Core/Inc/arm_svm_linear_predict_f32.su ./Core/Inc/arm_svm_polynomial_init_f16.cyclo ./Core/Inc/arm_svm_polynomial_init_f16.d ./Core/Inc/arm_svm_polynomial_init_f16.o ./Core/Inc/arm_svm_polynomial_init_f16.su ./Core/Inc/arm_svm_polynomial_init_f32.cyclo ./Core/Inc/arm_svm_polynomial_init_f32.d ./Core/Inc/arm_svm_polynomial_init_f32.o ./Core/Inc/arm_svm_polynomial_init_f32.su ./Core/Inc/arm_svm_polynomial_predict_f16.cyclo ./Core/Inc/arm_svm_polynomial_predict_f16.d ./Core/Inc/arm_svm_polynomial_predict_f16.o ./Core/Inc/arm_svm_polynomial_predict_f16.su ./Core/Inc/arm_svm_polynomial_predict_f32.cyclo ./Core/Inc/arm_svm_polynomial_predict_f32.d ./Core/Inc/arm_svm_polynomial_predict_f32.o ./Core/Inc/arm_svm_polynomial_predict_f32.su ./Core/Inc/arm_svm_rbf_init_f16.cyclo ./Core/Inc/arm_svm_rbf_init_f16.d
	-$(RM) ./Core/Inc/arm_svm_rbf_init_f16.o ./Core/Inc/arm_svm_rbf_init_f16.su ./Core/Inc/arm_svm_rbf_init_f32.cyclo ./Core/Inc/arm_svm_rbf_init_f32.d ./Core/Inc/arm_svm_rbf_init_f32.o ./Core/Inc/arm_svm_rbf_init_f32.su ./Core/Inc/arm_svm_rbf_predict_f16.cyclo ./Core/Inc/arm_svm_rbf_predict_f16.d ./Core/Inc/arm_svm_rbf_predict_f16.o ./Core/Inc/arm_svm_rbf_predict_f16.su ./Core/Inc/arm_svm_rbf_predict_f32.cyclo ./Core/Inc/arm_svm_rbf_predict_f32.d ./Core/Inc/arm_svm_rbf_predict_f32.o ./Core/Inc/arm_svm_rbf_predict_f32.su ./Core/Inc/arm_svm_sigmoid_init_f16.cyclo ./Core/Inc/arm_svm_sigmoid_init_f16.d ./Core/Inc/arm_svm_sigmoid_init_f16.o ./Core/Inc/arm_svm_sigmoid_init_f16.su ./Core/Inc/arm_svm_sigmoid_init_f32.cyclo ./Core/Inc/arm_svm_sigmoid_init_f32.d ./Core/Inc/arm_svm_sigmoid_init_f32.o ./Core/Inc/arm_svm_sigmoid_init_f32.su ./Core/Inc/arm_svm_sigmoid_predict_f16.cyclo ./Core/Inc/arm_svm_sigmoid_predict_f16.d ./Core/Inc/arm_svm_sigmoid_predict_f16.o ./Core/Inc/arm_svm_sigmoid_predict_f16.su ./Core/Inc/arm_svm_sigmoid_predict_f32.cyclo ./Core/Inc/arm_svm_sigmoid_predict_f32.d ./Core/Inc/arm_svm_sigmoid_predict_f32.o ./Core/Inc/arm_svm_sigmoid_predict_f32.su ./Core/Inc/arm_var_f16.cyclo ./Core/Inc/arm_var_f16.d ./Core/Inc/arm_var_f16.o ./Core/Inc/arm_var_f16.su ./Core/Inc/arm_var_f32.cyclo ./Core/Inc/arm_var_f32.d ./Core/Inc/arm_var_f32.o ./Core/Inc/arm_var_f32.su ./Core/Inc/arm_var_f64.cyclo ./Core/Inc/arm_var_f64.d ./Core/Inc/arm_var_f64.o ./Core/Inc/arm_var_f64.su ./Core/Inc/arm_var_q15.cyclo ./Core/Inc/arm_var_q15.d ./Core/Inc/arm_var_q15.o ./Core/Inc/arm_var_q15.su ./Core/Inc/arm_var_q31.cyclo ./Core/Inc/arm_var_q31.d ./Core/Inc/arm_var_q31.o ./Core/Inc/arm_var_q31.su ./Core/Inc/arm_vexp_f16.cyclo ./Core/Inc/arm_vexp_f16.d ./Core/Inc/arm_vexp_f16.o ./Core/Inc/arm_vexp_f16.su ./Core/Inc/arm_vexp_f32.cyclo ./Core/Inc/arm_vexp_f32.d ./Core/Inc/arm_vexp_f32.o ./Core/Inc/arm_vexp_f32.su ./Core/Inc/arm_vexp_f64.cyclo ./Core/Inc/arm_vexp_f64.d ./Core/Inc/arm_vexp_f64.o ./Core/Inc/arm_vexp_f64.su ./Core/Inc/arm_vinverse_f16.cyclo ./Core/Inc/arm_vinverse_f16.d ./Core/Inc/arm_vinverse_f16.o ./Core/Inc/arm_vinverse_f16.su ./Core/Inc/arm_vlog_f16.cyclo ./Core/Inc/arm_vlog_f16.d ./Core/Inc/arm_vlog_f16.o ./Core/Inc/arm_vlog_f16.su ./Core/Inc/arm_vlog_f32.cyclo ./Core/Inc/arm_vlog_f32.d ./Core/Inc/arm_vlog_f32.o ./Core/Inc/arm_vlog_f32.su ./Core/Inc/arm_vlog_f64.cyclo ./Core/Inc/arm_vlog_f64.d ./Core/Inc/arm_vlog_f64.o ./Core/Inc/arm_vlog_f64.su ./Core/Inc/arm_vlog_q15.cyclo ./Core/Inc/arm_vlog_q15.d ./Core/Inc/arm_vlog_q15.o ./Core/Inc/arm_vlog_q15.su ./Core/Inc/arm_vlog_q31.cyclo ./Core/Inc/arm_vlog_q31.d ./Core/Inc/arm_vlog_q31.o ./Core/Inc/arm_vlog_q31.su ./Core/Inc/arm_weighted_sum_f16.cyclo ./Core/Inc/arm_weighted_sum_f16.d ./Core/Inc/arm_weighted_sum_f16.o ./Core/Inc/arm_weighted_sum_f16.su ./Core/Inc/arm_weighted_sum_f32.cyclo ./Core/Inc/arm_weighted_sum_f32.d ./Core/Inc/arm_weighted_sum_f32.o ./Core/Inc/arm_weighted_sum_f32.su ./Core/Inc/arm_welch_f32.cyclo ./Core/Inc/arm_welch_f32.d ./Core/Inc/arm_welch_f32.o ./Core/Inc/arm_welch_f32.su ./Core/Inc/arm_welch_f64.cyclo ./Core/Inc/arm_welch_f64.d ./Core/Inc/arm_welch_f64.o ./Core/Inc/arm_welch_f64.su ./Core/Inc/arm_xor_u16.cyclo ./Core/Inc/arm_xor_u16.d ./Core/Inc/arm_xor_u16.o ./Core/Inc/arm_xor_u16.su ./Core/Inc/arm_xor_u32.cyclo ./Core/Inc/arm_xor_u32.d ./Core/Inc/arm_xor_u32.o ./Core/Inc/arm_xor_u32.su ./Core/Inc/arm_xor_u8.cyclo ./Core/Inc/arm_xor_u8.d ./Core/Inc/arm_xor_u8.o ./Core/Inc/arm_xor_u8.su ./Core/Inc/arm_yule_distance.cyclo ./Core/Inc/arm_yule_distance.d ./Core/Inc/arm_yule_distance.o ./Core/Inc/arm_yule_distance.su

.PHONY: clean-Core-2f-Inc

