CoT/modules/Fsm_serialdp.v:9: syntax error
CoT/modules/Fsm_serialdp.v:9: error: Invalid module instantiation
CoT/modules/Fsm_serialdp.v:17: syntax error
CoT/modules/Fsm_serialdp.v:17: error: Invalid module instantiation
Module file path: CoT/modules/Fsm_serialdp.v
Testbench file path: hdlbits_testbenches/Fsm_serialdp_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'CoT/simulations/Fsm_serialdp_sim', 'CoT/modules/Fsm_serialdp.v', 'hdlbits_testbenches/Fsm_serialdp_0_tb.v']' returned non-zero exit status 4.
