============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Mysoftware/TD_RELEASE/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     hwi7
   Run Date =   Thu Nov 21 13:55:12 2019

   Run on =     DESKTOP-9202K4D
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256 -basic"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "read_verilog -file al_ip/adc_clk_pll.v"
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/Mysoftware/TD_RELEASE/arch/eagle_macro.v(986)
HDL-1200 : Current top model is adc_clk_pll
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Mysoftware/TD_RELEASE/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1011 : Flatten model adc_clk_pll
SYN-1014 : Optimize round 1
SYN-1032 : 7/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "map_macro -nopad"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
RUN-1002 : start command "write_verilog al_ip/adc_clk_pll_sim.v"
HDL-1201 : write out verilog file al_ip/adc_clk_pll_sim.v
