WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500126 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000126 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250135 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250135 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 11836070 heartbeat IPC: 1.463 cumulative IPC: 0.8951 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 23757761 heartbeat IPC: 0.8388 cumulative IPC: 0.8568 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 35828899 heartbeat IPC: 0.8284 cumulative IPC: 0.8452 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 48032345 heartbeat IPC: 0.8194 cumulative IPC: 0.8377 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 59742786 heartbeat IPC: 0.8539 cumulative IPC: 0.8412 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 71775002 heartbeat IPC: 0.8311 cumulative IPC: 0.8394 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 83312035 heartbeat IPC: 0.8668 cumulative IPC: 0.8435 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 95302517 heartbeat IPC: 0.834 cumulative IPC: 0.8422 (Simulation time: 00 hr 07 min 25 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv390.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 107235244 heartbeat IPC: 0.838 cumulative IPC: 0.8417 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 118631577 heartbeat IPC: 0.8775 cumulative IPC: 0.8453 (Simulation time: 00 hr 09 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 118328946 cumulative IPC: 0.8451 (Simulation time: 00 hr 09 min 34 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 118328946 cumulative IPC: 0.8451 (Simulation time: 00 hr 09 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv390.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8451 instructions: 100000000 cycles: 118328946
CPU 0 Branch Prediction Accuracy: 85.81% MPKI: 25.47 Average ROB Occupancy at Mispredict: 19.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.38
BRANCH_INDIRECT: 14.3
BRANCH_CONDITIONAL: 9.05
BRANCH_DIRECT_CALL: 0.701
BRANCH_INDIRECT_CALL: 0.483
BRANCH_RETURN: 0.535

L1D TOTAL        ACCESS:   26950595 HIT:   24732889 MISS:    2217706
L1D LOAD         ACCESS:   16674875 HIT:   15092693 MISS:    1582182
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10073332 HIT:    9626842 MISS:     446490
L1D TRANSLATION  ACCESS:     202388 HIT:      13354 MISS:     189034
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 24 cycles
L1I TOTAL        ACCESS:   10491629 HIT:    6714071 MISS:    3777558
L1I LOAD         ACCESS:   10491629 HIT:    6714071 MISS:    3777558
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 12.03 cycles
L2C TOTAL        ACCESS:    4828348 HIT:    3363788 MISS:    1464560
L2C LOAD         ACCESS:    3942001 HIT:    2752754 MISS:    1189247
L2C RFO          ACCESS:     187094 HIT:     127894 MISS:      59200
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     511428 HIT:     436898 MISS:      74530
L2C TRANSLATION  ACCESS:     187825 HIT:      46242 MISS:     141583
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 40.89 cycles
LLC TOTAL        ACCESS:    1577170 HIT:    1351801 MISS:     225369
LLC LOAD         ACCESS:    1189247 HIT:    1046202 MISS:     143045
LLC RFO          ACCESS:      59200 HIT:      35171 MISS:      24029
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     187140 HIT:     161441 MISS:      25699
LLC TRANSLATION  ACCESS:     141583 HIT:     108987 MISS:      32596
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 141.4 cycles
cpu0_DTLB TOTAL        ACCESS:   21755571 HIT:   20164545 MISS:    1591026
cpu0_DTLB LOAD         ACCESS:   21755571 HIT:   20164545 MISS:    1591026
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.2 cycles
cpu0_ITLB TOTAL        ACCESS:    9352644 HIT:    8523913 MISS:     828731
cpu0_ITLB LOAD         ACCESS:    9352644 HIT:    8523913 MISS:     828731
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.48 cycles
cpu0_STLB TOTAL        ACCESS:    1638362 HIT:    1484490 MISS:     153872
cpu0_STLB LOAD         ACCESS:    1638362 HIT:    1484490 MISS:     153872
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 89.48 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      44839
  ROW_BUFFER_MISS:     154830
 AVG DBUS CONGESTED CYCLE: 3.926
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      21098
  FULL:      87935
