
---------- Begin Simulation Statistics ----------
final_tick                                 8445146000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51201                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812476                       # Number of bytes of host memory used
host_op_rate                                    97144                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   195.31                       # Real time elapsed on the host
host_tick_rate                               43239950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008445                       # Number of seconds simulated
sim_ticks                                  8445146000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11878647                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7204183                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.689029                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.689029                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    487403                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   264133                       # number of floating regfile writes
system.cpu.idleCycles                         1571391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               300661                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2501130                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.432537                       # Inst execution rate
system.cpu.iew.exec_refs                      4908935                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1807907                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1121711                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3430929                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1273                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24965                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2048638                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26706498                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3101028                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            443667                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24195975                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5998                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                427484                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 253408                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                436054                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4266                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       229793                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          70868                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26794488                       # num instructions consuming a value
system.cpu.iew.wb_count                      23922771                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637666                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17085928                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.416362                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24057077                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34271798                       # number of integer regfile reads
system.cpu.int_regfile_writes                19084206                       # number of integer regfile writes
system.cpu.ipc                               0.592056                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.592056                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            458970      1.86%      1.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18963105     76.96%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14314      0.06%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6523      0.03%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18013      0.07%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3528      0.01%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                37341      0.15%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22672      0.09%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61557      0.25%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3358      0.01%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              11      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              97      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               5      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             23      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3068820     12.45%     91.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1656386      6.72%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123767      0.50%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         201020      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24639642                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  522702                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1017001                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       470325                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             777638                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      330636                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013419                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  262226     79.31%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    775      0.23%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    239      0.07%     79.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   155      0.05%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   54      0.02%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17564      5.31%     84.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19235      5.82%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             21965      6.64%     97.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8422      2.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23988606                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           63952436                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     23452446                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          33666279                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26701576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24639642                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4922                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7733384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             40615                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2928                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8743412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15318902                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.608447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8471985     55.30%     55.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1247805      8.15%     63.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1189126      7.76%     71.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1153424      7.53%     78.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1003994      6.55%     85.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              838887      5.48%     90.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              758689      4.95%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              449168      2.93%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              205824      1.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15318902                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.458805                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            156144                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           210220                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3430929                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2048638                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10677885                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16890293                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          130555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       408713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          161                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       818860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            161                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3370848                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2507717                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            286374                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1407681                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1171113                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             83.194488                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  186291                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          228930                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54246                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           174684                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        35060                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7641425                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            245741                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14179842                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.338034                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.307674                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8818931     62.19%     62.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1508411     10.64%     72.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          783140      5.52%     78.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1114066      7.86%     86.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          461970      3.26%     89.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          248469      1.75%     91.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          175262      1.24%     92.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142316      1.00%     93.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          927277      6.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14179842                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        927277                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4119234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4119234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4137552                       # number of overall hits
system.cpu.dcache.overall_hits::total         4137552                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       147434                       # number of overall misses
system.cpu.dcache.overall_misses::total        147434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3808061998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3808061998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3808061998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3808061998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4265606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4265606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4284986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4284986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26016.328246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26016.328246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25828.926828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25828.926828                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.926520                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65746                       # number of writebacks
system.cpu.dcache.writebacks::total             65746                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91829                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2219464998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2219464998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2244367498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2244367498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24330.903289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24330.903289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24440.726764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24440.726764                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2732890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2732890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       123545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        123545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2840535500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2840535500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2856435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2856435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22991.909830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22991.909830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        69227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1286368500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1286368500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18581.890014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18581.890014                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    967526498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    967526498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42385.179743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42385.179743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    933096498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    933096498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42426.976674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42426.976674                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18318                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18318                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1062                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1062                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054799                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054799                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     24902500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     24902500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031424                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031424                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40890.804598                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40890.804598                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.025296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4229629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91598                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.175997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.025296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996143                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8661570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8661570                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7727538                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2854276                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4244598                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                239082                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 253408                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1164380                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 43677                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28780341                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                188727                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3100212                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1808383                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         15835                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1961                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8204638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15856101                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3370848                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1411650                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6795634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  592238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2580                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         19722                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          200                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2499893                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                159327                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15318902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.970735                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.176502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10470657     68.35%     68.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   244687      1.60%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   288384      1.88%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   299195      1.95%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   418521      2.73%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   369188      2.41%     78.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   287714      1.88%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   300306      1.96%     82.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2640250     17.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15318902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.199573                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.938770                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2154354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2154354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2154354                       # number of overall hits
system.cpu.icache.overall_hits::total         2154354                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       345537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         345537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       345537                       # number of overall misses
system.cpu.icache.overall_misses::total        345537                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5297351495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5297351495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5297351495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5297351495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2499891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2499891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2499891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2499891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15330.779323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15330.779323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15330.779323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15330.779323                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4560                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               185                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.648649                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       317607                       # number of writebacks
system.cpu.icache.writebacks::total            317607                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        27199                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27199                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        27199                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27199                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       318338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       318338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       318338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       318338                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4654911498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4654911498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4654911498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4654911498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127341                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127341                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127341                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127341                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14622.544271                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14622.544271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14622.544271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14622.544271                       # average overall mshr miss latency
system.cpu.icache.replacements                 317607                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2154354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2154354                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       345537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        345537                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5297351495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5297351495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2499891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2499891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15330.779323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15330.779323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        27199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       318338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       318338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4654911498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4654911498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14622.544271                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14622.544271                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.532965                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2472691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            318337                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.767526                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.532965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5318119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5318119                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2503715                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         37145                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      208929                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1078360                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1772                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4266                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 639572                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5971                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8445146000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 253408                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7899298                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1774627                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5248                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4289464                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1096857                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28067070                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13384                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 147464                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15621                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 902567                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            31080192                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68927837                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 41040645                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    572170                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9620710                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     112                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  99                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    685450                       # count of insts added to the skid buffer
system.cpu.rob.reads                         39813440                       # The number of ROB reads
system.cpu.rob.writes                        54375242                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               305188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73058                       # number of demand (read+write) hits
system.l2.demand_hits::total                   378246                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              305188                       # number of overall hits
system.l2.overall_hits::.cpu.data               73058                       # number of overall hits
system.l2.overall_hits::total                  378246                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18540                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31428                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12888                       # number of overall misses
system.l2.overall_misses::.cpu.data             18540                       # number of overall misses
system.l2.overall_misses::total                 31428                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    945129500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1325033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2270162500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    945129500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1325033000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2270162500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           318076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91598                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               409674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          318076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91598                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              409674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.040519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.202406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.040519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.202406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73334.070453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71468.878101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72233.756523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73334.070453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71468.878101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72233.756523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10153                       # number of writebacks
system.l2.writebacks::total                     10153                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31428                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31428                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    813698750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1135772250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1949471000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    813698750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1135772250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1949471000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.040519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.202406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076715                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.040519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.202406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076715                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63136.153786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61260.639159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62029.750541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63136.153786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61260.639159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62029.750541                       # average overall mshr miss latency
system.l2.replacements                          23336                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       317438                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           317438                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       317438                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       317438                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  231                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              231                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10500                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    786029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     786029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.518216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69597.042678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69597.042678                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    670579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    670579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.518216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59374.800779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59374.800779                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         305188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             305188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    945129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    945129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       318076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         318076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.040519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73334.070453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73334.070453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    813698750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    813698750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.040519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.040519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63136.153786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63136.153786                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    539004000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    539004000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        69804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         69804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74386.420094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74386.420094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    465193250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    465193250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64200.006900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64200.006900                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7936.886566                       # Cycle average of tags in use
system.l2.tags.total_refs                      818368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.956864                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.249563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3693.643817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4223.993186                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.450884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.515624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968858                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6578744                       # Number of tag accesses
system.l2.tags.data_accesses                  6578744                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000751195500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          612                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          612                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9517                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10153                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31428                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10153                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31428                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.256536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.478656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.398815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           607     99.18%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.65%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           612                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.545752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.520466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              451     73.69%     73.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.82%     74.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              141     23.04%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.12%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           612                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2011392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    238.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8444330000                       # Total gap between requests
system.mem_ctrls.avgGap                     203081.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       824832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1184064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       648064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 97669359.416640043259                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 140206457.058291226625                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76738045.736568674445                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12888                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18540                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10153                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    388390000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    524329500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 192360043500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30135.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28280.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18946128.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       824832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1186560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2011392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       824832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       824832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       649792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       649792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12888                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18540                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31428                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10153                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10153                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     97669359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    140502011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        238171371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     97669359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     97669359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76942660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76942660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76942660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     97669359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    140502011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       315114031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31389                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10126                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          756                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               324175750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             156945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          912719500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10327.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29077.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23206                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6175                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12131                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   218.980134                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.320686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   252.186012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5468     45.07%     45.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3368     27.76%     72.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1212      9.99%     82.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          597      4.92%     87.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          365      3.01%     90.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          226      1.86%     92.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          182      1.50%     94.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           99      0.82%     94.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          614      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12131                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2008896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             648064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              237.875816                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.738046                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43346940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23031855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116153520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25123860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 666269760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2343845130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1269171840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4486942905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.304362                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3276001250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    281840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4887304750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        43289820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23005290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107963940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27733860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 666269760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2422798110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1202685120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4493745900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.109913                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3102884500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    281840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5060421500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20134                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10153                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13083                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11294                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20134                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86092                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        86092                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86092                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2661184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2661184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2661184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31428                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23819000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39285000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            388141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       317607                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38523                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             231                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21794                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        318338                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        69804                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       954020                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       274744                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1228764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     40683648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10070016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50753664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23598                       # Total snoops (count)
system.tol2bus.snoopTraffic                    666560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           433503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 432190     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1313      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             433503                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8445146000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792783000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         477601308                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137572879                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
