

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Thu Jan 20 09:42:07 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3247|     3247| 32.470 us | 32.470 us |  3248|  3248|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_150_1                    |        4|        4|         2|          1|          1|     4|    yes   |
        |- VITIS_LOOP_159_3_VITIS_LOOP_161_4   |      146|      146|         4|          1|          1|   144|    yes   |
        |- VITIS_LOOP_172_6_VITIS_LOOP_174_7   |       83|       83|         4|          1|          1|    81|    yes   |
        |- VITIS_LOOP_218_9_VITIS_LOOP_220_10  |      199|      199|         5|          1|          1|   196|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
  Pipeline-2 : II = 1, D = 4, States = { 15 16 17 18 }
  Pipeline-3 : II = 1, D = 5, States = { 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 19 16 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 21 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 27 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 28 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 29 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 30 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 31 'alloca' 'data_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 32 'alloca' 'data_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 33 'alloca' 'data_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 34 'alloca' 'data_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bias_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 35 'alloca' 'bias_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bias_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 36 'alloca' 'bias_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bias_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 37 'alloca' 'bias_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bias_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 38 'alloca' 'bias_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_l1_0 = alloca i64"   --->   Operation 39 'alloca' 'output_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_l1_1 = alloca i64"   --->   Operation 40 'alloca' 'output_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_l1_2 = alloca i64"   --->   Operation 41 'alloca' 'output_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_l1_3 = alloca i64"   --->   Operation 42 'alloca' 'output_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 43 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V"   --->   Operation 43 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%div30_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read, i32, i32"   --->   Operation 44 'partselect' 'div30_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 45 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read"   --->   Operation 45 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%C = trunc i256 %bias_in_V_read_1"   --->   Operation 46 'trunc' 'C' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i256 %bias_in_V_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:135]   --->   Operation 47 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 48 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_1"   --->   Operation 48 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%WH = trunc i256 %bias_in_V_read_2"   --->   Operation 49 'trunc' 'WH' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 50 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_2"   --->   Operation 50 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%WH_in = trunc i256 %bias_in_V_read_3"   --->   Operation 51 'trunc' 'WH_in' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bias_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %bias_in_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weight_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weight_in_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %data_in_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %conv_out_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %conv_out_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (3.17ns)   --->   "%mul_ln147 = mul i32 %WH, i32 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 61 'mul' 'mul_ln147' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 62 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_3"   --->   Operation 63 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%RS = trunc i256 %bias_in_V_read_4"   --->   Operation 64 'trunc' 'RS' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i256 %bias_in_V_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 65 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.60ns)   --->   "%br_ln150 = br void %bb436" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 66 'br' 'br_ln150' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.86>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%ko = phi i30 %add_ln150, void %bb436.split, i30, void %bb437" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 67 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.83ns)   --->   "%icmp_ln150 = icmp_eq  i30 %ko, i30 %div30_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 69 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.86ns)   --->   "%add_ln150 = add i30 %ko, i30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 70 'add' 'add_ln150' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %bb436.split, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 71 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%ko_cast = zext i30 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 72 'zext' 'ko_cast' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 74 'specloopname' 'specloopname_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read, i256 %bias_in_V_read_1, i256 %bias_in_V_read_2, i256 %bias_in_V_read_3, i256 %bias_in_V_read_4"   --->   Operation 75 'read' 'bias_in_V_read_5' <Predicate = (!icmp_ln150)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i256 %bias_in_V_read_5"   --->   Operation 76 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 77 'getelementptr' 'bias_l1_0_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %trunc_ln708, i9 %bias_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 78 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_5_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 79 'partselect' 'p_Result_5_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 80 'getelementptr' 'bias_l1_1_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %p_Result_5_1, i9 %bias_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 81 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_5_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 82 'partselect' 'p_Result_5_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 83 'getelementptr' 'bias_l1_2_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %p_Result_5_2, i9 %bias_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 84 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_5_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 85 'partselect' 'p_Result_5_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 86 'getelementptr' 'bias_l1_3_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %p_Result_5_3, i9 %bias_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 87 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb436"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.17>
ST_8 : Operation 89 [1/1] (3.17ns)   --->   "%tmp = mul i32 %C, i32 %RS"   --->   Operation 89 'mul' 'tmp' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.34>
ST_9 : Operation 90 [1/1] (3.17ns)   --->   "%mul45 = mul i32 %tmp, i32 %RS"   --->   Operation 90 'mul' 'mul45' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %mul45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 91 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%cast = zext i32 %mul45"   --->   Operation 92 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %div30_cast"   --->   Operation 93 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (3.17ns)   --->   "%bound = mul i62 %cast1, i62 %cast"   --->   Operation 94 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.60ns)   --->   "%br_ln159 = br void %bb434" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 95 'br' 'br_ln159' <Predicate = true> <Delay = 0.60>

State 10 <SV = 8> <Delay = 2.10>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i62, void %._crit_edge301.loopexit, i62 %add_ln159, void %._crit_edge284.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 96 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%crs = phi i32, void %._crit_edge301.loopexit, i32 %select_ln159_1, void %._crit_edge284.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 97 'phi' 'crs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%ko_1 = phi i30, void %._crit_edge301.loopexit, i30 %add_ln161, void %._crit_edge284.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 98 'phi' 'ko_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 99 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.05ns)   --->   "%icmp_ln159 = icmp_eq  i62 %indvar_flatten, i62 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 100 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.12ns)   --->   "%add_ln159 = add i62 %indvar_flatten, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 101 'add' 'add_ln159' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %._crit_edge284.loopexit, void %._crit_edge293.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 102 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.83ns)   --->   "%icmp_ln161 = icmp_eq  i30 %ko_1, i30 %div30_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 103 'icmp' 'icmp_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.27ns)   --->   "%select_ln159 = select i1 %icmp_ln161, i30, i30 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 104 'select' 'select_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.88ns)   --->   "%add_ln159_1 = add i32, i32 %crs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 105 'add' 'add_ln159_1' <Predicate = (!icmp_ln159)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.22ns)   --->   "%select_ln159_1 = select i1 %icmp_ln161, i32 %add_ln159_1, i32 %crs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 106 'select' 'select_ln159_1' <Predicate = (!icmp_ln159)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %select_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 107 'trunc' 'trunc_ln159_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty = trunc i30 %select_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 108 'trunc' 'empty' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_10 : Operation 109 [3/3] (0.99ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 109 'mul' 'mul56' <Predicate = (!icmp_ln159)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 110 [1/1] (0.86ns)   --->   "%add_ln161 = add i30, i30 %select_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 110 'add' 'add_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 0.99>
ST_11 : Operation 111 [2/3] (0.99ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 111 'mul' 'mul56' <Predicate = (!icmp_ln159)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 10> <Delay = 0.64>
ST_12 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 112 'mul' 'mul56' <Predicate = (!icmp_ln159)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 113 [2/2] (0.64ns) (root node of the DSP)   --->   "%kcrs = add i9 %mul56, i9 %trunc_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 113 'add' 'kcrs' <Predicate = (!icmp_ln159)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 11> <Delay = 2.75>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_159_3_VITIS_LOOP_161_4_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 117 'specloopname' 'specloopname_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %weight_in_V"   --->   Operation 118 'read' 'weight_in_V_read' <Predicate = (!icmp_ln159)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_13 : Operation 119 [1/2] (0.64ns) (root node of the DSP)   --->   "%kcrs = add i9 %mul56, i9 %trunc_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 119 'add' 'kcrs' <Predicate = (!icmp_ln159)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%idxprom67 = zext i9 %kcrs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 120 'zext' 'idxprom67' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i256 %weight_in_V_read"   --->   Operation 121 'trunc' 'trunc_ln708_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 122 'getelementptr' 'weight_l2_0_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 123 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_6_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 124 'partselect' 'p_Result_6_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 125 'getelementptr' 'weight_l2_1_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %p_Result_6_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 126 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_6_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 127 'partselect' 'p_Result_6_2' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 128 'getelementptr' 'weight_l2_2_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %p_Result_6_2, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 129 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_6_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 130 'partselect' 'p_Result_6_3' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 131 'getelementptr' 'weight_l2_3_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %p_Result_6_3, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 132 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb434"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 6.34>
ST_14 : Operation 134 [1/1] (3.17ns)   --->   "%mul74 = mul i32 %WH_in, i32 %WH_in"   --->   Operation 134 'mul' 'mul74' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %mul74"   --->   Operation 135 'trunc' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%div76_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read_1, i32, i32"   --->   Operation 136 'partselect' 'div76_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %mul74"   --->   Operation 137 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%cast3 = zext i30 %div76_cast"   --->   Operation 138 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.17ns)   --->   "%bound4 = mul i62 %cast3, i62 %cast2"   --->   Operation 139 'mul' 'bound4' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.60ns)   --->   "%br_ln172 = br void %bb432" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 140 'br' 'br_ln172' <Predicate = true> <Delay = 0.60>

State 15 <SV = 10> <Delay = 2.10>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i62, void %._crit_edge293.loopexit, i62 %add_ln172, void %._crit_edge267.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 141 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%wh = phi i32, void %._crit_edge293.loopexit, i32 %select_ln172_1, void %._crit_edge267.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 142 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%co = phi i30, void %._crit_edge293.loopexit, i30 %add_ln174, void %._crit_edge267.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 143 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (1.05ns)   --->   "%icmp_ln172 = icmp_eq  i62 %indvar_flatten6, i62 %bound4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 145 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (1.12ns)   --->   "%add_ln172 = add i62 %indvar_flatten6, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 146 'add' 'add_ln172' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %._crit_edge267.loopexit, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 147 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.83ns)   --->   "%icmp_ln174 = icmp_eq  i30 %co, i30 %div76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 148 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.27ns)   --->   "%select_ln172 = select i1 %icmp_ln174, i30, i30 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 149 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.88ns)   --->   "%add_ln172_1 = add i32, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 150 'add' 'add_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.22ns)   --->   "%select_ln172_1 = select i1 %icmp_ln174, i32 %add_ln172_1, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 151 'select' 'select_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i32 %select_ln172_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 152 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%empty_70 = trunc i30 %select_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 153 'trunc' 'empty_70' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_15 : Operation 154 [3/3] (0.99ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_70, i10 %empty_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 154 'mul' 'mul91' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 155 [1/1] (0.86ns)   --->   "%add_ln174 = add i30, i30 %select_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 155 'add' 'add_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 0.99>
ST_16 : Operation 156 [2/3] (0.99ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_70, i10 %empty_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 156 'mul' 'mul91' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 12> <Delay = 0.64>
ST_17 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_70, i10 %empty_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 157 'mul' 'mul91' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 158 [2/2] (0.64ns) (root node of the DSP)   --->   "%add92 = add i10 %mul91, i10 %trunc_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 158 'add' 'add92' <Predicate = (!icmp_ln172)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 13> <Delay = 2.75>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_172_6_VITIS_LOOP_174_7_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 162 'specloopname' 'specloopname_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (1.59ns)   --->   "%data_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %data_in_V"   --->   Operation 163 'read' 'data_in_V_read' <Predicate = (!icmp_ln172)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_18 : Operation 164 [1/2] (0.64ns) (root node of the DSP)   --->   "%add92 = add i10 %mul91, i10 %trunc_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 164 'add' 'add92' <Predicate = (!icmp_ln172)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%idxprom93 = zext i10 %add92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 165 'zext' 'idxprom93' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i256 %data_in_V_read"   --->   Operation 166 'trunc' 'trunc_ln708_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 167 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 168 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_7_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 169 'partselect' 'p_Result_7_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 170 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %p_Result_7_1, i10 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 171 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_7_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 172 'partselect' 'p_Result_7_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 173 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %p_Result_7_2, i10 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 174 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_7_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 175 'partselect' 'p_Result_7_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 176 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %p_Result_7_3, i10 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 177 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb432"   --->   Operation 178 'br' 'br_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 3.17>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%empty_71 = trunc i256 %bias_in_V_read_3"   --->   Operation 179 'trunc' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc16, i30 %div30_cast, i30 %div76_cast, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %trunc_ln135, i9 %trunc_ln145, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %WH, i10 %empty_71, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0"   --->   Operation 180 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 181 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (3.17ns)   --->   "%bound11 = mul i62 %cast1, i62 %cast9"   --->   Operation 182 'mul' 'bound11' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 0.60>
ST_20 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc16, i30 %div30_cast, i30 %div76_cast, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %trunc_ln135, i9 %trunc_ln145, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %WH, i10 %empty_71, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0"   --->   Operation 183 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 184 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 184 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 21 <SV = 13> <Delay = 2.10>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i62, void %codeRepl, i62 %add_ln218, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 185 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%ko_2 = phi i30, void %codeRepl, i30 %add_ln220, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 186 'phi' 'ko_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (1.05ns)   --->   "%icmp_ln218 = icmp_eq  i62 %indvar_flatten13, i62 %bound11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 187 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (1.12ns)   --->   "%add_ln218 = add i62 %indvar_flatten13, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 188 'add' 'add_ln218' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218, void %._crit_edge.loopexit, void %._crit_edge241.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 189 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.83ns)   --->   "%icmp_ln220 = icmp_eq  i30 %ko_2, i30 %div30_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 190 'icmp' 'icmp_ln220' <Predicate = (!icmp_ln218)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.27ns)   --->   "%select_ln218 = select i1 %icmp_ln220, i30, i30 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 191 'select' 'select_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%empty_72 = trunc i30 %select_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 192 'trunc' 'empty_72' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add135)   --->   "%mul134 = mul i9 %empty_72, i9 %trunc_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 193 'mul' 'mul134' <Predicate = (!icmp_ln218)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 194 [1/1] (0.86ns)   --->   "%add_ln220 = add i30, i30 %select_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 194 'add' 'add_ln220' <Predicate = (!icmp_ln218)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 0.99>
ST_22 : Operation 195 [2/3] (0.99ns) (grouped into DSP with root node add135)   --->   "%mul134 = mul i9 %empty_72, i9 %trunc_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 195 'mul' 'mul134' <Predicate = (!icmp_ln218)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 15> <Delay = 1.75>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%wh_1 = phi i32, void %codeRepl, i32 %select_ln218_1, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 196 'phi' 'wh_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.88ns)   --->   "%add_ln218_1 = add i32, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 198 'add' 'add_ln218_1' <Predicate = (!icmp_ln218 & icmp_ln220)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [1/1] (0.22ns)   --->   "%select_ln218_1 = select i1 %icmp_ln220, i32 %add_ln218_1, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 199 'select' 'select_ln218_1' <Predicate = (!icmp_ln218)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i32 %select_ln218_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 200 'trunc' 'trunc_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_23 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add135)   --->   "%mul134 = mul i9 %empty_72, i9 %trunc_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 201 'mul' 'mul134' <Predicate = (!icmp_ln218)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 202 [2/2] (0.64ns) (root node of the DSP)   --->   "%add135 = add i9 %mul134, i9 %trunc_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 202 'add' 'add135' <Predicate = (!icmp_ln218)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 16> <Delay = 1.80>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%ko_4_cast126 = zext i30 %select_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 203 'zext' 'ko_4_cast126' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 204 [1/2] (0.64ns) (root node of the DSP)   --->   "%add135 = add i9 %mul134, i9 %trunc_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 204 'add' 'add135' <Predicate = (!icmp_ln218)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%idxprom136 = zext i9 %add135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 205 'zext' 'idxprom136' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 206 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 207 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 207 'load' 'output_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 208 'getelementptr' 'bias_l1_0_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 209 [2/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 209 'load' 'bias_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 210 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 211 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 211 'load' 'output_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 212 'getelementptr' 'bias_l1_1_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 213 [2/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 213 'load' 'bias_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 214 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 215 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 215 'load' 'output_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 216 'getelementptr' 'bias_l1_2_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 217 [2/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 217 'load' 'bias_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 218 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 219 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 219 'load' 'output_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 220 'getelementptr' 'bias_l1_3_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 221 [2/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 221 'load' 'bias_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 25 <SV = 17> <Delay = 3.63>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_218_9_VITIS_LOOP_220_10_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 225 'specloopname' 'specloopname_ln220' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 226 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 226 'load' 'output_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 227 [1/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 227 'load' 'bias_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i8 %bias_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 228 'sext' 'sext_ln226' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.88ns)   --->   "%add_ln226 = add i32 %output_l1_0_load, i32 %sext_ln226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 229 'add' 'add_ln226' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 230 'load' 'output_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 231 [1/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 231 'load' 'bias_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln226_1 = sext i8 %bias_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 232 'sext' 'sext_ln226_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.88ns)   --->   "%add_ln226_1 = add i32 %output_l1_1_load, i32 %sext_ln226_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 233 'add' 'add_ln226_1' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 234 'load' 'output_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 235 [1/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 235 'load' 'bias_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln226_2 = sext i8 %bias_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 236 'sext' 'sext_ln226_2' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.88ns)   --->   "%add_ln226_2 = add i32 %output_l1_2_load, i32 %sext_ln226_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 237 'add' 'add_ln226_2' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 238 'load' 'output_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 239 [1/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 239 'load' 'bias_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln226_3 = sext i8 %bias_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 240 'sext' 'sext_ln226_3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (0.88ns)   --->   "%add_ln226_3 = add i32 %output_l1_3_load, i32 %sext_ln226_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 241 'add' 'add_ln226_3' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_8_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln226_3, i32 %add_ln226_2, i32 %add_ln226_1, i32 %add_ln226"   --->   Operation 242 'bitconcatenate' 'p_Result_8_3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_8_3_cast = zext i128 %p_Result_8_3"   --->   Operation 243 'zext' 'p_Result_8_3_cast' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %conv_out_V, i256 %p_Result_8_3_cast"   --->   Operation 244 'write' 'write_ln543' <Predicate = (!icmp_ln218)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 245 'br' 'br_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>

State 26 <SV = 16> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:233]   --->   Operation 246 'ret' 'ret_ln233' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [35]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [36]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [39]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [43]  (1.6 ns)

 <State 5>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln147', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147) [41]  (3.17 ns)

 <State 6>: 0.868ns
The critical path consists of the following:
	'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150) with incoming values : ('add_ln150', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150) [51]  (0 ns)
	'add' operation ('add_ln150', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150) [54]  (0.868 ns)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [60]  (1.6 ns)
	'store' operation ('store_ln155', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155) of variable 'trunc_ln708' on array 'bias_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115 [63]  (1.16 ns)

 <State 8>: 3.17ns
The critical path consists of the following:
	'mul' operation ('tmp') [75]  (3.17 ns)

 <State 9>: 6.34ns
The critical path consists of the following:
	'mul' operation ('mul45') [76]  (3.17 ns)
	'mul' operation ('bound') [80]  (3.17 ns)

 <State 10>: 2.11ns
The critical path consists of the following:
	'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161) with incoming values : ('add_ln161', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161) [85]  (0 ns)
	'icmp' operation ('icmp_ln161', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161) [93]  (0.836 ns)
	'select' operation ('select_ln159', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159) [94]  (0.276 ns)
	'mul' operation of DSP[103] ('mul56', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159) [102]  (0.996 ns)

 <State 11>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[103] ('mul56', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159) [102]  (0.996 ns)

 <State 12>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[103] ('mul56', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159) [102]  (0 ns)
	'add' operation of DSP[103] ('kcrs', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159) [103]  (0.645 ns)

 <State 13>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [100]  (1.6 ns)
	'store' operation ('store_ln167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167) of variable 'trunc_ln708_1' on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112 [107]  (1.16 ns)

 <State 14>: 6.34ns
The critical path consists of the following:
	'mul' operation ('mul74') [120]  (3.17 ns)
	'mul' operation ('bound4') [125]  (3.17 ns)

 <State 15>: 2.11ns
The critical path consists of the following:
	'phi' operation ('co', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174) with incoming values : ('add_ln174', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174) [130]  (0 ns)
	'icmp' operation ('icmp_ln174', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174) [138]  (0.836 ns)
	'select' operation ('select_ln172', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172) [139]  (0.276 ns)
	'mul' operation of DSP[148] ('mul91', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172) [147]  (0.996 ns)

 <State 16>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[148] ('mul91', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172) [147]  (0.996 ns)

 <State 17>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[148] ('mul91', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172) [147]  (0 ns)
	'add' operation of DSP[148] ('add92', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172) [148]  (0.645 ns)

 <State 18>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [145]  (1.6 ns)
	'store' operation ('store_ln179', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179) of variable 'trunc_ln708_2' on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113 [152]  (1.16 ns)

 <State 19>: 3.17ns
The critical path consists of the following:
	'mul' operation ('bound11') [168]  (3.17 ns)

 <State 20>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) with incoming values : ('add_ln218', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [171]  (0.603 ns)

 <State 21>: 2.11ns
The critical path consists of the following:
	'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220) with incoming values : ('add_ln220', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220) [173]  (0 ns)
	'icmp' operation ('icmp_ln220', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220) [181]  (0.836 ns)
	'select' operation ('select_ln218', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [182]  (0.276 ns)
	'mul' operation of DSP[191] ('mul134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [190]  (0.996 ns)

 <State 22>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[191] ('mul134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [190]  (0.996 ns)

 <State 23>: 1.75ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) with incoming values : ('select_ln218_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [172]  (0 ns)
	'add' operation ('add_ln218_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [183]  (0.88 ns)
	'select' operation ('select_ln218_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [184]  (0.227 ns)
	'add' operation of DSP[191] ('add135', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [191]  (0.645 ns)

 <State 24>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[191] ('add135', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218) [191]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225) [193]  (0 ns)
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225) on array 'output_l1_0' [194]  (1.16 ns)

 <State 25>: 3.64ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225) on array 'output_l1_0' [194]  (1.16 ns)
	'add' operation ('add_ln226', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226) [198]  (0.88 ns)
	fifo write on port 'conv_out_V' [219]  (1.6 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
