
FMAC_431.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba54  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800bc34  0800bc34  0000cc34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bccc  0800bccc  0000d1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bccc  0800bccc  0000cccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcd4  0800bcd4  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcd4  0800bcd4  0000ccd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bcd8  0800bcd8  0000ccd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800bcdc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000075c4  200001d4  0800beb0  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007798  0800beb0  0000d798  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f6c4  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049f4  00000000  00000000  0002c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c60  00000000  00000000  000312c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001599  00000000  00000000  00032f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000249ba  00000000  00000000  000344b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021e64  00000000  00000000  00058e73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3407  00000000  00000000  0007acd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015e0de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d28  00000000  00000000  0015e124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00165e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bc1c 	.word	0x0800bc1c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800bc1c 	.word	0x0800bc1c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b084      	sub	sp, #16
 80002c4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fd7e 	bl	8000dc6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 f86b 	bl	80003a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f000 fa33 	bl	8000738 <MX_GPIO_Init>
  MX_DMA_Init();
 80002d2:	f000 f9ff 	bl	80006d4 <MX_DMA_Init>
  MX_ADC2_Init();
 80002d6:	f000 f8b1 	bl	800043c <MX_ADC2_Init>
  MX_TIM6_Init();
 80002da:	f000 f9c5 	bl	8000668 <MX_TIM6_Init>
  MX_DAC3_Init();
 80002de:	f000 f929 	bl	8000534 <MX_DAC3_Init>
  MX_OPAMP1_Init();
 80002e2:	f000 f975 	bl	80005d0 <MX_OPAMP1_Init>
  MX_OPAMP3_Init();
 80002e6:	f000 f999 	bl	800061c <MX_OPAMP3_Init>
  MX_CORDIC_Init();
 80002ea:	f000 f90f 	bl	800050c <MX_CORDIC_Init>
  MX_FMAC_Init();
 80002ee:	f000 f95b 	bl	80005a8 <MX_FMAC_Init>
  MX_USB_Device_Init();
 80002f2:	f00a fae9 	bl	800a8c8 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */

HAL_OPAMP_Start(&hopamp1);
 80002f6:	4820      	ldr	r0, [pc, #128]	@ (8000378 <main+0xb8>)
 80002f8:	f003 fc46 	bl	8003b88 <HAL_OPAMP_Start>
HAL_OPAMP_Start(&hopamp3);
 80002fc:	481f      	ldr	r0, [pc, #124]	@ (800037c <main+0xbc>)
 80002fe:	f003 fc43 	bl	8003b88 <HAL_OPAMP_Start>

HAL_ADC_Start_DMA(&hadc2, ADC_BUFFER, BUFFER_SIZE);
 8000302:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000306:	491e      	ldr	r1, [pc, #120]	@ (8000380 <main+0xc0>)
 8000308:	481e      	ldr	r0, [pc, #120]	@ (8000384 <main+0xc4>)
 800030a:	f001 f9ff 	bl	800170c <HAL_ADC_Start_DMA>
//HAL_DAC_Start_DMA(&hdac3, DAC_CHANNEL_1, DAC_BUFFER, BUFFER_SIZE, DAC_ALIGN_12B_R);
HAL_DAC_Start_DMA(&hdac3, DAC_CHANNEL_1, DAC_BUFFER, BUFFER_SIZE, DAC_ALIGN_12B_R);
 800030e:	2300      	movs	r3, #0
 8000310:	9300      	str	r3, [sp, #0]
 8000312:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000316:	4a1c      	ldr	r2, [pc, #112]	@ (8000388 <main+0xc8>)
 8000318:	2100      	movs	r1, #0
 800031a:	481c      	ldr	r0, [pc, #112]	@ (800038c <main+0xcc>)
 800031c:	f002 fb78 	bl	8002a10 <HAL_DAC_Start_DMA>
HAL_TIM_Base_Start(&htim6);
 8000320:	481b      	ldr	r0, [pc, #108]	@ (8000390 <main+0xd0>)
 8000322:	f006 f993 	bl	800664c <HAL_TIM_Base_Start>


HAL_Delay(100);
 8000326:	2064      	movs	r0, #100	@ 0x64
 8000328:	f000 fdbe 	bl	8000ea8 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


		if (WHILE_FLAG==2) {
 800032c:	4b19      	ldr	r3, [pc, #100]	@ (8000394 <main+0xd4>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	2b02      	cmp	r3, #2
 8000332:	d1fb      	bne.n	800032c <main+0x6c>




//			arm_cfft_sR_f32_len1024();
			for (int i = 0; i < BUFFER_SIZE; ++i) {
 8000334:	2300      	movs	r3, #0
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	e012      	b.n	8000360 <main+0xa0>
			HAL_Delay(1);
 800033a:	2001      	movs	r0, #1
 800033c:	f000 fdb4 	bl	8000ea8 <HAL_Delay>
			  sprintf(CDC_BUFFER,"V:%d,%d\r\n",WHILE_BUFFER[i],i);
 8000340:	4a15      	ldr	r2, [pc, #84]	@ (8000398 <main+0xd8>)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	4914      	ldr	r1, [pc, #80]	@ (800039c <main+0xdc>)
 800034c:	4814      	ldr	r0, [pc, #80]	@ (80003a0 <main+0xe0>)
 800034e:	f00a ffc5 	bl	800b2dc <siprintf>
			  CDC_Transmit_FS(CDC_BUFFER, CDC_BUFFER_SIZE);
 8000352:	211e      	movs	r1, #30
 8000354:	4812      	ldr	r0, [pc, #72]	@ (80003a0 <main+0xe0>)
 8000356:	f00a fb75 	bl	800aa44 <CDC_Transmit_FS>
			for (int i = 0; i < BUFFER_SIZE; ++i) {
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	3301      	adds	r3, #1
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000366:	dbe8      	blt.n	800033a <main+0x7a>
			}

			HAL_Delay(10);
 8000368:	200a      	movs	r0, #10
 800036a:	f000 fd9d 	bl	8000ea8 <HAL_Delay>
			  WHILE_FLAG=0;
 800036e:	4b09      	ldr	r3, [pc, #36]	@ (8000394 <main+0xd4>)
 8000370:	2200      	movs	r2, #0
 8000372:	601a      	str	r2, [r3, #0]
		if (WHILE_FLAG==2) {
 8000374:	e7da      	b.n	800032c <main+0x6c>
 8000376:	bf00      	nop
 8000378:	20000390 	.word	0x20000390
 800037c:	200003cc 	.word	0x200003cc
 8000380:	20000454 	.word	0x20000454
 8000384:	200001f0 	.word	0x200001f0
 8000388:	20002454 	.word	0x20002454
 800038c:	200002e4 	.word	0x200002e4
 8000390:	20000408 	.word	0x20000408
 8000394:	20006474 	.word	0x20006474
 8000398:	20004454 	.word	0x20004454
 800039c:	0800bc34 	.word	0x0800bc34
 80003a0:	20006454 	.word	0x20006454

080003a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b094      	sub	sp, #80	@ 0x50
 80003a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003aa:	f107 0318 	add.w	r3, r7, #24
 80003ae:	2238      	movs	r2, #56	@ 0x38
 80003b0:	2100      	movs	r1, #0
 80003b2:	4618      	mov	r0, r3
 80003b4:	f00a ffb2 	bl	800b31c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
 80003be:	605a      	str	r2, [r3, #4]
 80003c0:	609a      	str	r2, [r3, #8]
 80003c2:	60da      	str	r2, [r3, #12]
 80003c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80003c6:	2000      	movs	r0, #0
 80003c8:	f005 f942 	bl	8005650 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80003cc:	2321      	movs	r3, #33	@ 0x21
 80003ce:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003d4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80003d6:	2301      	movs	r3, #1
 80003d8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003da:	2302      	movs	r3, #2
 80003dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003de:	2303      	movs	r3, #3
 80003e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80003e2:	2302      	movs	r3, #2
 80003e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80003e6:	2355      	movs	r3, #85	@ 0x55
 80003e8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003ea:	2302      	movs	r3, #2
 80003ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003ee:	2302      	movs	r3, #2
 80003f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003f2:	2302      	movs	r3, #2
 80003f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f6:	f107 0318 	add.w	r3, r7, #24
 80003fa:	4618      	mov	r0, r3
 80003fc:	f005 f9dc 	bl	80057b8 <HAL_RCC_OscConfig>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000406:	f000 fa75 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800040a:	230f      	movs	r3, #15
 800040c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800040e:	2303      	movs	r3, #3
 8000410:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000412:	2300      	movs	r3, #0
 8000414:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000416:	2300      	movs	r3, #0
 8000418:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800041a:	2300      	movs	r3, #0
 800041c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800041e:	1d3b      	adds	r3, r7, #4
 8000420:	2104      	movs	r1, #4
 8000422:	4618      	mov	r0, r3
 8000424:	f005 fcda 	bl	8005ddc <HAL_RCC_ClockConfig>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800042e:	f000 fa61 	bl	80008f4 <Error_Handler>
  }
}
 8000432:	bf00      	nop
 8000434:	3750      	adds	r7, #80	@ 0x50
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
	...

0800043c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b088      	sub	sp, #32
 8000440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000442:	463b      	mov	r3, r7
 8000444:	2220      	movs	r2, #32
 8000446:	2100      	movs	r1, #0
 8000448:	4618      	mov	r0, r3
 800044a:	f00a ff67 	bl	800b31c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800044e:	4b2c      	ldr	r3, [pc, #176]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000450:	4a2c      	ldr	r2, [pc, #176]	@ (8000504 <MX_ADC2_Init+0xc8>)
 8000452:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000454:	4b2a      	ldr	r3, [pc, #168]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000456:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800045a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800045c:	4b28      	ldr	r3, [pc, #160]	@ (8000500 <MX_ADC2_Init+0xc4>)
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000462:	4b27      	ldr	r3, [pc, #156]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000468:	4b25      	ldr	r3, [pc, #148]	@ (8000500 <MX_ADC2_Init+0xc4>)
 800046a:	2200      	movs	r2, #0
 800046c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800046e:	4b24      	ldr	r3, [pc, #144]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000470:	2200      	movs	r2, #0
 8000472:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000474:	4b22      	ldr	r3, [pc, #136]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000476:	2204      	movs	r2, #4
 8000478:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800047a:	4b21      	ldr	r3, [pc, #132]	@ (8000500 <MX_ADC2_Init+0xc4>)
 800047c:	2200      	movs	r2, #0
 800047e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000480:	4b1f      	ldr	r3, [pc, #124]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000482:	2200      	movs	r2, #0
 8000484:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000486:	4b1e      	ldr	r3, [pc, #120]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000488:	2201      	movs	r2, #1
 800048a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800048c:	4b1c      	ldr	r3, [pc, #112]	@ (8000500 <MX_ADC2_Init+0xc4>)
 800048e:	2200      	movs	r2, #0
 8000490:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000494:	4b1a      	ldr	r3, [pc, #104]	@ (8000500 <MX_ADC2_Init+0xc4>)
 8000496:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 800049a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800049c:	4b18      	ldr	r3, [pc, #96]	@ (8000500 <MX_ADC2_Init+0xc4>)
 800049e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80004a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80004a4:	4b16      	ldr	r3, [pc, #88]	@ (8000500 <MX_ADC2_Init+0xc4>)
 80004a6:	2201      	movs	r2, #1
 80004a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004ac:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <MX_ADC2_Init+0xc4>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80004b2:	4b13      	ldr	r3, [pc, #76]	@ (8000500 <MX_ADC2_Init+0xc4>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80004ba:	4811      	ldr	r0, [pc, #68]	@ (8000500 <MX_ADC2_Init+0xc4>)
 80004bc:	f000 ffa2 	bl	8001404 <HAL_ADC_Init>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80004c6:	f000 fa15 	bl	80008f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 80004ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000508 <MX_ADC2_Init+0xcc>)
 80004cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004ce:	2306      	movs	r3, #6
 80004d0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80004d2:	2300      	movs	r3, #0
 80004d4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004d6:	237f      	movs	r3, #127	@ 0x7f
 80004d8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004da:	2304      	movs	r3, #4
 80004dc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80004de:	2300      	movs	r3, #0
 80004e0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80004e2:	463b      	mov	r3, r7
 80004e4:	4619      	mov	r1, r3
 80004e6:	4806      	ldr	r0, [pc, #24]	@ (8000500 <MX_ADC2_Init+0xc4>)
 80004e8:	f001 fbf2 	bl	8001cd0 <HAL_ADC_ConfigChannel>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80004f2:	f000 f9ff 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80004f6:	bf00      	nop
 80004f8:	3720      	adds	r7, #32
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	200001f0 	.word	0x200001f0
 8000504:	50000100 	.word	0x50000100
 8000508:	cb8c0000 	.word	0xcb8c0000

0800050c <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <MX_CORDIC_Init+0x20>)
 8000512:	4a07      	ldr	r2, [pc, #28]	@ (8000530 <MX_CORDIC_Init+0x24>)
 8000514:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000516:	4805      	ldr	r0, [pc, #20]	@ (800052c <MX_CORDIC_Init+0x20>)
 8000518:	f002 f916 	bl	8002748 <HAL_CORDIC_Init>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8000522:	f000 f9e7 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	200002bc 	.word	0x200002bc
 8000530:	40020c00 	.word	0x40020c00

08000534 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b08c      	sub	sp, #48	@ 0x30
 8000538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800053a:	463b      	mov	r3, r7
 800053c:	2230      	movs	r2, #48	@ 0x30
 800053e:	2100      	movs	r1, #0
 8000540:	4618      	mov	r0, r3
 8000542:	f00a feeb 	bl	800b31c <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000546:	4b16      	ldr	r3, [pc, #88]	@ (80005a0 <MX_DAC3_Init+0x6c>)
 8000548:	4a16      	ldr	r2, [pc, #88]	@ (80005a4 <MX_DAC3_Init+0x70>)
 800054a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800054c:	4814      	ldr	r0, [pc, #80]	@ (80005a0 <MX_DAC3_Init+0x6c>)
 800054e:	f002 fa3c 	bl	80029ca <HAL_DAC_Init>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000558:	f000 f9cc 	bl	80008f4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800055c:	2302      	movs	r3, #2
 800055e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000560:	2300      	movs	r3, #0
 8000562:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000564:	2300      	movs	r3, #0
 8000566:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000568:	2300      	movs	r3, #0
 800056a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800056c:	231e      	movs	r3, #30
 800056e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000570:	2300      	movs	r3, #0
 8000572:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000574:	2302      	movs	r3, #2
 8000576:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000578:	2302      	movs	r3, #2
 800057a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800057c:	2300      	movs	r3, #0
 800057e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000580:	463b      	mov	r3, r7
 8000582:	2200      	movs	r2, #0
 8000584:	4619      	mov	r1, r3
 8000586:	4806      	ldr	r0, [pc, #24]	@ (80005a0 <MX_DAC3_Init+0x6c>)
 8000588:	f002 fb34 	bl	8002bf4 <HAL_DAC_ConfigChannel>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000592:	f000 f9af 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000596:	bf00      	nop
 8000598:	3730      	adds	r7, #48	@ 0x30
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	200002e4 	.word	0x200002e4
 80005a4:	50001000 	.word	0x50001000

080005a8 <MX_FMAC_Init>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <MX_FMAC_Init+0x20>)
 80005ae:	4a07      	ldr	r2, [pc, #28]	@ (80005cc <MX_FMAC_Init+0x24>)
 80005b0:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 80005b2:	4805      	ldr	r0, [pc, #20]	@ (80005c8 <MX_FMAC_Init+0x20>)
 80005b4:	f002 ffd2 	bl	800355c <HAL_FMAC_Init>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 80005be:	f000 f999 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000358 	.word	0x20000358
 80005cc:	40021400 	.word	0x40021400

080005d0 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 80005d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 80005d6:	4a10      	ldr	r2, [pc, #64]	@ (8000618 <MX_OPAMP1_Init+0x48>)
 80005d8:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 80005dc:	2280      	movs	r2, #128	@ 0x80
 80005de:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 80005e2:	2260      	movs	r2, #96	@ 0x60
 80005e4:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC;
 80005e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 80005e8:	220c      	movs	r2, #12
 80005ea:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 80005ec:	4b09      	ldr	r3, [pc, #36]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80005f2:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	619a      	str	r2, [r3, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80005f8:	4b06      	ldr	r3, [pc, #24]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 80005fe:	4805      	ldr	r0, [pc, #20]	@ (8000614 <MX_OPAMP1_Init+0x44>)
 8000600:	f003 f9f2 	bl	80039e8 <HAL_OPAMP_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_OPAMP1_Init+0x3e>
  {
    Error_Handler();
 800060a:	f000 f973 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000390 	.word	0x20000390
 8000618:	40010300 	.word	0x40010300

0800061c <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8000620:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 8000622:	4a10      	ldr	r2, [pc, #64]	@ (8000664 <MX_OPAMP3_Init+0x48>)
 8000624:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000626:	4b0e      	ldr	r3, [pc, #56]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 8000628:	2280      	movs	r2, #128	@ 0x80
 800062a:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_FOLLOWER_MODE;
 800062c:	4b0c      	ldr	r3, [pc, #48]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 800062e:	2260      	movs	r2, #96	@ 0x60
 8000630:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO2;
 8000632:	4b0b      	ldr	r3, [pc, #44]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 8000634:	2208      	movs	r2, #8
 8000636:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8000638:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 800063a:	2201      	movs	r2, #1
 800063c:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800063e:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000644:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 8000646:	2200      	movs	r2, #0
 8000648:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 800064a:	4805      	ldr	r0, [pc, #20]	@ (8000660 <MX_OPAMP3_Init+0x44>)
 800064c:	f003 f9cc 	bl	80039e8 <HAL_OPAMP_Init>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_OPAMP3_Init+0x3e>
  {
    Error_Handler();
 8000656:	f000 f94d 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	200003cc 	.word	0x200003cc
 8000664:	40010308 	.word	0x40010308

08000668 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000678:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_TIM6_Init+0x64>)
 800067a:	4a15      	ldr	r2, [pc, #84]	@ (80006d0 <MX_TIM6_Init+0x68>)
 800067c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 17-1;
 800067e:	4b13      	ldr	r3, [pc, #76]	@ (80006cc <MX_TIM6_Init+0x64>)
 8000680:	2210      	movs	r2, #16
 8000682:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000684:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_TIM6_Init+0x64>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4;
 800068a:	4b10      	ldr	r3, [pc, #64]	@ (80006cc <MX_TIM6_Init+0x64>)
 800068c:	2204      	movs	r2, #4
 800068e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000690:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_TIM6_Init+0x64>)
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000696:	480d      	ldr	r0, [pc, #52]	@ (80006cc <MX_TIM6_Init+0x64>)
 8000698:	f005 ff80 	bl	800659c <HAL_TIM_Base_Init>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80006a2:	f000 f927 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80006a6:	2320      	movs	r3, #32
 80006a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006aa:	2300      	movs	r3, #0
 80006ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4619      	mov	r1, r3
 80006b2:	4806      	ldr	r0, [pc, #24]	@ (80006cc <MX_TIM6_Init+0x64>)
 80006b4:	f006 f8c8 	bl	8006848 <HAL_TIMEx_MasterConfigSynchronization>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80006be:	f000 f919 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80006c2:	bf00      	nop
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000408 	.word	0x20000408
 80006d0:	40001000 	.word	0x40001000

080006d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80006da:	4b16      	ldr	r3, [pc, #88]	@ (8000734 <MX_DMA_Init+0x60>)
 80006dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006de:	4a15      	ldr	r2, [pc, #84]	@ (8000734 <MX_DMA_Init+0x60>)
 80006e0:	f043 0304 	orr.w	r3, r3, #4
 80006e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80006e6:	4b13      	ldr	r3, [pc, #76]	@ (8000734 <MX_DMA_Init+0x60>)
 80006e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006ea:	f003 0304 	and.w	r3, r3, #4
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006f2:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <MX_DMA_Init+0x60>)
 80006f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006f6:	4a0f      	ldr	r2, [pc, #60]	@ (8000734 <MX_DMA_Init+0x60>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80006fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000734 <MX_DMA_Init+0x60>)
 8000700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	200b      	movs	r0, #11
 8000710:	f002 f927 	bl	8002962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000714:	200b      	movs	r0, #11
 8000716:	f002 f93e 	bl	8002996 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	200c      	movs	r0, #12
 8000720:	f002 f91f 	bl	8002962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000724:	200c      	movs	r0, #12
 8000726:	f002 f936 	bl	8002996 <HAL_NVIC_EnableIRQ>

}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40021000 	.word	0x40021000

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074e:	4b28      	ldr	r3, [pc, #160]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 8000750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000752:	4a27      	ldr	r2, [pc, #156]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 8000754:	f043 0320 	orr.w	r3, r3, #32
 8000758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075a:	4b25      	ldr	r3, [pc, #148]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 800075c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075e:	f003 0320 	and.w	r3, r3, #32
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	4b22      	ldr	r3, [pc, #136]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 8000768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076a:	4a21      	ldr	r2, [pc, #132]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000772:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 8000774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 8000780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000782:	4a1b      	ldr	r2, [pc, #108]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 8000784:	f043 0302 	orr.w	r3, r3, #2
 8000788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800078a:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <MX_GPIO_Init+0xb8>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078e:	f003 0302 	and.w	r3, r3, #2
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	2101      	movs	r1, #1
 800079a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800079e:	f003 f90b 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2107      	movs	r1, #7
 80007a6:	4813      	ldr	r0, [pc, #76]	@ (80007f4 <MX_GPIO_Init+0xbc>)
 80007a8:	f003 f906 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007ac:	2301      	movs	r3, #1
 80007ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b0:	2301      	movs	r3, #1
 80007b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007bc:	f107 030c 	add.w	r3, r7, #12
 80007c0:	4619      	mov	r1, r3
 80007c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007c6:	f002 ff75 	bl	80036b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80007ca:	2307      	movs	r3, #7
 80007cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ce:	2301      	movs	r3, #1
 80007d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007da:	f107 030c 	add.w	r3, r7, #12
 80007de:	4619      	mov	r1, r3
 80007e0:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <MX_GPIO_Init+0xbc>)
 80007e2:	f002 ff67 	bl	80036b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007e6:	bf00      	nop
 80007e8:	3720      	adds	r7, #32
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000
 80007f4:	48000400 	.word	0x48000400

080007f8 <HAL_ADC_ConvHalfCpltCallback>:
//}


//delay
 void HAL_ADC_ConvHalfCpltCallback	(ADC_HandleTypeDef *hadc)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]


#if LOOP
	for (size_t i = 0; i < BUFFER_SIZE_HALF; i++) 			{		DAC_BUFFER[i] = ADC_BUFFER[i];	}
 8000800:	2300      	movs	r3, #0
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	e00a      	b.n	800081c <HAL_ADC_ConvHalfCpltCallback+0x24>
 8000806:	4a17      	ldr	r2, [pc, #92]	@ (8000864 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080e:	4916      	ldr	r1, [pc, #88]	@ (8000868 <HAL_ADC_ConvHalfCpltCallback+0x70>)
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	3301      	adds	r3, #1
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000822:	d3f0      	bcc.n	8000806 <HAL_ADC_ConvHalfCpltCallback+0xe>


#if TOWHILE

	//抓数据进while
	if (WHILE_FLAG==0) {
 8000824:	4b11      	ldr	r3, [pc, #68]	@ (800086c <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d114      	bne.n	8000856 <HAL_ADC_ConvHalfCpltCallback+0x5e>
		for (size_t i = 0; i < BUFFER_SIZE_HALF; i++)
 800082c:	2300      	movs	r3, #0
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	e00a      	b.n	8000848 <HAL_ADC_ConvHalfCpltCallback+0x50>
		{		WHILE_BUFFER[i] = ADC_BUFFER[i];	}
 8000832:	4a0c      	ldr	r2, [pc, #48]	@ (8000864 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800083a:	490d      	ldr	r1, [pc, #52]	@ (8000870 <HAL_ADC_ConvHalfCpltCallback+0x78>)
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (size_t i = 0; i < BUFFER_SIZE_HALF; i++)
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	3301      	adds	r3, #1
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800084e:	d3f0      	bcc.n	8000832 <HAL_ADC_ConvHalfCpltCallback+0x3a>
		WHILE_FLAG=1;
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000852:	2201      	movs	r2, #1
 8000854:	601a      	str	r2, [r3, #0]


#endif


}
 8000856:	bf00      	nop
 8000858:	3714      	adds	r7, #20
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	20000454 	.word	0x20000454
 8000868:	20002454 	.word	0x20002454
 800086c:	20006474 	.word	0x20006474
 8000870:	20004454 	.word	0x20004454

08000874 <HAL_ADC_ConvCpltCallback>:
 void HAL_ADC_ConvCpltCallback		(ADC_HandleTypeDef *hadc)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]

#if LOOP
	 	for (size_t i = BUFFER_SIZE_HALF; i < BUFFER_SIZE; i++) {		DAC_BUFFER[i] = ADC_BUFFER[i];	}
 800087c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	e00a      	b.n	800089a <HAL_ADC_ConvCpltCallback+0x26>
 8000884:	4a17      	ldr	r2, [pc, #92]	@ (80008e4 <HAL_ADC_ConvCpltCallback+0x70>)
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800088c:	4916      	ldr	r1, [pc, #88]	@ (80008e8 <HAL_ADC_ConvCpltCallback+0x74>)
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	3301      	adds	r3, #1
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80008a0:	d3f0      	bcc.n	8000884 <HAL_ADC_ConvCpltCallback+0x10>
#endif

#if TOWHILE

//	抓数据进while
	if (WHILE_FLAG==1) {
 80008a2:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <HAL_ADC_ConvCpltCallback+0x78>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d115      	bne.n	80008d6 <HAL_ADC_ConvCpltCallback+0x62>
		for (size_t i = BUFFER_SIZE_HALF; i < BUFFER_SIZE; i++)
 80008aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	e00a      	b.n	80008c8 <HAL_ADC_ConvCpltCallback+0x54>
		{		WHILE_BUFFER[i] = ADC_BUFFER[i];	}
 80008b2:	4a0c      	ldr	r2, [pc, #48]	@ (80008e4 <HAL_ADC_ConvCpltCallback+0x70>)
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008ba:	490d      	ldr	r1, [pc, #52]	@ (80008f0 <HAL_ADC_ConvCpltCallback+0x7c>)
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (size_t i = BUFFER_SIZE_HALF; i < BUFFER_SIZE; i++)
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	3301      	adds	r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80008ce:	d3f0      	bcc.n	80008b2 <HAL_ADC_ConvCpltCallback+0x3e>
		WHILE_FLAG=2;
 80008d0:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <HAL_ADC_ConvCpltCallback+0x78>)
 80008d2:	2202      	movs	r2, #2
 80008d4:	601a      	str	r2, [r3, #0]
	}

#endif
}
 80008d6:	bf00      	nop
 80008d8:	3714      	adds	r7, #20
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	20000454 	.word	0x20000454
 80008e8:	20002454 	.word	0x20002454
 80008ec:	20006474 	.word	0x20006474
 80008f0:	20004454 	.word	0x20004454

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <Error_Handler+0x8>

08000900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000906:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <HAL_MspInit+0x54>)
 8000908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800090a:	4a12      	ldr	r2, [pc, #72]	@ (8000954 <HAL_MspInit+0x54>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6613      	str	r3, [r2, #96]	@ 0x60
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <HAL_MspInit+0x54>)
 8000914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <HAL_MspInit+0x54>)
 8000920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000922:	4a0c      	ldr	r2, [pc, #48]	@ (8000954 <HAL_MspInit+0x54>)
 8000924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000928:	6593      	str	r3, [r2, #88]	@ 0x58
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <HAL_MspInit+0x54>)
 800092c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800092e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000932:	603b      	str	r3, [r7, #0]
 8000934:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8000936:	2000      	movs	r0, #0
 8000938:	f000 fad8 	bl	8000eec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800093c:	f000 fafe 	bl	8000f3c <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8000940:	2000      	movs	r0, #0
 8000942:	f000 fae7 	bl	8000f14 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000946:	f004 ff27 	bl	8005798 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40021000 	.word	0x40021000

08000958 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b094      	sub	sp, #80	@ 0x50
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000960:	f107 030c 	add.w	r3, r7, #12
 8000964:	2244      	movs	r2, #68	@ 0x44
 8000966:	2100      	movs	r1, #0
 8000968:	4618      	mov	r0, r3
 800096a:	f00a fcd7 	bl	800b31c <memset>
  if(hadc->Instance==ADC2)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a2b      	ldr	r2, [pc, #172]	@ (8000a20 <HAL_ADC_MspInit+0xc8>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d14e      	bne.n	8000a16 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000978:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800097c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800097e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000982:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000984:	f107 030c 	add.w	r3, r7, #12
 8000988:	4618      	mov	r0, r3
 800098a:	f005 fc17 	bl	80061bc <HAL_RCCEx_PeriphCLKConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 8000994:	f7ff ffae 	bl	80008f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000998:	4b22      	ldr	r3, [pc, #136]	@ (8000a24 <HAL_ADC_MspInit+0xcc>)
 800099a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099c:	4a21      	ldr	r2, [pc, #132]	@ (8000a24 <HAL_ADC_MspInit+0xcc>)
 800099e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a24 <HAL_ADC_MspInit+0xcc>)
 80009a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009b2:	4a1e      	ldr	r2, [pc, #120]	@ (8000a2c <HAL_ADC_MspInit+0xd4>)
 80009b4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009b8:	2224      	movs	r2, #36	@ 0x24
 80009ba:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009ca:	2280      	movs	r2, #128	@ 0x80
 80009cc:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009d4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80009d6:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80009dc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80009de:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009e0:	2220      	movs	r2, #32
 80009e2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80009e4:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80009ea:	480f      	ldr	r0, [pc, #60]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009ec:	f002 fb44 	bl	8003078 <HAL_DMA_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_ADC_MspInit+0xa2>
    {
      Error_Handler();
 80009f6:	f7ff ff7d 	bl	80008f4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4a0a      	ldr	r2, [pc, #40]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 80009fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8000a00:	4a09      	ldr	r2, [pc, #36]	@ (8000a28 <HAL_ADC_MspInit+0xd0>)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	2012      	movs	r0, #18
 8000a0c:	f001 ffa9 	bl	8002962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000a10:	2012      	movs	r0, #18
 8000a12:	f001 ffc0 	bl	8002996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000a16:	bf00      	nop
 8000a18:	3750      	adds	r7, #80	@ 0x50
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	50000100 	.word	0x50000100
 8000a24:	40021000 	.word	0x40021000
 8000a28:	2000025c 	.word	0x2000025c
 8000a2c:	40020008 	.word	0x40020008

08000a30 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a68 <HAL_CORDIC_MspInit+0x38>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d10b      	bne.n	8000a5a <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8000a42:	4b0a      	ldr	r3, [pc, #40]	@ (8000a6c <HAL_CORDIC_MspInit+0x3c>)
 8000a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a46:	4a09      	ldr	r2, [pc, #36]	@ (8000a6c <HAL_CORDIC_MspInit+0x3c>)
 8000a48:	f043 0308 	orr.w	r3, r3, #8
 8000a4c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a4e:	4b07      	ldr	r3, [pc, #28]	@ (8000a6c <HAL_CORDIC_MspInit+0x3c>)
 8000a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a52:	f003 0308 	and.w	r3, r3, #8
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8000a5a:	bf00      	nop
 8000a5c:	3714      	adds	r7, #20
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40020c00 	.word	0x40020c00
 8000a6c:	40021000 	.word	0x40021000

08000a70 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC3)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a1f      	ldr	r2, [pc, #124]	@ (8000afc <HAL_DAC_MspInit+0x8c>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d137      	bne.n	8000af2 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8000a82:	4b1f      	ldr	r3, [pc, #124]	@ (8000b00 <HAL_DAC_MspInit+0x90>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	4a1e      	ldr	r2, [pc, #120]	@ (8000b00 <HAL_DAC_MspInit+0x90>)
 8000a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <HAL_DAC_MspInit+0x90>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]

    /* DAC3 DMA Init */
    /* DAC3_CH1 Init */
    hdma_dac3_ch1.Instance = DMA1_Channel2;
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000a9c:	4a1a      	ldr	r2, [pc, #104]	@ (8000b08 <HAL_DAC_MspInit+0x98>)
 8000a9e:	601a      	str	r2, [r3, #0]
    hdma_dac3_ch1.Init.Request = DMA_REQUEST_DAC3_CHANNEL1;
 8000aa0:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000aa2:	2266      	movs	r2, #102	@ 0x66
 8000aa4:	605a      	str	r2, [r3, #4]
    hdma_dac3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000aa6:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000aa8:	2210      	movs	r2, #16
 8000aaa:	609a      	str	r2, [r3, #8]
    hdma_dac3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aac:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	60da      	str	r2, [r3, #12]
    hdma_dac3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000ab2:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000ab4:	2280      	movs	r2, #128	@ 0x80
 8000ab6:	611a      	str	r2, [r3, #16]
    hdma_dac3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ab8:	4b12      	ldr	r3, [pc, #72]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000abe:	615a      	str	r2, [r3, #20]
    hdma_dac3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ac0:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000ac2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ac6:	619a      	str	r2, [r3, #24]
    hdma_dac3_ch1.Init.Mode = DMA_CIRCULAR;
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000aca:	2220      	movs	r2, #32
 8000acc:	61da      	str	r2, [r3, #28]
    hdma_dac3_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000ace:	4b0d      	ldr	r3, [pc, #52]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000ad0:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8000ad4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac3_ch1) != HAL_OK)
 8000ad6:	480b      	ldr	r0, [pc, #44]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000ad8:	f002 face 	bl	8003078 <HAL_DMA_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_DAC_MspInit+0x76>
    {
      Error_Handler();
 8000ae2:	f7ff ff07 	bl	80008f4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac3_ch1);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4a06      	ldr	r2, [pc, #24]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	4a05      	ldr	r2, [pc, #20]	@ (8000b04 <HAL_DAC_MspInit+0x94>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	50001000 	.word	0x50001000
 8000b00:	40021000 	.word	0x40021000
 8000b04:	200002f8 	.word	0x200002f8
 8000b08:	4002001c 	.word	0x4002001c

08000b0c <HAL_FMAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmac: FMAC handle pointer
* @retval None
*/
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a0a      	ldr	r2, [pc, #40]	@ (8000b44 <HAL_FMAC_MspInit+0x38>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d10b      	bne.n	8000b36 <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8000b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b48 <HAL_FMAC_MspInit+0x3c>)
 8000b20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b22:	4a09      	ldr	r2, [pc, #36]	@ (8000b48 <HAL_FMAC_MspInit+0x3c>)
 8000b24:	f043 0310 	orr.w	r3, r3, #16
 8000b28:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b2a:	4b07      	ldr	r3, [pc, #28]	@ (8000b48 <HAL_FMAC_MspInit+0x3c>)
 8000b2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b2e:	f003 0310 	and.w	r3, r3, #16
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }

}
 8000b36:	bf00      	nop
 8000b38:	3714      	adds	r7, #20
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40021400 	.word	0x40021400
 8000b48:	40021000 	.word	0x40021000

08000b4c <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	@ 0x28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a1f      	ldr	r2, [pc, #124]	@ (8000be8 <HAL_OPAMP_MspInit+0x9c>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d119      	bne.n	8000ba2 <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <HAL_OPAMP_MspInit+0xa0>)
 8000b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b72:	4a1e      	ldr	r2, [pc, #120]	@ (8000bec <HAL_OPAMP_MspInit+0xa0>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <HAL_OPAMP_MspInit+0xa0>)
 8000b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	613b      	str	r3, [r7, #16]
 8000b84:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA2     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b86:	2304      	movs	r3, #4
 8000b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b92:	f107 0314 	add.w	r3, r7, #20
 8000b96:	4619      	mov	r1, r3
 8000b98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9c:	f002 fd8a 	bl	80036b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8000ba0:	e01d      	b.n	8000bde <HAL_OPAMP_MspInit+0x92>
  else if(hopamp->Instance==OPAMP3)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a12      	ldr	r2, [pc, #72]	@ (8000bf0 <HAL_OPAMP_MspInit+0xa4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d118      	bne.n	8000bde <HAL_OPAMP_MspInit+0x92>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <HAL_OPAMP_MspInit+0xa0>)
 8000bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb0:	4a0e      	ldr	r2, [pc, #56]	@ (8000bec <HAL_OPAMP_MspInit+0xa0>)
 8000bb2:	f043 0301 	orr.w	r3, r3, #1
 8000bb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bec <HAL_OPAMP_MspInit+0xa0>)
 8000bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbc:	f003 0301 	and.w	r3, r3, #1
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd0:	f107 0314 	add.w	r3, r7, #20
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bda:	f002 fd6b 	bl	80036b4 <HAL_GPIO_Init>
}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	@ 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40010300 	.word	0x40010300
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	40010308 	.word	0x40010308

08000bf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a0a      	ldr	r2, [pc, #40]	@ (8000c2c <HAL_TIM_Base_MspInit+0x38>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d10b      	bne.n	8000c1e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000c06:	4b0a      	ldr	r3, [pc, #40]	@ (8000c30 <HAL_TIM_Base_MspInit+0x3c>)
 8000c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c0a:	4a09      	ldr	r2, [pc, #36]	@ (8000c30 <HAL_TIM_Base_MspInit+0x3c>)
 8000c0c:	f043 0310 	orr.w	r3, r3, #16
 8000c10:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c12:	4b07      	ldr	r3, [pc, #28]	@ (8000c30 <HAL_TIM_Base_MspInit+0x3c>)
 8000c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c16:	f003 0310 	and.w	r3, r3, #16
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000c1e:	bf00      	nop
 8000c20:	3714      	adds	r7, #20
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	40001000 	.word	0x40001000
 8000c30:	40021000 	.word	0x40021000

08000c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <NMI_Handler+0x4>

08000c3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <HardFault_Handler+0x4>

08000c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <MemManage_Handler+0x4>

08000c4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <BusFault_Handler+0x4>

08000c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <UsageFault_Handler+0x4>

08000c5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c8a:	f000 f8ef 	bl	8000e6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8000c98:	4802      	ldr	r0, [pc, #8]	@ (8000ca4 <DMA1_Channel1_IRQHandler+0x10>)
 8000c9a:	f002 fb10 	bl	80032be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	2000025c 	.word	0x2000025c

08000ca8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac3_ch1);
 8000cac:	4802      	ldr	r0, [pc, #8]	@ (8000cb8 <DMA1_Channel2_IRQHandler+0x10>)
 8000cae:	f002 fb06 	bl	80032be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	200002f8 	.word	0x200002f8

08000cbc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8000cc0:	4802      	ldr	r0, [pc, #8]	@ (8000ccc <ADC1_2_IRQHandler+0x10>)
 8000cc2:	f000 fdd7 	bl	8001874 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	200001f0 	.word	0x200001f0

08000cd0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000cd4:	4802      	ldr	r0, [pc, #8]	@ (8000ce0 <USB_LP_IRQHandler+0x10>)
 8000cd6:	f003 f878 	bl	8003dca <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20007154 	.word	0x20007154

08000ce4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cec:	4a14      	ldr	r2, [pc, #80]	@ (8000d40 <_sbrk+0x5c>)
 8000cee:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <_sbrk+0x60>)
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf8:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d102      	bne.n	8000d06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <_sbrk+0x64>)
 8000d02:	4a12      	ldr	r2, [pc, #72]	@ (8000d4c <_sbrk+0x68>)
 8000d04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d207      	bcs.n	8000d24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d14:	f00a fb0a 	bl	800b32c <__errno>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d22:	e009      	b.n	8000d38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d24:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <_sbrk+0x64>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <_sbrk+0x64>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	4a05      	ldr	r2, [pc, #20]	@ (8000d48 <_sbrk+0x64>)
 8000d34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d36:	68fb      	ldr	r3, [r7, #12]
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3718      	adds	r7, #24
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20008000 	.word	0x20008000
 8000d44:	00000400 	.word	0x00000400
 8000d48:	20006478 	.word	0x20006478
 8000d4c:	20007798 	.word	0x20007798

08000d50 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d54:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <SystemInit+0x20>)
 8000d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d5a:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <SystemInit+0x20>)
 8000d5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d74:	480d      	ldr	r0, [pc, #52]	@ (8000dac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d76:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d78:	f7ff ffea 	bl	8000d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d7c:	480c      	ldr	r0, [pc, #48]	@ (8000db0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d7e:	490d      	ldr	r1, [pc, #52]	@ (8000db4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d80:	4a0d      	ldr	r2, [pc, #52]	@ (8000db8 <LoopForever+0xe>)
  movs r3, #0
 8000d82:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d84:	e002      	b.n	8000d8c <LoopCopyDataInit>

08000d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8a:	3304      	adds	r3, #4

08000d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d90:	d3f9      	bcc.n	8000d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d92:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d94:	4c0a      	ldr	r4, [pc, #40]	@ (8000dc0 <LoopForever+0x16>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d98:	e001      	b.n	8000d9e <LoopFillZerobss>

08000d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d9c:	3204      	adds	r2, #4

08000d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da0:	d3fb      	bcc.n	8000d9a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000da2:	f00a fac9 	bl	800b338 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000da6:	f7ff fa8b 	bl	80002c0 <main>

08000daa <LoopForever>:

LoopForever:
    b LoopForever
 8000daa:	e7fe      	b.n	8000daa <LoopForever>
  ldr   r0, =_estack
 8000dac:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000db0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000db8:	0800bcdc 	.word	0x0800bcdc
  ldr r2, =_sbss
 8000dbc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000dc0:	20007798 	.word	0x20007798

08000dc4 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dc4:	e7fe      	b.n	8000dc4 <COMP1_2_3_IRQHandler>

08000dc6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b082      	sub	sp, #8
 8000dca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dd0:	2003      	movs	r0, #3
 8000dd2:	f001 fdbb 	bl	800294c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dd6:	200f      	movs	r0, #15
 8000dd8:	f000 f80e 	bl	8000df8 <HAL_InitTick>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d002      	beq.n	8000de8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	71fb      	strb	r3, [r7, #7]
 8000de6:	e001      	b.n	8000dec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000de8:	f7ff fd8a 	bl	8000900 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000dec:	79fb      	ldrb	r3, [r7, #7]

}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
	...

08000df8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e00:	2300      	movs	r3, #0
 8000e02:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e04:	4b16      	ldr	r3, [pc, #88]	@ (8000e60 <HAL_InitTick+0x68>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d022      	beq.n	8000e52 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e0c:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <HAL_InitTick+0x6c>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <HAL_InitTick+0x68>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e18:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e20:	4618      	mov	r0, r3
 8000e22:	f001 fdc6 	bl	80029b2 <HAL_SYSTICK_Config>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d10f      	bne.n	8000e4c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2b0f      	cmp	r3, #15
 8000e30:	d809      	bhi.n	8000e46 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e32:	2200      	movs	r2, #0
 8000e34:	6879      	ldr	r1, [r7, #4]
 8000e36:	f04f 30ff 	mov.w	r0, #4294967295
 8000e3a:	f001 fd92 	bl	8002962 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e68 <HAL_InitTick+0x70>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6013      	str	r3, [r2, #0]
 8000e44:	e007      	b.n	8000e56 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	73fb      	strb	r3, [r7, #15]
 8000e4a:	e004      	b.n	8000e56 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	73fb      	strb	r3, [r7, #15]
 8000e50:	e001      	b.n	8000e56 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000008 	.word	0x20000008
 8000e64:	20000000 	.word	0x20000000
 8000e68:	20000004 	.word	0x20000004

08000e6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e70:	4b05      	ldr	r3, [pc, #20]	@ (8000e88 <HAL_IncTick+0x1c>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b05      	ldr	r3, [pc, #20]	@ (8000e8c <HAL_IncTick+0x20>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4413      	add	r3, r2
 8000e7a:	4a03      	ldr	r2, [pc, #12]	@ (8000e88 <HAL_IncTick+0x1c>)
 8000e7c:	6013      	str	r3, [r2, #0]
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	2000647c 	.word	0x2000647c
 8000e8c:	20000008 	.word	0x20000008

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	2000647c 	.word	0x2000647c

08000ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb0:	f7ff ffee 	bl	8000e90 <HAL_GetTick>
 8000eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec0:	d004      	beq.n	8000ecc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ec2:	4b09      	ldr	r3, [pc, #36]	@ (8000ee8 <HAL_Delay+0x40>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	68fa      	ldr	r2, [r7, #12]
 8000ec8:	4413      	add	r3, r2
 8000eca:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ecc:	bf00      	nop
 8000ece:	f7ff ffdf 	bl	8000e90 <HAL_GetTick>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	68fa      	ldr	r2, [r7, #12]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d8f7      	bhi.n	8000ece <HAL_Delay+0x26>
  {
  }
}
 8000ede:	bf00      	nop
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000008 	.word	0x20000008

08000eec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8000efc:	4904      	ldr	r1, [pc, #16]	@ (8000f10 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	600b      	str	r3, [r1, #0]
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	40010030 	.word	0x40010030

08000f14 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f023 0202 	bic.w	r2, r3, #2
 8000f24:	4904      	ldr	r1, [pc, #16]	@ (8000f38 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	600b      	str	r3, [r1, #0]
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	40010030 	.word	0x40010030

08000f3c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a0e      	ldr	r2, [pc, #56]	@ (8000f80 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8000f4e:	f7ff ff9f 	bl	8000e90 <HAL_GetTick>
 8000f52:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8000f54:	e008      	b.n	8000f68 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8000f56:	f7ff ff9b 	bl	8000e90 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b0a      	cmp	r3, #10
 8000f62:	d901      	bls.n	8000f68 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e006      	b.n	8000f76 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8000f68:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0308 	and.w	r3, r3, #8
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f0      	beq.n	8000f56 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40010030 	.word	0x40010030

08000f84 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b083      	sub	sp, #12
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
 8000fb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b087      	sub	sp, #28
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	3360      	adds	r3, #96	@ 0x60
 8000ffe:	461a      	mov	r2, r3
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	4413      	add	r3, r2
 8001006:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <LL_ADC_SetOffset+0x44>)
 800100e:	4013      	ands	r3, r2
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001016:	683a      	ldr	r2, [r7, #0]
 8001018:	430a      	orrs	r2, r1
 800101a:	4313      	orrs	r3, r2
 800101c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001024:	bf00      	nop
 8001026:	371c      	adds	r7, #28
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	03fff000 	.word	0x03fff000

08001034 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3360      	adds	r3, #96	@ 0x60
 8001042:	461a      	mov	r2, r3
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	4413      	add	r3, r2
 800104a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001054:	4618      	mov	r0, r3
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001060:	b480      	push	{r7}
 8001062:	b087      	sub	sp, #28
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	3360      	adds	r3, #96	@ 0x60
 8001070:	461a      	mov	r2, r3
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	431a      	orrs	r2, r3
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800108a:	bf00      	nop
 800108c:	371c      	adds	r7, #28
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001096:	b480      	push	{r7}
 8001098:	b087      	sub	sp, #28
 800109a:	af00      	add	r7, sp, #0
 800109c:	60f8      	str	r0, [r7, #12]
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	3360      	adds	r3, #96	@ 0x60
 80010a6:	461a      	mov	r2, r3
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	4413      	add	r3, r2
 80010ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	431a      	orrs	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80010c0:	bf00      	nop
 80010c2:	371c      	adds	r7, #28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b087      	sub	sp, #28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	3360      	adds	r3, #96	@ 0x60
 80010dc:	461a      	mov	r2, r3
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	431a      	orrs	r2, r3
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80010f6:	bf00      	nop
 80010f8:	371c      	adds	r7, #28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	431a      	orrs	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	615a      	str	r2, [r3, #20]
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001138:	2b00      	cmp	r3, #0
 800113a:	d101      	bne.n	8001140 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800113c:	2301      	movs	r3, #1
 800113e:	e000      	b.n	8001142 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800114e:	b480      	push	{r7}
 8001150:	b087      	sub	sp, #28
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	60b9      	str	r1, [r7, #8]
 8001158:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	3330      	adds	r3, #48	@ 0x30
 800115e:	461a      	mov	r2, r3
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	0a1b      	lsrs	r3, r3, #8
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	f003 030c 	and.w	r3, r3, #12
 800116a:	4413      	add	r3, r2
 800116c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	f003 031f 	and.w	r3, r3, #31
 8001178:	211f      	movs	r1, #31
 800117a:	fa01 f303 	lsl.w	r3, r1, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	401a      	ands	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	0e9b      	lsrs	r3, r3, #26
 8001186:	f003 011f 	and.w	r1, r3, #31
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	f003 031f 	and.w	r3, r3, #31
 8001190:	fa01 f303 	lsl.w	r3, r1, r3
 8001194:	431a      	orrs	r2, r3
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800119a:	bf00      	nop
 800119c:	371c      	adds	r7, #28
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d101      	bne.n	80011be <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80011ba:	2301      	movs	r3, #1
 80011bc:	e000      	b.n	80011c0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80011be:	2300      	movs	r3, #0
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b087      	sub	sp, #28
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	3314      	adds	r3, #20
 80011dc:	461a      	mov	r2, r3
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	0e5b      	lsrs	r3, r3, #25
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	4413      	add	r3, r2
 80011ea:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	0d1b      	lsrs	r3, r3, #20
 80011f4:	f003 031f 	and.w	r3, r3, #31
 80011f8:	2107      	movs	r1, #7
 80011fa:	fa01 f303 	lsl.w	r3, r1, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	401a      	ands	r2, r3
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	0d1b      	lsrs	r3, r3, #20
 8001206:	f003 031f 	and.w	r3, r3, #31
 800120a:	6879      	ldr	r1, [r7, #4]
 800120c:	fa01 f303 	lsl.w	r3, r1, r3
 8001210:	431a      	orrs	r2, r3
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001216:	bf00      	nop
 8001218:	371c      	adds	r7, #28
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
	...

08001224 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800123c:	43db      	mvns	r3, r3
 800123e:	401a      	ands	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f003 0318 	and.w	r3, r3, #24
 8001246:	4908      	ldr	r1, [pc, #32]	@ (8001268 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001248:	40d9      	lsrs	r1, r3
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	400b      	ands	r3, r1
 800124e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001252:	431a      	orrs	r2, r3
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800125a:	bf00      	nop
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	0007ffff 	.word	0x0007ffff

0800126c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f003 031f 	and.w	r3, r3, #31
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80012b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	6093      	str	r3, [r2, #8]
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80012d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80012dc:	d101      	bne.n	80012e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80012de:	2301      	movs	r3, #1
 80012e0:	e000      	b.n	80012e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001300:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001304:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001328:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800132c:	d101      	bne.n	8001332 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800132e:	2301      	movs	r3, #1
 8001330:	e000      	b.n	8001334 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001350:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001354:	f043 0201 	orr.w	r2, r3, #1
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	2b01      	cmp	r3, #1
 800137a:	d101      	bne.n	8001380 <LL_ADC_IsEnabled+0x18>
 800137c:	2301      	movs	r3, #1
 800137e:	e000      	b.n	8001382 <LL_ADC_IsEnabled+0x1a>
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800139e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013a2:	f043 0204 	orr.w	r2, r3, #4
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b083      	sub	sp, #12
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 0304 	and.w	r3, r3, #4
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	d101      	bne.n	80013ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80013ca:	2301      	movs	r3, #1
 80013cc:	e000      	b.n	80013d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	2b08      	cmp	r3, #8
 80013ee:	d101      	bne.n	80013f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80013f0:	2301      	movs	r3, #1
 80013f2:	e000      	b.n	80013f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
	...

08001404 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b089      	sub	sp, #36	@ 0x24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800140c:	2300      	movs	r3, #0
 800140e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e167      	b.n	80016ee <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	695b      	ldr	r3, [r3, #20]
 8001422:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001428:	2b00      	cmp	r3, #0
 800142a:	d109      	bne.n	8001440 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff fa93 	bl	8000958 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff3f 	bl	80012c8 <LL_ADC_IsDeepPowerDownEnabled>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d004      	beq.n	800145a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff25 	bl	80012a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff5a 	bl	8001318 <LL_ADC_IsInternalRegulatorEnabled>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d115      	bne.n	8001496 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff3e 	bl	80012f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001474:	4ba0      	ldr	r3, [pc, #640]	@ (80016f8 <HAL_ADC_Init+0x2f4>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	099b      	lsrs	r3, r3, #6
 800147a:	4aa0      	ldr	r2, [pc, #640]	@ (80016fc <HAL_ADC_Init+0x2f8>)
 800147c:	fba2 2303 	umull	r2, r3, r2, r3
 8001480:	099b      	lsrs	r3, r3, #6
 8001482:	3301      	adds	r3, #1
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001488:	e002      	b.n	8001490 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	3b01      	subs	r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1f9      	bne.n	800148a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ff3c 	bl	8001318 <LL_ADC_IsInternalRegulatorEnabled>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10d      	bne.n	80014c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014aa:	f043 0210 	orr.w	r2, r3, #16
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014b6:	f043 0201 	orr.w	r2, r3, #1
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff ff75 	bl	80013b6 <LL_ADC_REG_IsConversionOngoing>
 80014cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f040 8100 	bne.w	80016dc <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f040 80fc 	bne.w	80016dc <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80014ec:	f043 0202 	orr.w	r2, r3, #2
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff35 	bl	8001368 <LL_ADC_IsEnabled>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d111      	bne.n	8001528 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001504:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001508:	f7ff ff2e 	bl	8001368 <LL_ADC_IsEnabled>
 800150c:	4604      	mov	r4, r0
 800150e:	487c      	ldr	r0, [pc, #496]	@ (8001700 <HAL_ADC_Init+0x2fc>)
 8001510:	f7ff ff2a 	bl	8001368 <LL_ADC_IsEnabled>
 8001514:	4603      	mov	r3, r0
 8001516:	4323      	orrs	r3, r4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d105      	bne.n	8001528 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	4619      	mov	r1, r3
 8001522:	4878      	ldr	r0, [pc, #480]	@ (8001704 <HAL_ADC_Init+0x300>)
 8001524:	f7ff fd2e 	bl	8000f84 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	7f5b      	ldrb	r3, [r3, #29]
 800152c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001532:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001538:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800153e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001546:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001548:	4313      	orrs	r3, r2
 800154a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001552:	2b01      	cmp	r3, #1
 8001554:	d106      	bne.n	8001564 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800155a:	3b01      	subs	r3, #1
 800155c:	045b      	lsls	r3, r3, #17
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	4313      	orrs	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001568:	2b00      	cmp	r3, #0
 800156a:	d009      	beq.n	8001580 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001570:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001578:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4313      	orrs	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68da      	ldr	r2, [r3, #12]
 8001586:	4b60      	ldr	r3, [pc, #384]	@ (8001708 <HAL_ADC_Init+0x304>)
 8001588:	4013      	ands	r3, r2
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	6812      	ldr	r2, [r2, #0]
 800158e:	69b9      	ldr	r1, [r7, #24]
 8001590:	430b      	orrs	r3, r1
 8001592:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	430a      	orrs	r2, r1
 80015a8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff ff14 	bl	80013dc <LL_ADC_INJ_IsConversionOngoing>
 80015b4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d16d      	bne.n	8001698 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d16a      	bne.n	8001698 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80015c6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80015ce:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80015de:	f023 0302 	bic.w	r3, r3, #2
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	69b9      	ldr	r1, [r7, #24]
 80015e8:	430b      	orrs	r3, r1
 80015ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	691b      	ldr	r3, [r3, #16]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d017      	beq.n	8001624 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	691a      	ldr	r2, [r3, #16]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001602:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800160c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001610:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	6911      	ldr	r1, [r2, #16]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6812      	ldr	r2, [r2, #0]
 800161c:	430b      	orrs	r3, r1
 800161e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001622:	e013      	b.n	800164c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	691a      	ldr	r2, [r3, #16]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001632:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001644:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001648:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001652:	2b01      	cmp	r3, #1
 8001654:	d118      	bne.n	8001688 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	691b      	ldr	r3, [r3, #16]
 800165c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001660:	f023 0304 	bic.w	r3, r3, #4
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800166c:	4311      	orrs	r1, r2
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001672:	4311      	orrs	r1, r2
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001678:	430a      	orrs	r2, r1
 800167a:	431a      	orrs	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f042 0201 	orr.w	r2, r2, #1
 8001684:	611a      	str	r2, [r3, #16]
 8001686:	e007      	b.n	8001698 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	691a      	ldr	r2, [r3, #16]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f022 0201 	bic.w	r2, r2, #1
 8001696:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	695b      	ldr	r3, [r3, #20]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d10c      	bne.n	80016ba <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	f023 010f 	bic.w	r1, r3, #15
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	1e5a      	subs	r2, r3, #1
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	430a      	orrs	r2, r1
 80016b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80016b8:	e007      	b.n	80016ca <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 020f 	bic.w	r2, r2, #15
 80016c8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ce:	f023 0303 	bic.w	r3, r3, #3
 80016d2:	f043 0201 	orr.w	r2, r3, #1
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80016da:	e007      	b.n	80016ec <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016e0:	f043 0210 	orr.w	r2, r3, #16
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80016ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3724      	adds	r7, #36	@ 0x24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd90      	pop	{r4, r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000000 	.word	0x20000000
 80016fc:	053e2d63 	.word	0x053e2d63
 8001700:	50000100 	.word	0x50000100
 8001704:	50000300 	.word	0x50000300
 8001708:	fff04007 	.word	0xfff04007

0800170c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001718:	4851      	ldr	r0, [pc, #324]	@ (8001860 <HAL_ADC_Start_DMA+0x154>)
 800171a:	f7ff fda7 	bl	800126c <LL_ADC_GetMultimode>
 800171e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fe46 	bl	80013b6 <LL_ADC_REG_IsConversionOngoing>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	f040 808f 	bne.w	8001850 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001738:	2b01      	cmp	r3, #1
 800173a:	d101      	bne.n	8001740 <HAL_ADC_Start_DMA+0x34>
 800173c:	2302      	movs	r3, #2
 800173e:	e08a      	b.n	8001856 <HAL_ADC_Start_DMA+0x14a>
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2201      	movs	r2, #1
 8001744:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d005      	beq.n	800175a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	2b05      	cmp	r3, #5
 8001752:	d002      	beq.n	800175a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	2b09      	cmp	r3, #9
 8001758:	d173      	bne.n	8001842 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f000 fea8 	bl	80024b0 <ADC_Enable>
 8001760:	4603      	mov	r3, r0
 8001762:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001764:	7dfb      	ldrb	r3, [r7, #23]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d166      	bne.n	8001838 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001772:	f023 0301 	bic.w	r3, r3, #1
 8001776:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a38      	ldr	r2, [pc, #224]	@ (8001864 <HAL_ADC_Start_DMA+0x158>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d002      	beq.n	800178e <HAL_ADC_Start_DMA+0x82>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	e001      	b.n	8001792 <HAL_ADC_Start_DMA+0x86>
 800178e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	6812      	ldr	r2, [r2, #0]
 8001796:	4293      	cmp	r3, r2
 8001798:	d002      	beq.n	80017a0 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d105      	bne.n	80017ac <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d006      	beq.n	80017c6 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017bc:	f023 0206 	bic.w	r2, r3, #6
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	661a      	str	r2, [r3, #96]	@ 0x60
 80017c4:	e002      	b.n	80017cc <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2200      	movs	r2, #0
 80017ca:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017d0:	4a25      	ldr	r2, [pc, #148]	@ (8001868 <HAL_ADC_Start_DMA+0x15c>)
 80017d2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017d8:	4a24      	ldr	r2, [pc, #144]	@ (800186c <HAL_ADC_Start_DMA+0x160>)
 80017da:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017e0:	4a23      	ldr	r2, [pc, #140]	@ (8001870 <HAL_ADC_Start_DMA+0x164>)
 80017e2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	221c      	movs	r2, #28
 80017ea:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2200      	movs	r2, #0
 80017f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f042 0210 	orr.w	r2, r2, #16
 8001802:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68da      	ldr	r2, [r3, #12]
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f042 0201 	orr.w	r2, r2, #1
 8001812:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	3340      	adds	r3, #64	@ 0x40
 800181e:	4619      	mov	r1, r3
 8001820:	68ba      	ldr	r2, [r7, #8]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f001 fcd0 	bl	80031c8 <HAL_DMA_Start_IT>
 8001828:	4603      	mov	r3, r0
 800182a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff fdac 	bl	800138e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001836:	e00d      	b.n	8001854 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2200      	movs	r2, #0
 800183c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001840:	e008      	b.n	8001854 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800184e:	e001      	b.n	8001854 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001850:	2302      	movs	r3, #2
 8001852:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001854:	7dfb      	ldrb	r3, [r7, #23]
}
 8001856:	4618      	mov	r0, r3
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	50000300 	.word	0x50000300
 8001864:	50000100 	.word	0x50000100
 8001868:	080025bd 	.word	0x080025bd
 800186c:	08002695 	.word	0x08002695
 8001870:	080026b1 	.word	0x080026b1

08001874 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	@ 0x28
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800187c:	2300      	movs	r3, #0
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001890:	4883      	ldr	r0, [pc, #524]	@ (8001aa0 <HAL_ADC_IRQHandler+0x22c>)
 8001892:	f7ff fceb 	bl	800126c <LL_ADC_GetMultimode>
 8001896:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d017      	beq.n	80018d2 <HAL_ADC_IRQHandler+0x5e>
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d012      	beq.n	80018d2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b0:	f003 0310 	and.w	r3, r3, #16
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d105      	bne.n	80018c4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018bc:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f000 ff35 	bl	8002734 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2202      	movs	r2, #2
 80018d0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d004      	beq.n	80018e6 <HAL_ADC_IRQHandler+0x72>
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10a      	bne.n	80018fc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	f000 8085 	beq.w	80019fc <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	f003 0308 	and.w	r3, r3, #8
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d07f      	beq.n	80019fc <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001900:	f003 0310 	and.w	r3, r3, #16
 8001904:	2b00      	cmp	r3, #0
 8001906:	d105      	bne.n	8001914 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800190c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff fc05 	bl	8001128 <LL_ADC_REG_IsTriggerSourceSWStart>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d064      	beq.n	80019ee <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a5e      	ldr	r2, [pc, #376]	@ (8001aa4 <HAL_ADC_IRQHandler+0x230>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d002      	beq.n	8001934 <HAL_ADC_IRQHandler+0xc0>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	e001      	b.n	8001938 <HAL_ADC_IRQHandler+0xc4>
 8001934:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	6812      	ldr	r2, [r2, #0]
 800193c:	4293      	cmp	r3, r2
 800193e:	d008      	beq.n	8001952 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d005      	beq.n	8001952 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	2b05      	cmp	r3, #5
 800194a:	d002      	beq.n	8001952 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	2b09      	cmp	r3, #9
 8001950:	d104      	bne.n	800195c <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	623b      	str	r3, [r7, #32]
 800195a:	e00d      	b.n	8001978 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <HAL_ADC_IRQHandler+0x230>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d002      	beq.n	800196c <HAL_ADC_IRQHandler+0xf8>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	e001      	b.n	8001970 <HAL_ADC_IRQHandler+0xfc>
 800196c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001970:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001978:	6a3b      	ldr	r3, [r7, #32]
 800197a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d135      	bne.n	80019ee <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0308 	and.w	r3, r3, #8
 800198c:	2b08      	cmp	r3, #8
 800198e:	d12e      	bne.n	80019ee <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fd0e 	bl	80013b6 <LL_ADC_REG_IsConversionOngoing>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d11a      	bne.n	80019d6 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 020c 	bic.w	r2, r2, #12
 80019ae:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d112      	bne.n	80019ee <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019cc:	f043 0201 	orr.w	r2, r3, #1
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019d4:	e00b      	b.n	80019ee <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019da:	f043 0210 	orr.w	r2, r3, #16
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e6:	f043 0201 	orr.w	r2, r3, #1
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7fe ff40 	bl	8000874 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	220c      	movs	r2, #12
 80019fa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f003 0320 	and.w	r3, r3, #32
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d004      	beq.n	8001a10 <HAL_ADC_IRQHandler+0x19c>
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	f003 0320 	and.w	r3, r3, #32
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d10b      	bne.n	8001a28 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f000 809e 	beq.w	8001b58 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f000 8098 	beq.w	8001b58 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a2c:	f003 0310 	and.w	r3, r3, #16
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d105      	bne.n	8001a40 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a38:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff fbae 	bl	80011a6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001a4a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fb69 	bl	8001128 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a56:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a11      	ldr	r2, [pc, #68]	@ (8001aa4 <HAL_ADC_IRQHandler+0x230>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d002      	beq.n	8001a68 <HAL_ADC_IRQHandler+0x1f4>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	e001      	b.n	8001a6c <HAL_ADC_IRQHandler+0x1f8>
 8001a68:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d008      	beq.n	8001a86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d005      	beq.n	8001a86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	2b06      	cmp	r3, #6
 8001a7e:	d002      	beq.n	8001a86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b07      	cmp	r3, #7
 8001a84:	d104      	bne.n	8001a90 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	623b      	str	r3, [r7, #32]
 8001a8e:	e011      	b.n	8001ab4 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a03      	ldr	r2, [pc, #12]	@ (8001aa4 <HAL_ADC_IRQHandler+0x230>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d006      	beq.n	8001aa8 <HAL_ADC_IRQHandler+0x234>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	e005      	b.n	8001aac <HAL_ADC_IRQHandler+0x238>
 8001aa0:	50000300 	.word	0x50000300
 8001aa4:	50000100 	.word	0x50000100
 8001aa8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001aac:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d047      	beq.n	8001b4a <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d007      	beq.n	8001ad4 <HAL_ADC_IRQHandler+0x260>
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d03f      	beq.n	8001b4a <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001aca:	6a3b      	ldr	r3, [r7, #32]
 8001acc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d13a      	bne.n	8001b4a <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ade:	2b40      	cmp	r3, #64	@ 0x40
 8001ae0:	d133      	bne.n	8001b4a <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d12e      	bne.n	8001b4a <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fc73 	bl	80013dc <LL_ADC_INJ_IsConversionOngoing>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d11a      	bne.n	8001b32 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001b0a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d112      	bne.n	8001b4a <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b28:	f043 0201 	orr.w	r2, r3, #1
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b30:	e00b      	b.n	8001b4a <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b36:	f043 0210 	orr.w	r2, r3, #16
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b42:	f043 0201 	orr.w	r2, r3, #1
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f000 fdca 	bl	80026e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2260      	movs	r2, #96	@ 0x60
 8001b56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d011      	beq.n	8001b86 <HAL_ADC_IRQHandler+0x312>
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00c      	beq.n	8001b86 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b70:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f895 	bl	8001ca8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2280      	movs	r2, #128	@ 0x80
 8001b84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d012      	beq.n	8001bb6 <HAL_ADC_IRQHandler+0x342>
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00d      	beq.n	8001bb6 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b9e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 fdb0 	bl	800270c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d012      	beq.n	8001be6 <HAL_ADC_IRQHandler+0x372>
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d00d      	beq.n	8001be6 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 fda2 	bl	8002720 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001be4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	f003 0310 	and.w	r3, r3, #16
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d036      	beq.n	8001c5e <HAL_ADC_IRQHandler+0x3ea>
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	f003 0310 	and.w	r3, r3, #16
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d031      	beq.n	8001c5e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d102      	bne.n	8001c08 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8001c02:	2301      	movs	r3, #1
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c06:	e014      	b.n	8001c32 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d008      	beq.n	8001c20 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c0e:	4825      	ldr	r0, [pc, #148]	@ (8001ca4 <HAL_ADC_IRQHandler+0x430>)
 8001c10:	f7ff fb3a 	bl	8001288 <LL_ADC_GetMultiDMATransfer>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d00b      	beq.n	8001c32 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c1e:	e008      	b.n	8001c32 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d10e      	bne.n	8001c56 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c48:	f043 0202 	orr.w	r2, r3, #2
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f000 f833 	bl	8001cbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2210      	movs	r2, #16
 8001c5c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d018      	beq.n	8001c9a <HAL_ADC_IRQHandler+0x426>
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d013      	beq.n	8001c9a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c76:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c82:	f043 0208 	orr.w	r2, r3, #8
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c92:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 fd2f 	bl	80026f8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001c9a:	bf00      	nop
 8001c9c:	3728      	adds	r7, #40	@ 0x28
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	50000300 	.word	0x50000300

08001ca8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b0b6      	sub	sp, #216	@ 0xd8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d101      	bne.n	8001cf2 <HAL_ADC_ConfigChannel+0x22>
 8001cee:	2302      	movs	r3, #2
 8001cf0:	e3c8      	b.n	8002484 <HAL_ADC_ConfigChannel+0x7b4>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff fb59 	bl	80013b6 <LL_ADC_REG_IsConversionOngoing>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f040 83ad 	bne.w	8002466 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	6859      	ldr	r1, [r3, #4]
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	f7ff fa18 	bl	800114e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fb47 	bl	80013b6 <LL_ADC_REG_IsConversionOngoing>
 8001d28:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff fb53 	bl	80013dc <LL_ADC_INJ_IsConversionOngoing>
 8001d36:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d3a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f040 81d9 	bne.w	80020f6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f040 81d4 	bne.w	80020f6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d56:	d10f      	bne.n	8001d78 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6818      	ldr	r0, [r3, #0]
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2200      	movs	r2, #0
 8001d62:	4619      	mov	r1, r3
 8001d64:	f7ff fa32 	bl	80011cc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff f9c6 	bl	8001102 <LL_ADC_SetSamplingTimeCommonConfig>
 8001d76:	e00e      	b.n	8001d96 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	6819      	ldr	r1, [r3, #0]
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	461a      	mov	r2, r3
 8001d86:	f7ff fa21 	bl	80011cc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff f9b6 	bl	8001102 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	695a      	ldr	r2, [r3, #20]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	08db      	lsrs	r3, r3, #3
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	d022      	beq.n	8001dfe <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	6919      	ldr	r1, [r3, #16]
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001dc8:	f7ff f910 	bl	8000fec <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6818      	ldr	r0, [r3, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	6919      	ldr	r1, [r3, #16]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	f7ff f95c 	bl	8001096 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6818      	ldr	r0, [r3, #0]
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d102      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x124>
 8001dee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001df2:	e000      	b.n	8001df6 <HAL_ADC_ConfigChannel+0x126>
 8001df4:	2300      	movs	r3, #0
 8001df6:	461a      	mov	r2, r3
 8001df8:	f7ff f968 	bl	80010cc <LL_ADC_SetOffsetSaturation>
 8001dfc:	e17b      	b.n	80020f6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2100      	movs	r1, #0
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff f915 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10a      	bne.n	8001e2a <HAL_ADC_ConfigChannel+0x15a>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff f90a 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001e20:	4603      	mov	r3, r0
 8001e22:	0e9b      	lsrs	r3, r3, #26
 8001e24:	f003 021f 	and.w	r2, r3, #31
 8001e28:	e01e      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x198>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2100      	movs	r1, #0
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff f8ff 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001e36:	4603      	mov	r3, r0
 8001e38:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001e40:	fa93 f3a3 	rbit	r3, r3
 8001e44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e48:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001e4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d101      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001e58:	2320      	movs	r3, #32
 8001e5a:	e004      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001e5c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e60:	fab3 f383 	clz	r3, r3
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d105      	bne.n	8001e80 <HAL_ADC_ConfigChannel+0x1b0>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	0e9b      	lsrs	r3, r3, #26
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	e018      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0x1e2>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001e8c:	fa93 f3a3 	rbit	r3, r3
 8001e90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001e94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001e9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d101      	bne.n	8001ea8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001ea4:	2320      	movs	r3, #32
 8001ea6:	e004      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001ea8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001eac:	fab3 f383 	clz	r3, r3
 8001eb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d106      	bne.n	8001ec4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff f8ce 	bl	8001060 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2101      	movs	r1, #1
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff f8b2 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10a      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x220>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2101      	movs	r1, #1
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff f8a7 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	0e9b      	lsrs	r3, r3, #26
 8001eea:	f003 021f 	and.w	r2, r3, #31
 8001eee:	e01e      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x25e>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff f89c 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001efc:	4603      	mov	r3, r0
 8001efe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f06:	fa93 f3a3 	rbit	r3, r3
 8001f0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001f0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001f16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001f1e:	2320      	movs	r3, #32
 8001f20:	e004      	b.n	8001f2c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001f22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f26:	fab3 f383 	clz	r3, r3
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d105      	bne.n	8001f46 <HAL_ADC_ConfigChannel+0x276>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	0e9b      	lsrs	r3, r3, #26
 8001f40:	f003 031f 	and.w	r3, r3, #31
 8001f44:	e018      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x2a8>
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f52:	fa93 f3a3 	rbit	r3, r3
 8001f56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001f5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001f62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001f6a:	2320      	movs	r3, #32
 8001f6c:	e004      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001f6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f72:	fab3 f383 	clz	r3, r3
 8001f76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d106      	bne.n	8001f8a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2200      	movs	r2, #0
 8001f82:	2101      	movs	r1, #1
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff f86b 	bl	8001060 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2102      	movs	r1, #2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff f84f 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001f96:	4603      	mov	r3, r0
 8001f98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d10a      	bne.n	8001fb6 <HAL_ADC_ConfigChannel+0x2e6>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2102      	movs	r1, #2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff f844 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001fac:	4603      	mov	r3, r0
 8001fae:	0e9b      	lsrs	r3, r3, #26
 8001fb0:	f003 021f 	and.w	r2, r3, #31
 8001fb4:	e01e      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x324>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2102      	movs	r1, #2
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff f839 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fcc:	fa93 f3a3 	rbit	r3, r3
 8001fd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001fd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001fd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001fdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001fe4:	2320      	movs	r3, #32
 8001fe6:	e004      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001fe8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001fec:	fab3 f383 	clz	r3, r3
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <HAL_ADC_ConfigChannel+0x33c>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	0e9b      	lsrs	r3, r3, #26
 8002006:	f003 031f 	and.w	r3, r3, #31
 800200a:	e016      	b.n	800203a <HAL_ADC_ConfigChannel+0x36a>
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002014:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002018:	fa93 f3a3 	rbit	r3, r3
 800201c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800201e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002020:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800202c:	2320      	movs	r3, #32
 800202e:	e004      	b.n	800203a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002030:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002034:	fab3 f383 	clz	r3, r3
 8002038:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800203a:	429a      	cmp	r2, r3
 800203c:	d106      	bne.n	800204c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2200      	movs	r2, #0
 8002044:	2102      	movs	r1, #2
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff f80a 	bl	8001060 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2103      	movs	r1, #3
 8002052:	4618      	mov	r0, r3
 8002054:	f7fe ffee 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8002058:	4603      	mov	r3, r0
 800205a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10a      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x3a8>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2103      	movs	r1, #3
 8002068:	4618      	mov	r0, r3
 800206a:	f7fe ffe3 	bl	8001034 <LL_ADC_GetOffsetChannel>
 800206e:	4603      	mov	r3, r0
 8002070:	0e9b      	lsrs	r3, r3, #26
 8002072:	f003 021f 	and.w	r2, r3, #31
 8002076:	e017      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x3d8>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2103      	movs	r1, #3
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe ffd8 	bl	8001034 <LL_ADC_GetOffsetChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002088:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800208a:	fa93 f3a3 	rbit	r3, r3
 800208e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002090:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002092:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002094:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800209a:	2320      	movs	r3, #32
 800209c:	e003      	b.n	80020a6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800209e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020a0:	fab3 f383 	clz	r3, r3
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d105      	bne.n	80020c0 <HAL_ADC_ConfigChannel+0x3f0>
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	0e9b      	lsrs	r3, r3, #26
 80020ba:	f003 031f 	and.w	r3, r3, #31
 80020be:	e011      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x414>
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020c8:	fa93 f3a3 	rbit	r3, r3
 80020cc:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80020ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80020d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d101      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80020d8:	2320      	movs	r3, #32
 80020da:	e003      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80020dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020de:	fab3 f383 	clz	r3, r3
 80020e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d106      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2200      	movs	r2, #0
 80020ee:	2103      	movs	r1, #3
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe ffb5 	bl	8001060 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff f934 	bl	8001368 <LL_ADC_IsEnabled>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	f040 8140 	bne.w	8002388 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6818      	ldr	r0, [r3, #0]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	6819      	ldr	r1, [r3, #0]
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	461a      	mov	r2, r3
 8002116:	f7ff f885 	bl	8001224 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	4a8f      	ldr	r2, [pc, #572]	@ (800235c <HAL_ADC_ConfigChannel+0x68c>)
 8002120:	4293      	cmp	r3, r2
 8002122:	f040 8131 	bne.w	8002388 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10b      	bne.n	800214e <HAL_ADC_ConfigChannel+0x47e>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	0e9b      	lsrs	r3, r3, #26
 800213c:	3301      	adds	r3, #1
 800213e:	f003 031f 	and.w	r3, r3, #31
 8002142:	2b09      	cmp	r3, #9
 8002144:	bf94      	ite	ls
 8002146:	2301      	movls	r3, #1
 8002148:	2300      	movhi	r3, #0
 800214a:	b2db      	uxtb	r3, r3
 800214c:	e019      	b.n	8002182 <HAL_ADC_ConfigChannel+0x4b2>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002154:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800215c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800215e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002160:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002166:	2320      	movs	r3, #32
 8002168:	e003      	b.n	8002172 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800216a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800216c:	fab3 f383 	clz	r3, r3
 8002170:	b2db      	uxtb	r3, r3
 8002172:	3301      	adds	r3, #1
 8002174:	f003 031f 	and.w	r3, r3, #31
 8002178:	2b09      	cmp	r3, #9
 800217a:	bf94      	ite	ls
 800217c:	2301      	movls	r3, #1
 800217e:	2300      	movhi	r3, #0
 8002180:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002182:	2b00      	cmp	r3, #0
 8002184:	d079      	beq.n	800227a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800218e:	2b00      	cmp	r3, #0
 8002190:	d107      	bne.n	80021a2 <HAL_ADC_ConfigChannel+0x4d2>
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	0e9b      	lsrs	r3, r3, #26
 8002198:	3301      	adds	r3, #1
 800219a:	069b      	lsls	r3, r3, #26
 800219c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021a0:	e015      	b.n	80021ce <HAL_ADC_ConfigChannel+0x4fe>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021aa:	fa93 f3a3 	rbit	r3, r3
 80021ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80021b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021b2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80021b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80021ba:	2320      	movs	r3, #32
 80021bc:	e003      	b.n	80021c6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80021be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021c0:	fab3 f383 	clz	r3, r3
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	3301      	adds	r3, #1
 80021c8:	069b      	lsls	r3, r3, #26
 80021ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d109      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x51e>
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	0e9b      	lsrs	r3, r3, #26
 80021e0:	3301      	adds	r3, #1
 80021e2:	f003 031f 	and.w	r3, r3, #31
 80021e6:	2101      	movs	r1, #1
 80021e8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ec:	e017      	b.n	800221e <HAL_ADC_ConfigChannel+0x54e>
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021f6:	fa93 f3a3 	rbit	r3, r3
 80021fa:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80021fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002200:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002206:	2320      	movs	r3, #32
 8002208:	e003      	b.n	8002212 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800220a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800220c:	fab3 f383 	clz	r3, r3
 8002210:	b2db      	uxtb	r3, r3
 8002212:	3301      	adds	r3, #1
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	2101      	movs	r1, #1
 800221a:	fa01 f303 	lsl.w	r3, r1, r3
 800221e:	ea42 0103 	orr.w	r1, r2, r3
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10a      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x574>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	0e9b      	lsrs	r3, r3, #26
 8002234:	3301      	adds	r3, #1
 8002236:	f003 021f 	and.w	r2, r3, #31
 800223a:	4613      	mov	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4413      	add	r3, r2
 8002240:	051b      	lsls	r3, r3, #20
 8002242:	e018      	b.n	8002276 <HAL_ADC_ConfigChannel+0x5a6>
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800224c:	fa93 f3a3 	rbit	r3, r3
 8002250:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002254:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800225c:	2320      	movs	r3, #32
 800225e:	e003      	b.n	8002268 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002262:	fab3 f383 	clz	r3, r3
 8002266:	b2db      	uxtb	r3, r3
 8002268:	3301      	adds	r3, #1
 800226a:	f003 021f 	and.w	r2, r3, #31
 800226e:	4613      	mov	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	4413      	add	r3, r2
 8002274:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002276:	430b      	orrs	r3, r1
 8002278:	e081      	b.n	800237e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002282:	2b00      	cmp	r3, #0
 8002284:	d107      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x5c6>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	0e9b      	lsrs	r3, r3, #26
 800228c:	3301      	adds	r3, #1
 800228e:	069b      	lsls	r3, r3, #26
 8002290:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002294:	e015      	b.n	80022c2 <HAL_ADC_ConfigChannel+0x5f2>
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800229e:	fa93 f3a3 	rbit	r3, r3
 80022a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80022a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80022ae:	2320      	movs	r3, #32
 80022b0:	e003      	b.n	80022ba <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80022b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b4:	fab3 f383 	clz	r3, r3
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	3301      	adds	r3, #1
 80022bc:	069b      	lsls	r3, r3, #26
 80022be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d109      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x612>
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	0e9b      	lsrs	r3, r3, #26
 80022d4:	3301      	adds	r3, #1
 80022d6:	f003 031f 	and.w	r3, r3, #31
 80022da:	2101      	movs	r1, #1
 80022dc:	fa01 f303 	lsl.w	r3, r1, r3
 80022e0:	e017      	b.n	8002312 <HAL_ADC_ConfigChannel+0x642>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e8:	6a3b      	ldr	r3, [r7, #32]
 80022ea:	fa93 f3a3 	rbit	r3, r3
 80022ee:	61fb      	str	r3, [r7, #28]
  return result;
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80022f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80022fa:	2320      	movs	r3, #32
 80022fc:	e003      	b.n	8002306 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80022fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002300:	fab3 f383 	clz	r3, r3
 8002304:	b2db      	uxtb	r3, r3
 8002306:	3301      	adds	r3, #1
 8002308:	f003 031f 	and.w	r3, r3, #31
 800230c:	2101      	movs	r1, #1
 800230e:	fa01 f303 	lsl.w	r3, r1, r3
 8002312:	ea42 0103 	orr.w	r1, r2, r3
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10d      	bne.n	800233e <HAL_ADC_ConfigChannel+0x66e>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	0e9b      	lsrs	r3, r3, #26
 8002328:	3301      	adds	r3, #1
 800232a:	f003 021f 	and.w	r2, r3, #31
 800232e:	4613      	mov	r3, r2
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	4413      	add	r3, r2
 8002334:	3b1e      	subs	r3, #30
 8002336:	051b      	lsls	r3, r3, #20
 8002338:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800233c:	e01e      	b.n	800237c <HAL_ADC_ConfigChannel+0x6ac>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	fa93 f3a3 	rbit	r3, r3
 800234a:	613b      	str	r3, [r7, #16]
  return result;
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d104      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002356:	2320      	movs	r3, #32
 8002358:	e006      	b.n	8002368 <HAL_ADC_ConfigChannel+0x698>
 800235a:	bf00      	nop
 800235c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	fab3 f383 	clz	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	3301      	adds	r3, #1
 800236a:	f003 021f 	and.w	r2, r3, #31
 800236e:	4613      	mov	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	4413      	add	r3, r2
 8002374:	3b1e      	subs	r3, #30
 8002376:	051b      	lsls	r3, r3, #20
 8002378:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800237c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002382:	4619      	mov	r1, r3
 8002384:	f7fe ff22 	bl	80011cc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	4b3f      	ldr	r3, [pc, #252]	@ (800248c <HAL_ADC_ConfigChannel+0x7bc>)
 800238e:	4013      	ands	r3, r2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d071      	beq.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002394:	483e      	ldr	r0, [pc, #248]	@ (8002490 <HAL_ADC_ConfigChannel+0x7c0>)
 8002396:	f7fe fe1b 	bl	8000fd0 <LL_ADC_GetCommonPathInternalCh>
 800239a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a3c      	ldr	r2, [pc, #240]	@ (8002494 <HAL_ADC_ConfigChannel+0x7c4>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d004      	beq.n	80023b2 <HAL_ADC_ConfigChannel+0x6e2>
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a3a      	ldr	r2, [pc, #232]	@ (8002498 <HAL_ADC_ConfigChannel+0x7c8>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d127      	bne.n	8002402 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d121      	bne.n	8002402 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023c6:	d157      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023d0:	4619      	mov	r1, r3
 80023d2:	482f      	ldr	r0, [pc, #188]	@ (8002490 <HAL_ADC_ConfigChannel+0x7c0>)
 80023d4:	f7fe fde9 	bl	8000faa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023d8:	4b30      	ldr	r3, [pc, #192]	@ (800249c <HAL_ADC_ConfigChannel+0x7cc>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	099b      	lsrs	r3, r3, #6
 80023de:	4a30      	ldr	r2, [pc, #192]	@ (80024a0 <HAL_ADC_ConfigChannel+0x7d0>)
 80023e0:	fba2 2303 	umull	r2, r3, r2, r3
 80023e4:	099b      	lsrs	r3, r3, #6
 80023e6:	1c5a      	adds	r2, r3, #1
 80023e8:	4613      	mov	r3, r2
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	4413      	add	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80023f2:	e002      	b.n	80023fa <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1f9      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002400:	e03a      	b.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a27      	ldr	r2, [pc, #156]	@ (80024a4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d113      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800240c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002410:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10d      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a22      	ldr	r2, [pc, #136]	@ (80024a8 <HAL_ADC_ConfigChannel+0x7d8>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d02a      	beq.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002422:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002426:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800242a:	4619      	mov	r1, r3
 800242c:	4818      	ldr	r0, [pc, #96]	@ (8002490 <HAL_ADC_ConfigChannel+0x7c0>)
 800242e:	f7fe fdbc 	bl	8000faa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002432:	e021      	b.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a1c      	ldr	r2, [pc, #112]	@ (80024ac <HAL_ADC_ConfigChannel+0x7dc>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d11c      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800243e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d116      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a16      	ldr	r2, [pc, #88]	@ (80024a8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d011      	beq.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002454:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002458:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800245c:	4619      	mov	r1, r3
 800245e:	480c      	ldr	r0, [pc, #48]	@ (8002490 <HAL_ADC_ConfigChannel+0x7c0>)
 8002460:	f7fe fda3 	bl	8000faa <LL_ADC_SetCommonPathInternalCh>
 8002464:	e008      	b.n	8002478 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246a:	f043 0220 	orr.w	r2, r3, #32
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002480:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002484:	4618      	mov	r0, r3
 8002486:	37d8      	adds	r7, #216	@ 0xd8
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	80080000 	.word	0x80080000
 8002490:	50000300 	.word	0x50000300
 8002494:	c3210000 	.word	0xc3210000
 8002498:	90c00010 	.word	0x90c00010
 800249c:	20000000 	.word	0x20000000
 80024a0:	053e2d63 	.word	0x053e2d63
 80024a4:	c7520000 	.word	0xc7520000
 80024a8:	50000100 	.word	0x50000100
 80024ac:	cb840000 	.word	0xcb840000

080024b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe ff51 	bl	8001368 <LL_ADC_IsEnabled>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d169      	bne.n	80025a0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	4b36      	ldr	r3, [pc, #216]	@ (80025ac <ADC_Enable+0xfc>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00d      	beq.n	80024f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024de:	f043 0210 	orr.w	r2, r3, #16
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ea:	f043 0201 	orr.w	r2, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e055      	b.n	80025a2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fe ff20 	bl	8001340 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002500:	482b      	ldr	r0, [pc, #172]	@ (80025b0 <ADC_Enable+0x100>)
 8002502:	f7fe fd65 	bl	8000fd0 <LL_ADC_GetCommonPathInternalCh>
 8002506:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002508:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800250c:	2b00      	cmp	r3, #0
 800250e:	d013      	beq.n	8002538 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002510:	4b28      	ldr	r3, [pc, #160]	@ (80025b4 <ADC_Enable+0x104>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	099b      	lsrs	r3, r3, #6
 8002516:	4a28      	ldr	r2, [pc, #160]	@ (80025b8 <ADC_Enable+0x108>)
 8002518:	fba2 2303 	umull	r2, r3, r2, r3
 800251c:	099b      	lsrs	r3, r3, #6
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800252a:	e002      	b.n	8002532 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	3b01      	subs	r3, #1
 8002530:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1f9      	bne.n	800252c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002538:	f7fe fcaa 	bl	8000e90 <HAL_GetTick>
 800253c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800253e:	e028      	b.n	8002592 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f7fe ff0f 	bl	8001368 <LL_ADC_IsEnabled>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d104      	bne.n	800255a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe fef3 	bl	8001340 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800255a:	f7fe fc99 	bl	8000e90 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d914      	bls.n	8002592 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b01      	cmp	r3, #1
 8002574:	d00d      	beq.n	8002592 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257a:	f043 0210 	orr.w	r2, r3, #16
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002586:	f043 0201 	orr.w	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e007      	b.n	80025a2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	2b01      	cmp	r3, #1
 800259e:	d1cf      	bne.n	8002540 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	8000003f 	.word	0x8000003f
 80025b0:	50000300 	.word	0x50000300
 80025b4:	20000000 	.word	0x20000000
 80025b8:	053e2d63 	.word	0x053e2d63

080025bc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d14b      	bne.n	800266e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d021      	beq.n	8002634 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fe fd97 	bl	8001128 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d032      	beq.n	8002666 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d12b      	bne.n	8002666 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002612:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800261e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d11f      	bne.n	8002666 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800262a:	f043 0201 	orr.w	r2, r3, #1
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002632:	e018      	b.n	8002666 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d111      	bne.n	8002666 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002646:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002652:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d105      	bne.n	8002666 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800265e:	f043 0201 	orr.w	r2, r3, #1
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002666:	68f8      	ldr	r0, [r7, #12]
 8002668:	f7fe f904 	bl	8000874 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800266c:	e00e      	b.n	800268c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002672:	f003 0310 	and.w	r3, r3, #16
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f7ff fb1e 	bl	8001cbc <HAL_ADC_ErrorCallback>
}
 8002680:	e004      	b.n	800268c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	4798      	blx	r3
}
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f7fe f8a8 	bl	80007f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026a8:	bf00      	nop
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026bc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ce:	f043 0204 	orr.w	r2, r3, #4
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f7ff faf0 	bl	8001cbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026dc:	bf00      	nop
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d101      	bne.n	800275a <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e023      	b.n	80027a2 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d106      	bne.n	8002774 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7fe f95e 	bl	8000a30 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027bc:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <__NVIC_SetPriorityGrouping+0x44>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027c2:	68ba      	ldr	r2, [r7, #8]
 80027c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027c8:	4013      	ands	r3, r2
 80027ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027de:	4a04      	ldr	r2, [pc, #16]	@ (80027f0 <__NVIC_SetPriorityGrouping+0x44>)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	60d3      	str	r3, [r2, #12]
}
 80027e4:	bf00      	nop
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f8:	4b04      	ldr	r3, [pc, #16]	@ (800280c <__NVIC_GetPriorityGrouping+0x18>)
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	0a1b      	lsrs	r3, r3, #8
 80027fe:	f003 0307 	and.w	r3, r3, #7
}
 8002802:	4618      	mov	r0, r3
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	2b00      	cmp	r3, #0
 8002820:	db0b      	blt.n	800283a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	f003 021f 	and.w	r2, r3, #31
 8002828:	4907      	ldr	r1, [pc, #28]	@ (8002848 <__NVIC_EnableIRQ+0x38>)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	095b      	lsrs	r3, r3, #5
 8002830:	2001      	movs	r0, #1
 8002832:	fa00 f202 	lsl.w	r2, r0, r2
 8002836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	e000e100 	.word	0xe000e100

0800284c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	6039      	str	r1, [r7, #0]
 8002856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285c:	2b00      	cmp	r3, #0
 800285e:	db0a      	blt.n	8002876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	b2da      	uxtb	r2, r3
 8002864:	490c      	ldr	r1, [pc, #48]	@ (8002898 <__NVIC_SetPriority+0x4c>)
 8002866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286a:	0112      	lsls	r2, r2, #4
 800286c:	b2d2      	uxtb	r2, r2
 800286e:	440b      	add	r3, r1
 8002870:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002874:	e00a      	b.n	800288c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	b2da      	uxtb	r2, r3
 800287a:	4908      	ldr	r1, [pc, #32]	@ (800289c <__NVIC_SetPriority+0x50>)
 800287c:	79fb      	ldrb	r3, [r7, #7]
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	3b04      	subs	r3, #4
 8002884:	0112      	lsls	r2, r2, #4
 8002886:	b2d2      	uxtb	r2, r2
 8002888:	440b      	add	r3, r1
 800288a:	761a      	strb	r2, [r3, #24]
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	e000e100 	.word	0xe000e100
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b089      	sub	sp, #36	@ 0x24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	f1c3 0307 	rsb	r3, r3, #7
 80028ba:	2b04      	cmp	r3, #4
 80028bc:	bf28      	it	cs
 80028be:	2304      	movcs	r3, #4
 80028c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3304      	adds	r3, #4
 80028c6:	2b06      	cmp	r3, #6
 80028c8:	d902      	bls.n	80028d0 <NVIC_EncodePriority+0x30>
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	3b03      	subs	r3, #3
 80028ce:	e000      	b.n	80028d2 <NVIC_EncodePriority+0x32>
 80028d0:	2300      	movs	r3, #0
 80028d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d4:	f04f 32ff 	mov.w	r2, #4294967295
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43da      	mvns	r2, r3
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	401a      	ands	r2, r3
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e8:	f04f 31ff 	mov.w	r1, #4294967295
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	fa01 f303 	lsl.w	r3, r1, r3
 80028f2:	43d9      	mvns	r1, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f8:	4313      	orrs	r3, r2
         );
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3724      	adds	r7, #36	@ 0x24
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
	...

08002908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3b01      	subs	r3, #1
 8002914:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002918:	d301      	bcc.n	800291e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800291a:	2301      	movs	r3, #1
 800291c:	e00f      	b.n	800293e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800291e:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <SysTick_Config+0x40>)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3b01      	subs	r3, #1
 8002924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002926:	210f      	movs	r1, #15
 8002928:	f04f 30ff 	mov.w	r0, #4294967295
 800292c:	f7ff ff8e 	bl	800284c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002930:	4b05      	ldr	r3, [pc, #20]	@ (8002948 <SysTick_Config+0x40>)
 8002932:	2200      	movs	r2, #0
 8002934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002936:	4b04      	ldr	r3, [pc, #16]	@ (8002948 <SysTick_Config+0x40>)
 8002938:	2207      	movs	r2, #7
 800293a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	e000e010 	.word	0xe000e010

0800294c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ff29 	bl	80027ac <__NVIC_SetPriorityGrouping>
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b086      	sub	sp, #24
 8002966:	af00      	add	r7, sp, #0
 8002968:	4603      	mov	r3, r0
 800296a:	60b9      	str	r1, [r7, #8]
 800296c:	607a      	str	r2, [r7, #4]
 800296e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002970:	f7ff ff40 	bl	80027f4 <__NVIC_GetPriorityGrouping>
 8002974:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	68b9      	ldr	r1, [r7, #8]
 800297a:	6978      	ldr	r0, [r7, #20]
 800297c:	f7ff ff90 	bl	80028a0 <NVIC_EncodePriority>
 8002980:	4602      	mov	r2, r0
 8002982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002986:	4611      	mov	r1, r2
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff5f 	bl	800284c <__NVIC_SetPriority>
}
 800298e:	bf00      	nop
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	4603      	mov	r3, r0
 800299e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff33 	bl	8002810 <__NVIC_EnableIRQ>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7ff ffa4 	bl	8002908 <SysTick_Config>
 80029c0:	4603      	mov	r3, r0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b082      	sub	sp, #8
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e014      	b.n	8002a06 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	791b      	ldrb	r3, [r3, #4]
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d105      	bne.n	80029f2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7fe f83f 	bl	8000a70 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2202      	movs	r2, #2
 80029f6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
	...

08002a10 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d101      	bne.n	8002a28 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e0b2      	b.n	8002b8e <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	795b      	ldrb	r3, [r3, #5]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d101      	bne.n	8002a34 <HAL_DAC_Start_DMA+0x24>
 8002a30:	2302      	movs	r3, #2
 8002a32:	e0ac      	b.n	8002b8e <HAL_DAC_Start_DMA+0x17e>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2201      	movs	r2, #1
 8002a38:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d129      	bne.n	8002a9a <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	4a53      	ldr	r2, [pc, #332]	@ (8002b98 <HAL_DAC_Start_DMA+0x188>)
 8002a4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	4a52      	ldr	r2, [pc, #328]	@ (8002b9c <HAL_DAC_Start_DMA+0x18c>)
 8002a54:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	4a51      	ldr	r2, [pc, #324]	@ (8002ba0 <HAL_DAC_Start_DMA+0x190>)
 8002a5c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a6c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_DAC_Start_DMA+0x6c>
 8002a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d005      	beq.n	8002a86 <HAL_DAC_Start_DMA+0x76>
 8002a7a:	e009      	b.n	8002a90 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	3308      	adds	r3, #8
 8002a82:	61bb      	str	r3, [r7, #24]
        break;
 8002a84:	e033      	b.n	8002aee <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	330c      	adds	r3, #12
 8002a8c:	61bb      	str	r3, [r7, #24]
        break;
 8002a8e:	e02e      	b.n	8002aee <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	3310      	adds	r3, #16
 8002a96:	61bb      	str	r3, [r7, #24]
        break;
 8002a98:	e029      	b.n	8002aee <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	4a41      	ldr	r2, [pc, #260]	@ (8002ba4 <HAL_DAC_Start_DMA+0x194>)
 8002aa0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	4a40      	ldr	r2, [pc, #256]	@ (8002ba8 <HAL_DAC_Start_DMA+0x198>)
 8002aa8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	4a3f      	ldr	r2, [pc, #252]	@ (8002bac <HAL_DAC_Start_DMA+0x19c>)
 8002ab0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002ac0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_DAC_Start_DMA+0xc0>
 8002ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d005      	beq.n	8002ada <HAL_DAC_Start_DMA+0xca>
 8002ace:	e009      	b.n	8002ae4 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3314      	adds	r3, #20
 8002ad6:	61bb      	str	r3, [r7, #24]
        break;
 8002ad8:	e009      	b.n	8002aee <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	3318      	adds	r3, #24
 8002ae0:	61bb      	str	r3, [r7, #24]
        break;
 8002ae2:	e004      	b.n	8002aee <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	331c      	adds	r3, #28
 8002aea:	61bb      	str	r3, [r7, #24]
        break;
 8002aec:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d111      	bne.n	8002b18 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b02:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6898      	ldr	r0, [r3, #8]
 8002b08:	6879      	ldr	r1, [r7, #4]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	f000 fb5b 	bl	80031c8 <HAL_DMA_Start_IT>
 8002b12:	4603      	mov	r3, r0
 8002b14:	77fb      	strb	r3, [r7, #31]
 8002b16:	e010      	b.n	8002b3a <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002b26:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	68d8      	ldr	r0, [r3, #12]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	f000 fb49 	bl	80031c8 <HAL_DMA_Start_IT>
 8002b36:	4603      	mov	r3, r0
 8002b38:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002b40:	7ffb      	ldrb	r3, [r7, #31]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d11c      	bne.n	8002b80 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6819      	ldr	r1, [r3, #0]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0310 	and.w	r3, r3, #16
 8002b52:	2201      	movs	r2, #1
 8002b54:	409a      	lsls	r2, r3
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b5e:	4b14      	ldr	r3, [pc, #80]	@ (8002bb0 <HAL_DAC_Start_DMA+0x1a0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	099b      	lsrs	r3, r3, #6
 8002b64:	4a13      	ldr	r2, [pc, #76]	@ (8002bb4 <HAL_DAC_Start_DMA+0x1a4>)
 8002b66:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6a:	099b      	lsrs	r3, r3, #6
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8002b70:	e002      	b.n	8002b78 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	3b01      	subs	r3, #1
 8002b76:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f9      	bne.n	8002b72 <HAL_DAC_Start_DMA+0x162>
 8002b7e:	e005      	b.n	8002b8c <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	f043 0204 	orr.w	r2, r3, #4
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002b8c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3720      	adds	r7, #32
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	08002f65 	.word	0x08002f65
 8002b9c:	08002f87 	.word	0x08002f87
 8002ba0:	08002fa3 	.word	0x08002fa3
 8002ba4:	0800300d 	.word	0x0800300d
 8002ba8:	0800302f 	.word	0x0800302f
 8002bac:	0800304b 	.word	0x0800304b
 8002bb0:	20000000 	.word	0x20000000
 8002bb4:	053e2d63 	.word	0x053e2d63

08002bb8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b08a      	sub	sp, #40	@ 0x28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <HAL_DAC_ConfigChannel+0x1c>
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d101      	bne.n	8002c14 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e19e      	b.n	8002f52 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	795b      	ldrb	r3, [r3, #5]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <HAL_DAC_ConfigChannel+0x2c>
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	e198      	b.n	8002f52 <HAL_DAC_ConfigChannel+0x35e>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2201      	movs	r2, #1
 8002c24:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2202      	movs	r2, #2
 8002c2a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b04      	cmp	r3, #4
 8002c32:	d17a      	bne.n	8002d2a <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002c34:	f7fe f92c 	bl	8000e90 <HAL_GetTick>
 8002c38:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d13d      	bne.n	8002cbc <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c40:	e018      	b.n	8002c74 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c42:	f7fe f925 	bl	8000e90 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d911      	bls.n	8002c74 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00a      	beq.n	8002c74 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	f043 0208 	orr.w	r2, r3, #8
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2203      	movs	r2, #3
 8002c6e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e16e      	b.n	8002f52 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1df      	bne.n	8002c42 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c8a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c8c:	e020      	b.n	8002cd0 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c8e:	f7fe f8ff 	bl	8000e90 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d90f      	bls.n	8002cbc <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	da0a      	bge.n	8002cbc <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	f043 0208 	orr.w	r2, r3, #8
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e14a      	b.n	8002f52 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	dbe3      	blt.n	8002c8e <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cce:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	ea02 0103 	and.w	r1, r2, r3
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f003 0310 	and.w	r3, r3, #16
 8002cf4:	409a      	lsls	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f003 0310 	and.w	r3, r3, #16
 8002d0a:	21ff      	movs	r1, #255	@ 0xff
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	ea02 0103 	and.w	r1, r2, r3
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f003 0310 	and.w	r3, r3, #16
 8002d20:	409a      	lsls	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d11d      	bne.n	8002d6e <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f003 0310 	and.w	r3, r3, #16
 8002d40:	221f      	movs	r2, #31
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f003 0310 	and.w	r3, r3, #16
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d62:	4313      	orrs	r3, r2
 8002d64:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d6c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f003 0310 	and.w	r3, r3, #16
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	43db      	mvns	r3, r3
 8002d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d86:	4013      	ands	r3, r2
 8002d88:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d102      	bne.n	8002d98 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	623b      	str	r3, [r7, #32]
 8002d96:	e00f      	b.n	8002db8 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d102      	bne.n	8002da6 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8002da0:	2301      	movs	r3, #1
 8002da2:	623b      	str	r3, [r7, #32]
 8002da4:	e008      	b.n	8002db8 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d102      	bne.n	8002db4 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8002dae:	2301      	movs	r3, #1
 8002db0:	623b      	str	r3, [r7, #32]
 8002db2:	e001      	b.n	8002db8 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	6a3a      	ldr	r2, [r7, #32]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f003 0310 	and.w	r3, r3, #16
 8002dce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dda:	4013      	ands	r3, r2
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	791b      	ldrb	r3, [r3, #4]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d102      	bne.n	8002dec <HAL_DAC_ConfigChannel+0x1f8>
 8002de6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dea:	e000      	b.n	8002dee <HAL_DAC_ConfigChannel+0x1fa>
 8002dec:	2300      	movs	r3, #0
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f003 0310 	and.w	r3, r3, #16
 8002dfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	43db      	mvns	r3, r3
 8002e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e06:	4013      	ands	r3, r2
 8002e08:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	795b      	ldrb	r3, [r3, #5]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d102      	bne.n	8002e18 <HAL_DAC_ConfigChannel+0x224>
 8002e12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e16:	e000      	b.n	8002e1a <HAL_DAC_ConfigChannel+0x226>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8002e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e22:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002e26:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d114      	bne.n	8002e5a <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8002e30:	f003 f972 	bl	8006118 <HAL_RCC_GetHCLKFreq>
 8002e34:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	4a48      	ldr	r2, [pc, #288]	@ (8002f5c <HAL_DAC_ConfigChannel+0x368>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d904      	bls.n	8002e48 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e44:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e46:	e00f      	b.n	8002e68 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	4a45      	ldr	r2, [pc, #276]	@ (8002f60 <HAL_DAC_ConfigChannel+0x36c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d90a      	bls.n	8002e66 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8002e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e56:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e58:	e006      	b.n	8002e68 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e60:	4313      	orrs	r3, r2
 8002e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e64:	e000      	b.n	8002e68 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002e66:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f003 0310 	and.w	r3, r3, #16
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e76:	4313      	orrs	r3, r2
 8002e78:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6819      	ldr	r1, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f003 0310 	and.w	r3, r3, #16
 8002e8e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	43da      	mvns	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	400a      	ands	r2, r1
 8002e9e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f003 0310 	and.w	r3, r3, #16
 8002eae:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eba:	4013      	ands	r3, r2
 8002ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f003 0310 	and.w	r3, r3, #16
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002edc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6819      	ldr	r1, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f003 0310 	and.w	r3, r3, #16
 8002eea:	22c0      	movs	r2, #192	@ 0xc0
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	43da      	mvns	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	400a      	ands	r2, r1
 8002ef8:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	089b      	lsrs	r3, r3, #2
 8002f00:	f003 030f 	and.w	r3, r3, #15
 8002f04:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	089b      	lsrs	r3, r3, #2
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002f12:	697a      	ldr	r2, [r7, #20]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8002f28:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	ea02 0103 	and.w	r1, r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f003 0310 	and.w	r3, r3, #16
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	409a      	lsls	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2201      	movs	r2, #1
 8002f48:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002f50:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3728      	adds	r7, #40	@ 0x28
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	09896800 	.word	0x09896800
 8002f60:	04c4b400 	.word	0x04c4b400

08002f64 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f70:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f7ff fe20 	bl	8002bb8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	711a      	strb	r2, [r3, #4]
}
 8002f7e:	bf00      	nop
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b084      	sub	sp, #16
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f92:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f7ff fe19 	bl	8002bcc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002f9a:	bf00      	nop
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b084      	sub	sp, #16
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fae:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	f043 0204 	orr.w	r2, r3, #4
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f7ff fe0f 	bl	8002be0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	711a      	strb	r2, [r3, #4]
}
 8002fc8:	bf00      	nop
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003018:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f7ff ffd8 	bl	8002fd0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2201      	movs	r2, #1
 8003024:	711a      	strb	r2, [r3, #4]
}
 8003026:	bf00      	nop
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b084      	sub	sp, #16
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f7ff ffd1 	bl	8002fe4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003042:	bf00      	nop
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b084      	sub	sp, #16
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003056:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	f043 0204 	orr.w	r2, r3, #4
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f7ff ffc7 	bl	8002ff8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2201      	movs	r2, #1
 800306e:	711a      	strb	r2, [r3, #4]
}
 8003070:	bf00      	nop
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e08d      	b.n	80031a6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	4b47      	ldr	r3, [pc, #284]	@ (80031b0 <HAL_DMA_Init+0x138>)
 8003092:	429a      	cmp	r2, r3
 8003094:	d80f      	bhi.n	80030b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	4b45      	ldr	r3, [pc, #276]	@ (80031b4 <HAL_DMA_Init+0x13c>)
 800309e:	4413      	add	r3, r2
 80030a0:	4a45      	ldr	r2, [pc, #276]	@ (80031b8 <HAL_DMA_Init+0x140>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	091b      	lsrs	r3, r3, #4
 80030a8:	009a      	lsls	r2, r3, #2
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a42      	ldr	r2, [pc, #264]	@ (80031bc <HAL_DMA_Init+0x144>)
 80030b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80030b4:	e00e      	b.n	80030d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	4b40      	ldr	r3, [pc, #256]	@ (80031c0 <HAL_DMA_Init+0x148>)
 80030be:	4413      	add	r3, r2
 80030c0:	4a3d      	ldr	r2, [pc, #244]	@ (80031b8 <HAL_DMA_Init+0x140>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	091b      	lsrs	r3, r3, #4
 80030c8:	009a      	lsls	r2, r3, #2
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a3c      	ldr	r2, [pc, #240]	@ (80031c4 <HAL_DMA_Init+0x14c>)
 80030d2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80030ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003104:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003110:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	4313      	orrs	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 f9b6 	bl	8003498 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003134:	d102      	bne.n	800313c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003144:	b2d2      	uxtb	r2, r2
 8003146:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003150:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d010      	beq.n	800317c <HAL_DMA_Init+0x104>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b04      	cmp	r3, #4
 8003160:	d80c      	bhi.n	800317c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 f9d6 	bl	8003514 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	e008      	b.n	800318e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40020407 	.word	0x40020407
 80031b4:	bffdfff8 	.word	0xbffdfff8
 80031b8:	cccccccd 	.word	0xcccccccd
 80031bc:	40020000 	.word	0x40020000
 80031c0:	bffdfbf8 	.word	0xbffdfbf8
 80031c4:	40020400 	.word	0x40020400

080031c8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
 80031d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031d6:	2300      	movs	r3, #0
 80031d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d101      	bne.n	80031e8 <HAL_DMA_Start_IT+0x20>
 80031e4:	2302      	movs	r3, #2
 80031e6:	e066      	b.n	80032b6 <HAL_DMA_Start_IT+0xee>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d155      	bne.n	80032a8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2202      	movs	r2, #2
 8003200:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0201 	bic.w	r2, r2, #1
 8003218:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	68b9      	ldr	r1, [r7, #8]
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 f8fb 	bl	800341c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	2b00      	cmp	r3, #0
 800322c:	d008      	beq.n	8003240 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f042 020e 	orr.w	r2, r2, #14
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	e00f      	b.n	8003260 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0204 	bic.w	r2, r2, #4
 800324e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f042 020a 	orr.w	r2, r2, #10
 800325e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d007      	beq.n	800327e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003278:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800327c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003282:	2b00      	cmp	r3, #0
 8003284:	d007      	beq.n	8003296 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003290:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003294:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0201 	orr.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	e005      	b.n	80032b4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80032b0:	2302      	movs	r3, #2
 80032b2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b084      	sub	sp, #16
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032da:	f003 031f 	and.w	r3, r3, #31
 80032de:	2204      	movs	r2, #4
 80032e0:	409a      	lsls	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4013      	ands	r3, r2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d026      	beq.n	8003338 <HAL_DMA_IRQHandler+0x7a>
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d021      	beq.n	8003338 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0320 	and.w	r3, r3, #32
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d107      	bne.n	8003312 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 0204 	bic.w	r2, r2, #4
 8003310:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003316:	f003 021f 	and.w	r2, r3, #31
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	2104      	movs	r1, #4
 8003320:	fa01 f202 	lsl.w	r2, r1, r2
 8003324:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	2b00      	cmp	r3, #0
 800332c:	d071      	beq.n	8003412 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003336:	e06c      	b.n	8003412 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333c:	f003 031f 	and.w	r3, r3, #31
 8003340:	2202      	movs	r2, #2
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4013      	ands	r3, r2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d02e      	beq.n	80033aa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d029      	beq.n	80033aa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0320 	and.w	r3, r3, #32
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10b      	bne.n	800337c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 020a 	bic.w	r2, r2, #10
 8003372:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003380:	f003 021f 	and.w	r2, r3, #31
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003388:	2102      	movs	r1, #2
 800338a:	fa01 f202 	lsl.w	r2, r1, r2
 800338e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339c:	2b00      	cmp	r3, #0
 800339e:	d038      	beq.n	8003412 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80033a8:	e033      	b.n	8003412 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ae:	f003 031f 	and.w	r3, r3, #31
 80033b2:	2208      	movs	r2, #8
 80033b4:	409a      	lsls	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4013      	ands	r3, r2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d02a      	beq.n	8003414 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	f003 0308 	and.w	r3, r3, #8
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d025      	beq.n	8003414 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 020e 	bic.w	r2, r2, #14
 80033d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033dc:	f003 021f 	and.w	r2, r3, #31
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	2101      	movs	r1, #1
 80033e6:	fa01 f202 	lsl.w	r2, r1, r2
 80033ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003406:	2b00      	cmp	r3, #0
 8003408:	d004      	beq.n	8003414 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003412:	bf00      	nop
 8003414:	bf00      	nop
}
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003432:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003438:	2b00      	cmp	r3, #0
 800343a:	d004      	beq.n	8003446 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003444:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800344a:	f003 021f 	and.w	r2, r3, #31
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003452:	2101      	movs	r1, #1
 8003454:	fa01 f202 	lsl.w	r2, r1, r2
 8003458:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	2b10      	cmp	r3, #16
 8003468:	d108      	bne.n	800347c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800347a:	e007      	b.n	800348c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	60da      	str	r2, [r3, #12]
}
 800348c:	bf00      	nop
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	461a      	mov	r2, r3
 80034a6:	4b16      	ldr	r3, [pc, #88]	@ (8003500 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d802      	bhi.n	80034b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80034ac:	4b15      	ldr	r3, [pc, #84]	@ (8003504 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80034ae:	617b      	str	r3, [r7, #20]
 80034b0:	e001      	b.n	80034b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80034b2:	4b15      	ldr	r3, [pc, #84]	@ (8003508 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80034b4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	3b08      	subs	r3, #8
 80034c2:	4a12      	ldr	r2, [pc, #72]	@ (800350c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80034c4:	fba2 2303 	umull	r2, r3, r2, r3
 80034c8:	091b      	lsrs	r3, r3, #4
 80034ca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d0:	089b      	lsrs	r3, r3, #2
 80034d2:	009a      	lsls	r2, r3, #2
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4413      	add	r3, r2
 80034d8:	461a      	mov	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003510 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80034e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f003 031f 	and.w	r3, r3, #31
 80034ea:	2201      	movs	r2, #1
 80034ec:	409a      	lsls	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80034f2:	bf00      	nop
 80034f4:	371c      	adds	r7, #28
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40020407 	.word	0x40020407
 8003504:	40020800 	.word	0x40020800
 8003508:	40020820 	.word	0x40020820
 800350c:	cccccccd 	.word	0xcccccccd
 8003510:	40020880 	.word	0x40020880

08003514 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	b2db      	uxtb	r3, r3
 8003522:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003528:	4413      	add	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	461a      	mov	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a08      	ldr	r2, [pc, #32]	@ (8003558 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003536:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	3b01      	subs	r3, #1
 800353c:	f003 031f 	and.w	r3, r3, #31
 8003540:	2201      	movs	r2, #1
 8003542:	409a      	lsls	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003548:	bf00      	nop
 800354a:	3714      	adds	r7, #20
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	1000823f 	.word	0x1000823f
 8003558:	40020940 	.word	0x40020940

0800355c <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e033      	b.n	80035d6 <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d106      	bne.n	8003588 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7fd fac2 	bl	8000b0c <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f854 	bl	800363c <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f822 	bl	80035de <FMAC_Reset>
 800359a:	4603      	mov	r3, r0
 800359c:	2b01      	cmp	r3, #1
 800359e:	d10c      	bne.n	80035ba <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a4:	f043 0210 	orr.w	r2, r3, #16
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	22a0      	movs	r2, #160	@ 0xa0
 80035b0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	73fb      	strb	r3, [r7, #15]
 80035b8:	e008      	b.n	80035cc <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2220      	movs	r2, #32
 80035c4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_OK;
 80035c8:	2300      	movs	r3, #0
 80035ca:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b084      	sub	sp, #16
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035e6:	f7fd fc53 	bl	8000e90 <HAL_GetTick>
 80035ea:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80035fa:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 80035fc:	e00f      	b.n	800361e <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 80035fe:	f7fd fc47 	bl	8000e90 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800360c:	d907      	bls.n	800361e <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003612:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e00a      	b.n	8003634 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1e8      	bne.n	80035fe <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	635a      	str	r2, [r3, #52]	@ 0x34
  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f807 	bl	8003658 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f81b 	bl	8003686 <FMAC_ResetOutputStateAndDataPointers>
}
 8003650:	bf00      	nop
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2220      	movs	r2, #32
 8003676:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 800367a:	bf00      	nop
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036be:	2300      	movs	r3, #0
 80036c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80036c2:	e15a      	b.n	800397a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	2101      	movs	r1, #1
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	fa01 f303 	lsl.w	r3, r1, r3
 80036d0:	4013      	ands	r3, r2
 80036d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f000 814c 	beq.w	8003974 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d005      	beq.n	80036f4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d130      	bne.n	8003756 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	2203      	movs	r2, #3
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43db      	mvns	r3, r3
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	4013      	ands	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	68da      	ldr	r2, [r3, #12]
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4313      	orrs	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800372a:	2201      	movs	r2, #1
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	4013      	ands	r3, r2
 8003738:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	091b      	lsrs	r3, r3, #4
 8003740:	f003 0201 	and.w	r2, r3, #1
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	4313      	orrs	r3, r2
 800374e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	2b03      	cmp	r3, #3
 8003760:	d017      	beq.n	8003792 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	2203      	movs	r2, #3
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4013      	ands	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d123      	bne.n	80037e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	08da      	lsrs	r2, r3, #3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	3208      	adds	r2, #8
 80037a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	220f      	movs	r2, #15
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43db      	mvns	r3, r3
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	4013      	ands	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	691a      	ldr	r2, [r3, #16]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	fa02 f303 	lsl.w	r3, r2, r3
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	08da      	lsrs	r2, r3, #3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3208      	adds	r2, #8
 80037e0:	6939      	ldr	r1, [r7, #16]
 80037e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	2203      	movs	r2, #3
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43db      	mvns	r3, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4013      	ands	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 0203 	and.w	r2, r3, #3
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	4313      	orrs	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 80a6 	beq.w	8003974 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003828:	4b5b      	ldr	r3, [pc, #364]	@ (8003998 <HAL_GPIO_Init+0x2e4>)
 800382a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800382c:	4a5a      	ldr	r2, [pc, #360]	@ (8003998 <HAL_GPIO_Init+0x2e4>)
 800382e:	f043 0301 	orr.w	r3, r3, #1
 8003832:	6613      	str	r3, [r2, #96]	@ 0x60
 8003834:	4b58      	ldr	r3, [pc, #352]	@ (8003998 <HAL_GPIO_Init+0x2e4>)
 8003836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	60bb      	str	r3, [r7, #8]
 800383e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003840:	4a56      	ldr	r2, [pc, #344]	@ (800399c <HAL_GPIO_Init+0x2e8>)
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	089b      	lsrs	r3, r3, #2
 8003846:	3302      	adds	r3, #2
 8003848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800384c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f003 0303 	and.w	r3, r3, #3
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	220f      	movs	r2, #15
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	43db      	mvns	r3, r3
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4013      	ands	r3, r2
 8003862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800386a:	d01f      	beq.n	80038ac <HAL_GPIO_Init+0x1f8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a4c      	ldr	r2, [pc, #304]	@ (80039a0 <HAL_GPIO_Init+0x2ec>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d019      	beq.n	80038a8 <HAL_GPIO_Init+0x1f4>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a4b      	ldr	r2, [pc, #300]	@ (80039a4 <HAL_GPIO_Init+0x2f0>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d013      	beq.n	80038a4 <HAL_GPIO_Init+0x1f0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a4a      	ldr	r2, [pc, #296]	@ (80039a8 <HAL_GPIO_Init+0x2f4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d00d      	beq.n	80038a0 <HAL_GPIO_Init+0x1ec>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a49      	ldr	r2, [pc, #292]	@ (80039ac <HAL_GPIO_Init+0x2f8>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d007      	beq.n	800389c <HAL_GPIO_Init+0x1e8>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a48      	ldr	r2, [pc, #288]	@ (80039b0 <HAL_GPIO_Init+0x2fc>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d101      	bne.n	8003898 <HAL_GPIO_Init+0x1e4>
 8003894:	2305      	movs	r3, #5
 8003896:	e00a      	b.n	80038ae <HAL_GPIO_Init+0x1fa>
 8003898:	2306      	movs	r3, #6
 800389a:	e008      	b.n	80038ae <HAL_GPIO_Init+0x1fa>
 800389c:	2304      	movs	r3, #4
 800389e:	e006      	b.n	80038ae <HAL_GPIO_Init+0x1fa>
 80038a0:	2303      	movs	r3, #3
 80038a2:	e004      	b.n	80038ae <HAL_GPIO_Init+0x1fa>
 80038a4:	2302      	movs	r3, #2
 80038a6:	e002      	b.n	80038ae <HAL_GPIO_Init+0x1fa>
 80038a8:	2301      	movs	r3, #1
 80038aa:	e000      	b.n	80038ae <HAL_GPIO_Init+0x1fa>
 80038ac:	2300      	movs	r3, #0
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	f002 0203 	and.w	r2, r2, #3
 80038b4:	0092      	lsls	r2, r2, #2
 80038b6:	4093      	lsls	r3, r2
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038be:	4937      	ldr	r1, [pc, #220]	@ (800399c <HAL_GPIO_Init+0x2e8>)
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	089b      	lsrs	r3, r3, #2
 80038c4:	3302      	adds	r3, #2
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038cc:	4b39      	ldr	r3, [pc, #228]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	43db      	mvns	r3, r3
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	4013      	ands	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d003      	beq.n	80038f0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038f0:	4a30      	ldr	r2, [pc, #192]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80038f6:	4b2f      	ldr	r3, [pc, #188]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	43db      	mvns	r3, r3
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	4013      	ands	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d003      	beq.n	800391a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4313      	orrs	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800391a:	4a26      	ldr	r2, [pc, #152]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003920:	4b24      	ldr	r3, [pc, #144]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	43db      	mvns	r3, r3
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	4013      	ands	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	4313      	orrs	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003944:	4a1b      	ldr	r2, [pc, #108]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800394a:	4b1a      	ldr	r3, [pc, #104]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	43db      	mvns	r3, r3
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	4013      	ands	r3, r2
 8003958:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	4313      	orrs	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800396e:	4a11      	ldr	r2, [pc, #68]	@ (80039b4 <HAL_GPIO_Init+0x300>)
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	3301      	adds	r3, #1
 8003978:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	fa22 f303 	lsr.w	r3, r2, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	f47f ae9d 	bne.w	80036c4 <HAL_GPIO_Init+0x10>
  }
}
 800398a:	bf00      	nop
 800398c:	bf00      	nop
 800398e:	371c      	adds	r7, #28
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	40021000 	.word	0x40021000
 800399c:	40010000 	.word	0x40010000
 80039a0:	48000400 	.word	0x48000400
 80039a4:	48000800 	.word	0x48000800
 80039a8:	48000c00 	.word	0x48000c00
 80039ac:	48001000 	.word	0x48001000
 80039b0:	48001400 	.word	0x48001400
 80039b4:	40010400 	.word	0x40010400

080039b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	460b      	mov	r3, r1
 80039c2:	807b      	strh	r3, [r7, #2]
 80039c4:	4613      	mov	r3, r2
 80039c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039c8:	787b      	ldrb	r3, [r7, #1]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039ce:	887a      	ldrh	r2, [r7, #2]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039d4:	e002      	b.n	80039dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039d6:	887a      	ldrh	r2, [r7, #2]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e0bb      	b.n	8003b76 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b05      	cmp	r3, #5
 8003a08:	d101      	bne.n	8003a0e <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e0b3      	b.n	8003b76 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d101      	bne.n	8003a1e <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e0ab      	b.n	8003b76 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a1e:	4b58      	ldr	r3, [pc, #352]	@ (8003b80 <HAL_OPAMP_Init+0x198>)
 8003a20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a22:	4a57      	ldr	r2, [pc, #348]	@ (8003b80 <HAL_OPAMP_Init+0x198>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a2a:	4b55      	ldr	r3, [pc, #340]	@ (8003b80 <HAL_OPAMP_Init+0x198>)
 8003a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	60bb      	str	r3, [r7, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d103      	bne.n	8003a4a <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7fd f87e 	bl	8000b4c <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	2b40      	cmp	r3, #64	@ 0x40
 8003a56:	d003      	beq.n	8003a60 <HAL_OPAMP_Init+0x78>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	2b60      	cmp	r3, #96	@ 0x60
 8003a5e:	d133      	bne.n	8003ac8 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f023 0110 	bic.w	r1, r3, #16
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4b41      	ldr	r3, [pc, #260]	@ (8003b84 <HAL_OPAMP_Init+0x19c>)
 8003a7e:	4013      	ands	r3, r2
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6851      	ldr	r1, [r2, #4]
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6892      	ldr	r2, [r2, #8]
 8003a88:	4311      	orrs	r1, r2
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6912      	ldr	r2, [r2, #16]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	7d09      	ldrb	r1, [r1, #20]
 8003a94:	2901      	cmp	r1, #1
 8003a96:	d102      	bne.n	8003a9e <HAL_OPAMP_Init+0xb6>
 8003a98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a9c:	e000      	b.n	8003aa0 <HAL_OPAMP_Init+0xb8>
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	4311      	orrs	r1, r2
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003aa6:	4311      	orrs	r1, r2
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003aac:	4311      	orrs	r1, r2
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ab2:	04d2      	lsls	r2, r2, #19
 8003ab4:	4311      	orrs	r1, r2
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003aba:	0612      	lsls	r2, r2, #24
 8003abc:	4311      	orrs	r1, r2
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6812      	ldr	r2, [r2, #0]
 8003ac2:	430b      	orrs	r3, r1
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	e035      	b.n	8003b34 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f023 0110 	bic.w	r1, r3, #16
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	4b27      	ldr	r3, [pc, #156]	@ (8003b84 <HAL_OPAMP_Init+0x19c>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6851      	ldr	r1, [r2, #4]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6892      	ldr	r2, [r2, #8]
 8003af0:	4311      	orrs	r1, r2
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	68d2      	ldr	r2, [r2, #12]
 8003af6:	4311      	orrs	r1, r2
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6912      	ldr	r2, [r2, #16]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	7d09      	ldrb	r1, [r1, #20]
 8003b02:	2901      	cmp	r1, #1
 8003b04:	d102      	bne.n	8003b0c <HAL_OPAMP_Init+0x124>
 8003b06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003b0a:	e000      	b.n	8003b0e <HAL_OPAMP_Init+0x126>
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	4311      	orrs	r1, r2
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b14:	4311      	orrs	r1, r2
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003b1a:	4311      	orrs	r1, r2
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b20:	04d2      	lsls	r2, r2, #19
 8003b22:	4311      	orrs	r1, r2
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b28:	0612      	lsls	r2, r2, #24
 8003b2a:	4311      	orrs	r1, r2
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	430b      	orrs	r3, r1
 8003b32:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	db10      	blt.n	8003b60 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	699a      	ldr	r2, [r3, #24]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	431a      	orrs	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	431a      	orrs	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d103      	bne.n	8003b74 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40021000 	.word	0x40021000
 8003b84:	e0003e11 	.word	0xe0003e11

08003b88 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b90:	2300      	movs	r3, #0
 8003b92:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d102      	bne.n	8003ba0 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	73fb      	strb	r3, [r7, #15]
 8003b9e:	e01d      	b.n	8003bdc <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b05      	cmp	r3, #5
 8003baa:	d102      	bne.n	8003bb2 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	73fb      	strb	r3, [r7, #15]
 8003bb0:	e014      	b.n	8003bdc <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f042 0201 	orr.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2204      	movs	r2, #4
 8003bd2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8003bd6:	e001      	b.n	8003bdc <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3714      	adds	r7, #20
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b084      	sub	sp, #16
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d101      	bne.n	8003bfc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e0c0      	b.n	8003d7e <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d106      	bne.n	8003c16 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f007 f85f 	bl	800acd4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2203      	movs	r2, #3
 8003c1a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f002 fea9 	bl	800697a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c28:	2300      	movs	r3, #0
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	e03e      	b.n	8003cac <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c2e:	7bfa      	ldrb	r2, [r7, #15]
 8003c30:	6879      	ldr	r1, [r7, #4]
 8003c32:	4613      	mov	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	440b      	add	r3, r1
 8003c3c:	3311      	adds	r3, #17
 8003c3e:	2201      	movs	r2, #1
 8003c40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c42:	7bfa      	ldrb	r2, [r7, #15]
 8003c44:	6879      	ldr	r1, [r7, #4]
 8003c46:	4613      	mov	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	4413      	add	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	440b      	add	r3, r1
 8003c50:	3310      	adds	r3, #16
 8003c52:	7bfa      	ldrb	r2, [r7, #15]
 8003c54:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c56:	7bfa      	ldrb	r2, [r7, #15]
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4413      	add	r3, r2
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	440b      	add	r3, r1
 8003c64:	3313      	adds	r3, #19
 8003c66:	2200      	movs	r2, #0
 8003c68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c6a:	7bfa      	ldrb	r2, [r7, #15]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	4413      	add	r3, r2
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	440b      	add	r3, r1
 8003c78:	3320      	adds	r3, #32
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c7e:	7bfa      	ldrb	r2, [r7, #15]
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	4413      	add	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	440b      	add	r3, r1
 8003c8c:	3324      	adds	r3, #36	@ 0x24
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	4613      	mov	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	4413      	add	r3, r2
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	440b      	add	r3, r1
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	73fb      	strb	r3, [r7, #15]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	791b      	ldrb	r3, [r3, #4]
 8003cb0:	7bfa      	ldrb	r2, [r7, #15]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d3bb      	bcc.n	8003c2e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	73fb      	strb	r3, [r7, #15]
 8003cba:	e044      	b.n	8003d46 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003cbc:	7bfa      	ldrb	r2, [r7, #15]
 8003cbe:	6879      	ldr	r1, [r7, #4]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	4413      	add	r3, r2
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	440b      	add	r3, r1
 8003cca:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003cce:	2200      	movs	r2, #0
 8003cd0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003cd2:	7bfa      	ldrb	r2, [r7, #15]
 8003cd4:	6879      	ldr	r1, [r7, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	440b      	add	r3, r1
 8003ce0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003ce4:	7bfa      	ldrb	r2, [r7, #15]
 8003ce6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ce8:	7bfa      	ldrb	r2, [r7, #15]
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4413      	add	r3, r2
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	440b      	add	r3, r1
 8003cf6:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003cfe:	7bfa      	ldrb	r2, [r7, #15]
 8003d00:	6879      	ldr	r1, [r7, #4]
 8003d02:	4613      	mov	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	440b      	add	r3, r1
 8003d0c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d14:	7bfa      	ldrb	r2, [r7, #15]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	4413      	add	r3, r2
 8003d1e:	00db      	lsls	r3, r3, #3
 8003d20:	440b      	add	r3, r1
 8003d22:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d2a:	7bfa      	ldrb	r2, [r7, #15]
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	4413      	add	r3, r2
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	440b      	add	r3, r1
 8003d38:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d40:	7bfb      	ldrb	r3, [r7, #15]
 8003d42:	3301      	adds	r3, #1
 8003d44:	73fb      	strb	r3, [r7, #15]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	791b      	ldrb	r3, [r3, #4]
 8003d4a:	7bfa      	ldrb	r2, [r7, #15]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d3b5      	bcc.n	8003cbc <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6818      	ldr	r0, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	3304      	adds	r3, #4
 8003d58:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003d5c:	f002 fe28 	bl	80069b0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	7a9b      	ldrb	r3, [r3, #10]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d102      	bne.n	8003d7c <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f001 fc40 	bl	80055fc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b082      	sub	sp, #8
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d101      	bne.n	8003d9c <HAL_PCD_Start+0x16>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	e012      	b.n	8003dc2 <HAL_PCD_Start+0x3c>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f002 fdcf 	bl	800694c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f005 f88f 	bl	8008ed6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b084      	sub	sp, #16
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f005 f894 	bl	8008f04 <USB_ReadInterrupts>
 8003ddc:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d003      	beq.n	8003df0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 fb04 	bl	80043f6 <PCD_EP_ISR_Handler>

    return;
 8003dee:	e110      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d013      	beq.n	8003e22 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e0c:	b292      	uxth	r2, r2
 8003e0e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f006 ffef 	bl	800adf6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003e18:	2100      	movs	r1, #0
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f8fc 	bl	8004018 <HAL_PCD_SetAddress>

    return;
 8003e20:	e0f7      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00c      	beq.n	8003e46 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e3e:	b292      	uxth	r2, r2
 8003e40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003e44:	e0e5      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00c      	beq.n	8003e6a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e62:	b292      	uxth	r2, r2
 8003e64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003e68:	e0d3      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d034      	beq.n	8003ede <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f022 0204 	bic.w	r2, r2, #4
 8003e86:	b292      	uxth	r2, r2
 8003e88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0208 	bic.w	r2, r2, #8
 8003e9e:	b292      	uxth	r2, r2
 8003ea0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d107      	bne.n	8003ebe <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f007 f98f 	bl	800b1dc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f006 ffd2 	bl	800ae68 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ed6:	b292      	uxth	r2, r2
 8003ed8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003edc:	e099      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d027      	beq.n	8003f38 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0208 	orr.w	r2, r2, #8
 8003efa:	b292      	uxth	r2, r2
 8003efc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f12:	b292      	uxth	r2, r2
 8003f14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0204 	orr.w	r2, r2, #4
 8003f2a:	b292      	uxth	r2, r2
 8003f2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f006 ff7f 	bl	800ae34 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003f36:	e06c      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d040      	beq.n	8003fc4 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f54:	b292      	uxth	r2, r2
 8003f56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d12b      	bne.n	8003fbc <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0204 	orr.w	r2, r2, #4
 8003f76:	b292      	uxth	r2, r2
 8003f78:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0208 	orr.w	r2, r2, #8
 8003f8e:	b292      	uxth	r2, r2
 8003f90:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	089b      	lsrs	r3, r3, #2
 8003fa8:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f007 f911 	bl	800b1dc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003fba:	e02a      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f006 ff39 	bl	800ae34 <HAL_PCD_SuspendCallback>
    return;
 8003fc2:	e026      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00f      	beq.n	8003fee <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003fe0:	b292      	uxth	r2, r2
 8003fe2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f006 fef7 	bl	800adda <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003fec:	e011      	b.n	8004012 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00c      	beq.n	8004012 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004000:	b29a      	uxth	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800400a:	b292      	uxth	r2, r2
 800400c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8004010:	bf00      	nop
  }
}
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	460b      	mov	r3, r1
 8004022:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800402a:	2b01      	cmp	r3, #1
 800402c:	d101      	bne.n	8004032 <HAL_PCD_SetAddress+0x1a>
 800402e:	2302      	movs	r3, #2
 8004030:	e012      	b.n	8004058 <HAL_PCD_SetAddress+0x40>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	78fa      	ldrb	r2, [r7, #3]
 800403e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	78fa      	ldrb	r2, [r7, #3]
 8004046:	4611      	mov	r1, r2
 8004048:	4618      	mov	r0, r3
 800404a:	f004 ff30 	bl	8008eae <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	4608      	mov	r0, r1
 800406a:	4611      	mov	r1, r2
 800406c:	461a      	mov	r2, r3
 800406e:	4603      	mov	r3, r0
 8004070:	70fb      	strb	r3, [r7, #3]
 8004072:	460b      	mov	r3, r1
 8004074:	803b      	strh	r3, [r7, #0]
 8004076:	4613      	mov	r3, r2
 8004078:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800407a:	2300      	movs	r3, #0
 800407c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800407e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004082:	2b00      	cmp	r3, #0
 8004084:	da0e      	bge.n	80040a4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004086:	78fb      	ldrb	r3, [r7, #3]
 8004088:	f003 0207 	and.w	r2, r3, #7
 800408c:	4613      	mov	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	3310      	adds	r3, #16
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	4413      	add	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2201      	movs	r2, #1
 80040a0:	705a      	strb	r2, [r3, #1]
 80040a2:	e00e      	b.n	80040c2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	f003 0207 	and.w	r2, r3, #7
 80040aa:	4613      	mov	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	4413      	add	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80040c2:	78fb      	ldrb	r3, [r7, #3]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80040ce:	883a      	ldrh	r2, [r7, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	78ba      	ldrb	r2, [r7, #2]
 80040d8:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80040da:	78bb      	ldrb	r3, [r7, #2]
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d102      	bne.n	80040e6 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d101      	bne.n	80040f4 <HAL_PCD_EP_Open+0x94>
 80040f0:	2302      	movs	r3, #2
 80040f2:	e00e      	b.n	8004112 <HAL_PCD_EP_Open+0xb2>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68f9      	ldr	r1, [r7, #12]
 8004102:	4618      	mov	r0, r3
 8004104:	f002 fc72 	bl	80069ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8004110:	7afb      	ldrb	r3, [r7, #11]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b084      	sub	sp, #16
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
 8004122:	460b      	mov	r3, r1
 8004124:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004126:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800412a:	2b00      	cmp	r3, #0
 800412c:	da0e      	bge.n	800414c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800412e:	78fb      	ldrb	r3, [r7, #3]
 8004130:	f003 0207 	and.w	r2, r3, #7
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	3310      	adds	r3, #16
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	4413      	add	r3, r2
 8004142:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2201      	movs	r2, #1
 8004148:	705a      	strb	r2, [r3, #1]
 800414a:	e00e      	b.n	800416a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800414c:	78fb      	ldrb	r3, [r7, #3]
 800414e:	f003 0207 	and.w	r2, r3, #7
 8004152:	4613      	mov	r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4413      	add	r3, r2
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	4413      	add	r3, r2
 8004162:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800416a:	78fb      	ldrb	r3, [r7, #3]
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	b2da      	uxtb	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_PCD_EP_Close+0x6a>
 8004180:	2302      	movs	r3, #2
 8004182:	e00e      	b.n	80041a2 <HAL_PCD_EP_Close+0x88>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68f9      	ldr	r1, [r7, #12]
 8004192:	4618      	mov	r0, r3
 8004194:	f002 ffee 	bl	8007174 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b086      	sub	sp, #24
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	607a      	str	r2, [r7, #4]
 80041b4:	603b      	str	r3, [r7, #0]
 80041b6:	460b      	mov	r3, r1
 80041b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ba:	7afb      	ldrb	r3, [r7, #11]
 80041bc:	f003 0207 	and.w	r2, r3, #7
 80041c0:	4613      	mov	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4413      	add	r3, r2
 80041d0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	683a      	ldr	r2, [r7, #0]
 80041dc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	2200      	movs	r2, #0
 80041e2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	2200      	movs	r2, #0
 80041e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041ea:	7afb      	ldrb	r3, [r7, #11]
 80041ec:	f003 0307 	and.w	r3, r3, #7
 80041f0:	b2da      	uxtb	r2, r3
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	6979      	ldr	r1, [r7, #20]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f003 f9a6 	bl	800754e <USB_EPStartXfer>

  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3718      	adds	r7, #24
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004218:	78fb      	ldrb	r3, [r7, #3]
 800421a:	f003 0207 	and.w	r2, r3, #7
 800421e:	6879      	ldr	r1, [r7, #4]
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	440b      	add	r3, r1
 800422a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800422e:	681b      	ldr	r3, [r3, #0]
}
 8004230:	4618      	mov	r0, r3
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	607a      	str	r2, [r7, #4]
 8004246:	603b      	str	r3, [r7, #0]
 8004248:	460b      	mov	r3, r1
 800424a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800424c:	7afb      	ldrb	r3, [r7, #11]
 800424e:	f003 0207 	and.w	r2, r3, #7
 8004252:	4613      	mov	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	4413      	add	r3, r2
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	3310      	adds	r3, #16
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	4413      	add	r3, r2
 8004260:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2200      	movs	r2, #0
 8004280:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2201      	movs	r2, #1
 8004286:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004288:	7afb      	ldrb	r3, [r7, #11]
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	b2da      	uxtb	r2, r3
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6979      	ldr	r1, [r7, #20]
 800429a:	4618      	mov	r0, r3
 800429c:	f003 f957 	bl	800754e <USB_EPStartXfer>

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	460b      	mov	r3, r1
 80042b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80042b6:	78fb      	ldrb	r3, [r7, #3]
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	7912      	ldrb	r2, [r2, #4]
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d901      	bls.n	80042c8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e03e      	b.n	8004346 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	da0e      	bge.n	80042ee <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	f003 0207 	and.w	r2, r3, #7
 80042d6:	4613      	mov	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	00db      	lsls	r3, r3, #3
 80042de:	3310      	adds	r3, #16
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	4413      	add	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	705a      	strb	r2, [r3, #1]
 80042ec:	e00c      	b.n	8004308 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80042ee:	78fa      	ldrb	r2, [r7, #3]
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	4413      	add	r3, r2
 8004300:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2201      	movs	r2, #1
 800430c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800430e:	78fb      	ldrb	r3, [r7, #3]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	b2da      	uxtb	r2, r3
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <HAL_PCD_EP_SetStall+0x7e>
 8004324:	2302      	movs	r3, #2
 8004326:	e00e      	b.n	8004346 <HAL_PCD_EP_SetStall+0x9c>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68f9      	ldr	r1, [r7, #12]
 8004336:	4618      	mov	r0, r3
 8004338:	f004 fcba 	bl	8008cb0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3710      	adds	r7, #16
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b084      	sub	sp, #16
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
 8004356:	460b      	mov	r3, r1
 8004358:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800435a:	78fb      	ldrb	r3, [r7, #3]
 800435c:	f003 030f 	and.w	r3, r3, #15
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	7912      	ldrb	r2, [r2, #4]
 8004364:	4293      	cmp	r3, r2
 8004366:	d901      	bls.n	800436c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e040      	b.n	80043ee <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800436c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004370:	2b00      	cmp	r3, #0
 8004372:	da0e      	bge.n	8004392 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004374:	78fb      	ldrb	r3, [r7, #3]
 8004376:	f003 0207 	and.w	r2, r3, #7
 800437a:	4613      	mov	r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4413      	add	r3, r2
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	3310      	adds	r3, #16
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	4413      	add	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2201      	movs	r2, #1
 800438e:	705a      	strb	r2, [r3, #1]
 8004390:	e00e      	b.n	80043b0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004392:	78fb      	ldrb	r3, [r7, #3]
 8004394:	f003 0207 	and.w	r2, r3, #7
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	4413      	add	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043b6:	78fb      	ldrb	r3, [r7, #3]
 80043b8:	f003 0307 	and.w	r3, r3, #7
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_PCD_EP_ClrStall+0x82>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e00e      	b.n	80043ee <HAL_PCD_EP_ClrStall+0xa0>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68f9      	ldr	r1, [r7, #12]
 80043de:	4618      	mov	r0, r3
 80043e0:	f004 fcb7 	bl	8008d52 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b096      	sub	sp, #88	@ 0x58
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80043fe:	e3ad      	b.n	8004b5c <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004408:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800440c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004410:	b2db      	uxtb	r3, r3
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 800441a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800441e:	2b00      	cmp	r3, #0
 8004420:	f040 816f 	bne.w	8004702 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004424:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004428:	f003 0310 	and.w	r3, r3, #16
 800442c:	2b00      	cmp	r3, #0
 800442e:	d14c      	bne.n	80044ca <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	b29b      	uxth	r3, r3
 8004438:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800443c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004440:	81fb      	strh	r3, [r7, #14]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	89fb      	ldrh	r3, [r7, #14]
 8004448:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800444c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004450:	b29b      	uxth	r3, r3
 8004452:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	3310      	adds	r3, #16
 8004458:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004462:	b29b      	uxth	r3, r3
 8004464:	461a      	mov	r2, r3
 8004466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4413      	add	r3, r2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6812      	ldr	r2, [r2, #0]
 8004472:	4413      	add	r3, r2
 8004474:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004478:	881b      	ldrh	r3, [r3, #0]
 800447a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800447e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004480:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004482:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004484:	695a      	ldr	r2, [r3, #20]
 8004486:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004488:	69db      	ldr	r3, [r3, #28]
 800448a:	441a      	add	r2, r3
 800448c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800448e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004490:	2100      	movs	r1, #0
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f006 fc87 	bl	800ada6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	7b1b      	ldrb	r3, [r3, #12]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f000 835c 	beq.w	8004b5c <PCD_EP_ISR_Handler+0x766>
 80044a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f040 8357 	bne.w	8004b5c <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	7b1b      	ldrb	r3, [r3, #12]
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	731a      	strb	r2, [r3, #12]
 80044c8:	e348      	b.n	8004b5c <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80044d0:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	881b      	ldrh	r3, [r3, #0]
 80044d8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80044dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80044e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d032      	beq.n	800454e <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	00db      	lsls	r3, r3, #3
 80044fa:	4413      	add	r3, r2
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	6812      	ldr	r2, [r2, #0]
 8004500:	4413      	add	r3, r2
 8004502:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004506:	881b      	ldrh	r3, [r3, #0]
 8004508:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800450c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800450e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6818      	ldr	r0, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800451a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800451c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800451e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004520:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004522:	b29b      	uxth	r3, r3
 8004524:	f004 fd40 	bl	8008fa8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	b29a      	uxth	r2, r3
 8004530:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004534:	4013      	ands	r3, r2
 8004536:	823b      	strh	r3, [r7, #16]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	8a3a      	ldrh	r2, [r7, #16]
 800453e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004542:	b292      	uxth	r2, r2
 8004544:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f006 fc00 	bl	800ad4c <HAL_PCD_SetupStageCallback>
 800454c:	e306      	b.n	8004b5c <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800454e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8004552:	2b00      	cmp	r3, #0
 8004554:	f280 8302 	bge.w	8004b5c <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	b29a      	uxth	r2, r3
 8004560:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004564:	4013      	ands	r3, r2
 8004566:	83fb      	strh	r3, [r7, #30]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	8bfa      	ldrh	r2, [r7, #30]
 800456e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004572:	b292      	uxth	r2, r2
 8004574:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800457e:	b29b      	uxth	r3, r3
 8004580:	461a      	mov	r2, r3
 8004582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	4413      	add	r3, r2
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	6812      	ldr	r2, [r2, #0]
 800458e:	4413      	add	r3, r2
 8004590:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004594:	881b      	ldrh	r3, [r3, #0]
 8004596:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800459a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800459c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800459e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d019      	beq.n	80045da <PCD_EP_ISR_Handler+0x1e4>
 80045a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d015      	beq.n	80045da <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6818      	ldr	r0, [r3, #0]
 80045b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045b4:	6959      	ldr	r1, [r3, #20]
 80045b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045b8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80045ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045bc:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80045be:	b29b      	uxth	r3, r3
 80045c0:	f004 fcf2 	bl	8008fa8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80045c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045c6:	695a      	ldr	r2, [r3, #20]
 80045c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	441a      	add	r2, r3
 80045ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045d0:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80045d2:	2100      	movs	r1, #0
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f006 fbcb 	bl	800ad70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	881b      	ldrh	r3, [r3, #0]
 80045e0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80045e4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80045e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f040 82b5 	bne.w	8004b5c <PCD_EP_ISR_Handler+0x766>
 80045f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80045f6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80045fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80045fe:	f000 82ad 	beq.w	8004b5c <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	61bb      	str	r3, [r7, #24]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004610:	b29b      	uxth	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	4413      	add	r3, r2
 8004618:	61bb      	str	r3, [r7, #24]
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004620:	617b      	str	r3, [r7, #20]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	881b      	ldrh	r3, [r3, #0]
 8004626:	b29b      	uxth	r3, r3
 8004628:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800462c:	b29a      	uxth	r2, r3
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	801a      	strh	r2, [r3, #0]
 8004632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	2b3e      	cmp	r3, #62	@ 0x3e
 8004638:	d91d      	bls.n	8004676 <PCD_EP_ISR_Handler+0x280>
 800463a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	095b      	lsrs	r3, r3, #5
 8004640:	647b      	str	r3, [r7, #68]	@ 0x44
 8004642:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	f003 031f 	and.w	r3, r3, #31
 800464a:	2b00      	cmp	r3, #0
 800464c:	d102      	bne.n	8004654 <PCD_EP_ISR_Handler+0x25e>
 800464e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004650:	3b01      	subs	r3, #1
 8004652:	647b      	str	r3, [r7, #68]	@ 0x44
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	881b      	ldrh	r3, [r3, #0]
 8004658:	b29a      	uxth	r2, r3
 800465a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800465c:	b29b      	uxth	r3, r3
 800465e:	029b      	lsls	r3, r3, #10
 8004660:	b29b      	uxth	r3, r3
 8004662:	4313      	orrs	r3, r2
 8004664:	b29b      	uxth	r3, r3
 8004666:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800466a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800466e:	b29a      	uxth	r2, r3
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	801a      	strh	r2, [r3, #0]
 8004674:	e026      	b.n	80046c4 <PCD_EP_ISR_Handler+0x2ce>
 8004676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10a      	bne.n	8004694 <PCD_EP_ISR_Handler+0x29e>
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	881b      	ldrh	r3, [r3, #0]
 8004682:	b29b      	uxth	r3, r3
 8004684:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004688:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800468c:	b29a      	uxth	r2, r3
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	801a      	strh	r2, [r3, #0]
 8004692:	e017      	b.n	80046c4 <PCD_EP_ISR_Handler+0x2ce>
 8004694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	085b      	lsrs	r3, r3, #1
 800469a:	647b      	str	r3, [r7, #68]	@ 0x44
 800469c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d002      	beq.n	80046ae <PCD_EP_ISR_Handler+0x2b8>
 80046a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046aa:	3301      	adds	r3, #1
 80046ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	881b      	ldrh	r3, [r3, #0]
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	029b      	lsls	r3, r3, #10
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	4313      	orrs	r3, r2
 80046be:	b29a      	uxth	r2, r3
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	881b      	ldrh	r3, [r3, #0]
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046d4:	827b      	strh	r3, [r7, #18]
 80046d6:	8a7b      	ldrh	r3, [r7, #18]
 80046d8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80046dc:	827b      	strh	r3, [r7, #18]
 80046de:	8a7b      	ldrh	r3, [r7, #18]
 80046e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80046e4:	827b      	strh	r3, [r7, #18]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	8a7b      	ldrh	r3, [r7, #18]
 80046ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	8013      	strh	r3, [r2, #0]
 8004700:	e22c      	b.n	8004b5c <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	461a      	mov	r2, r3
 8004708:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	4413      	add	r3, r2
 8004710:	881b      	ldrh	r3, [r3, #0]
 8004712:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004716:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800471a:	2b00      	cmp	r3, #0
 800471c:	f280 80f6 	bge.w	800490c <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	461a      	mov	r2, r3
 8004726:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	881b      	ldrh	r3, [r3, #0]
 8004730:	b29a      	uxth	r2, r3
 8004732:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004736:	4013      	ands	r3, r2
 8004738:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	461a      	mov	r2, r3
 8004742:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	4413      	add	r3, r2
 800474a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800474e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004752:	b292      	uxth	r2, r2
 8004754:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004756:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800475a:	4613      	mov	r3, r2
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	4413      	add	r3, r2
 8004760:	00db      	lsls	r3, r3, #3
 8004762:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	4413      	add	r3, r2
 800476a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800476c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800476e:	7b1b      	ldrb	r3, [r3, #12]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d123      	bne.n	80047bc <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800477c:	b29b      	uxth	r3, r3
 800477e:	461a      	mov	r2, r3
 8004780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	00db      	lsls	r3, r3, #3
 8004786:	4413      	add	r3, r2
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	6812      	ldr	r2, [r2, #0]
 800478c:	4413      	add	r3, r2
 800478e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004798:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800479c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 808e 	beq.w	80048c2 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ac:	6959      	ldr	r1, [r3, #20]
 80047ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047b0:	88da      	ldrh	r2, [r3, #6]
 80047b2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80047b6:	f004 fbf7 	bl	8008fa8 <USB_ReadPMA>
 80047ba:	e082      	b.n	80048c2 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80047bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047be:	78db      	ldrb	r3, [r3, #3]
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d10a      	bne.n	80047da <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80047c4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80047c8:	461a      	mov	r2, r3
 80047ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f9d3 	bl	8004b78 <HAL_PCD_EP_DB_Receive>
 80047d2:	4603      	mov	r3, r0
 80047d4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80047d8:	e073      	b.n	80048c2 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	461a      	mov	r2, r3
 80047e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4413      	add	r3, r2
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047f4:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	441a      	add	r2, r3
 8004806:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800480a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800480e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004812:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004816:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800481a:	b29b      	uxth	r3, r3
 800481c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	461a      	mov	r2, r3
 8004824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	4413      	add	r3, r2
 800482c:	881b      	ldrh	r3, [r3, #0]
 800482e:	b29b      	uxth	r3, r3
 8004830:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d022      	beq.n	800487e <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004840:	b29b      	uxth	r3, r3
 8004842:	461a      	mov	r2, r3
 8004844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	00db      	lsls	r3, r3, #3
 800484a:	4413      	add	r3, r2
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	6812      	ldr	r2, [r2, #0]
 8004850:	4413      	add	r3, r2
 8004852:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004856:	881b      	ldrh	r3, [r3, #0]
 8004858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800485c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8004860:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004864:	2b00      	cmp	r3, #0
 8004866:	d02c      	beq.n	80048c2 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6818      	ldr	r0, [r3, #0]
 800486c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800486e:	6959      	ldr	r1, [r3, #20]
 8004870:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004872:	891a      	ldrh	r2, [r3, #8]
 8004874:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004878:	f004 fb96 	bl	8008fa8 <USB_ReadPMA>
 800487c:	e021      	b.n	80048c2 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004886:	b29b      	uxth	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	4413      	add	r3, r2
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6812      	ldr	r2, [r2, #0]
 8004896:	4413      	add	r3, r2
 8004898:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048a2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80048a6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d009      	beq.n	80048c2 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6818      	ldr	r0, [r3, #0]
 80048b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048b4:	6959      	ldr	r1, [r3, #20]
 80048b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048b8:	895a      	ldrh	r2, [r3, #10]
 80048ba:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80048be:	f004 fb73 	bl	8008fa8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80048c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048c4:	69da      	ldr	r2, [r3, #28]
 80048c6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80048ca:	441a      	add	r2, r3
 80048cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048ce:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80048d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048d2:	695a      	ldr	r2, [r3, #20]
 80048d4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80048d8:	441a      	add	r2, r3
 80048da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048dc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80048de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d005      	beq.n	80048f2 <PCD_EP_ISR_Handler+0x4fc>
 80048e6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80048ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d206      	bcs.n	8004900 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80048f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	4619      	mov	r1, r3
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f006 fa39 	bl	800ad70 <HAL_PCD_DataOutStageCallback>
 80048fe:	e005      	b.n	800490c <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004906:	4618      	mov	r0, r3
 8004908:	f002 fe21 	bl	800754e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800490c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 8121 	beq.w	8004b5c <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 800491a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800491e:	4613      	mov	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4413      	add	r3, r2
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	3310      	adds	r3, #16
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	4413      	add	r3, r2
 800492c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	461a      	mov	r2, r3
 8004934:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4413      	add	r3, r2
 800493c:	881b      	ldrh	r3, [r3, #0]
 800493e:	b29b      	uxth	r3, r3
 8004940:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004944:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004948:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	461a      	mov	r2, r3
 8004952:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	441a      	add	r2, r3
 800495a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800495e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004966:	b29b      	uxth	r3, r3
 8004968:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800496a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800496c:	78db      	ldrb	r3, [r3, #3]
 800496e:	2b01      	cmp	r3, #1
 8004970:	f040 80a2 	bne.w	8004ab8 <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 8004974:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004976:	2200      	movs	r2, #0
 8004978:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800497a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800497c:	7b1b      	ldrb	r3, [r3, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 8093 	beq.w	8004aaa <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004984:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498c:	2b00      	cmp	r3, #0
 800498e:	d046      	beq.n	8004a1e <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004992:	785b      	ldrb	r3, [r3, #1]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d126      	bne.n	80049e6 <PCD_EP_ISR_Handler+0x5f0>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	627b      	str	r3, [r7, #36]	@ 0x24
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	461a      	mov	r2, r3
 80049aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ac:	4413      	add	r3, r2
 80049ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80049b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049b2:	781b      	ldrb	r3, [r3, #0]
 80049b4:	00da      	lsls	r2, r3, #3
 80049b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b8:	4413      	add	r3, r2
 80049ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80049be:	623b      	str	r3, [r7, #32]
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	881b      	ldrh	r3, [r3, #0]
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	6a3b      	ldr	r3, [r7, #32]
 80049ce:	801a      	strh	r2, [r3, #0]
 80049d0:	6a3b      	ldr	r3, [r7, #32]
 80049d2:	881b      	ldrh	r3, [r3, #0]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049de:	b29a      	uxth	r2, r3
 80049e0:	6a3b      	ldr	r3, [r7, #32]
 80049e2:	801a      	strh	r2, [r3, #0]
 80049e4:	e061      	b.n	8004aaa <PCD_EP_ISR_Handler+0x6b4>
 80049e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049e8:	785b      	ldrb	r3, [r3, #1]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d15d      	bne.n	8004aaa <PCD_EP_ISR_Handler+0x6b4>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	461a      	mov	r2, r3
 8004a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a02:	4413      	add	r3, r2
 8004a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	00da      	lsls	r2, r3, #3
 8004a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0e:	4413      	add	r3, r2
 8004a10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004a14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a18:	2200      	movs	r2, #0
 8004a1a:	801a      	strh	r2, [r3, #0]
 8004a1c:	e045      	b.n	8004aaa <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a26:	785b      	ldrb	r3, [r3, #1]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d126      	bne.n	8004a7a <PCD_EP_ISR_Handler+0x684>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a40:	4413      	add	r3, r2
 8004a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	00da      	lsls	r2, r3, #3
 8004a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a52:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a56:	881b      	ldrh	r3, [r3, #0]
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a62:	801a      	strh	r2, [r3, #0]
 8004a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a76:	801a      	strh	r2, [r3, #0]
 8004a78:	e017      	b.n	8004aaa <PCD_EP_ISR_Handler+0x6b4>
 8004a7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a7c:	785b      	ldrb	r3, [r3, #1]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d113      	bne.n	8004aaa <PCD_EP_ISR_Handler+0x6b4>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a90:	4413      	add	r3, r2
 8004a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	00da      	lsls	r2, r3, #3
 8004a9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	4619      	mov	r1, r3
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f006 f978 	bl	800ada6 <HAL_PCD_DataInStageCallback>
 8004ab6:	e051      	b.n	8004b5c <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004ab8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d144      	bne.n	8004b4e <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	6812      	ldr	r2, [r2, #0]
 8004adc:	4413      	add	r3, r2
 8004ade:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004ae2:	881b      	ldrh	r3, [r3, #0]
 8004ae4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ae8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8004aec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004aee:	699a      	ldr	r2, [r3, #24]
 8004af0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d907      	bls.n	8004b08 <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 8004af8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004afa:	699a      	ldr	r2, [r3, #24]
 8004afc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004b00:	1ad2      	subs	r2, r2, r3
 8004b02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b04:	619a      	str	r2, [r3, #24]
 8004b06:	e002      	b.n	8004b0e <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 8004b08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d106      	bne.n	8004b24 <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f006 f942 	bl	800ada6 <HAL_PCD_DataInStageCallback>
 8004b22:	e01b      	b.n	8004b5c <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004b24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b26:	695a      	ldr	r2, [r3, #20]
 8004b28:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004b2c:	441a      	add	r2, r3
 8004b2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b30:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004b32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b34:	69da      	ldr	r2, [r3, #28]
 8004b36:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004b3a:	441a      	add	r2, r3
 8004b3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b3e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b46:	4618      	mov	r0, r3
 8004b48:	f002 fd01 	bl	800754e <USB_EPStartXfer>
 8004b4c:	e006      	b.n	8004b5c <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004b4e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004b52:	461a      	mov	r2, r3
 8004b54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 f917 	bl	8004d8a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	b21b      	sxth	r3, r3
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f6ff ac49 	blt.w	8004400 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3758      	adds	r7, #88	@ 0x58
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b088      	sub	sp, #32
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	4613      	mov	r3, r2
 8004b84:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004b86:	88fb      	ldrh	r3, [r7, #6]
 8004b88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d07c      	beq.n	8004c8a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	4413      	add	r3, r2
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	6812      	ldr	r2, [r2, #0]
 8004ba8:	4413      	add	r3, r2
 8004baa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004bae:	881b      	ldrh	r3, [r3, #0]
 8004bb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bb4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	699a      	ldr	r2, [r3, #24]
 8004bba:	8b7b      	ldrh	r3, [r7, #26]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d306      	bcc.n	8004bce <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	699a      	ldr	r2, [r3, #24]
 8004bc4:	8b7b      	ldrh	r3, [r7, #26]
 8004bc6:	1ad2      	subs	r2, r2, r3
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	619a      	str	r2, [r3, #24]
 8004bcc:	e002      	b.n	8004bd4 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d123      	bne.n	8004c24 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	461a      	mov	r2, r3
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	4413      	add	r3, r2
 8004bea:	881b      	ldrh	r3, [r3, #0]
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bf6:	833b      	strh	r3, [r7, #24]
 8004bf8:	8b3b      	ldrh	r3, [r7, #24]
 8004bfa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004bfe:	833b      	strh	r3, [r7, #24]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	461a      	mov	r2, r3
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	441a      	add	r2, r3
 8004c0e:	8b3b      	ldrh	r3, [r7, #24]
 8004c10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004c24:	88fb      	ldrh	r3, [r7, #6]
 8004c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d01f      	beq.n	8004c6e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4413      	add	r3, r2
 8004c3c:	881b      	ldrh	r3, [r3, #0]
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c48:	82fb      	strh	r3, [r7, #22]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	441a      	add	r2, r3
 8004c58:	8afb      	ldrh	r3, [r7, #22]
 8004c5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c66:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004c6e:	8b7b      	ldrh	r3, [r7, #26]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 8085 	beq.w	8004d80 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	6959      	ldr	r1, [r3, #20]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	891a      	ldrh	r2, [r3, #8]
 8004c82:	8b7b      	ldrh	r3, [r7, #26]
 8004c84:	f004 f990 	bl	8008fa8 <USB_ReadPMA>
 8004c88:	e07a      	b.n	8004d80 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	461a      	mov	r2, r3
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	4413      	add	r3, r2
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	6812      	ldr	r2, [r2, #0]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004ca8:	881b      	ldrh	r3, [r3, #0]
 8004caa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cae:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	699a      	ldr	r2, [r3, #24]
 8004cb4:	8b7b      	ldrh	r3, [r7, #26]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d306      	bcc.n	8004cc8 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	8b7b      	ldrh	r3, [r7, #26]
 8004cc0:	1ad2      	subs	r2, r2, r3
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	619a      	str	r2, [r3, #24]
 8004cc6:	e002      	b.n	8004cce <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d123      	bne.n	8004d1e <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	4413      	add	r3, r2
 8004ce4:	881b      	ldrh	r3, [r3, #0]
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cf0:	83fb      	strh	r3, [r7, #30]
 8004cf2:	8bfb      	ldrh	r3, [r7, #30]
 8004cf4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004cf8:	83fb      	strh	r3, [r7, #30]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	441a      	add	r2, r3
 8004d08:	8bfb      	ldrh	r3, [r7, #30]
 8004d0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004d1e:	88fb      	ldrh	r3, [r7, #6]
 8004d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d11f      	bne.n	8004d68 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4413      	add	r3, r2
 8004d36:	881b      	ldrh	r3, [r3, #0]
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d42:	83bb      	strh	r3, [r7, #28]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	461a      	mov	r2, r3
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	441a      	add	r2, r3
 8004d52:	8bbb      	ldrh	r3, [r7, #28]
 8004d54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d60:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004d68:	8b7b      	ldrh	r3, [r7, #26]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d008      	beq.n	8004d80 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6818      	ldr	r0, [r3, #0]
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	6959      	ldr	r1, [r3, #20]
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	895a      	ldrh	r2, [r3, #10]
 8004d7a:	8b7b      	ldrh	r3, [r7, #26]
 8004d7c:	f004 f914 	bl	8008fa8 <USB_ReadPMA>
    }
  }

  return count;
 8004d80:	8b7b      	ldrh	r3, [r7, #26]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3720      	adds	r7, #32
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b0a4      	sub	sp, #144	@ 0x90
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	4613      	mov	r3, r2
 8004d96:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004d98:	88fb      	ldrh	r3, [r7, #6]
 8004d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 81db 	beq.w	800515a <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	461a      	mov	r2, r3
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	00db      	lsls	r3, r3, #3
 8004db6:	4413      	add	r3, r2
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	6812      	ldr	r2, [r2, #0]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004dc2:	881b      	ldrh	r3, [r3, #0]
 8004dc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004dc8:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	699a      	ldr	r2, [r3, #24]
 8004dd0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d907      	bls.n	8004de8 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	699a      	ldr	r2, [r3, #24]
 8004ddc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004de0:	1ad2      	subs	r2, r2, r3
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	619a      	str	r2, [r3, #24]
 8004de6:	e002      	b.n	8004dee <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	2200      	movs	r2, #0
 8004dec:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f040 80b9 	bne.w	8004f6a <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	785b      	ldrb	r3, [r3, #1]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d126      	bne.n	8004e4e <HAL_PCD_EP_DB_Transmit+0xc4>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e14:	4413      	add	r3, r2
 8004e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	00da      	lsls	r2, r3, #3
 8004e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e20:	4413      	add	r3, r2
 8004e22:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004e26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2a:	881b      	ldrh	r3, [r3, #0]
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e36:	801a      	strh	r2, [r3, #0]
 8004e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3a:	881b      	ldrh	r3, [r3, #0]
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e46:	b29a      	uxth	r2, r3
 8004e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4a:	801a      	strh	r2, [r3, #0]
 8004e4c:	e01a      	b.n	8004e84 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	785b      	ldrb	r3, [r3, #1]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d116      	bne.n	8004e84 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	461a      	mov	r2, r3
 8004e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6a:	4413      	add	r3, r2
 8004e6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	00da      	lsls	r2, r3, #3
 8004e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e76:	4413      	add	r3, r2
 8004e78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004e7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e80:	2200      	movs	r2, #0
 8004e82:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	785b      	ldrb	r3, [r3, #1]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d126      	bne.n	8004ee0 <HAL_PCD_EP_DB_Transmit+0x156>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	61fb      	str	r3, [r7, #28]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	61fb      	str	r3, [r7, #28]
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	00da      	lsls	r2, r3, #3
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004eb8:	61bb      	str	r3, [r7, #24]
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	881b      	ldrh	r3, [r3, #0]
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ec4:	b29a      	uxth	r2, r3
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	801a      	strh	r2, [r3, #0]
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	881b      	ldrh	r3, [r3, #0]
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ed4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	801a      	strh	r2, [r3, #0]
 8004ede:	e017      	b.n	8004f10 <HAL_PCD_EP_DB_Transmit+0x186>
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	785b      	ldrb	r3, [r3, #1]
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d113      	bne.n	8004f10 <HAL_PCD_EP_DB_Transmit+0x186>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef6:	4413      	add	r3, r2
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	00da      	lsls	r2, r3, #3
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	4413      	add	r3, r2
 8004f04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004f08:	623b      	str	r3, [r7, #32]
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	4619      	mov	r1, r3
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f005 ff45 	bl	800ada6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004f1c:	88fb      	ldrh	r3, [r7, #6]
 8004f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 82fa 	beq.w	800551c <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4413      	add	r3, r2
 8004f36:	881b      	ldrh	r3, [r3, #0]
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f42:	82fb      	strh	r3, [r7, #22]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	441a      	add	r2, r3
 8004f52:	8afb      	ldrh	r3, [r7, #22]
 8004f54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	8013      	strh	r3, [r2, #0]
 8004f68:	e2d8      	b.n	800551c <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004f6a:	88fb      	ldrh	r3, [r7, #6]
 8004f6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d021      	beq.n	8004fb8 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	4413      	add	r3, r2
 8004f82:	881b      	ldrh	r3, [r3, #0]
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f8e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	461a      	mov	r2, r3
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	441a      	add	r2, r3
 8004fa0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004fa4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fa8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	f040 82ac 	bne.w	800551c <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	695a      	ldr	r2, [r3, #20]
 8004fc8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004fcc:	441a      	add	r2, r3
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	69da      	ldr	r2, [r3, #28]
 8004fd6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004fda:	441a      	add	r2, r3
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	6a1a      	ldr	r2, [r3, #32]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d30b      	bcc.n	8005004 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	6a1a      	ldr	r2, [r3, #32]
 8004ff8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ffc:	1ad2      	subs	r2, r2, r3
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	621a      	str	r2, [r3, #32]
 8005002:	e017      	b.n	8005034 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	6a1b      	ldr	r3, [r3, #32]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d108      	bne.n	800501e <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800500c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005010:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800501c:	e00a      	b.n	8005034 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2200      	movs	r2, #0
 8005032:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	785b      	ldrb	r3, [r3, #1]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d165      	bne.n	8005108 <HAL_PCD_EP_DB_Transmit+0x37e>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800504a:	b29b      	uxth	r3, r3
 800504c:	461a      	mov	r2, r3
 800504e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005050:	4413      	add	r3, r2
 8005052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	00da      	lsls	r2, r3, #3
 800505a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800505c:	4413      	add	r3, r2
 800505e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005062:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005066:	881b      	ldrh	r3, [r3, #0]
 8005068:	b29b      	uxth	r3, r3
 800506a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800506e:	b29a      	uxth	r2, r3
 8005070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005072:	801a      	strh	r2, [r3, #0]
 8005074:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005078:	2b3e      	cmp	r3, #62	@ 0x3e
 800507a:	d91d      	bls.n	80050b8 <HAL_PCD_EP_DB_Transmit+0x32e>
 800507c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005080:	095b      	lsrs	r3, r3, #5
 8005082:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005084:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005088:	f003 031f 	and.w	r3, r3, #31
 800508c:	2b00      	cmp	r3, #0
 800508e:	d102      	bne.n	8005096 <HAL_PCD_EP_DB_Transmit+0x30c>
 8005090:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005092:	3b01      	subs	r3, #1
 8005094:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	881b      	ldrh	r3, [r3, #0]
 800509a:	b29a      	uxth	r2, r3
 800509c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800509e:	b29b      	uxth	r3, r3
 80050a0:	029b      	lsls	r3, r3, #10
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	4313      	orrs	r3, r2
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b4:	801a      	strh	r2, [r3, #0]
 80050b6:	e044      	b.n	8005142 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80050b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10a      	bne.n	80050d6 <HAL_PCD_EP_DB_Transmit+0x34c>
 80050c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c2:	881b      	ldrh	r3, [r3, #0]
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d2:	801a      	strh	r2, [r3, #0]
 80050d4:	e035      	b.n	8005142 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80050d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050da:	085b      	lsrs	r3, r3, #1
 80050dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <HAL_PCD_EP_DB_Transmit+0x366>
 80050ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050ec:	3301      	adds	r3, #1
 80050ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	029b      	lsls	r3, r3, #10
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	4313      	orrs	r3, r2
 8005100:	b29a      	uxth	r2, r3
 8005102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005104:	801a      	strh	r2, [r3, #0]
 8005106:	e01c      	b.n	8005142 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	785b      	ldrb	r3, [r3, #1]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d118      	bne.n	8005142 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	647b      	str	r3, [r7, #68]	@ 0x44
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800511e:	b29b      	uxth	r3, r3
 8005120:	461a      	mov	r2, r3
 8005122:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005124:	4413      	add	r3, r2
 8005126:	647b      	str	r3, [r7, #68]	@ 0x44
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	00da      	lsls	r2, r3, #3
 800512e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005130:	4413      	add	r3, r2
 8005132:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005136:	643b      	str	r3, [r7, #64]	@ 0x40
 8005138:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800513c:	b29a      	uxth	r2, r3
 800513e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005140:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6818      	ldr	r0, [r3, #0]
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	6959      	ldr	r1, [r3, #20]
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	891a      	ldrh	r2, [r3, #8]
 800514e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005152:	b29b      	uxth	r3, r3
 8005154:	f003 fee6 	bl	8008f24 <USB_WritePMA>
 8005158:	e1e0      	b.n	800551c <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005162:	b29b      	uxth	r3, r3
 8005164:	461a      	mov	r2, r3
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	4413      	add	r3, r2
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	6812      	ldr	r2, [r2, #0]
 8005172:	4413      	add	r3, r2
 8005174:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005178:	881b      	ldrh	r3, [r3, #0]
 800517a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800517e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	699a      	ldr	r2, [r3, #24]
 8005186:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800518a:	429a      	cmp	r2, r3
 800518c:	d307      	bcc.n	800519e <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	699a      	ldr	r2, [r3, #24]
 8005192:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005196:	1ad2      	subs	r2, r2, r3
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	619a      	str	r2, [r3, #24]
 800519c:	e002      	b.n	80051a4 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	2200      	movs	r2, #0
 80051a2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f040 80c0 	bne.w	800532e <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	785b      	ldrb	r3, [r3, #1]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d126      	bne.n	8005204 <HAL_PCD_EP_DB_Transmit+0x47a>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	461a      	mov	r2, r3
 80051c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80051ca:	4413      	add	r3, r2
 80051cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	00da      	lsls	r2, r3, #3
 80051d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80051d6:	4413      	add	r3, r2
 80051d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80051dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051e0:	881b      	ldrh	r3, [r3, #0]
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051ec:	801a      	strh	r2, [r3, #0]
 80051ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051f0:	881b      	ldrh	r3, [r3, #0]
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005200:	801a      	strh	r2, [r3, #0]
 8005202:	e01a      	b.n	800523a <HAL_PCD_EP_DB_Transmit+0x4b0>
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	785b      	ldrb	r3, [r3, #1]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d116      	bne.n	800523a <HAL_PCD_EP_DB_Transmit+0x4b0>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	667b      	str	r3, [r7, #100]	@ 0x64
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800521a:	b29b      	uxth	r3, r3
 800521c:	461a      	mov	r2, r3
 800521e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005220:	4413      	add	r3, r2
 8005222:	667b      	str	r3, [r7, #100]	@ 0x64
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	00da      	lsls	r2, r3, #3
 800522a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800522c:	4413      	add	r3, r2
 800522e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005232:	663b      	str	r3, [r7, #96]	@ 0x60
 8005234:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005236:	2200      	movs	r2, #0
 8005238:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	785b      	ldrb	r3, [r3, #1]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d12b      	bne.n	80052a0 <HAL_PCD_EP_DB_Transmit+0x516>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005256:	b29b      	uxth	r3, r3
 8005258:	461a      	mov	r2, r3
 800525a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800525c:	4413      	add	r3, r2
 800525e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	00da      	lsls	r2, r3, #3
 8005266:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005268:	4413      	add	r3, r2
 800526a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800526e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005272:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005276:	881b      	ldrh	r3, [r3, #0]
 8005278:	b29b      	uxth	r3, r3
 800527a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800527e:	b29a      	uxth	r2, r3
 8005280:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005284:	801a      	strh	r2, [r3, #0]
 8005286:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	b29b      	uxth	r3, r3
 800528e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005292:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005296:	b29a      	uxth	r2, r3
 8005298:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800529c:	801a      	strh	r2, [r3, #0]
 800529e:	e017      	b.n	80052d0 <HAL_PCD_EP_DB_Transmit+0x546>
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	785b      	ldrb	r3, [r3, #1]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d113      	bne.n	80052d0 <HAL_PCD_EP_DB_Transmit+0x546>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052b6:	4413      	add	r3, r2
 80052b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	00da      	lsls	r2, r3, #3
 80052c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052c2:	4413      	add	r3, r2
 80052c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80052c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80052ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052cc:	2200      	movs	r2, #0
 80052ce:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	4619      	mov	r1, r3
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f005 fd65 	bl	800ada6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80052dc:	88fb      	ldrh	r3, [r7, #6]
 80052de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f040 811a 	bne.w	800551c <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	461a      	mov	r2, r3
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	4413      	add	r3, r2
 80052f6:	881b      	ldrh	r3, [r3, #0]
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005302:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	461a      	mov	r2, r3
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	441a      	add	r2, r3
 8005314:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005318:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800531c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005320:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005328:	b29b      	uxth	r3, r3
 800532a:	8013      	strh	r3, [r2, #0]
 800532c:	e0f6      	b.n	800551c <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800532e:	88fb      	ldrh	r3, [r7, #6]
 8005330:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d121      	bne.n	800537c <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	461a      	mov	r2, r3
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4413      	add	r3, r2
 8005346:	881b      	ldrh	r3, [r3, #0]
 8005348:	b29b      	uxth	r3, r3
 800534a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800534e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005352:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	461a      	mov	r2, r3
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	441a      	add	r2, r3
 8005364:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005368:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800536c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005370:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005374:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005378:	b29b      	uxth	r3, r3
 800537a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005382:	2b01      	cmp	r3, #1
 8005384:	f040 80ca 	bne.w	800551c <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	695a      	ldr	r2, [r3, #20]
 800538c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005390:	441a      	add	r2, r3
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	69da      	ldr	r2, [r3, #28]
 800539a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800539e:	441a      	add	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	6a1a      	ldr	r2, [r3, #32]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d30b      	bcc.n	80053c8 <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053c0:	1ad2      	subs	r2, r2, r3
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	621a      	str	r2, [r3, #32]
 80053c6:	e017      	b.n	80053f8 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	6a1b      	ldr	r3, [r3, #32]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d108      	bne.n	80053e2 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 80053d0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80053d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80053e0:	e00a      	b.n	80053f8 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	6a1b      	ldr	r3, [r3, #32]
 80053e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	2200      	movs	r2, #0
 80053ee:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	785b      	ldrb	r3, [r3, #1]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d165      	bne.n	80054d2 <HAL_PCD_EP_DB_Transmit+0x748>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005414:	b29b      	uxth	r3, r3
 8005416:	461a      	mov	r2, r3
 8005418:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800541a:	4413      	add	r3, r2
 800541c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	00da      	lsls	r2, r3, #3
 8005424:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005426:	4413      	add	r3, r2
 8005428:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800542c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800542e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005430:	881b      	ldrh	r3, [r3, #0]
 8005432:	b29b      	uxth	r3, r3
 8005434:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005438:	b29a      	uxth	r2, r3
 800543a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800543c:	801a      	strh	r2, [r3, #0]
 800543e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005442:	2b3e      	cmp	r3, #62	@ 0x3e
 8005444:	d91d      	bls.n	8005482 <HAL_PCD_EP_DB_Transmit+0x6f8>
 8005446:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800544a:	095b      	lsrs	r3, r3, #5
 800544c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800544e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005452:	f003 031f 	and.w	r3, r3, #31
 8005456:	2b00      	cmp	r3, #0
 8005458:	d102      	bne.n	8005460 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800545a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800545c:	3b01      	subs	r3, #1
 800545e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005460:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	b29a      	uxth	r2, r3
 8005466:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005468:	b29b      	uxth	r3, r3
 800546a:	029b      	lsls	r3, r3, #10
 800546c:	b29b      	uxth	r3, r3
 800546e:	4313      	orrs	r3, r2
 8005470:	b29b      	uxth	r3, r3
 8005472:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005476:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800547a:	b29a      	uxth	r2, r3
 800547c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800547e:	801a      	strh	r2, [r3, #0]
 8005480:	e041      	b.n	8005506 <HAL_PCD_EP_DB_Transmit+0x77c>
 8005482:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005486:	2b00      	cmp	r3, #0
 8005488:	d10a      	bne.n	80054a0 <HAL_PCD_EP_DB_Transmit+0x716>
 800548a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800548c:	881b      	ldrh	r3, [r3, #0]
 800548e:	b29b      	uxth	r3, r3
 8005490:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005494:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005498:	b29a      	uxth	r2, r3
 800549a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800549c:	801a      	strh	r2, [r3, #0]
 800549e:	e032      	b.n	8005506 <HAL_PCD_EP_DB_Transmit+0x77c>
 80054a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054a4:	085b      	lsrs	r3, r3, #1
 80054a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <HAL_PCD_EP_DB_Transmit+0x730>
 80054b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054b6:	3301      	adds	r3, #1
 80054b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80054bc:	881b      	ldrh	r3, [r3, #0]
 80054be:	b29a      	uxth	r2, r3
 80054c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	029b      	lsls	r3, r3, #10
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	4313      	orrs	r3, r2
 80054ca:	b29a      	uxth	r2, r3
 80054cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80054ce:	801a      	strh	r2, [r3, #0]
 80054d0:	e019      	b.n	8005506 <HAL_PCD_EP_DB_Transmit+0x77c>
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	785b      	ldrb	r3, [r3, #1]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d115      	bne.n	8005506 <HAL_PCD_EP_DB_Transmit+0x77c>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	461a      	mov	r2, r3
 80054e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054e8:	4413      	add	r3, r2
 80054ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	00da      	lsls	r2, r3, #3
 80054f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054f4:	4413      	add	r3, r2
 80054f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80054fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80054fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005500:	b29a      	uxth	r2, r3
 8005502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005504:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6818      	ldr	r0, [r3, #0]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	6959      	ldr	r1, [r3, #20]
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	895a      	ldrh	r2, [r3, #10]
 8005512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005516:	b29b      	uxth	r3, r3
 8005518:	f003 fd04 	bl	8008f24 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	461a      	mov	r2, r3
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	4413      	add	r3, r2
 800552a:	881b      	ldrh	r3, [r3, #0]
 800552c:	b29b      	uxth	r3, r3
 800552e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005536:	82bb      	strh	r3, [r7, #20]
 8005538:	8abb      	ldrh	r3, [r7, #20]
 800553a:	f083 0310 	eor.w	r3, r3, #16
 800553e:	82bb      	strh	r3, [r7, #20]
 8005540:	8abb      	ldrh	r3, [r7, #20]
 8005542:	f083 0320 	eor.w	r3, r3, #32
 8005546:	82bb      	strh	r3, [r7, #20]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	461a      	mov	r2, r3
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	441a      	add	r2, r3
 8005556:	8abb      	ldrh	r3, [r7, #20]
 8005558:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800555c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005560:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005564:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005568:	b29b      	uxth	r3, r3
 800556a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3790      	adds	r7, #144	@ 0x90
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005576:	b480      	push	{r7}
 8005578:	b087      	sub	sp, #28
 800557a:	af00      	add	r7, sp, #0
 800557c:	60f8      	str	r0, [r7, #12]
 800557e:	607b      	str	r3, [r7, #4]
 8005580:	460b      	mov	r3, r1
 8005582:	817b      	strh	r3, [r7, #10]
 8005584:	4613      	mov	r3, r2
 8005586:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005588:	897b      	ldrh	r3, [r7, #10]
 800558a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800558e:	b29b      	uxth	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00b      	beq.n	80055ac <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005594:	897b      	ldrh	r3, [r7, #10]
 8005596:	f003 0207 	and.w	r2, r3, #7
 800559a:	4613      	mov	r3, r2
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	4413      	add	r3, r2
 80055a0:	00db      	lsls	r3, r3, #3
 80055a2:	3310      	adds	r3, #16
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	4413      	add	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	e009      	b.n	80055c0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80055ac:	897a      	ldrh	r2, [r7, #10]
 80055ae:	4613      	mov	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	4413      	add	r3, r2
 80055b4:	00db      	lsls	r3, r3, #3
 80055b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	4413      	add	r3, r2
 80055be:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80055c0:	893b      	ldrh	r3, [r7, #8]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d107      	bne.n	80055d6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	2200      	movs	r2, #0
 80055ca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	80da      	strh	r2, [r3, #6]
 80055d4:	e00b      	b.n	80055ee <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2201      	movs	r2, #1
 80055da:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	b29a      	uxth	r2, r3
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	0c1b      	lsrs	r3, r3, #16
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	371c      	adds	r7, #28
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005620:	b29b      	uxth	r3, r3
 8005622:	f043 0301 	orr.w	r3, r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005634:	b29b      	uxth	r3, r3
 8005636:	f043 0302 	orr.w	r3, r3, #2
 800563a:	b29a      	uxth	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d141      	bne.n	80056e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800565e:	4b4b      	ldr	r3, [pc, #300]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800566a:	d131      	bne.n	80056d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800566c:	4b47      	ldr	r3, [pc, #284]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800566e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005672:	4a46      	ldr	r2, [pc, #280]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005674:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005678:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800567c:	4b43      	ldr	r3, [pc, #268]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005684:	4a41      	ldr	r2, [pc, #260]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005686:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800568a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800568c:	4b40      	ldr	r3, [pc, #256]	@ (8005790 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2232      	movs	r2, #50	@ 0x32
 8005692:	fb02 f303 	mul.w	r3, r2, r3
 8005696:	4a3f      	ldr	r2, [pc, #252]	@ (8005794 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005698:	fba2 2303 	umull	r2, r3, r2, r3
 800569c:	0c9b      	lsrs	r3, r3, #18
 800569e:	3301      	adds	r3, #1
 80056a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056a2:	e002      	b.n	80056aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	3b01      	subs	r3, #1
 80056a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056aa:	4b38      	ldr	r3, [pc, #224]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056b6:	d102      	bne.n	80056be <HAL_PWREx_ControlVoltageScaling+0x6e>
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1f2      	bne.n	80056a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056be:	4b33      	ldr	r3, [pc, #204]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ca:	d158      	bne.n	800577e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e057      	b.n	8005780 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056d0:	4b2e      	ldr	r3, [pc, #184]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056d6:	4a2d      	ldr	r2, [pc, #180]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80056e0:	e04d      	b.n	800577e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056e8:	d141      	bne.n	800576e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80056ea:	4b28      	ldr	r3, [pc, #160]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80056f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056f6:	d131      	bne.n	800575c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056f8:	4b24      	ldr	r3, [pc, #144]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056fe:	4a23      	ldr	r2, [pc, #140]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005704:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005708:	4b20      	ldr	r3, [pc, #128]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005710:	4a1e      	ldr	r2, [pc, #120]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005712:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005716:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005718:	4b1d      	ldr	r3, [pc, #116]	@ (8005790 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2232      	movs	r2, #50	@ 0x32
 800571e:	fb02 f303 	mul.w	r3, r2, r3
 8005722:	4a1c      	ldr	r2, [pc, #112]	@ (8005794 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005724:	fba2 2303 	umull	r2, r3, r2, r3
 8005728:	0c9b      	lsrs	r3, r3, #18
 800572a:	3301      	adds	r3, #1
 800572c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800572e:	e002      	b.n	8005736 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	3b01      	subs	r3, #1
 8005734:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005736:	4b15      	ldr	r3, [pc, #84]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800573e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005742:	d102      	bne.n	800574a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1f2      	bne.n	8005730 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800574a:	4b10      	ldr	r3, [pc, #64]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005756:	d112      	bne.n	800577e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e011      	b.n	8005780 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800575c:	4b0b      	ldr	r3, [pc, #44]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800575e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005762:	4a0a      	ldr	r2, [pc, #40]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005768:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800576c:	e007      	b.n	800577e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800576e:	4b07      	ldr	r3, [pc, #28]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005776:	4a05      	ldr	r2, [pc, #20]	@ (800578c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005778:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800577c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3714      	adds	r7, #20
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr
 800578c:	40007000 	.word	0x40007000
 8005790:	20000000 	.word	0x20000000
 8005794:	431bde83 	.word	0x431bde83

08005798 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800579c:	4b05      	ldr	r3, [pc, #20]	@ (80057b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	4a04      	ldr	r2, [pc, #16]	@ (80057b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80057a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80057a6:	6093      	str	r3, [r2, #8]
}
 80057a8:	bf00      	nop
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	40007000 	.word	0x40007000

080057b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b088      	sub	sp, #32
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e2fe      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d075      	beq.n	80058c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057d6:	4b97      	ldr	r3, [pc, #604]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 030c 	and.w	r3, r3, #12
 80057de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057e0:	4b94      	ldr	r3, [pc, #592]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f003 0303 	and.w	r3, r3, #3
 80057e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	2b0c      	cmp	r3, #12
 80057ee:	d102      	bne.n	80057f6 <HAL_RCC_OscConfig+0x3e>
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d002      	beq.n	80057fc <HAL_RCC_OscConfig+0x44>
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d10b      	bne.n	8005814 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057fc:	4b8d      	ldr	r3, [pc, #564]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d05b      	beq.n	80058c0 <HAL_RCC_OscConfig+0x108>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d157      	bne.n	80058c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e2d9      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800581c:	d106      	bne.n	800582c <HAL_RCC_OscConfig+0x74>
 800581e:	4b85      	ldr	r3, [pc, #532]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a84      	ldr	r2, [pc, #528]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005828:	6013      	str	r3, [r2, #0]
 800582a:	e01d      	b.n	8005868 <HAL_RCC_OscConfig+0xb0>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005834:	d10c      	bne.n	8005850 <HAL_RCC_OscConfig+0x98>
 8005836:	4b7f      	ldr	r3, [pc, #508]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a7e      	ldr	r2, [pc, #504]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800583c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005840:	6013      	str	r3, [r2, #0]
 8005842:	4b7c      	ldr	r3, [pc, #496]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a7b      	ldr	r2, [pc, #492]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	e00b      	b.n	8005868 <HAL_RCC_OscConfig+0xb0>
 8005850:	4b78      	ldr	r3, [pc, #480]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a77      	ldr	r2, [pc, #476]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	4b75      	ldr	r3, [pc, #468]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a74      	ldr	r2, [pc, #464]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d013      	beq.n	8005898 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005870:	f7fb fb0e 	bl	8000e90 <HAL_GetTick>
 8005874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005878:	f7fb fb0a 	bl	8000e90 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b64      	cmp	r3, #100	@ 0x64
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e29e      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800588a:	4b6a      	ldr	r3, [pc, #424]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d0f0      	beq.n	8005878 <HAL_RCC_OscConfig+0xc0>
 8005896:	e014      	b.n	80058c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005898:	f7fb fafa 	bl	8000e90 <HAL_GetTick>
 800589c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800589e:	e008      	b.n	80058b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058a0:	f7fb faf6 	bl	8000e90 <HAL_GetTick>
 80058a4:	4602      	mov	r2, r0
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	2b64      	cmp	r3, #100	@ 0x64
 80058ac:	d901      	bls.n	80058b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e28a      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058b2:	4b60      	ldr	r3, [pc, #384]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1f0      	bne.n	80058a0 <HAL_RCC_OscConfig+0xe8>
 80058be:	e000      	b.n	80058c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d075      	beq.n	80059ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058ce:	4b59      	ldr	r3, [pc, #356]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f003 030c 	and.w	r3, r3, #12
 80058d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058d8:	4b56      	ldr	r3, [pc, #344]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f003 0303 	and.w	r3, r3, #3
 80058e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	2b0c      	cmp	r3, #12
 80058e6:	d102      	bne.n	80058ee <HAL_RCC_OscConfig+0x136>
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d002      	beq.n	80058f4 <HAL_RCC_OscConfig+0x13c>
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	d11f      	bne.n	8005934 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058f4:	4b4f      	ldr	r3, [pc, #316]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d005      	beq.n	800590c <HAL_RCC_OscConfig+0x154>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d101      	bne.n	800590c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e25d      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800590c:	4b49      	ldr	r3, [pc, #292]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	061b      	lsls	r3, r3, #24
 800591a:	4946      	ldr	r1, [pc, #280]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800591c:	4313      	orrs	r3, r2
 800591e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005920:	4b45      	ldr	r3, [pc, #276]	@ (8005a38 <HAL_RCC_OscConfig+0x280>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4618      	mov	r0, r3
 8005926:	f7fb fa67 	bl	8000df8 <HAL_InitTick>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d043      	beq.n	80059b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e249      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d023      	beq.n	8005984 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800593c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a3c      	ldr	r2, [pc, #240]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005948:	f7fb faa2 	bl	8000e90 <HAL_GetTick>
 800594c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800594e:	e008      	b.n	8005962 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005950:	f7fb fa9e 	bl	8000e90 <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	2b02      	cmp	r3, #2
 800595c:	d901      	bls.n	8005962 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e232      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005962:	4b34      	ldr	r3, [pc, #208]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0f0      	beq.n	8005950 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800596e:	4b31      	ldr	r3, [pc, #196]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	061b      	lsls	r3, r3, #24
 800597c:	492d      	ldr	r1, [pc, #180]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800597e:	4313      	orrs	r3, r2
 8005980:	604b      	str	r3, [r1, #4]
 8005982:	e01a      	b.n	80059ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005984:	4b2b      	ldr	r3, [pc, #172]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a2a      	ldr	r2, [pc, #168]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 800598a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800598e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005990:	f7fb fa7e 	bl	8000e90 <HAL_GetTick>
 8005994:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005996:	e008      	b.n	80059aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005998:	f7fb fa7a 	bl	8000e90 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e20e      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059aa:	4b22      	ldr	r3, [pc, #136]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1f0      	bne.n	8005998 <HAL_RCC_OscConfig+0x1e0>
 80059b6:	e000      	b.n	80059ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0308 	and.w	r3, r3, #8
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d041      	beq.n	8005a4a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d01c      	beq.n	8005a08 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059ce:	4b19      	ldr	r3, [pc, #100]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80059d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059d4:	4a17      	ldr	r2, [pc, #92]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80059d6:	f043 0301 	orr.w	r3, r3, #1
 80059da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059de:	f7fb fa57 	bl	8000e90 <HAL_GetTick>
 80059e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059e4:	e008      	b.n	80059f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059e6:	f7fb fa53 	bl	8000e90 <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e1e7      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 80059fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059fe:	f003 0302 	and.w	r3, r3, #2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0ef      	beq.n	80059e6 <HAL_RCC_OscConfig+0x22e>
 8005a06:	e020      	b.n	8005a4a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a08:	4b0a      	ldr	r3, [pc, #40]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a0e:	4a09      	ldr	r2, [pc, #36]	@ (8005a34 <HAL_RCC_OscConfig+0x27c>)
 8005a10:	f023 0301 	bic.w	r3, r3, #1
 8005a14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a18:	f7fb fa3a 	bl	8000e90 <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a1e:	e00d      	b.n	8005a3c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a20:	f7fb fa36 	bl	8000e90 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d906      	bls.n	8005a3c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e1ca      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
 8005a32:	bf00      	nop
 8005a34:	40021000 	.word	0x40021000
 8005a38:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a3c:	4b8c      	ldr	r3, [pc, #560]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d1ea      	bne.n	8005a20 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0304 	and.w	r3, r3, #4
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 80a6 	beq.w	8005ba4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a5c:	4b84      	ldr	r3, [pc, #528]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d101      	bne.n	8005a6c <HAL_RCC_OscConfig+0x2b4>
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e000      	b.n	8005a6e <HAL_RCC_OscConfig+0x2b6>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d00d      	beq.n	8005a8e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a72:	4b7f      	ldr	r3, [pc, #508]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a76:	4a7e      	ldr	r2, [pc, #504]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a7e:	4b7c      	ldr	r3, [pc, #496]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a86:	60fb      	str	r3, [r7, #12]
 8005a88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a8e:	4b79      	ldr	r3, [pc, #484]	@ (8005c74 <HAL_RCC_OscConfig+0x4bc>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d118      	bne.n	8005acc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a9a:	4b76      	ldr	r3, [pc, #472]	@ (8005c74 <HAL_RCC_OscConfig+0x4bc>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a75      	ldr	r2, [pc, #468]	@ (8005c74 <HAL_RCC_OscConfig+0x4bc>)
 8005aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aa6:	f7fb f9f3 	bl	8000e90 <HAL_GetTick>
 8005aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005aac:	e008      	b.n	8005ac0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aae:	f7fb f9ef 	bl	8000e90 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d901      	bls.n	8005ac0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e183      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ac0:	4b6c      	ldr	r3, [pc, #432]	@ (8005c74 <HAL_RCC_OscConfig+0x4bc>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d0f0      	beq.n	8005aae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d108      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x32e>
 8005ad4:	4b66      	ldr	r3, [pc, #408]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ada:	4a65      	ldr	r2, [pc, #404]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005adc:	f043 0301 	orr.w	r3, r3, #1
 8005ae0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ae4:	e024      	b.n	8005b30 <HAL_RCC_OscConfig+0x378>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	2b05      	cmp	r3, #5
 8005aec:	d110      	bne.n	8005b10 <HAL_RCC_OscConfig+0x358>
 8005aee:	4b60      	ldr	r3, [pc, #384]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005af4:	4a5e      	ldr	r2, [pc, #376]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005af6:	f043 0304 	orr.w	r3, r3, #4
 8005afa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005afe:	4b5c      	ldr	r3, [pc, #368]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b04:	4a5a      	ldr	r2, [pc, #360]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b06:	f043 0301 	orr.w	r3, r3, #1
 8005b0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b0e:	e00f      	b.n	8005b30 <HAL_RCC_OscConfig+0x378>
 8005b10:	4b57      	ldr	r3, [pc, #348]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b16:	4a56      	ldr	r2, [pc, #344]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b18:	f023 0301 	bic.w	r3, r3, #1
 8005b1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b20:	4b53      	ldr	r3, [pc, #332]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b26:	4a52      	ldr	r2, [pc, #328]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b28:	f023 0304 	bic.w	r3, r3, #4
 8005b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d016      	beq.n	8005b66 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b38:	f7fb f9aa 	bl	8000e90 <HAL_GetTick>
 8005b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b3e:	e00a      	b.n	8005b56 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b40:	f7fb f9a6 	bl	8000e90 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e138      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b56:	4b46      	ldr	r3, [pc, #280]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b5c:	f003 0302 	and.w	r3, r3, #2
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d0ed      	beq.n	8005b40 <HAL_RCC_OscConfig+0x388>
 8005b64:	e015      	b.n	8005b92 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b66:	f7fb f993 	bl	8000e90 <HAL_GetTick>
 8005b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b6c:	e00a      	b.n	8005b84 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b6e:	f7fb f98f 	bl	8000e90 <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d901      	bls.n	8005b84 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e121      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b84:	4b3a      	ldr	r3, [pc, #232]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1ed      	bne.n	8005b6e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b92:	7ffb      	ldrb	r3, [r7, #31]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d105      	bne.n	8005ba4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b98:	4b35      	ldr	r3, [pc, #212]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b9c:	4a34      	ldr	r2, [pc, #208]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005b9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ba2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0320 	and.w	r3, r3, #32
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d03c      	beq.n	8005c2a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d01c      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005bba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bbe:	4a2c      	ldr	r2, [pc, #176]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005bc0:	f043 0301 	orr.w	r3, r3, #1
 8005bc4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bc8:	f7fb f962 	bl	8000e90 <HAL_GetTick>
 8005bcc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bce:	e008      	b.n	8005be2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bd0:	f7fb f95e 	bl	8000e90 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e0f2      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005be2:	4b23      	ldr	r3, [pc, #140]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005be4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0ef      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x418>
 8005bf0:	e01b      	b.n	8005c2a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005bf4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005bfa:	f023 0301 	bic.w	r3, r3, #1
 8005bfe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c02:	f7fb f945 	bl	8000e90 <HAL_GetTick>
 8005c06:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c08:	e008      	b.n	8005c1c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c0a:	f7fb f941 	bl	8000e90 <HAL_GetTick>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d901      	bls.n	8005c1c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e0d5      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c1c:	4b14      	ldr	r3, [pc, #80]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005c1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1ef      	bne.n	8005c0a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	f000 80c9 	beq.w	8005dc6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c34:	4b0e      	ldr	r3, [pc, #56]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f003 030c 	and.w	r3, r3, #12
 8005c3c:	2b0c      	cmp	r3, #12
 8005c3e:	f000 8083 	beq.w	8005d48 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	69db      	ldr	r3, [r3, #28]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d15e      	bne.n	8005d08 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c4a:	4b09      	ldr	r3, [pc, #36]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a08      	ldr	r2, [pc, #32]	@ (8005c70 <HAL_RCC_OscConfig+0x4b8>)
 8005c50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c56:	f7fb f91b 	bl	8000e90 <HAL_GetTick>
 8005c5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c5c:	e00c      	b.n	8005c78 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c5e:	f7fb f917 	bl	8000e90 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d905      	bls.n	8005c78 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e0ab      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
 8005c70:	40021000 	.word	0x40021000
 8005c74:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c78:	4b55      	ldr	r3, [pc, #340]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1ec      	bne.n	8005c5e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c84:	4b52      	ldr	r3, [pc, #328]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005c86:	68da      	ldr	r2, [r3, #12]
 8005c88:	4b52      	ldr	r3, [pc, #328]	@ (8005dd4 <HAL_RCC_OscConfig+0x61c>)
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	6a11      	ldr	r1, [r2, #32]
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c94:	3a01      	subs	r2, #1
 8005c96:	0112      	lsls	r2, r2, #4
 8005c98:	4311      	orrs	r1, r2
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005c9e:	0212      	lsls	r2, r2, #8
 8005ca0:	4311      	orrs	r1, r2
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005ca6:	0852      	lsrs	r2, r2, #1
 8005ca8:	3a01      	subs	r2, #1
 8005caa:	0552      	lsls	r2, r2, #21
 8005cac:	4311      	orrs	r1, r2
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005cb2:	0852      	lsrs	r2, r2, #1
 8005cb4:	3a01      	subs	r2, #1
 8005cb6:	0652      	lsls	r2, r2, #25
 8005cb8:	4311      	orrs	r1, r2
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005cbe:	06d2      	lsls	r2, r2, #27
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	4943      	ldr	r1, [pc, #268]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cc8:	4b41      	ldr	r3, [pc, #260]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a40      	ldr	r2, [pc, #256]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cd2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005cd4:	4b3e      	ldr	r3, [pc, #248]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	4a3d      	ldr	r2, [pc, #244]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cde:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ce0:	f7fb f8d6 	bl	8000e90 <HAL_GetTick>
 8005ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ce6:	e008      	b.n	8005cfa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ce8:	f7fb f8d2 	bl	8000e90 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d901      	bls.n	8005cfa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e066      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cfa:	4b35      	ldr	r3, [pc, #212]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d0f0      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x530>
 8005d06:	e05e      	b.n	8005dc6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d08:	4b31      	ldr	r3, [pc, #196]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a30      	ldr	r2, [pc, #192]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d14:	f7fb f8bc 	bl	8000e90 <HAL_GetTick>
 8005d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d1a:	e008      	b.n	8005d2e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d1c:	f7fb f8b8 	bl	8000e90 <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e04c      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d2e:	4b28      	ldr	r3, [pc, #160]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1f0      	bne.n	8005d1c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005d3a:	4b25      	ldr	r3, [pc, #148]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	4924      	ldr	r1, [pc, #144]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d40:	4b25      	ldr	r3, [pc, #148]	@ (8005dd8 <HAL_RCC_OscConfig+0x620>)
 8005d42:	4013      	ands	r3, r2
 8005d44:	60cb      	str	r3, [r1, #12]
 8005d46:	e03e      	b.n	8005dc6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	69db      	ldr	r3, [r3, #28]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d101      	bne.n	8005d54 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e039      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005d54:	4b1e      	ldr	r3, [pc, #120]	@ (8005dd0 <HAL_RCC_OscConfig+0x618>)
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f003 0203 	and.w	r2, r3, #3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a1b      	ldr	r3, [r3, #32]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d12c      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d72:	3b01      	subs	r3, #1
 8005d74:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d123      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d84:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d11b      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d94:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d113      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005da4:	085b      	lsrs	r3, r3, #1
 8005da6:	3b01      	subs	r3, #1
 8005da8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d109      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005db8:	085b      	lsrs	r3, r3, #1
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d001      	beq.n	8005dc6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e000      	b.n	8005dc8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3720      	adds	r7, #32
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	019f800c 	.word	0x019f800c
 8005dd8:	feeefffc 	.word	0xfeeefffc

08005ddc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005de6:	2300      	movs	r3, #0
 8005de8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e11e      	b.n	8006032 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005df4:	4b91      	ldr	r3, [pc, #580]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 030f 	and.w	r3, r3, #15
 8005dfc:	683a      	ldr	r2, [r7, #0]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d910      	bls.n	8005e24 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e02:	4b8e      	ldr	r3, [pc, #568]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f023 020f 	bic.w	r2, r3, #15
 8005e0a:	498c      	ldr	r1, [pc, #560]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e12:	4b8a      	ldr	r3, [pc, #552]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 030f 	and.w	r3, r3, #15
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d001      	beq.n	8005e24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e106      	b.n	8006032 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d073      	beq.n	8005f18 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b03      	cmp	r3, #3
 8005e36:	d129      	bne.n	8005e8c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e38:	4b81      	ldr	r3, [pc, #516]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d101      	bne.n	8005e48 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e0f4      	b.n	8006032 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005e48:	f000 f972 	bl	8006130 <RCC_GetSysClockFreqFromPLLSource>
 8005e4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	4a7c      	ldr	r2, [pc, #496]	@ (8006044 <HAL_RCC_ClockConfig+0x268>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d93f      	bls.n	8005ed6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e56:	4b7a      	ldr	r3, [pc, #488]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d009      	beq.n	8005e76 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d033      	beq.n	8005ed6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d12f      	bne.n	8005ed6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e76:	4b72      	ldr	r3, [pc, #456]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e7e:	4a70      	ldr	r2, [pc, #448]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005e80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e84:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e86:	2380      	movs	r3, #128	@ 0x80
 8005e88:	617b      	str	r3, [r7, #20]
 8005e8a:	e024      	b.n	8005ed6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d107      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e94:	4b6a      	ldr	r3, [pc, #424]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d109      	bne.n	8005eb4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e0c6      	b.n	8006032 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ea4:	4b66      	ldr	r3, [pc, #408]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d101      	bne.n	8005eb4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e0be      	b.n	8006032 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005eb4:	f000 f8ce 	bl	8006054 <HAL_RCC_GetSysClockFreq>
 8005eb8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	4a61      	ldr	r2, [pc, #388]	@ (8006044 <HAL_RCC_ClockConfig+0x268>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d909      	bls.n	8005ed6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ec2:	4b5f      	ldr	r3, [pc, #380]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005eca:	4a5d      	ldr	r2, [pc, #372]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ed0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005ed2:	2380      	movs	r3, #128	@ 0x80
 8005ed4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ed6:	4b5a      	ldr	r3, [pc, #360]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f023 0203 	bic.w	r2, r3, #3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	4957      	ldr	r1, [pc, #348]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ee8:	f7fa ffd2 	bl	8000e90 <HAL_GetTick>
 8005eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eee:	e00a      	b.n	8005f06 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ef0:	f7fa ffce 	bl	8000e90 <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d901      	bls.n	8005f06 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e095      	b.n	8006032 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f06:	4b4e      	ldr	r3, [pc, #312]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 020c 	and.w	r2, r3, #12
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d1eb      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0302 	and.w	r3, r3, #2
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d023      	beq.n	8005f6c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0304 	and.w	r3, r3, #4
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d005      	beq.n	8005f3c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f30:	4b43      	ldr	r3, [pc, #268]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	4a42      	ldr	r2, [pc, #264]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f3a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0308 	and.w	r3, r3, #8
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d007      	beq.n	8005f58 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005f48:	4b3d      	ldr	r3, [pc, #244]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f50:	4a3b      	ldr	r2, [pc, #236]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f58:	4b39      	ldr	r3, [pc, #228]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	4936      	ldr	r1, [pc, #216]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f66:	4313      	orrs	r3, r2
 8005f68:	608b      	str	r3, [r1, #8]
 8005f6a:	e008      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	2b80      	cmp	r3, #128	@ 0x80
 8005f70:	d105      	bne.n	8005f7e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005f72:	4b33      	ldr	r3, [pc, #204]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	4a32      	ldr	r2, [pc, #200]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005f78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f7c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f7e:	4b2f      	ldr	r3, [pc, #188]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 030f 	and.w	r3, r3, #15
 8005f86:	683a      	ldr	r2, [r7, #0]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d21d      	bcs.n	8005fc8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f023 020f 	bic.w	r2, r3, #15
 8005f94:	4929      	ldr	r1, [pc, #164]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f9c:	f7fa ff78 	bl	8000e90 <HAL_GetTick>
 8005fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fa2:	e00a      	b.n	8005fba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fa4:	f7fa ff74 	bl	8000e90 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e03b      	b.n	8006032 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fba:	4b20      	ldr	r3, [pc, #128]	@ (800603c <HAL_RCC_ClockConfig+0x260>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d1ed      	bne.n	8005fa4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	4917      	ldr	r1, [pc, #92]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0308 	and.w	r3, r3, #8
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d009      	beq.n	8006006 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ff2:	4b13      	ldr	r3, [pc, #76]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	490f      	ldr	r1, [pc, #60]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 8006002:	4313      	orrs	r3, r2
 8006004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006006:	f000 f825 	bl	8006054 <HAL_RCC_GetSysClockFreq>
 800600a:	4602      	mov	r2, r0
 800600c:	4b0c      	ldr	r3, [pc, #48]	@ (8006040 <HAL_RCC_ClockConfig+0x264>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	091b      	lsrs	r3, r3, #4
 8006012:	f003 030f 	and.w	r3, r3, #15
 8006016:	490c      	ldr	r1, [pc, #48]	@ (8006048 <HAL_RCC_ClockConfig+0x26c>)
 8006018:	5ccb      	ldrb	r3, [r1, r3]
 800601a:	f003 031f 	and.w	r3, r3, #31
 800601e:	fa22 f303 	lsr.w	r3, r2, r3
 8006022:	4a0a      	ldr	r2, [pc, #40]	@ (800604c <HAL_RCC_ClockConfig+0x270>)
 8006024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006026:	4b0a      	ldr	r3, [pc, #40]	@ (8006050 <HAL_RCC_ClockConfig+0x274>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4618      	mov	r0, r3
 800602c:	f7fa fee4 	bl	8000df8 <HAL_InitTick>
 8006030:	4603      	mov	r3, r0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3718      	adds	r7, #24
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	40022000 	.word	0x40022000
 8006040:	40021000 	.word	0x40021000
 8006044:	04c4b400 	.word	0x04c4b400
 8006048:	0800bc88 	.word	0x0800bc88
 800604c:	20000000 	.word	0x20000000
 8006050:	20000004 	.word	0x20000004

08006054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800605a:	4b2c      	ldr	r3, [pc, #176]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f003 030c 	and.w	r3, r3, #12
 8006062:	2b04      	cmp	r3, #4
 8006064:	d102      	bne.n	800606c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006066:	4b2a      	ldr	r3, [pc, #168]	@ (8006110 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006068:	613b      	str	r3, [r7, #16]
 800606a:	e047      	b.n	80060fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800606c:	4b27      	ldr	r3, [pc, #156]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 030c 	and.w	r3, r3, #12
 8006074:	2b08      	cmp	r3, #8
 8006076:	d102      	bne.n	800607e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006078:	4b26      	ldr	r3, [pc, #152]	@ (8006114 <HAL_RCC_GetSysClockFreq+0xc0>)
 800607a:	613b      	str	r3, [r7, #16]
 800607c:	e03e      	b.n	80060fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800607e:	4b23      	ldr	r3, [pc, #140]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f003 030c 	and.w	r3, r3, #12
 8006086:	2b0c      	cmp	r3, #12
 8006088:	d136      	bne.n	80060f8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800608a:	4b20      	ldr	r3, [pc, #128]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	f003 0303 	and.w	r3, r3, #3
 8006092:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006094:	4b1d      	ldr	r3, [pc, #116]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	091b      	lsrs	r3, r3, #4
 800609a:	f003 030f 	and.w	r3, r3, #15
 800609e:	3301      	adds	r3, #1
 80060a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d10c      	bne.n	80060c2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006114 <HAL_RCC_GetSysClockFreq+0xc0>)
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b0:	4a16      	ldr	r2, [pc, #88]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 80060b2:	68d2      	ldr	r2, [r2, #12]
 80060b4:	0a12      	lsrs	r2, r2, #8
 80060b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060ba:	fb02 f303 	mul.w	r3, r2, r3
 80060be:	617b      	str	r3, [r7, #20]
      break;
 80060c0:	e00c      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060c2:	4a13      	ldr	r2, [pc, #76]	@ (8006110 <HAL_RCC_GetSysClockFreq+0xbc>)
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ca:	4a10      	ldr	r2, [pc, #64]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 80060cc:	68d2      	ldr	r2, [r2, #12]
 80060ce:	0a12      	lsrs	r2, r2, #8
 80060d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060d4:	fb02 f303 	mul.w	r3, r2, r3
 80060d8:	617b      	str	r3, [r7, #20]
      break;
 80060da:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80060dc:	4b0b      	ldr	r3, [pc, #44]	@ (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	0e5b      	lsrs	r3, r3, #25
 80060e2:	f003 0303 	and.w	r3, r3, #3
 80060e6:	3301      	adds	r3, #1
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060f4:	613b      	str	r3, [r7, #16]
 80060f6:	e001      	b.n	80060fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80060fc:	693b      	ldr	r3, [r7, #16]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	371c      	adds	r7, #28
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	40021000 	.word	0x40021000
 8006110:	00f42400 	.word	0x00f42400
 8006114:	007a1200 	.word	0x007a1200

08006118 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006118:	b480      	push	{r7}
 800611a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800611c:	4b03      	ldr	r3, [pc, #12]	@ (800612c <HAL_RCC_GetHCLKFreq+0x14>)
 800611e:	681b      	ldr	r3, [r3, #0]
}
 8006120:	4618      	mov	r0, r3
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	20000000 	.word	0x20000000

08006130 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006130:	b480      	push	{r7}
 8006132:	b087      	sub	sp, #28
 8006134:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006136:	4b1e      	ldr	r3, [pc, #120]	@ (80061b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	f003 0303 	and.w	r3, r3, #3
 800613e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006140:	4b1b      	ldr	r3, [pc, #108]	@ (80061b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	091b      	lsrs	r3, r3, #4
 8006146:	f003 030f 	and.w	r3, r3, #15
 800614a:	3301      	adds	r3, #1
 800614c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	2b03      	cmp	r3, #3
 8006152:	d10c      	bne.n	800616e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006154:	4a17      	ldr	r2, [pc, #92]	@ (80061b4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	fbb2 f3f3 	udiv	r3, r2, r3
 800615c:	4a14      	ldr	r2, [pc, #80]	@ (80061b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800615e:	68d2      	ldr	r2, [r2, #12]
 8006160:	0a12      	lsrs	r2, r2, #8
 8006162:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006166:	fb02 f303 	mul.w	r3, r2, r3
 800616a:	617b      	str	r3, [r7, #20]
    break;
 800616c:	e00c      	b.n	8006188 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800616e:	4a12      	ldr	r2, [pc, #72]	@ (80061b8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	fbb2 f3f3 	udiv	r3, r2, r3
 8006176:	4a0e      	ldr	r2, [pc, #56]	@ (80061b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006178:	68d2      	ldr	r2, [r2, #12]
 800617a:	0a12      	lsrs	r2, r2, #8
 800617c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006180:	fb02 f303 	mul.w	r3, r2, r3
 8006184:	617b      	str	r3, [r7, #20]
    break;
 8006186:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006188:	4b09      	ldr	r3, [pc, #36]	@ (80061b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	0e5b      	lsrs	r3, r3, #25
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	3301      	adds	r3, #1
 8006194:	005b      	lsls	r3, r3, #1
 8006196:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80061a2:	687b      	ldr	r3, [r7, #4]
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	371c      	adds	r7, #28
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr
 80061b0:	40021000 	.word	0x40021000
 80061b4:	007a1200 	.word	0x007a1200
 80061b8:	00f42400 	.word	0x00f42400

080061bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80061c4:	2300      	movs	r3, #0
 80061c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061c8:	2300      	movs	r3, #0
 80061ca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 8098 	beq.w	800630a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061da:	2300      	movs	r3, #0
 80061dc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061de:	4b43      	ldr	r3, [pc, #268]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10d      	bne.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061ea:	4b40      	ldr	r3, [pc, #256]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ee:	4a3f      	ldr	r2, [pc, #252]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80061f6:	4b3d      	ldr	r3, [pc, #244]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061fe:	60bb      	str	r3, [r7, #8]
 8006200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006202:	2301      	movs	r3, #1
 8006204:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006206:	4b3a      	ldr	r3, [pc, #232]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a39      	ldr	r2, [pc, #228]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800620c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006210:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006212:	f7fa fe3d 	bl	8000e90 <HAL_GetTick>
 8006216:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006218:	e009      	b.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800621a:	f7fa fe39 	bl	8000e90 <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	2b02      	cmp	r3, #2
 8006226:	d902      	bls.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	74fb      	strb	r3, [r7, #19]
        break;
 800622c:	e005      	b.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800622e:	4b30      	ldr	r3, [pc, #192]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0ef      	beq.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800623a:	7cfb      	ldrb	r3, [r7, #19]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d159      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006240:	4b2a      	ldr	r3, [pc, #168]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006246:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800624a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d01e      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006256:	697a      	ldr	r2, [r7, #20]
 8006258:	429a      	cmp	r2, r3
 800625a:	d019      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800625c:	4b23      	ldr	r3, [pc, #140]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800625e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006262:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006266:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006268:	4b20      	ldr	r3, [pc, #128]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800626a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800626e:	4a1f      	ldr	r2, [pc, #124]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006270:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006274:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006278:	4b1c      	ldr	r3, [pc, #112]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800627a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800627e:	4a1b      	ldr	r2, [pc, #108]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006280:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006284:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006288:	4a18      	ldr	r2, [pc, #96]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d016      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800629a:	f7fa fdf9 	bl	8000e90 <HAL_GetTick>
 800629e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062a0:	e00b      	b.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062a2:	f7fa fdf5 	bl	8000e90 <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d902      	bls.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	74fb      	strb	r3, [r7, #19]
            break;
 80062b8:	e006      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062ba:	4b0c      	ldr	r3, [pc, #48]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d0ec      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80062c8:	7cfb      	ldrb	r3, [r7, #19]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10b      	bne.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062ce:	4b07      	ldr	r3, [pc, #28]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062dc:	4903      	ldr	r1, [pc, #12]	@ (80062ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80062e4:	e008      	b.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062e6:	7cfb      	ldrb	r3, [r7, #19]
 80062e8:	74bb      	strb	r3, [r7, #18]
 80062ea:	e005      	b.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062ec:	40021000 	.word	0x40021000
 80062f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062f4:	7cfb      	ldrb	r3, [r7, #19]
 80062f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062f8:	7c7b      	ldrb	r3, [r7, #17]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d105      	bne.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062fe:	4ba6      	ldr	r3, [pc, #664]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006302:	4aa5      	ldr	r2, [pc, #660]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006308:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00a      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006316:	4ba0      	ldr	r3, [pc, #640]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800631c:	f023 0203 	bic.w	r2, r3, #3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	499c      	ldr	r1, [pc, #624]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006326:	4313      	orrs	r3, r2
 8006328:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0302 	and.w	r3, r3, #2
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00a      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006338:	4b97      	ldr	r3, [pc, #604]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800633a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800633e:	f023 020c 	bic.w	r2, r3, #12
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	4994      	ldr	r1, [pc, #592]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006348:	4313      	orrs	r3, r2
 800634a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0304 	and.w	r3, r3, #4
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00a      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800635a:	4b8f      	ldr	r3, [pc, #572]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800635c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006360:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	498b      	ldr	r1, [pc, #556]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800636a:	4313      	orrs	r3, r2
 800636c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0308 	and.w	r3, r3, #8
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00a      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800637c:	4b86      	ldr	r3, [pc, #536]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800637e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006382:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	4983      	ldr	r1, [pc, #524]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800638c:	4313      	orrs	r3, r2
 800638e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0320 	and.w	r3, r3, #32
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00a      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800639e:	4b7e      	ldr	r3, [pc, #504]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	497a      	ldr	r1, [pc, #488]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00a      	beq.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063c0:	4b75      	ldr	r3, [pc, #468]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	4972      	ldr	r1, [pc, #456]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063d0:	4313      	orrs	r3, r2
 80063d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00a      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	69db      	ldr	r3, [r3, #28]
 80063f0:	4969      	ldr	r1, [pc, #420]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00a      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006404:	4b64      	ldr	r3, [pc, #400]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800640a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a1b      	ldr	r3, [r3, #32]
 8006412:	4961      	ldr	r1, [pc, #388]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006414:	4313      	orrs	r3, r2
 8006416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00a      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006426:	4b5c      	ldr	r3, [pc, #368]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800642c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006434:	4958      	ldr	r1, [pc, #352]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006436:	4313      	orrs	r3, r2
 8006438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006444:	2b00      	cmp	r3, #0
 8006446:	d015      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006448:	4b53      	ldr	r3, [pc, #332]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800644a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006456:	4950      	ldr	r1, [pc, #320]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006458:	4313      	orrs	r3, r2
 800645a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006462:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006466:	d105      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006468:	4b4b      	ldr	r3, [pc, #300]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	4a4a      	ldr	r2, [pc, #296]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800646e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006472:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800647c:	2b00      	cmp	r3, #0
 800647e:	d015      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006480:	4b45      	ldr	r3, [pc, #276]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006486:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800648e:	4942      	ldr	r1, [pc, #264]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006490:	4313      	orrs	r3, r2
 8006492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800649e:	d105      	bne.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064a0:	4b3d      	ldr	r3, [pc, #244]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	4a3c      	ldr	r2, [pc, #240]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064aa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d015      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80064b8:	4b37      	ldr	r3, [pc, #220]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c6:	4934      	ldr	r1, [pc, #208]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064d6:	d105      	bne.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064d8:	4b2f      	ldr	r3, [pc, #188]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	4a2e      	ldr	r2, [pc, #184]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064e2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d015      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064f0:	4b29      	ldr	r3, [pc, #164]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064fe:	4926      	ldr	r1, [pc, #152]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006500:	4313      	orrs	r3, r2
 8006502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800650a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800650e:	d105      	bne.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006510:	4b21      	ldr	r3, [pc, #132]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	4a20      	ldr	r2, [pc, #128]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006516:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800651a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d015      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006528:	4b1b      	ldr	r3, [pc, #108]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800652a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800652e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006536:	4918      	ldr	r1, [pc, #96]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006538:	4313      	orrs	r3, r2
 800653a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006542:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006546:	d105      	bne.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006548:	4b13      	ldr	r3, [pc, #76]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	4a12      	ldr	r2, [pc, #72]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800654e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006552:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d015      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006560:	4b0d      	ldr	r3, [pc, #52]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006566:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800656e:	490a      	ldr	r1, [pc, #40]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006570:	4313      	orrs	r3, r2
 8006572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800657a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800657e:	d105      	bne.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006580:	4b05      	ldr	r3, [pc, #20]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	4a04      	ldr	r2, [pc, #16]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006586:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800658a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800658c:	7cbb      	ldrb	r3, [r7, #18]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	40021000 	.word	0x40021000

0800659c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e049      	b.n	8006642 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d106      	bne.n	80065c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7fa fb16 	bl	8000bf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	3304      	adds	r3, #4
 80065d8:	4619      	mov	r1, r3
 80065da:	4610      	mov	r0, r2
 80065dc:	f000 f898 	bl	8006710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3708      	adds	r7, #8
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
	...

0800664c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800664c:	b480      	push	{r7}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800665a:	b2db      	uxtb	r3, r3
 800665c:	2b01      	cmp	r3, #1
 800665e:	d001      	beq.n	8006664 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e042      	b.n	80066ea <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a21      	ldr	r2, [pc, #132]	@ (80066f8 <HAL_TIM_Base_Start+0xac>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d018      	beq.n	80066a8 <HAL_TIM_Base_Start+0x5c>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800667e:	d013      	beq.n	80066a8 <HAL_TIM_Base_Start+0x5c>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a1d      	ldr	r2, [pc, #116]	@ (80066fc <HAL_TIM_Base_Start+0xb0>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00e      	beq.n	80066a8 <HAL_TIM_Base_Start+0x5c>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a1c      	ldr	r2, [pc, #112]	@ (8006700 <HAL_TIM_Base_Start+0xb4>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d009      	beq.n	80066a8 <HAL_TIM_Base_Start+0x5c>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a1a      	ldr	r2, [pc, #104]	@ (8006704 <HAL_TIM_Base_Start+0xb8>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d004      	beq.n	80066a8 <HAL_TIM_Base_Start+0x5c>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a19      	ldr	r2, [pc, #100]	@ (8006708 <HAL_TIM_Base_Start+0xbc>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d115      	bne.n	80066d4 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	689a      	ldr	r2, [r3, #8]
 80066ae:	4b17      	ldr	r3, [pc, #92]	@ (800670c <HAL_TIM_Base_Start+0xc0>)
 80066b0:	4013      	ands	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2b06      	cmp	r3, #6
 80066b8:	d015      	beq.n	80066e6 <HAL_TIM_Base_Start+0x9a>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c0:	d011      	beq.n	80066e6 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f042 0201 	orr.w	r2, r2, #1
 80066d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066d2:	e008      	b.n	80066e6 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	601a      	str	r2, [r3, #0]
 80066e4:	e000      	b.n	80066e8 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	40012c00 	.word	0x40012c00
 80066fc:	40000400 	.word	0x40000400
 8006700:	40000800 	.word	0x40000800
 8006704:	40013400 	.word	0x40013400
 8006708:	40014000 	.word	0x40014000
 800670c:	00010007 	.word	0x00010007

08006710 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a42      	ldr	r2, [pc, #264]	@ (800682c <TIM_Base_SetConfig+0x11c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d00f      	beq.n	8006748 <TIM_Base_SetConfig+0x38>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800672e:	d00b      	beq.n	8006748 <TIM_Base_SetConfig+0x38>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a3f      	ldr	r2, [pc, #252]	@ (8006830 <TIM_Base_SetConfig+0x120>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d007      	beq.n	8006748 <TIM_Base_SetConfig+0x38>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a3e      	ldr	r2, [pc, #248]	@ (8006834 <TIM_Base_SetConfig+0x124>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_Base_SetConfig+0x38>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a3d      	ldr	r2, [pc, #244]	@ (8006838 <TIM_Base_SetConfig+0x128>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d108      	bne.n	800675a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800674e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	4313      	orrs	r3, r2
 8006758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a33      	ldr	r2, [pc, #204]	@ (800682c <TIM_Base_SetConfig+0x11c>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d01b      	beq.n	800679a <TIM_Base_SetConfig+0x8a>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006768:	d017      	beq.n	800679a <TIM_Base_SetConfig+0x8a>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a30      	ldr	r2, [pc, #192]	@ (8006830 <TIM_Base_SetConfig+0x120>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d013      	beq.n	800679a <TIM_Base_SetConfig+0x8a>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a2f      	ldr	r2, [pc, #188]	@ (8006834 <TIM_Base_SetConfig+0x124>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00f      	beq.n	800679a <TIM_Base_SetConfig+0x8a>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a2e      	ldr	r2, [pc, #184]	@ (8006838 <TIM_Base_SetConfig+0x128>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d00b      	beq.n	800679a <TIM_Base_SetConfig+0x8a>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a2d      	ldr	r2, [pc, #180]	@ (800683c <TIM_Base_SetConfig+0x12c>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d007      	beq.n	800679a <TIM_Base_SetConfig+0x8a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a2c      	ldr	r2, [pc, #176]	@ (8006840 <TIM_Base_SetConfig+0x130>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d003      	beq.n	800679a <TIM_Base_SetConfig+0x8a>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a2b      	ldr	r2, [pc, #172]	@ (8006844 <TIM_Base_SetConfig+0x134>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d108      	bne.n	80067ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a16      	ldr	r2, [pc, #88]	@ (800682c <TIM_Base_SetConfig+0x11c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d00f      	beq.n	80067f8 <TIM_Base_SetConfig+0xe8>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a17      	ldr	r2, [pc, #92]	@ (8006838 <TIM_Base_SetConfig+0x128>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d00b      	beq.n	80067f8 <TIM_Base_SetConfig+0xe8>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a16      	ldr	r2, [pc, #88]	@ (800683c <TIM_Base_SetConfig+0x12c>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d007      	beq.n	80067f8 <TIM_Base_SetConfig+0xe8>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a15      	ldr	r2, [pc, #84]	@ (8006840 <TIM_Base_SetConfig+0x130>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d003      	beq.n	80067f8 <TIM_Base_SetConfig+0xe8>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a14      	ldr	r2, [pc, #80]	@ (8006844 <TIM_Base_SetConfig+0x134>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d103      	bne.n	8006800 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	691a      	ldr	r2, [r3, #16]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	f003 0301 	and.w	r3, r3, #1
 800680e:	2b01      	cmp	r3, #1
 8006810:	d105      	bne.n	800681e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f023 0201 	bic.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	611a      	str	r2, [r3, #16]
  }
}
 800681e:	bf00      	nop
 8006820:	3714      	adds	r7, #20
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	40012c00 	.word	0x40012c00
 8006830:	40000400 	.word	0x40000400
 8006834:	40000800 	.word	0x40000800
 8006838:	40013400 	.word	0x40013400
 800683c:	40014000 	.word	0x40014000
 8006840:	40014400 	.word	0x40014400
 8006844:	40014800 	.word	0x40014800

08006848 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006858:	2b01      	cmp	r3, #1
 800685a:	d101      	bne.n	8006860 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800685c:	2302      	movs	r3, #2
 800685e:	e065      	b.n	800692c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a2c      	ldr	r2, [pc, #176]	@ (8006938 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d004      	beq.n	8006894 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a2b      	ldr	r2, [pc, #172]	@ (800693c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d108      	bne.n	80068a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800689a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80068ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a1b      	ldr	r2, [pc, #108]	@ (8006938 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d018      	beq.n	8006900 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d6:	d013      	beq.n	8006900 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a18      	ldr	r2, [pc, #96]	@ (8006940 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d00e      	beq.n	8006900 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a17      	ldr	r2, [pc, #92]	@ (8006944 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d009      	beq.n	8006900 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a12      	ldr	r2, [pc, #72]	@ (800693c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d004      	beq.n	8006900 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a13      	ldr	r2, [pc, #76]	@ (8006948 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d10c      	bne.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006906:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	68ba      	ldr	r2, [r7, #8]
 800690e:	4313      	orrs	r3, r2
 8006910:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68ba      	ldr	r2, [r7, #8]
 8006918:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3714      	adds	r7, #20
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr
 8006938:	40012c00 	.word	0x40012c00
 800693c:	40013400 	.word	0x40013400
 8006940:	40000400 	.word	0x40000400
 8006944:	40000800 	.word	0x40000800
 8006948:	40014000 	.word	0x40014000

0800694c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800694c:	b480      	push	{r7}
 800694e:	b085      	sub	sp, #20
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800695c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006960:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	b29a      	uxth	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800697a:	b480      	push	{r7}
 800697c:	b085      	sub	sp, #20
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006982:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006986:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800698e:	b29a      	uxth	r2, r3
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	b29b      	uxth	r3, r3
 8006994:	43db      	mvns	r3, r3
 8006996:	b29b      	uxth	r3, r3
 8006998:	4013      	ands	r3, r2
 800699a:	b29a      	uxth	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80069a2:	2300      	movs	r3, #0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3714      	adds	r7, #20
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	1d3b      	adds	r3, r7, #4
 80069ba:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2200      	movs	r2, #0
 80069da:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3714      	adds	r7, #20
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b09d      	sub	sp, #116	@ 0x74
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4413      	add	r3, r2
 8006a06:	881b      	ldrh	r3, [r3, #0]
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a12:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	78db      	ldrb	r3, [r3, #3]
 8006a1a:	2b03      	cmp	r3, #3
 8006a1c:	d81f      	bhi.n	8006a5e <USB_ActivateEndpoint+0x72>
 8006a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a24 <USB_ActivateEndpoint+0x38>)
 8006a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a24:	08006a35 	.word	0x08006a35
 8006a28:	08006a51 	.word	0x08006a51
 8006a2c:	08006a67 	.word	0x08006a67
 8006a30:	08006a43 	.word	0x08006a43
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006a34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006a38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006a40:	e012      	b.n	8006a68 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006a42:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006a46:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006a4a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006a4e:	e00b      	b.n	8006a68 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006a50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006a54:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006a5c:	e004      	b.n	8006a68 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8006a64:	e000      	b.n	8006a68 <USB_ActivateEndpoint+0x7c>
      break;
 8006a66:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	441a      	add	r2, r3
 8006a72:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006a76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	4413      	add	r3, r2
 8006a94:	881b      	ldrh	r3, [r3, #0]
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	b21b      	sxth	r3, r3
 8006a9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aa2:	b21a      	sxth	r2, r3
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	b21b      	sxth	r3, r3
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	b21b      	sxth	r3, r3
 8006aae:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	441a      	add	r2, r3
 8006abc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006ac0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ac4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	7b1b      	ldrb	r3, [r3, #12]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f040 8178 	bne.w	8006dce <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	785b      	ldrb	r3, [r3, #1]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f000 8084 	beq.w	8006bf0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	61bb      	str	r3, [r7, #24]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	461a      	mov	r2, r3
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	4413      	add	r3, r2
 8006afa:	61bb      	str	r3, [r7, #24]
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	00da      	lsls	r2, r3, #3
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	4413      	add	r3, r2
 8006b06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b0a:	617b      	str	r3, [r7, #20]
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	88db      	ldrh	r3, [r3, #6]
 8006b10:	085b      	lsrs	r3, r3, #1
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	881b      	ldrh	r3, [r3, #0]
 8006b28:	827b      	strh	r3, [r7, #18]
 8006b2a:	8a7b      	ldrh	r3, [r7, #18]
 8006b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d01b      	beq.n	8006b6c <USB_ActivateEndpoint+0x180>
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	781b      	ldrb	r3, [r3, #0]
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	4413      	add	r3, r2
 8006b3e:	881b      	ldrh	r3, [r3, #0]
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4a:	823b      	strh	r3, [r7, #16]
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	441a      	add	r2, r3
 8006b56:	8a3b      	ldrh	r3, [r7, #16]
 8006b58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b64:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	78db      	ldrb	r3, [r3, #3]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d020      	beq.n	8006bb6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	4413      	add	r3, r2
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b8a:	81bb      	strh	r3, [r7, #12]
 8006b8c:	89bb      	ldrh	r3, [r7, #12]
 8006b8e:	f083 0320 	eor.w	r3, r3, #32
 8006b92:	81bb      	strh	r3, [r7, #12]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	441a      	add	r2, r3
 8006b9e:	89bb      	ldrh	r3, [r7, #12]
 8006ba0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	8013      	strh	r3, [r2, #0]
 8006bb4:	e2d5      	b.n	8007162 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	4413      	add	r3, r2
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bcc:	81fb      	strh	r3, [r7, #14]
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	781b      	ldrb	r3, [r3, #0]
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	441a      	add	r2, r3
 8006bd8:	89fb      	ldrh	r3, [r7, #14]
 8006bda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006be2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	8013      	strh	r3, [r2, #0]
 8006bee:	e2b8      	b.n	8007162 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c00:	4413      	add	r3, r2
 8006c02:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	00da      	lsls	r2, r3, #3
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0c:	4413      	add	r3, r2
 8006c0e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	88db      	ldrh	r3, [r3, #6]
 8006c18:	085b      	lsrs	r3, r3, #1
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	005b      	lsls	r3, r3, #1
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c22:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	461a      	mov	r2, r3
 8006c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c34:	4413      	add	r3, r2
 8006c36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	00da      	lsls	r2, r3, #3
 8006c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c40:	4413      	add	r3, r2
 8006c42:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c46:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4a:	881b      	ldrh	r3, [r3, #0]
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c52:	b29a      	uxth	r2, r3
 8006c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c56:	801a      	strh	r2, [r3, #0]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c5e:	d91d      	bls.n	8006c9c <USB_ActivateEndpoint+0x2b0>
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	095b      	lsrs	r3, r3, #5
 8006c66:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	f003 031f 	and.w	r3, r3, #31
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d102      	bne.n	8006c7a <USB_ActivateEndpoint+0x28e>
 8006c74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c76:	3b01      	subs	r3, #1
 8006c78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7c:	881b      	ldrh	r3, [r3, #0]
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	029b      	lsls	r3, r3, #10
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c94:	b29a      	uxth	r2, r3
 8006c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c98:	801a      	strh	r2, [r3, #0]
 8006c9a:	e026      	b.n	8006cea <USB_ActivateEndpoint+0x2fe>
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d10a      	bne.n	8006cba <USB_ActivateEndpoint+0x2ce>
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	881b      	ldrh	r3, [r3, #0]
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb6:	801a      	strh	r2, [r3, #0]
 8006cb8:	e017      	b.n	8006cea <USB_ActivateEndpoint+0x2fe>
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	085b      	lsrs	r3, r3, #1
 8006cc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	f003 0301 	and.w	r3, r3, #1
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d002      	beq.n	8006cd4 <USB_ActivateEndpoint+0x2e8>
 8006cce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd6:	881b      	ldrh	r3, [r3, #0]
 8006cd8:	b29a      	uxth	r2, r3
 8006cda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	029b      	lsls	r3, r3, #10
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	b29a      	uxth	r2, r3
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	4413      	add	r3, r2
 8006cf4:	881b      	ldrh	r3, [r3, #0]
 8006cf6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006cf8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d01b      	beq.n	8006d3a <USB_ActivateEndpoint+0x34e>
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	881b      	ldrh	r3, [r3, #0]
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d18:	843b      	strh	r3, [r7, #32]
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	441a      	add	r2, r3
 8006d24:	8c3b      	ldrh	r3, [r7, #32]
 8006d26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d124      	bne.n	8006d8c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d58:	83bb      	strh	r3, [r7, #28]
 8006d5a:	8bbb      	ldrh	r3, [r7, #28]
 8006d5c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006d60:	83bb      	strh	r3, [r7, #28]
 8006d62:	8bbb      	ldrh	r3, [r7, #28]
 8006d64:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006d68:	83bb      	strh	r3, [r7, #28]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	441a      	add	r2, r3
 8006d74:	8bbb      	ldrh	r3, [r7, #28]
 8006d76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	8013      	strh	r3, [r2, #0]
 8006d8a:	e1ea      	b.n	8007162 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	881b      	ldrh	r3, [r3, #0]
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006da2:	83fb      	strh	r3, [r7, #30]
 8006da4:	8bfb      	ldrh	r3, [r7, #30]
 8006da6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006daa:	83fb      	strh	r3, [r7, #30]
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	441a      	add	r2, r3
 8006db6:	8bfb      	ldrh	r3, [r7, #30]
 8006db8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	8013      	strh	r3, [r2, #0]
 8006dcc:	e1c9      	b.n	8007162 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	78db      	ldrb	r3, [r3, #3]
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d11e      	bne.n	8006e14 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dec:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	441a      	add	r2, r3
 8006dfa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006dfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e06:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	8013      	strh	r3, [r2, #0]
 8006e12:	e01d      	b.n	8006e50 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	781b      	ldrb	r3, [r3, #0]
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	4413      	add	r3, r2
 8006e1e:	881b      	ldrh	r3, [r3, #0]
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006e26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e2a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	441a      	add	r2, r3
 8006e38:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006e3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e60:	4413      	add	r3, r2
 8006e62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	00da      	lsls	r2, r3, #3
 8006e6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e6c:	4413      	add	r3, r2
 8006e6e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e72:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	891b      	ldrh	r3, [r3, #8]
 8006e78:	085b      	lsrs	r3, r3, #1
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	005b      	lsls	r3, r3, #1
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e82:	801a      	strh	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	461a      	mov	r2, r3
 8006e92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e94:	4413      	add	r3, r2
 8006e96:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	00da      	lsls	r2, r3, #3
 8006e9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006ea6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	895b      	ldrh	r3, [r3, #10]
 8006eac:	085b      	lsrs	r3, r3, #1
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	005b      	lsls	r3, r3, #1
 8006eb2:	b29a      	uxth	r2, r3
 8006eb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006eb6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	785b      	ldrb	r3, [r3, #1]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f040 8093 	bne.w	8006fe8 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4413      	add	r3, r2
 8006ecc:	881b      	ldrh	r3, [r3, #0]
 8006ece:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8006ed2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d01b      	beq.n	8006f16 <USB_ActivateEndpoint+0x52a>
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	4413      	add	r3, r2
 8006ee8:	881b      	ldrh	r3, [r3, #0]
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ef0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ef4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	441a      	add	r2, r3
 8006f00:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006f02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f0a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	4413      	add	r3, r2
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006f24:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d01b      	beq.n	8006f66 <USB_ActivateEndpoint+0x57a>
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	4413      	add	r3, r2
 8006f38:	881b      	ldrh	r3, [r3, #0]
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f44:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	441a      	add	r2, r3
 8006f50:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006f52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f5e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f7c:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006f7e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006f80:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006f84:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006f86:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006f88:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006f8c:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	441a      	add	r2, r3
 8006f98:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	4413      	add	r3, r2
 8006fb8:	881b      	ldrh	r3, [r3, #0]
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fc4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	441a      	add	r2, r3
 8006fd0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006fd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	8013      	strh	r3, [r2, #0]
 8006fe6:	e0bc      	b.n	8007162 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	4413      	add	r3, r2
 8006ff2:	881b      	ldrh	r3, [r3, #0]
 8006ff4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006ff8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006ffc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007000:	2b00      	cmp	r3, #0
 8007002:	d01d      	beq.n	8007040 <USB_ActivateEndpoint+0x654>
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b29b      	uxth	r3, r3
 8007012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800701a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	441a      	add	r2, r3
 8007028:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800702c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007030:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007034:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007038:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800703c:	b29b      	uxth	r3, r3
 800703e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	881b      	ldrh	r3, [r3, #0]
 800704c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007050:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8007054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007058:	2b00      	cmp	r3, #0
 800705a:	d01d      	beq.n	8007098 <USB_ActivateEndpoint+0x6ac>
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4413      	add	r3, r2
 8007066:	881b      	ldrh	r3, [r3, #0]
 8007068:	b29b      	uxth	r3, r3
 800706a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800706e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007072:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	441a      	add	r2, r3
 8007080:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007084:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007088:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800708c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007090:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007094:	b29b      	uxth	r3, r3
 8007096:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	78db      	ldrb	r3, [r3, #3]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d024      	beq.n	80070ea <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4413      	add	r3, r2
 80070aa:	881b      	ldrh	r3, [r3, #0]
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070b6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80070ba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80070be:	f083 0320 	eor.w	r3, r3, #32
 80070c2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	441a      	add	r2, r3
 80070d0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80070d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	8013      	strh	r3, [r2, #0]
 80070e8:	e01d      	b.n	8007126 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	881b      	ldrh	r3, [r3, #0]
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007100:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	441a      	add	r2, r3
 800710e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007112:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007116:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800711a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800711e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007122:	b29b      	uxth	r3, r3
 8007124:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	4413      	add	r3, r2
 8007130:	881b      	ldrh	r3, [r3, #0]
 8007132:	b29b      	uxth	r3, r3
 8007134:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007138:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800713c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	441a      	add	r2, r3
 800714a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800714e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007152:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007156:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800715a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800715e:	b29b      	uxth	r3, r3
 8007160:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007162:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8007166:	4618      	mov	r0, r3
 8007168:	3774      	adds	r7, #116	@ 0x74
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr
 8007172:	bf00      	nop

08007174 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007174:	b480      	push	{r7}
 8007176:	b08d      	sub	sp, #52	@ 0x34
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	7b1b      	ldrb	r3, [r3, #12]
 8007182:	2b00      	cmp	r3, #0
 8007184:	f040 808e 	bne.w	80072a4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	785b      	ldrb	r3, [r3, #1]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d044      	beq.n	800721a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	4413      	add	r3, r2
 800719a:	881b      	ldrh	r3, [r3, #0]
 800719c:	81bb      	strh	r3, [r7, #12]
 800719e:	89bb      	ldrh	r3, [r7, #12]
 80071a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d01b      	beq.n	80071e0 <USB_DeactivateEndpoint+0x6c>
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	4413      	add	r3, r2
 80071b2:	881b      	ldrh	r3, [r3, #0]
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071be:	817b      	strh	r3, [r7, #10]
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	441a      	add	r2, r3
 80071ca:	897b      	ldrh	r3, [r7, #10]
 80071cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80071dc:	b29b      	uxth	r3, r3
 80071de:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	4413      	add	r3, r2
 80071ea:	881b      	ldrh	r3, [r3, #0]
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071f6:	813b      	strh	r3, [r7, #8]
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	441a      	add	r2, r3
 8007202:	893b      	ldrh	r3, [r7, #8]
 8007204:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007208:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800720c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007210:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007214:	b29b      	uxth	r3, r3
 8007216:	8013      	strh	r3, [r2, #0]
 8007218:	e192      	b.n	8007540 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	4413      	add	r3, r2
 8007224:	881b      	ldrh	r3, [r3, #0]
 8007226:	827b      	strh	r3, [r7, #18]
 8007228:	8a7b      	ldrh	r3, [r7, #18]
 800722a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d01b      	beq.n	800726a <USB_DeactivateEndpoint+0xf6>
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4413      	add	r3, r2
 800723c:	881b      	ldrh	r3, [r3, #0]
 800723e:	b29b      	uxth	r3, r3
 8007240:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007248:	823b      	strh	r3, [r7, #16]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	441a      	add	r2, r3
 8007254:	8a3b      	ldrh	r3, [r7, #16]
 8007256:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800725a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800725e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007266:	b29b      	uxth	r3, r3
 8007268:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	4413      	add	r3, r2
 8007274:	881b      	ldrh	r3, [r3, #0]
 8007276:	b29b      	uxth	r3, r3
 8007278:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800727c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007280:	81fb      	strh	r3, [r7, #14]
 8007282:	687a      	ldr	r2, [r7, #4]
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	441a      	add	r2, r3
 800728c:	89fb      	ldrh	r3, [r7, #14]
 800728e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007292:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007296:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800729a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800729e:	b29b      	uxth	r3, r3
 80072a0:	8013      	strh	r3, [r2, #0]
 80072a2:	e14d      	b.n	8007540 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	785b      	ldrb	r3, [r3, #1]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f040 80a5 	bne.w	80073f8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	4413      	add	r3, r2
 80072b8:	881b      	ldrh	r3, [r3, #0]
 80072ba:	843b      	strh	r3, [r7, #32]
 80072bc:	8c3b      	ldrh	r3, [r7, #32]
 80072be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d01b      	beq.n	80072fe <USB_DeactivateEndpoint+0x18a>
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	4413      	add	r3, r2
 80072d0:	881b      	ldrh	r3, [r3, #0]
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072dc:	83fb      	strh	r3, [r7, #30]
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	441a      	add	r2, r3
 80072e8:	8bfb      	ldrh	r3, [r7, #30]
 80072ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	4413      	add	r3, r2
 8007308:	881b      	ldrh	r3, [r3, #0]
 800730a:	83bb      	strh	r3, [r7, #28]
 800730c:	8bbb      	ldrh	r3, [r7, #28]
 800730e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007312:	2b00      	cmp	r3, #0
 8007314:	d01b      	beq.n	800734e <USB_DeactivateEndpoint+0x1da>
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	4413      	add	r3, r2
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	b29b      	uxth	r3, r3
 8007324:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800732c:	837b      	strh	r3, [r7, #26]
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	781b      	ldrb	r3, [r3, #0]
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	441a      	add	r2, r3
 8007338:	8b7b      	ldrh	r3, [r7, #26]
 800733a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800733e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007342:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007346:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800734a:	b29b      	uxth	r3, r3
 800734c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4413      	add	r3, r2
 8007358:	881b      	ldrh	r3, [r3, #0]
 800735a:	b29b      	uxth	r3, r3
 800735c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007360:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007364:	833b      	strh	r3, [r7, #24]
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	009b      	lsls	r3, r3, #2
 800736e:	441a      	add	r2, r3
 8007370:	8b3b      	ldrh	r3, [r7, #24]
 8007372:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007376:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800737a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800737e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007382:	b29b      	uxth	r3, r3
 8007384:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4413      	add	r3, r2
 8007390:	881b      	ldrh	r3, [r3, #0]
 8007392:	b29b      	uxth	r3, r3
 8007394:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007398:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800739c:	82fb      	strh	r3, [r7, #22]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	441a      	add	r2, r3
 80073a8:	8afb      	ldrh	r3, [r7, #22]
 80073aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	881b      	ldrh	r3, [r3, #0]
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073d4:	82bb      	strh	r3, [r7, #20]
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	441a      	add	r2, r3
 80073e0:	8abb      	ldrh	r3, [r7, #20]
 80073e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	8013      	strh	r3, [r2, #0]
 80073f6:	e0a3      	b.n	8007540 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	4413      	add	r3, r2
 8007402:	881b      	ldrh	r3, [r3, #0]
 8007404:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007406:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d01b      	beq.n	8007448 <USB_DeactivateEndpoint+0x2d4>
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	009b      	lsls	r3, r3, #2
 8007418:	4413      	add	r3, r2
 800741a:	881b      	ldrh	r3, [r3, #0]
 800741c:	b29b      	uxth	r3, r3
 800741e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007426:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	441a      	add	r2, r3
 8007432:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007434:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007438:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800743c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007444:	b29b      	uxth	r3, r3
 8007446:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007456:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745c:	2b00      	cmp	r3, #0
 800745e:	d01b      	beq.n	8007498 <USB_DeactivateEndpoint+0x324>
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	4413      	add	r3, r2
 800746a:	881b      	ldrh	r3, [r3, #0]
 800746c:	b29b      	uxth	r3, r3
 800746e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007476:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	441a      	add	r2, r3
 8007482:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007484:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007488:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800748c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007490:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007494:	b29b      	uxth	r3, r3
 8007496:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	881b      	ldrh	r3, [r3, #0]
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	441a      	add	r2, r3
 80074ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80074bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80074c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	4413      	add	r3, r2
 80074da:	881b      	ldrh	r3, [r3, #0]
 80074dc:	b29b      	uxth	r3, r3
 80074de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074e6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	441a      	add	r2, r3
 80074f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80074f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007504:	b29b      	uxth	r3, r3
 8007506:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	781b      	ldrb	r3, [r3, #0]
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4413      	add	r3, r2
 8007512:	881b      	ldrh	r3, [r3, #0]
 8007514:	b29b      	uxth	r3, r3
 8007516:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800751a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800751e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	441a      	add	r2, r3
 800752a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800752c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007530:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007534:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800753c:	b29b      	uxth	r3, r3
 800753e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3734      	adds	r7, #52	@ 0x34
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b0c2      	sub	sp, #264	@ 0x108
 8007552:	af00      	add	r7, sp, #0
 8007554:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007558:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800755c:	6018      	str	r0, [r3, #0]
 800755e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007562:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007566:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007568:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800756c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	785b      	ldrb	r3, [r3, #1]
 8007574:	2b01      	cmp	r3, #1
 8007576:	f040 86b7 	bne.w	80082e8 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800757a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800757e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	699a      	ldr	r2, [r3, #24]
 8007586:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800758a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	429a      	cmp	r2, r3
 8007594:	d908      	bls.n	80075a8 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800759a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80075a6:	e007      	b.n	80075b8 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80075a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	699b      	ldr	r3, [r3, #24]
 80075b4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80075b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	7b1b      	ldrb	r3, [r3, #12]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d13a      	bne.n	800763e <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80075c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	6959      	ldr	r1, [r3, #20]
 80075d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	88da      	ldrh	r2, [r3, #6]
 80075e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80075ea:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80075ee:	6800      	ldr	r0, [r0, #0]
 80075f0:	f001 fc98 	bl	8008f24 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80075f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	613b      	str	r3, [r7, #16]
 8007600:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007604:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800760e:	b29b      	uxth	r3, r3
 8007610:	461a      	mov	r2, r3
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	4413      	add	r3, r2
 8007616:	613b      	str	r3, [r7, #16]
 8007618:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800761c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	00da      	lsls	r2, r3, #3
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	4413      	add	r3, r2
 800762a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800762e:	60fb      	str	r3, [r7, #12]
 8007630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007634:	b29a      	uxth	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	801a      	strh	r2, [r3, #0]
 800763a:	f000 be1f 	b.w	800827c <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800763e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007642:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	78db      	ldrb	r3, [r3, #3]
 800764a:	2b02      	cmp	r3, #2
 800764c:	f040 8462 	bne.w	8007f14 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007650:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007654:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	6a1a      	ldr	r2, [r3, #32]
 800765c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007660:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	429a      	cmp	r2, r3
 800766a:	f240 83df 	bls.w	8007e2c <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800766e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007672:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800767c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	4413      	add	r3, r2
 8007688:	881b      	ldrh	r3, [r3, #0]
 800768a:	b29b      	uxth	r3, r3
 800768c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007694:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800769c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	441a      	add	r2, r3
 80076b2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80076b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076be:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80076c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80076ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	6a1a      	ldr	r2, [r3, #32]
 80076d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076da:	1ad2      	subs	r2, r2, r3
 80076dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80076e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	4413      	add	r3, r2
 8007702:	881b      	ldrh	r3, [r3, #0]
 8007704:	b29b      	uxth	r3, r3
 8007706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 81c7 	beq.w	8007a9e <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007710:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007714:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	633b      	str	r3, [r7, #48]	@ 0x30
 800771c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007720:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	785b      	ldrb	r3, [r3, #1]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d177      	bne.n	800781c <USB_EPStartXfer+0x2ce>
 800772c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007730:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007738:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800773c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007746:	b29b      	uxth	r3, r3
 8007748:	461a      	mov	r2, r3
 800774a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800774c:	4413      	add	r3, r2
 800774e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007750:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007754:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	00da      	lsls	r2, r3, #3
 800775e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007760:	4413      	add	r3, r2
 8007762:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007766:	627b      	str	r3, [r7, #36]	@ 0x24
 8007768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776a:	881b      	ldrh	r3, [r3, #0]
 800776c:	b29b      	uxth	r3, r3
 800776e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007772:	b29a      	uxth	r2, r3
 8007774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007776:	801a      	strh	r2, [r3, #0]
 8007778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800777c:	2b3e      	cmp	r3, #62	@ 0x3e
 800777e:	d921      	bls.n	80077c4 <USB_EPStartXfer+0x276>
 8007780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007784:	095b      	lsrs	r3, r3, #5
 8007786:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800778a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800778e:	f003 031f 	and.w	r3, r3, #31
 8007792:	2b00      	cmp	r3, #0
 8007794:	d104      	bne.n	80077a0 <USB_EPStartXfer+0x252>
 8007796:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800779a:	3b01      	subs	r3, #1
 800779c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80077a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a2:	881b      	ldrh	r3, [r3, #0]
 80077a4:	b29a      	uxth	r2, r3
 80077a6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	029b      	lsls	r3, r3, #10
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	4313      	orrs	r3, r2
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077bc:	b29a      	uxth	r2, r3
 80077be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c0:	801a      	strh	r2, [r3, #0]
 80077c2:	e050      	b.n	8007866 <USB_EPStartXfer+0x318>
 80077c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d10a      	bne.n	80077e2 <USB_EPStartXfer+0x294>
 80077cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ce:	881b      	ldrh	r3, [r3, #0]
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077da:	b29a      	uxth	r2, r3
 80077dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077de:	801a      	strh	r2, [r3, #0]
 80077e0:	e041      	b.n	8007866 <USB_EPStartXfer+0x318>
 80077e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80077ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f0:	f003 0301 	and.w	r3, r3, #1
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d004      	beq.n	8007802 <USB_EPStartXfer+0x2b4>
 80077f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80077fc:	3301      	adds	r3, #1
 80077fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007804:	881b      	ldrh	r3, [r3, #0]
 8007806:	b29a      	uxth	r2, r3
 8007808:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800780c:	b29b      	uxth	r3, r3
 800780e:	029b      	lsls	r3, r3, #10
 8007810:	b29b      	uxth	r3, r3
 8007812:	4313      	orrs	r3, r2
 8007814:	b29a      	uxth	r2, r3
 8007816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007818:	801a      	strh	r2, [r3, #0]
 800781a:	e024      	b.n	8007866 <USB_EPStartXfer+0x318>
 800781c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007820:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	785b      	ldrb	r3, [r3, #1]
 8007828:	2b01      	cmp	r3, #1
 800782a:	d11c      	bne.n	8007866 <USB_EPStartXfer+0x318>
 800782c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007830:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800783a:	b29b      	uxth	r3, r3
 800783c:	461a      	mov	r2, r3
 800783e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007840:	4413      	add	r3, r2
 8007842:	633b      	str	r3, [r7, #48]	@ 0x30
 8007844:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007848:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	00da      	lsls	r2, r3, #3
 8007852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007854:	4413      	add	r3, r2
 8007856:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800785a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800785c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007860:	b29a      	uxth	r2, r3
 8007862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007864:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007866:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800786a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	895b      	ldrh	r3, [r3, #10]
 8007872:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007876:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800787a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	6959      	ldr	r1, [r3, #20]
 8007882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007886:	b29b      	uxth	r3, r3
 8007888:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800788c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007890:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007894:	6800      	ldr	r0, [r0, #0]
 8007896:	f001 fb45 	bl	8008f24 <USB_WritePMA>
            ep->xfer_buff += len;
 800789a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800789e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	695a      	ldr	r2, [r3, #20]
 80078a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078aa:	441a      	add	r2, r3
 80078ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80078b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	6a1a      	ldr	r2, [r3, #32]
 80078c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d90f      	bls.n	80078f4 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80078d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	6a1a      	ldr	r2, [r3, #32]
 80078e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078e4:	1ad2      	subs	r2, r2, r3
 80078e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	621a      	str	r2, [r3, #32]
 80078f2:	e00e      	b.n	8007912 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80078f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	6a1b      	ldr	r3, [r3, #32]
 8007900:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8007904:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007908:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	2200      	movs	r2, #0
 8007910:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007912:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007916:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	785b      	ldrb	r3, [r3, #1]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d177      	bne.n	8007a12 <USB_EPStartXfer+0x4c4>
 8007922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007926:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	61bb      	str	r3, [r7, #24]
 800792e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007932:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800793c:	b29b      	uxth	r3, r3
 800793e:	461a      	mov	r2, r3
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	4413      	add	r3, r2
 8007944:	61bb      	str	r3, [r7, #24]
 8007946:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800794a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	00da      	lsls	r2, r3, #3
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	4413      	add	r3, r2
 8007958:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800795c:	617b      	str	r3, [r7, #20]
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	881b      	ldrh	r3, [r3, #0]
 8007962:	b29b      	uxth	r3, r3
 8007964:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007968:	b29a      	uxth	r2, r3
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	801a      	strh	r2, [r3, #0]
 800796e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007972:	2b3e      	cmp	r3, #62	@ 0x3e
 8007974:	d921      	bls.n	80079ba <USB_EPStartXfer+0x46c>
 8007976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800797a:	095b      	lsrs	r3, r3, #5
 800797c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007984:	f003 031f 	and.w	r3, r3, #31
 8007988:	2b00      	cmp	r3, #0
 800798a:	d104      	bne.n	8007996 <USB_EPStartXfer+0x448>
 800798c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007990:	3b01      	subs	r3, #1
 8007992:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	881b      	ldrh	r3, [r3, #0]
 800799a:	b29a      	uxth	r2, r3
 800799c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	029b      	lsls	r3, r3, #10
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	4313      	orrs	r3, r2
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	801a      	strh	r2, [r3, #0]
 80079b8:	e056      	b.n	8007a68 <USB_EPStartXfer+0x51a>
 80079ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10a      	bne.n	80079d8 <USB_EPStartXfer+0x48a>
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	881b      	ldrh	r3, [r3, #0]
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079d0:	b29a      	uxth	r2, r3
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	801a      	strh	r2, [r3, #0]
 80079d6:	e047      	b.n	8007a68 <USB_EPStartXfer+0x51a>
 80079d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079dc:	085b      	lsrs	r3, r3, #1
 80079de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80079e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079e6:	f003 0301 	and.w	r3, r3, #1
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d004      	beq.n	80079f8 <USB_EPStartXfer+0x4aa>
 80079ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079f2:	3301      	adds	r3, #1
 80079f4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	881b      	ldrh	r3, [r3, #0]
 80079fc:	b29a      	uxth	r2, r3
 80079fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	029b      	lsls	r3, r3, #10
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	b29a      	uxth	r2, r3
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	801a      	strh	r2, [r3, #0]
 8007a10:	e02a      	b.n	8007a68 <USB_EPStartXfer+0x51a>
 8007a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	785b      	ldrb	r3, [r3, #1]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d122      	bne.n	8007a68 <USB_EPStartXfer+0x51a>
 8007a22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	623b      	str	r3, [r7, #32]
 8007a2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	461a      	mov	r2, r3
 8007a40:	6a3b      	ldr	r3, [r7, #32]
 8007a42:	4413      	add	r3, r2
 8007a44:	623b      	str	r3, [r7, #32]
 8007a46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	00da      	lsls	r2, r3, #3
 8007a54:	6a3b      	ldr	r3, [r7, #32]
 8007a56:	4413      	add	r3, r2
 8007a58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a5c:	61fb      	str	r3, [r7, #28]
 8007a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	69fb      	ldr	r3, [r7, #28]
 8007a66:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007a68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	891b      	ldrh	r3, [r3, #8]
 8007a74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	6959      	ldr	r1, [r3, #20]
 8007a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007a8e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007a92:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007a96:	6800      	ldr	r0, [r0, #0]
 8007a98:	f001 fa44 	bl	8008f24 <USB_WritePMA>
 8007a9c:	e3ee      	b.n	800827c <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007a9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007aa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	785b      	ldrb	r3, [r3, #1]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d177      	bne.n	8007b9e <USB_EPStartXfer+0x650>
 8007aae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ab2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007abe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	461a      	mov	r2, r3
 8007acc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ace:	4413      	add	r3, r2
 8007ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ad2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ad6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	00da      	lsls	r2, r3, #3
 8007ae0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007aea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aec:	881b      	ldrh	r3, [r3, #0]
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007af8:	801a      	strh	r2, [r3, #0]
 8007afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007afe:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b00:	d921      	bls.n	8007b46 <USB_EPStartXfer+0x5f8>
 8007b02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b06:	095b      	lsrs	r3, r3, #5
 8007b08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b10:	f003 031f 	and.w	r3, r3, #31
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d104      	bne.n	8007b22 <USB_EPStartXfer+0x5d4>
 8007b18:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007b22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b24:	881b      	ldrh	r3, [r3, #0]
 8007b26:	b29a      	uxth	r2, r3
 8007b28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	029b      	lsls	r3, r3, #10
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	4313      	orrs	r3, r2
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b42:	801a      	strh	r2, [r3, #0]
 8007b44:	e056      	b.n	8007bf4 <USB_EPStartXfer+0x6a6>
 8007b46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10a      	bne.n	8007b64 <USB_EPStartXfer+0x616>
 8007b4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b50:	881b      	ldrh	r3, [r3, #0]
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b60:	801a      	strh	r2, [r3, #0]
 8007b62:	e047      	b.n	8007bf4 <USB_EPStartXfer+0x6a6>
 8007b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b68:	085b      	lsrs	r3, r3, #1
 8007b6a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b72:	f003 0301 	and.w	r3, r3, #1
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d004      	beq.n	8007b84 <USB_EPStartXfer+0x636>
 8007b7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b7e:	3301      	adds	r3, #1
 8007b80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007b84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b86:	881b      	ldrh	r3, [r3, #0]
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	029b      	lsls	r3, r3, #10
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	4313      	orrs	r3, r2
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b9a:	801a      	strh	r2, [r3, #0]
 8007b9c:	e02a      	b.n	8007bf4 <USB_EPStartXfer+0x6a6>
 8007b9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ba2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	785b      	ldrb	r3, [r3, #1]
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d122      	bne.n	8007bf4 <USB_EPStartXfer+0x6a6>
 8007bae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	461a      	mov	r2, r3
 8007bcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bce:	4413      	add	r3, r2
 8007bd0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	00da      	lsls	r2, r3, #3
 8007be0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007be2:	4413      	add	r3, r2
 8007be4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bf2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007bf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	891b      	ldrh	r3, [r3, #8]
 8007c00:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	6959      	ldr	r1, [r3, #20]
 8007c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007c1a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007c1e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007c22:	6800      	ldr	r0, [r0, #0]
 8007c24:	f001 f97e 	bl	8008f24 <USB_WritePMA>
            ep->xfer_buff += len;
 8007c28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	695a      	ldr	r2, [r3, #20]
 8007c34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c38:	441a      	add	r2, r3
 8007c3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007c46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6a1a      	ldr	r2, [r3, #32]
 8007c52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d90f      	bls.n	8007c82 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8007c62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	6a1a      	ldr	r2, [r3, #32]
 8007c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c72:	1ad2      	subs	r2, r2, r3
 8007c74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	621a      	str	r2, [r3, #32]
 8007c80:	e00e      	b.n	8007ca0 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8007c82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	6a1b      	ldr	r3, [r3, #32]
 8007c8e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8007c92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c96:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007ca0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ca4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	785b      	ldrb	r3, [r3, #1]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d177      	bne.n	8007dac <USB_EPStartXfer+0x85e>
 8007cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ccc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cdc:	4413      	add	r3, r2
 8007cde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ce0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ce4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	00da      	lsls	r2, r3, #3
 8007cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfa:	881b      	ldrh	r3, [r3, #0]
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d02:	b29a      	uxth	r2, r3
 8007d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d06:	801a      	strh	r2, [r3, #0]
 8007d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d0c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007d0e:	d921      	bls.n	8007d54 <USB_EPStartXfer+0x806>
 8007d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d14:	095b      	lsrs	r3, r3, #5
 8007d16:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d1e:	f003 031f 	and.w	r3, r3, #31
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d104      	bne.n	8007d30 <USB_EPStartXfer+0x7e2>
 8007d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d32:	881b      	ldrh	r3, [r3, #0]
 8007d34:	b29a      	uxth	r2, r3
 8007d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	029b      	lsls	r3, r3, #10
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	4313      	orrs	r3, r2
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d4c:	b29a      	uxth	r2, r3
 8007d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d50:	801a      	strh	r2, [r3, #0]
 8007d52:	e050      	b.n	8007df6 <USB_EPStartXfer+0x8a8>
 8007d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10a      	bne.n	8007d72 <USB_EPStartXfer+0x824>
 8007d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d5e:	881b      	ldrh	r3, [r3, #0]
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d6e:	801a      	strh	r2, [r3, #0]
 8007d70:	e041      	b.n	8007df6 <USB_EPStartXfer+0x8a8>
 8007d72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d76:	085b      	lsrs	r3, r3, #1
 8007d78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d004      	beq.n	8007d92 <USB_EPStartXfer+0x844>
 8007d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	029b      	lsls	r3, r3, #10
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	4313      	orrs	r3, r2
 8007da4:	b29a      	uxth	r2, r3
 8007da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007da8:	801a      	strh	r2, [r3, #0]
 8007daa:	e024      	b.n	8007df6 <USB_EPStartXfer+0x8a8>
 8007dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007db0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	785b      	ldrb	r3, [r3, #1]
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d11c      	bne.n	8007df6 <USB_EPStartXfer+0x8a8>
 8007dbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	461a      	mov	r2, r3
 8007dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dd0:	4413      	add	r3, r2
 8007dd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	781b      	ldrb	r3, [r3, #0]
 8007de0:	00da      	lsls	r2, r3, #3
 8007de2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007de4:	4413      	add	r3, r2
 8007de6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df0:	b29a      	uxth	r2, r3
 8007df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007df6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	895b      	ldrh	r3, [r3, #10]
 8007e02:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6959      	ldr	r1, [r3, #20]
 8007e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e1c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007e20:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007e24:	6800      	ldr	r0, [r0, #0]
 8007e26:	f001 f87d 	bl	8008f24 <USB_WritePMA>
 8007e2a:	e227      	b.n	800827c <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007e2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	6a1b      	ldr	r3, [r3, #32]
 8007e38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e40:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	4413      	add	r3, r2
 8007e56:	881b      	ldrh	r3, [r3, #0]
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e62:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007e66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	441a      	add	r2, r3
 8007e80:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007e84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007e98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ea8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007eb8:	4413      	add	r3, r2
 8007eba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ebc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ec0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	00da      	lsls	r2, r3, #3
 8007eca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ecc:	4413      	add	r3, r2
 8007ece:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ed2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed8:	b29a      	uxth	r2, r3
 8007eda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007edc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007ede:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ee2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	891b      	ldrh	r3, [r3, #8]
 8007eea:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007eee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ef2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	6959      	ldr	r1, [r3, #20]
 8007efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007f04:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007f08:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007f0c:	6800      	ldr	r0, [r0, #0]
 8007f0e:	f001 f809 	bl	8008f24 <USB_WritePMA>
 8007f12:	e1b3      	b.n	800827c <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007f14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6a1a      	ldr	r2, [r3, #32]
 8007f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f24:	1ad2      	subs	r2, r2, r3
 8007f26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007f32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	4413      	add	r3, r2
 8007f4c:	881b      	ldrh	r3, [r3, #0]
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f000 80c6 	beq.w	80080e6 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007f5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	785b      	ldrb	r3, [r3, #1]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d177      	bne.n	8008066 <USB_EPStartXfer+0xb18>
 8007f76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	461a      	mov	r2, r3
 8007f94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f96:	4413      	add	r3, r2
 8007f98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	00da      	lsls	r2, r3, #3
 8007fa8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007faa:	4413      	add	r3, r2
 8007fac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007fb0:	667b      	str	r3, [r7, #100]	@ 0x64
 8007fb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fb4:	881b      	ldrh	r3, [r3, #0]
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fc0:	801a      	strh	r2, [r3, #0]
 8007fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc6:	2b3e      	cmp	r3, #62	@ 0x3e
 8007fc8:	d921      	bls.n	800800e <USB_EPStartXfer+0xac0>
 8007fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fce:	095b      	lsrs	r3, r3, #5
 8007fd0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fd8:	f003 031f 	and.w	r3, r3, #31
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d104      	bne.n	8007fea <USB_EPStartXfer+0xa9c>
 8007fe0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007fea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fec:	881b      	ldrh	r3, [r3, #0]
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	029b      	lsls	r3, r3, #10
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008002:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008006:	b29a      	uxth	r2, r3
 8008008:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800800a:	801a      	strh	r2, [r3, #0]
 800800c:	e050      	b.n	80080b0 <USB_EPStartXfer+0xb62>
 800800e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10a      	bne.n	800802c <USB_EPStartXfer+0xade>
 8008016:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008018:	881b      	ldrh	r3, [r3, #0]
 800801a:	b29b      	uxth	r3, r3
 800801c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008020:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008024:	b29a      	uxth	r2, r3
 8008026:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008028:	801a      	strh	r2, [r3, #0]
 800802a:	e041      	b.n	80080b0 <USB_EPStartXfer+0xb62>
 800802c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008030:	085b      	lsrs	r3, r3, #1
 8008032:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008036:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b00      	cmp	r3, #0
 8008040:	d004      	beq.n	800804c <USB_EPStartXfer+0xafe>
 8008042:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008046:	3301      	adds	r3, #1
 8008048:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800804c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800804e:	881b      	ldrh	r3, [r3, #0]
 8008050:	b29a      	uxth	r2, r3
 8008052:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008056:	b29b      	uxth	r3, r3
 8008058:	029b      	lsls	r3, r3, #10
 800805a:	b29b      	uxth	r3, r3
 800805c:	4313      	orrs	r3, r2
 800805e:	b29a      	uxth	r2, r3
 8008060:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008062:	801a      	strh	r2, [r3, #0]
 8008064:	e024      	b.n	80080b0 <USB_EPStartXfer+0xb62>
 8008066:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800806a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	785b      	ldrb	r3, [r3, #1]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d11c      	bne.n	80080b0 <USB_EPStartXfer+0xb62>
 8008076:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800807a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008084:	b29b      	uxth	r3, r3
 8008086:	461a      	mov	r2, r3
 8008088:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800808a:	4413      	add	r3, r2
 800808c:	673b      	str	r3, [r7, #112]	@ 0x70
 800808e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008092:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	00da      	lsls	r2, r3, #3
 800809c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800809e:	4413      	add	r3, r2
 80080a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80080a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80080a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080aa:	b29a      	uxth	r2, r3
 80080ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080ae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80080b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	895b      	ldrh	r3, [r3, #10]
 80080bc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80080c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	6959      	ldr	r1, [r3, #20]
 80080cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80080d6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80080da:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80080de:	6800      	ldr	r0, [r0, #0]
 80080e0:	f000 ff20 	bl	8008f24 <USB_WritePMA>
 80080e4:	e0ca      	b.n	800827c <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80080e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	785b      	ldrb	r3, [r3, #1]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d177      	bne.n	80081e6 <USB_EPStartXfer+0xc98>
 80080f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008102:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008106:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008110:	b29b      	uxth	r3, r3
 8008112:	461a      	mov	r2, r3
 8008114:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008116:	4413      	add	r3, r2
 8008118:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800811a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800811e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	00da      	lsls	r2, r3, #3
 8008128:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800812a:	4413      	add	r3, r2
 800812c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008130:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008132:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008134:	881b      	ldrh	r3, [r3, #0]
 8008136:	b29b      	uxth	r3, r3
 8008138:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800813c:	b29a      	uxth	r2, r3
 800813e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008140:	801a      	strh	r2, [r3, #0]
 8008142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008146:	2b3e      	cmp	r3, #62	@ 0x3e
 8008148:	d921      	bls.n	800818e <USB_EPStartXfer+0xc40>
 800814a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800814e:	095b      	lsrs	r3, r3, #5
 8008150:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008158:	f003 031f 	and.w	r3, r3, #31
 800815c:	2b00      	cmp	r3, #0
 800815e:	d104      	bne.n	800816a <USB_EPStartXfer+0xc1c>
 8008160:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008164:	3b01      	subs	r3, #1
 8008166:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800816a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800816c:	881b      	ldrh	r3, [r3, #0]
 800816e:	b29a      	uxth	r2, r3
 8008170:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008174:	b29b      	uxth	r3, r3
 8008176:	029b      	lsls	r3, r3, #10
 8008178:	b29b      	uxth	r3, r3
 800817a:	4313      	orrs	r3, r2
 800817c:	b29b      	uxth	r3, r3
 800817e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008182:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008186:	b29a      	uxth	r2, r3
 8008188:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800818a:	801a      	strh	r2, [r3, #0]
 800818c:	e05c      	b.n	8008248 <USB_EPStartXfer+0xcfa>
 800818e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10a      	bne.n	80081ac <USB_EPStartXfer+0xc5e>
 8008196:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008198:	881b      	ldrh	r3, [r3, #0]
 800819a:	b29b      	uxth	r3, r3
 800819c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081a4:	b29a      	uxth	r2, r3
 80081a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081a8:	801a      	strh	r2, [r3, #0]
 80081aa:	e04d      	b.n	8008248 <USB_EPStartXfer+0xcfa>
 80081ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b0:	085b      	lsrs	r3, r3, #1
 80081b2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80081b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d004      	beq.n	80081cc <USB_EPStartXfer+0xc7e>
 80081c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80081c6:	3301      	adds	r3, #1
 80081c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80081cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081ce:	881b      	ldrh	r3, [r3, #0]
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	029b      	lsls	r3, r3, #10
 80081da:	b29b      	uxth	r3, r3
 80081dc:	4313      	orrs	r3, r2
 80081de:	b29a      	uxth	r2, r3
 80081e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081e2:	801a      	strh	r2, [r3, #0]
 80081e4:	e030      	b.n	8008248 <USB_EPStartXfer+0xcfa>
 80081e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	785b      	ldrb	r3, [r3, #1]
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d128      	bne.n	8008248 <USB_EPStartXfer+0xcfa>
 80081f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008204:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008208:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008212:	b29b      	uxth	r3, r3
 8008214:	461a      	mov	r2, r3
 8008216:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800821a:	4413      	add	r3, r2
 800821c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008220:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008224:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	00da      	lsls	r2, r3, #3
 800822e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008232:	4413      	add	r3, r2
 8008234:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008238:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800823c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008240:	b29a      	uxth	r2, r3
 8008242:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008246:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800824c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	891b      	ldrh	r3, [r3, #8]
 8008254:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008258:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800825c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	6959      	ldr	r1, [r3, #20]
 8008264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008268:	b29b      	uxth	r3, r3
 800826a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800826e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008272:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008276:	6800      	ldr	r0, [r0, #0]
 8008278:	f000 fe54 	bl	8008f24 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800827c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008280:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800828a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	4413      	add	r3, r2
 8008296:	881b      	ldrh	r3, [r3, #0]
 8008298:	b29b      	uxth	r3, r3
 800829a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800829e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082a2:	817b      	strh	r3, [r7, #10]
 80082a4:	897b      	ldrh	r3, [r7, #10]
 80082a6:	f083 0310 	eor.w	r3, r3, #16
 80082aa:	817b      	strh	r3, [r7, #10]
 80082ac:	897b      	ldrh	r3, [r7, #10]
 80082ae:	f083 0320 	eor.w	r3, r3, #32
 80082b2:	817b      	strh	r3, [r7, #10]
 80082b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	441a      	add	r2, r3
 80082ce:	897b      	ldrh	r3, [r7, #10]
 80082d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	8013      	strh	r3, [r2, #0]
 80082e4:	f000 bcde 	b.w	8008ca4 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80082e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	7b1b      	ldrb	r3, [r3, #12]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	f040 80bb 	bne.w	8008470 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80082fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	699a      	ldr	r2, [r3, #24]
 8008306:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800830a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	429a      	cmp	r2, r3
 8008314:	d917      	bls.n	8008346 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8008316:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800831a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	691b      	ldr	r3, [r3, #16]
 8008322:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8008326:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800832a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	699a      	ldr	r2, [r3, #24]
 8008332:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008336:	1ad2      	subs	r2, r2, r3
 8008338:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800833c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	619a      	str	r2, [r3, #24]
 8008344:	e00e      	b.n	8008364 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008346:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800834a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8008356:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800835a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	2200      	movs	r2, #0
 8008362:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008364:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008368:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008372:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008376:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008380:	b29b      	uxth	r3, r3
 8008382:	461a      	mov	r2, r3
 8008384:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008388:	4413      	add	r3, r2
 800838a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800838e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008392:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	00da      	lsls	r2, r3, #3
 800839c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80083a0:	4413      	add	r3, r2
 80083a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80083a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80083aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083ae:	881b      	ldrh	r3, [r3, #0]
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083bc:	801a      	strh	r2, [r3, #0]
 80083be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80083c4:	d924      	bls.n	8008410 <USB_EPStartXfer+0xec2>
 80083c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ca:	095b      	lsrs	r3, r3, #5
 80083cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80083d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083d4:	f003 031f 	and.w	r3, r3, #31
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d104      	bne.n	80083e6 <USB_EPStartXfer+0xe98>
 80083dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80083e0:	3b01      	subs	r3, #1
 80083e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80083e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083ea:	881b      	ldrh	r3, [r3, #0]
 80083ec:	b29a      	uxth	r2, r3
 80083ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	029b      	lsls	r3, r3, #10
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	4313      	orrs	r3, r2
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008400:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008404:	b29a      	uxth	r2, r3
 8008406:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800840a:	801a      	strh	r2, [r3, #0]
 800840c:	f000 bc10 	b.w	8008c30 <USB_EPStartXfer+0x16e2>
 8008410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008414:	2b00      	cmp	r3, #0
 8008416:	d10c      	bne.n	8008432 <USB_EPStartXfer+0xee4>
 8008418:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800841c:	881b      	ldrh	r3, [r3, #0]
 800841e:	b29b      	uxth	r3, r3
 8008420:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008424:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008428:	b29a      	uxth	r2, r3
 800842a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800842e:	801a      	strh	r2, [r3, #0]
 8008430:	e3fe      	b.n	8008c30 <USB_EPStartXfer+0x16e2>
 8008432:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008436:	085b      	lsrs	r3, r3, #1
 8008438:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800843c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008440:	f003 0301 	and.w	r3, r3, #1
 8008444:	2b00      	cmp	r3, #0
 8008446:	d004      	beq.n	8008452 <USB_EPStartXfer+0xf04>
 8008448:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800844c:	3301      	adds	r3, #1
 800844e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008452:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008456:	881b      	ldrh	r3, [r3, #0]
 8008458:	b29a      	uxth	r2, r3
 800845a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800845e:	b29b      	uxth	r3, r3
 8008460:	029b      	lsls	r3, r3, #10
 8008462:	b29b      	uxth	r3, r3
 8008464:	4313      	orrs	r3, r2
 8008466:	b29a      	uxth	r2, r3
 8008468:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800846c:	801a      	strh	r2, [r3, #0]
 800846e:	e3df      	b.n	8008c30 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008470:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008474:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	78db      	ldrb	r3, [r3, #3]
 800847c:	2b02      	cmp	r3, #2
 800847e:	f040 8218 	bne.w	80088b2 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008486:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	785b      	ldrb	r3, [r3, #1]
 800848e:	2b00      	cmp	r3, #0
 8008490:	f040 809d 	bne.w	80085ce <USB_EPStartXfer+0x1080>
 8008494:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008498:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80084a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	461a      	mov	r2, r3
 80084b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084b8:	4413      	add	r3, r2
 80084ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80084be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	00da      	lsls	r2, r3, #3
 80084cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084d0:	4413      	add	r3, r2
 80084d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80084da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80084de:	881b      	ldrh	r3, [r3, #0]
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80084ec:	801a      	strh	r2, [r3, #0]
 80084ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80084fc:	d92b      	bls.n	8008556 <USB_EPStartXfer+0x1008>
 80084fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008502:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	691b      	ldr	r3, [r3, #16]
 800850a:	095b      	lsrs	r3, r3, #5
 800850c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008510:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008514:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	f003 031f 	and.w	r3, r3, #31
 8008520:	2b00      	cmp	r3, #0
 8008522:	d104      	bne.n	800852e <USB_EPStartXfer+0xfe0>
 8008524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008528:	3b01      	subs	r3, #1
 800852a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800852e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008532:	881b      	ldrh	r3, [r3, #0]
 8008534:	b29a      	uxth	r2, r3
 8008536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800853a:	b29b      	uxth	r3, r3
 800853c:	029b      	lsls	r3, r3, #10
 800853e:	b29b      	uxth	r3, r3
 8008540:	4313      	orrs	r3, r2
 8008542:	b29b      	uxth	r3, r3
 8008544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800854c:	b29a      	uxth	r2, r3
 800854e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008552:	801a      	strh	r2, [r3, #0]
 8008554:	e070      	b.n	8008638 <USB_EPStartXfer+0x10ea>
 8008556:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800855a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d10c      	bne.n	8008580 <USB_EPStartXfer+0x1032>
 8008566:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800856a:	881b      	ldrh	r3, [r3, #0]
 800856c:	b29b      	uxth	r3, r3
 800856e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008572:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008576:	b29a      	uxth	r2, r3
 8008578:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800857c:	801a      	strh	r2, [r3, #0]
 800857e:	e05b      	b.n	8008638 <USB_EPStartXfer+0x10ea>
 8008580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008584:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	085b      	lsrs	r3, r3, #1
 800858e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008592:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008596:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	f003 0301 	and.w	r3, r3, #1
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d004      	beq.n	80085b0 <USB_EPStartXfer+0x1062>
 80085a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085aa:	3301      	adds	r3, #1
 80085ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80085b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80085b4:	881b      	ldrh	r3, [r3, #0]
 80085b6:	b29a      	uxth	r2, r3
 80085b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085bc:	b29b      	uxth	r3, r3
 80085be:	029b      	lsls	r3, r3, #10
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	4313      	orrs	r3, r2
 80085c4:	b29a      	uxth	r2, r3
 80085c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80085ca:	801a      	strh	r2, [r3, #0]
 80085cc:	e034      	b.n	8008638 <USB_EPStartXfer+0x10ea>
 80085ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	785b      	ldrb	r3, [r3, #1]
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d12c      	bne.n	8008638 <USB_EPStartXfer+0x10ea>
 80085de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	461a      	mov	r2, r3
 80085fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008602:	4413      	add	r3, r2
 8008604:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800860c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	00da      	lsls	r2, r3, #3
 8008616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800861a:	4413      	add	r3, r2
 800861c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008620:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008624:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008628:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	691b      	ldr	r3, [r3, #16]
 8008630:	b29a      	uxth	r2, r3
 8008632:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008636:	801a      	strh	r2, [r3, #0]
 8008638:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800863c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008646:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800864a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	785b      	ldrb	r3, [r3, #1]
 8008652:	2b00      	cmp	r3, #0
 8008654:	f040 809d 	bne.w	8008792 <USB_EPStartXfer+0x1244>
 8008658:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800865c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008666:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800866a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008674:	b29b      	uxth	r3, r3
 8008676:	461a      	mov	r2, r3
 8008678:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800867c:	4413      	add	r3, r2
 800867e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008682:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008686:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	00da      	lsls	r2, r3, #3
 8008690:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008694:	4413      	add	r3, r2
 8008696:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800869a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800869e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80086a2:	881b      	ldrh	r3, [r3, #0]
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80086b0:	801a      	strh	r2, [r3, #0]
 80086b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	691b      	ldr	r3, [r3, #16]
 80086be:	2b3e      	cmp	r3, #62	@ 0x3e
 80086c0:	d92b      	bls.n	800871a <USB_EPStartXfer+0x11cc>
 80086c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	095b      	lsrs	r3, r3, #5
 80086d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80086d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	f003 031f 	and.w	r3, r3, #31
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d104      	bne.n	80086f2 <USB_EPStartXfer+0x11a4>
 80086e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086ec:	3b01      	subs	r3, #1
 80086ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80086f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80086f6:	881b      	ldrh	r3, [r3, #0]
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086fe:	b29b      	uxth	r3, r3
 8008700:	029b      	lsls	r3, r3, #10
 8008702:	b29b      	uxth	r3, r3
 8008704:	4313      	orrs	r3, r2
 8008706:	b29b      	uxth	r3, r3
 8008708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800870c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008710:	b29a      	uxth	r2, r3
 8008712:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008716:	801a      	strh	r2, [r3, #0]
 8008718:	e069      	b.n	80087ee <USB_EPStartXfer+0x12a0>
 800871a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800871e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	691b      	ldr	r3, [r3, #16]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d10c      	bne.n	8008744 <USB_EPStartXfer+0x11f6>
 800872a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800872e:	881b      	ldrh	r3, [r3, #0]
 8008730:	b29b      	uxth	r3, r3
 8008732:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008736:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800873a:	b29a      	uxth	r2, r3
 800873c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008740:	801a      	strh	r2, [r3, #0]
 8008742:	e054      	b.n	80087ee <USB_EPStartXfer+0x12a0>
 8008744:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008748:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008756:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800875a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	f003 0301 	and.w	r3, r3, #1
 8008766:	2b00      	cmp	r3, #0
 8008768:	d004      	beq.n	8008774 <USB_EPStartXfer+0x1226>
 800876a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876e:	3301      	adds	r3, #1
 8008770:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008774:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008778:	881b      	ldrh	r3, [r3, #0]
 800877a:	b29a      	uxth	r2, r3
 800877c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008780:	b29b      	uxth	r3, r3
 8008782:	029b      	lsls	r3, r3, #10
 8008784:	b29b      	uxth	r3, r3
 8008786:	4313      	orrs	r3, r2
 8008788:	b29a      	uxth	r2, r3
 800878a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800878e:	801a      	strh	r2, [r3, #0]
 8008790:	e02d      	b.n	80087ee <USB_EPStartXfer+0x12a0>
 8008792:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008796:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	785b      	ldrb	r3, [r3, #1]
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d125      	bne.n	80087ee <USB_EPStartXfer+0x12a0>
 80087a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	461a      	mov	r2, r3
 80087b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80087b8:	4413      	add	r3, r2
 80087ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80087be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	00da      	lsls	r2, r3, #3
 80087cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80087d0:	4413      	add	r3, r2
 80087d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80087da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	691b      	ldr	r3, [r3, #16]
 80087e6:	b29a      	uxth	r2, r3
 80087e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087ec:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80087ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	69db      	ldr	r3, [r3, #28]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f000 8218 	beq.w	8008c30 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008800:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008804:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800880e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4413      	add	r3, r2
 800881a:	881b      	ldrh	r3, [r3, #0]
 800881c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008820:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008824:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008828:	2b00      	cmp	r3, #0
 800882a:	d005      	beq.n	8008838 <USB_EPStartXfer+0x12ea>
 800882c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008834:	2b00      	cmp	r3, #0
 8008836:	d10d      	bne.n	8008854 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008838:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800883c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008840:	2b00      	cmp	r3, #0
 8008842:	f040 81f5 	bne.w	8008c30 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008846:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800884a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800884e:	2b00      	cmp	r3, #0
 8008850:	f040 81ee 	bne.w	8008c30 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008854:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008858:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008862:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	4413      	add	r3, r2
 800886e:	881b      	ldrh	r3, [r3, #0]
 8008870:	b29b      	uxth	r3, r3
 8008872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800887a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800887e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008882:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800888c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	441a      	add	r2, r3
 8008898:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800889c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088a8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	8013      	strh	r3, [r2, #0]
 80088b0:	e1be      	b.n	8008c30 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80088b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	78db      	ldrb	r3, [r3, #3]
 80088be:	2b01      	cmp	r3, #1
 80088c0:	f040 81b4 	bne.w	8008c2c <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80088c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	699a      	ldr	r2, [r3, #24]
 80088d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d917      	bls.n	8008910 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80088e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80088f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	699a      	ldr	r2, [r3, #24]
 80088fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008900:	1ad2      	subs	r2, r2, r3
 8008902:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008906:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	619a      	str	r2, [r3, #24]
 800890e:	e00e      	b.n	800892e <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8008910:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008914:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	699b      	ldr	r3, [r3, #24]
 800891c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8008920:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008924:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2200      	movs	r2, #0
 800892c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800892e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008932:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	785b      	ldrb	r3, [r3, #1]
 800893a:	2b00      	cmp	r3, #0
 800893c:	f040 8085 	bne.w	8008a4a <USB_EPStartXfer+0x14fc>
 8008940:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008944:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800894e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008952:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800895c:	b29b      	uxth	r3, r3
 800895e:	461a      	mov	r2, r3
 8008960:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008964:	4413      	add	r3, r2
 8008966:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800896a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800896e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	00da      	lsls	r2, r3, #3
 8008978:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800897c:	4413      	add	r3, r2
 800897e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008982:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008986:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800898a:	881b      	ldrh	r3, [r3, #0]
 800898c:	b29b      	uxth	r3, r3
 800898e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008992:	b29a      	uxth	r2, r3
 8008994:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008998:	801a      	strh	r2, [r3, #0]
 800899a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800899e:	2b3e      	cmp	r3, #62	@ 0x3e
 80089a0:	d923      	bls.n	80089ea <USB_EPStartXfer+0x149c>
 80089a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089a6:	095b      	lsrs	r3, r3, #5
 80089a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80089ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089b0:	f003 031f 	and.w	r3, r3, #31
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d104      	bne.n	80089c2 <USB_EPStartXfer+0x1474>
 80089b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089bc:	3b01      	subs	r3, #1
 80089be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80089c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80089c6:	881b      	ldrh	r3, [r3, #0]
 80089c8:	b29a      	uxth	r2, r3
 80089ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	029b      	lsls	r3, r3, #10
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	4313      	orrs	r3, r2
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80089e6:	801a      	strh	r2, [r3, #0]
 80089e8:	e060      	b.n	8008aac <USB_EPStartXfer+0x155e>
 80089ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10c      	bne.n	8008a0c <USB_EPStartXfer+0x14be>
 80089f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80089f6:	881b      	ldrh	r3, [r3, #0]
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a02:	b29a      	uxth	r2, r3
 8008a04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008a08:	801a      	strh	r2, [r3, #0]
 8008a0a:	e04f      	b.n	8008aac <USB_EPStartXfer+0x155e>
 8008a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a10:	085b      	lsrs	r3, r3, #1
 8008a12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008a16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d004      	beq.n	8008a2c <USB_EPStartXfer+0x14de>
 8008a22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a26:	3301      	adds	r3, #1
 8008a28:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008a2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008a30:	881b      	ldrh	r3, [r3, #0]
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	029b      	lsls	r3, r3, #10
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008a46:	801a      	strh	r2, [r3, #0]
 8008a48:	e030      	b.n	8008aac <USB_EPStartXfer+0x155e>
 8008a4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	785b      	ldrb	r3, [r3, #1]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d128      	bne.n	8008aac <USB_EPStartXfer+0x155e>
 8008a5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008a68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	461a      	mov	r2, r3
 8008a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a7e:	4413      	add	r3, r2
 8008a80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	00da      	lsls	r2, r3, #3
 8008a92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a96:	4413      	add	r3, r2
 8008a98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008aa4:	b29a      	uxth	r2, r3
 8008aa6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008aaa:	801a      	strh	r2, [r3, #0]
 8008aac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ab0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008aba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008abe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	785b      	ldrb	r3, [r3, #1]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f040 8085 	bne.w	8008bd6 <USB_EPStartXfer+0x1688>
 8008acc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ad0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008ada:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ade:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	461a      	mov	r2, r3
 8008aec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008af0:	4413      	add	r3, r2
 8008af2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008af6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008afa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	00da      	lsls	r2, r3, #3
 8008b04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b08:	4413      	add	r3, r2
 8008b0a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b16:	881b      	ldrh	r3, [r3, #0]
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b1e:	b29a      	uxth	r2, r3
 8008b20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b24:	801a      	strh	r2, [r3, #0]
 8008b26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b2a:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b2c:	d923      	bls.n	8008b76 <USB_EPStartXfer+0x1628>
 8008b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b32:	095b      	lsrs	r3, r3, #5
 8008b34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b3c:	f003 031f 	and.w	r3, r3, #31
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d104      	bne.n	8008b4e <USB_EPStartXfer+0x1600>
 8008b44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008b4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b52:	881b      	ldrh	r3, [r3, #0]
 8008b54:	b29a      	uxth	r2, r3
 8008b56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	029b      	lsls	r3, r3, #10
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	4313      	orrs	r3, r2
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b6c:	b29a      	uxth	r2, r3
 8008b6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b72:	801a      	strh	r2, [r3, #0]
 8008b74:	e05c      	b.n	8008c30 <USB_EPStartXfer+0x16e2>
 8008b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10c      	bne.n	8008b98 <USB_EPStartXfer+0x164a>
 8008b7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b82:	881b      	ldrh	r3, [r3, #0]
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b8e:	b29a      	uxth	r2, r3
 8008b90:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b94:	801a      	strh	r2, [r3, #0]
 8008b96:	e04b      	b.n	8008c30 <USB_EPStartXfer+0x16e2>
 8008b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b9c:	085b      	lsrs	r3, r3, #1
 8008b9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ba6:	f003 0301 	and.w	r3, r3, #1
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d004      	beq.n	8008bb8 <USB_EPStartXfer+0x166a>
 8008bae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008bb8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008bbc:	881b      	ldrh	r3, [r3, #0]
 8008bbe:	b29a      	uxth	r2, r3
 8008bc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	029b      	lsls	r3, r3, #10
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	b29a      	uxth	r2, r3
 8008bce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008bd2:	801a      	strh	r2, [r3, #0]
 8008bd4:	e02c      	b.n	8008c30 <USB_EPStartXfer+0x16e2>
 8008bd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	785b      	ldrb	r3, [r3, #1]
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d124      	bne.n	8008c30 <USB_EPStartXfer+0x16e2>
 8008be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008bfc:	4413      	add	r3, r2
 8008bfe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	00da      	lsls	r2, r3, #3
 8008c10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008c14:	4413      	add	r3, r2
 8008c16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c22:	b29a      	uxth	r2, r3
 8008c24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008c28:	801a      	strh	r2, [r3, #0]
 8008c2a:	e001      	b.n	8008c30 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e03a      	b.n	8008ca6 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008c30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	4413      	add	r3, r2
 8008c4a:	881b      	ldrh	r3, [r3, #0]
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c56:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008c5a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008c5e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008c62:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008c66:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008c6a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008c6e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008c72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	441a      	add	r2, r3
 8008c8c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008c90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008ca4:	2300      	movs	r3, #0
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	785b      	ldrb	r3, [r3, #1]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d020      	beq.n	8008d04 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	881b      	ldrh	r3, [r3, #0]
 8008cce:	b29b      	uxth	r3, r3
 8008cd0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cd8:	81bb      	strh	r3, [r7, #12]
 8008cda:	89bb      	ldrh	r3, [r7, #12]
 8008cdc:	f083 0310 	eor.w	r3, r3, #16
 8008ce0:	81bb      	strh	r3, [r7, #12]
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	441a      	add	r2, r3
 8008cec:	89bb      	ldrh	r3, [r7, #12]
 8008cee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cf2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	8013      	strh	r3, [r2, #0]
 8008d02:	e01f      	b.n	8008d44 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	4413      	add	r3, r2
 8008d0e:	881b      	ldrh	r3, [r3, #0]
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d1a:	81fb      	strh	r3, [r7, #14]
 8008d1c:	89fb      	ldrh	r3, [r7, #14]
 8008d1e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008d22:	81fb      	strh	r3, [r7, #14]
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	441a      	add	r2, r3
 8008d2e:	89fb      	ldrh	r3, [r7, #14]
 8008d30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d40:	b29b      	uxth	r3, r3
 8008d42:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008d44:	2300      	movs	r3, #0
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3714      	adds	r7, #20
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b087      	sub	sp, #28
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
 8008d5a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	7b1b      	ldrb	r3, [r3, #12]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	f040 809d 	bne.w	8008ea0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	785b      	ldrb	r3, [r3, #1]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d04c      	beq.n	8008e08 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4413      	add	r3, r2
 8008d78:	881b      	ldrh	r3, [r3, #0]
 8008d7a:	823b      	strh	r3, [r7, #16]
 8008d7c:	8a3b      	ldrh	r3, [r7, #16]
 8008d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d01b      	beq.n	8008dbe <USB_EPClearStall+0x6c>
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	4413      	add	r3, r2
 8008d90:	881b      	ldrh	r3, [r3, #0]
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d9c:	81fb      	strh	r3, [r7, #14]
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	781b      	ldrb	r3, [r3, #0]
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	441a      	add	r2, r3
 8008da8:	89fb      	ldrh	r3, [r7, #14]
 8008daa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008db2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008db6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	78db      	ldrb	r3, [r3, #3]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d06c      	beq.n	8008ea0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008dc6:	687a      	ldr	r2, [r7, #4]
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	4413      	add	r3, r2
 8008dd0:	881b      	ldrh	r3, [r3, #0]
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008dd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ddc:	81bb      	strh	r3, [r7, #12]
 8008dde:	89bb      	ldrh	r3, [r7, #12]
 8008de0:	f083 0320 	eor.w	r3, r3, #32
 8008de4:	81bb      	strh	r3, [r7, #12]
 8008de6:	687a      	ldr	r2, [r7, #4]
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	009b      	lsls	r3, r3, #2
 8008dee:	441a      	add	r2, r3
 8008df0:	89bb      	ldrh	r3, [r7, #12]
 8008df2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008df6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	8013      	strh	r3, [r2, #0]
 8008e06:	e04b      	b.n	8008ea0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	009b      	lsls	r3, r3, #2
 8008e10:	4413      	add	r3, r2
 8008e12:	881b      	ldrh	r3, [r3, #0]
 8008e14:	82fb      	strh	r3, [r7, #22]
 8008e16:	8afb      	ldrh	r3, [r7, #22]
 8008e18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d01b      	beq.n	8008e58 <USB_EPClearStall+0x106>
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	4413      	add	r3, r2
 8008e2a:	881b      	ldrh	r3, [r3, #0]
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e36:	82bb      	strh	r3, [r7, #20]
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	441a      	add	r2, r3
 8008e42:	8abb      	ldrh	r3, [r7, #20]
 8008e44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	4413      	add	r3, r2
 8008e62:	881b      	ldrh	r3, [r3, #0]
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e6e:	827b      	strh	r3, [r7, #18]
 8008e70:	8a7b      	ldrh	r3, [r7, #18]
 8008e72:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008e76:	827b      	strh	r3, [r7, #18]
 8008e78:	8a7b      	ldrh	r3, [r7, #18]
 8008e7a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008e7e:	827b      	strh	r3, [r7, #18]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	441a      	add	r2, r3
 8008e8a:	8a7b      	ldrh	r3, [r7, #18]
 8008e8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e9c:	b29b      	uxth	r3, r3
 8008e9e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008ea0:	2300      	movs	r3, #0
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	371c      	adds	r7, #28
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr

08008eae <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008eae:	b480      	push	{r7}
 8008eb0:	b083      	sub	sp, #12
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	460b      	mov	r3, r1
 8008eb8:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008eba:	78fb      	ldrb	r3, [r7, #3]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d103      	bne.n	8008ec8 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2280      	movs	r2, #128	@ 0x80
 8008ec4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	370c      	adds	r7, #12
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr

08008ed6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008ed6:	b480      	push	{r7}
 8008ed8:	b083      	sub	sp, #12
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008eea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008eee:	b29a      	uxth	r2, r3
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	370c      	adds	r7, #12
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr

08008f04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008f16:	68fb      	ldr	r3, [r7, #12]
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3714      	adds	r7, #20
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b08b      	sub	sp, #44	@ 0x2c
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	4611      	mov	r1, r2
 8008f30:	461a      	mov	r2, r3
 8008f32:	460b      	mov	r3, r1
 8008f34:	80fb      	strh	r3, [r7, #6]
 8008f36:	4613      	mov	r3, r2
 8008f38:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008f3a:	88bb      	ldrh	r3, [r7, #4]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	085b      	lsrs	r3, r3, #1
 8008f40:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008f4a:	88fa      	ldrh	r2, [r7, #6]
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	4413      	add	r3, r2
 8008f50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f54:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f5a:	e01b      	b.n	8008f94 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	3301      	adds	r3, #1
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	021b      	lsls	r3, r3, #8
 8008f6a:	b21a      	sxth	r2, r3
 8008f6c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	b21b      	sxth	r3, r3
 8008f74:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008f76:	6a3b      	ldr	r3, [r7, #32]
 8008f78:	8a7a      	ldrh	r2, [r7, #18]
 8008f7a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008f7c:	6a3b      	ldr	r3, [r7, #32]
 8008f7e:	3302      	adds	r3, #2
 8008f80:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008f82:	69fb      	ldr	r3, [r7, #28]
 8008f84:	3301      	adds	r3, #1
 8008f86:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f90:	3b01      	subs	r3, #1
 8008f92:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e0      	bne.n	8008f5c <USB_WritePMA+0x38>
  }
}
 8008f9a:	bf00      	nop
 8008f9c:	bf00      	nop
 8008f9e:	372c      	adds	r7, #44	@ 0x2c
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b08b      	sub	sp, #44	@ 0x2c
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	80fb      	strh	r3, [r7, #6]
 8008fba:	4613      	mov	r3, r2
 8008fbc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008fbe:	88bb      	ldrh	r3, [r7, #4]
 8008fc0:	085b      	lsrs	r3, r3, #1
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008fce:	88fa      	ldrh	r2, [r7, #6]
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	4413      	add	r3, r2
 8008fd4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008fd8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fde:	e018      	b.n	8009012 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008fe0:	6a3b      	ldr	r3, [r7, #32]
 8008fe2:	881b      	ldrh	r3, [r3, #0]
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008fe8:	6a3b      	ldr	r3, [r7, #32]
 8008fea:	3302      	adds	r3, #2
 8008fec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	b2da      	uxtb	r2, r3
 8008ff2:	69fb      	ldr	r3, [r7, #28]
 8008ff4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	0a1b      	lsrs	r3, r3, #8
 8009000:	b2da      	uxtb	r2, r3
 8009002:	69fb      	ldr	r3, [r7, #28]
 8009004:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	3301      	adds	r3, #1
 800900a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800900c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800900e:	3b01      	subs	r3, #1
 8009010:	627b      	str	r3, [r7, #36]	@ 0x24
 8009012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009014:	2b00      	cmp	r3, #0
 8009016:	d1e3      	bne.n	8008fe0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009018:	88bb      	ldrh	r3, [r7, #4]
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	b29b      	uxth	r3, r3
 8009020:	2b00      	cmp	r3, #0
 8009022:	d007      	beq.n	8009034 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009024:	6a3b      	ldr	r3, [r7, #32]
 8009026:	881b      	ldrh	r3, [r3, #0]
 8009028:	b29b      	uxth	r3, r3
 800902a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	b2da      	uxtb	r2, r3
 8009030:	69fb      	ldr	r3, [r7, #28]
 8009032:	701a      	strb	r2, [r3, #0]
  }
}
 8009034:	bf00      	nop
 8009036:	372c      	adds	r7, #44	@ 0x2c
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	460b      	mov	r3, r1
 800904a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800904c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009050:	f002 f8fa 	bl	800b248 <USBD_static_malloc>
 8009054:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d105      	bne.n	8009068 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2200      	movs	r2, #0
 8009060:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8009064:	2302      	movs	r3, #2
 8009066:	e066      	b.n	8009136 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	68fa      	ldr	r2, [r7, #12]
 800906c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	7c1b      	ldrb	r3, [r3, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d119      	bne.n	80090ac <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009078:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800907c:	2202      	movs	r2, #2
 800907e:	2181      	movs	r1, #129	@ 0x81
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f001 ff88 	bl	800af96 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2201      	movs	r2, #1
 800908a:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800908c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009090:	2202      	movs	r2, #2
 8009092:	2101      	movs	r1, #1
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f001 ff7e 	bl	800af96 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2201      	movs	r2, #1
 800909e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2210      	movs	r2, #16
 80090a6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80090aa:	e016      	b.n	80090da <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80090ac:	2340      	movs	r3, #64	@ 0x40
 80090ae:	2202      	movs	r2, #2
 80090b0:	2181      	movs	r1, #129	@ 0x81
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f001 ff6f 	bl	800af96 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2201      	movs	r2, #1
 80090bc:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80090be:	2340      	movs	r3, #64	@ 0x40
 80090c0:	2202      	movs	r2, #2
 80090c2:	2101      	movs	r1, #1
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f001 ff66 	bl	800af96 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2201      	movs	r2, #1
 80090ce:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2210      	movs	r2, #16
 80090d6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80090da:	2308      	movs	r3, #8
 80090dc:	2203      	movs	r2, #3
 80090de:	2182      	movs	r1, #130	@ 0x82
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f001 ff58 	bl	800af96 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2201      	movs	r2, #1
 80090ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2200      	movs	r2, #0
 80090fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2200      	movs	r2, #0
 8009104:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	7c1b      	ldrb	r3, [r3, #16]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d109      	bne.n	8009124 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009116:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800911a:	2101      	movs	r1, #1
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f002 f829 	bl	800b174 <USBD_LL_PrepareReceive>
 8009122:	e007      	b.n	8009134 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800912a:	2340      	movs	r3, #64	@ 0x40
 800912c:	2101      	movs	r1, #1
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f002 f820 	bl	800b174 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b082      	sub	sp, #8
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	460b      	mov	r3, r1
 8009148:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800914a:	2181      	movs	r1, #129	@ 0x81
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f001 ff48 	bl	800afe2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009158:	2101      	movs	r1, #1
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f001 ff41 	bl	800afe2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009168:	2182      	movs	r1, #130	@ 0x82
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f001 ff39 	bl	800afe2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00e      	beq.n	80091a8 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800919a:	4618      	mov	r0, r3
 800919c:	f002 f862 	bl	800b264 <USBD_static_free>
    pdev->pClassData = NULL;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2200      	movs	r2, #0
 80091a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
	...

080091b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b086      	sub	sp, #24
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80091c4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80091c6:	2300      	movs	r3, #0
 80091c8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80091ca:	2300      	movs	r3, #0
 80091cc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80091d8:	2303      	movs	r3, #3
 80091da:	e0af      	b.n	800933c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d03f      	beq.n	8009268 <USBD_CDC_Setup+0xb4>
 80091e8:	2b20      	cmp	r3, #32
 80091ea:	f040 809f 	bne.w	800932c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	88db      	ldrh	r3, [r3, #6]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d02e      	beq.n	8009254 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	b25b      	sxtb	r3, r3
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	da16      	bge.n	800922e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009206:	689b      	ldr	r3, [r3, #8]
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800920c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800920e:	683a      	ldr	r2, [r7, #0]
 8009210:	88d2      	ldrh	r2, [r2, #6]
 8009212:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	88db      	ldrh	r3, [r3, #6]
 8009218:	2b07      	cmp	r3, #7
 800921a:	bf28      	it	cs
 800921c:	2307      	movcs	r3, #7
 800921e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	89fa      	ldrh	r2, [r7, #14]
 8009224:	4619      	mov	r1, r3
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f001 facd 	bl	800a7c6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800922c:	e085      	b.n	800933a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	785a      	ldrb	r2, [r3, #1]
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	88db      	ldrh	r3, [r3, #6]
 800923c:	b2da      	uxtb	r2, r3
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009244:	6939      	ldr	r1, [r7, #16]
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	88db      	ldrh	r3, [r3, #6]
 800924a:	461a      	mov	r2, r3
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f001 fae6 	bl	800a81e <USBD_CtlPrepareRx>
      break;
 8009252:	e072      	b.n	800933a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	683a      	ldr	r2, [r7, #0]
 800925e:	7850      	ldrb	r0, [r2, #1]
 8009260:	2200      	movs	r2, #0
 8009262:	6839      	ldr	r1, [r7, #0]
 8009264:	4798      	blx	r3
      break;
 8009266:	e068      	b.n	800933a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	785b      	ldrb	r3, [r3, #1]
 800926c:	2b0b      	cmp	r3, #11
 800926e:	d852      	bhi.n	8009316 <USBD_CDC_Setup+0x162>
 8009270:	a201      	add	r2, pc, #4	@ (adr r2, 8009278 <USBD_CDC_Setup+0xc4>)
 8009272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009276:	bf00      	nop
 8009278:	080092a9 	.word	0x080092a9
 800927c:	08009325 	.word	0x08009325
 8009280:	08009317 	.word	0x08009317
 8009284:	08009317 	.word	0x08009317
 8009288:	08009317 	.word	0x08009317
 800928c:	08009317 	.word	0x08009317
 8009290:	08009317 	.word	0x08009317
 8009294:	08009317 	.word	0x08009317
 8009298:	08009317 	.word	0x08009317
 800929c:	08009317 	.word	0x08009317
 80092a0:	080092d3 	.word	0x080092d3
 80092a4:	080092fd 	.word	0x080092fd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	2b03      	cmp	r3, #3
 80092b2:	d107      	bne.n	80092c4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80092b4:	f107 030a 	add.w	r3, r7, #10
 80092b8:	2202      	movs	r2, #2
 80092ba:	4619      	mov	r1, r3
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f001 fa82 	bl	800a7c6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092c2:	e032      	b.n	800932a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80092c4:	6839      	ldr	r1, [r7, #0]
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f001 fa0c 	bl	800a6e4 <USBD_CtlError>
            ret = USBD_FAIL;
 80092cc:	2303      	movs	r3, #3
 80092ce:	75fb      	strb	r3, [r7, #23]
          break;
 80092d0:	e02b      	b.n	800932a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	2b03      	cmp	r3, #3
 80092dc:	d107      	bne.n	80092ee <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80092de:	f107 030d 	add.w	r3, r7, #13
 80092e2:	2201      	movs	r2, #1
 80092e4:	4619      	mov	r1, r3
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f001 fa6d 	bl	800a7c6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092ec:	e01d      	b.n	800932a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80092ee:	6839      	ldr	r1, [r7, #0]
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f001 f9f7 	bl	800a6e4 <USBD_CtlError>
            ret = USBD_FAIL;
 80092f6:	2303      	movs	r3, #3
 80092f8:	75fb      	strb	r3, [r7, #23]
          break;
 80092fa:	e016      	b.n	800932a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009302:	b2db      	uxtb	r3, r3
 8009304:	2b03      	cmp	r3, #3
 8009306:	d00f      	beq.n	8009328 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009308:	6839      	ldr	r1, [r7, #0]
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f001 f9ea 	bl	800a6e4 <USBD_CtlError>
            ret = USBD_FAIL;
 8009310:	2303      	movs	r3, #3
 8009312:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009314:	e008      	b.n	8009328 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009316:	6839      	ldr	r1, [r7, #0]
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f001 f9e3 	bl	800a6e4 <USBD_CtlError>
          ret = USBD_FAIL;
 800931e:	2303      	movs	r3, #3
 8009320:	75fb      	strb	r3, [r7, #23]
          break;
 8009322:	e002      	b.n	800932a <USBD_CDC_Setup+0x176>
          break;
 8009324:	bf00      	nop
 8009326:	e008      	b.n	800933a <USBD_CDC_Setup+0x186>
          break;
 8009328:	bf00      	nop
      }
      break;
 800932a:	e006      	b.n	800933a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800932c:	6839      	ldr	r1, [r7, #0]
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f001 f9d8 	bl	800a6e4 <USBD_CtlError>
      ret = USBD_FAIL;
 8009334:	2303      	movs	r3, #3
 8009336:	75fb      	strb	r3, [r7, #23]
      break;
 8009338:	bf00      	nop
  }

  return (uint8_t)ret;
 800933a:	7dfb      	ldrb	r3, [r7, #23]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3718      	adds	r7, #24
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	460b      	mov	r3, r1
 800934e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009356:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800935e:	2b00      	cmp	r3, #0
 8009360:	d101      	bne.n	8009366 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009362:	2303      	movs	r3, #3
 8009364:	e04f      	b.n	8009406 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800936c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800936e:	78fa      	ldrb	r2, [r7, #3]
 8009370:	6879      	ldr	r1, [r7, #4]
 8009372:	4613      	mov	r3, r2
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	4413      	add	r3, r2
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	440b      	add	r3, r1
 800937c:	3318      	adds	r3, #24
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d029      	beq.n	80093d8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009384:	78fa      	ldrb	r2, [r7, #3]
 8009386:	6879      	ldr	r1, [r7, #4]
 8009388:	4613      	mov	r3, r2
 800938a:	009b      	lsls	r3, r3, #2
 800938c:	4413      	add	r3, r2
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	440b      	add	r3, r1
 8009392:	3318      	adds	r3, #24
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	78f9      	ldrb	r1, [r7, #3]
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	460b      	mov	r3, r1
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	440b      	add	r3, r1
 80093a0:	00db      	lsls	r3, r3, #3
 80093a2:	4403      	add	r3, r0
 80093a4:	3320      	adds	r3, #32
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	fbb2 f1f3 	udiv	r1, r2, r3
 80093ac:	fb01 f303 	mul.w	r3, r1, r3
 80093b0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d110      	bne.n	80093d8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80093b6:	78fa      	ldrb	r2, [r7, #3]
 80093b8:	6879      	ldr	r1, [r7, #4]
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	440b      	add	r3, r1
 80093c4:	3318      	adds	r3, #24
 80093c6:	2200      	movs	r2, #0
 80093c8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80093ca:	78f9      	ldrb	r1, [r7, #3]
 80093cc:	2300      	movs	r3, #0
 80093ce:	2200      	movs	r2, #0
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f001 feae 	bl	800b132 <USBD_LL_Transmit>
 80093d6:	e015      	b.n	8009404 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2200      	movs	r2, #0
 80093dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d00b      	beq.n	8009404 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093f2:	691b      	ldr	r3, [r3, #16]
 80093f4:	68ba      	ldr	r2, [r7, #8]
 80093f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80093fa:	68ba      	ldr	r2, [r7, #8]
 80093fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009400:	78fa      	ldrb	r2, [r7, #3]
 8009402:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009404:	2300      	movs	r3, #0
}
 8009406:	4618      	mov	r0, r3
 8009408:	3710      	adds	r7, #16
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}

0800940e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800940e:	b580      	push	{r7, lr}
 8009410:	b084      	sub	sp, #16
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
 8009416:	460b      	mov	r3, r1
 8009418:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009420:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009428:	2b00      	cmp	r3, #0
 800942a:	d101      	bne.n	8009430 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800942c:	2303      	movs	r3, #3
 800942e:	e015      	b.n	800945c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009430:	78fb      	ldrb	r3, [r7, #3]
 8009432:	4619      	mov	r1, r3
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f001 febe 	bl	800b1b6 <USBD_LL_GetRxDataSize>
 800943a:	4602      	mov	r2, r0
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	68fa      	ldr	r2, [r7, #12]
 800944c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009456:	4611      	mov	r1, r2
 8009458:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800945a:	2300      	movs	r3, #0
}
 800945c:	4618      	mov	r0, r3
 800945e:	3710      	adds	r7, #16
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009472:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d101      	bne.n	800947e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800947a:	2303      	movs	r3, #3
 800947c:	e01a      	b.n	80094b4 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d014      	beq.n	80094b2 <USBD_CDC_EP0_RxReady+0x4e>
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800948e:	2bff      	cmp	r3, #255	@ 0xff
 8009490:	d00f      	beq.n	80094b2 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	68fa      	ldr	r2, [r7, #12]
 800949c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80094a0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80094a8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	22ff      	movs	r2, #255	@ 0xff
 80094ae:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3710      	adds	r7, #16
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80094bc:	b480      	push	{r7}
 80094be:	b083      	sub	sp, #12
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2243      	movs	r2, #67	@ 0x43
 80094c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80094ca:	4b03      	ldr	r3, [pc, #12]	@ (80094d8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	370c      	adds	r7, #12
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr
 80094d8:	20000094 	.word	0x20000094

080094dc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80094dc:	b480      	push	{r7}
 80094de:	b083      	sub	sp, #12
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2243      	movs	r2, #67	@ 0x43
 80094e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80094ea:	4b03      	ldr	r3, [pc, #12]	@ (80094f8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	370c      	adds	r7, #12
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr
 80094f8:	20000050 	.word	0x20000050

080094fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b083      	sub	sp, #12
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2243      	movs	r2, #67	@ 0x43
 8009508:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800950a:	4b03      	ldr	r3, [pc, #12]	@ (8009518 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800950c:	4618      	mov	r0, r3
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr
 8009518:	200000d8 	.word	0x200000d8

0800951c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800951c:	b480      	push	{r7}
 800951e:	b083      	sub	sp, #12
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	220a      	movs	r2, #10
 8009528:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800952a:	4b03      	ldr	r3, [pc, #12]	@ (8009538 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800952c:	4618      	mov	r0, r3
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr
 8009538:	2000000c 	.word	0x2000000c

0800953c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d101      	bne.n	8009550 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800954c:	2303      	movs	r3, #3
 800954e:	e004      	b.n	800955a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	370c      	adds	r7, #12
 800955e:	46bd      	mov	sp, r7
 8009560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009564:	4770      	bx	lr

08009566 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009566:	b480      	push	{r7}
 8009568:	b087      	sub	sp, #28
 800956a:	af00      	add	r7, sp, #0
 800956c:	60f8      	str	r0, [r7, #12]
 800956e:	60b9      	str	r1, [r7, #8]
 8009570:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009578:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009580:	2303      	movs	r3, #3
 8009582:	e008      	b.n	8009596 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	371c      	adds	r7, #28
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr

080095a2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80095a2:	b480      	push	{r7}
 80095a4:	b085      	sub	sp, #20
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
 80095aa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095b2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d101      	bne.n	80095be <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e004      	b.n	80095c8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	683a      	ldr	r2, [r7, #0]
 80095c2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80095c6:	2300      	movs	r3, #0
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3714      	adds	r7, #20
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr

080095d4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b084      	sub	sp, #16
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095e2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80095e4:	2301      	movs	r3, #1
 80095e6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d101      	bne.n	80095f6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80095f2:	2303      	movs	r3, #3
 80095f4:	e01a      	b.n	800962c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d114      	bne.n	800962a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	2201      	movs	r2, #1
 8009604:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800961e:	2181      	movs	r1, #129	@ 0x81
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f001 fd86 	bl	800b132 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009626:	2300      	movs	r3, #0
 8009628:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800962a:	7bfb      	ldrb	r3, [r7, #15]
}
 800962c:	4618      	mov	r0, r3
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b084      	sub	sp, #16
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009642:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800964a:	2b00      	cmp	r3, #0
 800964c:	d101      	bne.n	8009652 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800964e:	2303      	movs	r3, #3
 8009650:	e016      	b.n	8009680 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	7c1b      	ldrb	r3, [r3, #16]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d109      	bne.n	800966e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009660:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009664:	2101      	movs	r1, #1
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f001 fd84 	bl	800b174 <USBD_LL_PrepareReceive>
 800966c:	e007      	b.n	800967e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009674:	2340      	movs	r3, #64	@ 0x40
 8009676:	2101      	movs	r1, #1
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f001 fd7b 	bl	800b174 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800967e:	2300      	movs	r3, #0
}
 8009680:	4618      	mov	r0, r3
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b086      	sub	sp, #24
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	4613      	mov	r3, r2
 8009694:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d101      	bne.n	80096a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800969c:	2303      	movs	r3, #3
 800969e:	e01f      	b.n	80096e0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2200      	movs	r2, #0
 80096a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2200      	movs	r2, #0
 80096ac:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d003      	beq.n	80096c6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	68ba      	ldr	r2, [r7, #8]
 80096c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2201      	movs	r2, #1
 80096ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	79fa      	ldrb	r2, [r7, #7]
 80096d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	f001 fbe3 	bl	800aea0 <USBD_LL_Init>
 80096da:	4603      	mov	r3, r0
 80096dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80096de:	7dfb      	ldrb	r3, [r7, #23]
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3718      	adds	r7, #24
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b084      	sub	sp, #16
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80096f2:	2300      	movs	r3, #0
 80096f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e016      	b.n	800972e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	683a      	ldr	r2, [r7, #0]
 8009704:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800970e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009710:	2b00      	cmp	r3, #0
 8009712:	d00b      	beq.n	800972c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800971a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800971c:	f107 020e 	add.w	r2, r7, #14
 8009720:	4610      	mov	r0, r2
 8009722:	4798      	blx	r3
 8009724:	4602      	mov	r2, r0
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800972c:	2300      	movs	r3, #0
}
 800972e:	4618      	mov	r0, r3
 8009730:	3710      	adds	r7, #16
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}

08009736 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b082      	sub	sp, #8
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f001 fc0e 	bl	800af60 <USBD_LL_Start>
 8009744:	4603      	mov	r3, r0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3708      	adds	r7, #8
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}

0800974e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800974e:	b480      	push	{r7}
 8009750:	b083      	sub	sp, #12
 8009752:	af00      	add	r7, sp, #0
 8009754:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	460b      	mov	r3, r1
 800976e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009770:	2303      	movs	r3, #3
 8009772:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800977a:	2b00      	cmp	r3, #0
 800977c:	d009      	beq.n	8009792 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	78fa      	ldrb	r2, [r7, #3]
 8009788:	4611      	mov	r1, r2
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	4798      	blx	r3
 800978e:	4603      	mov	r3, r0
 8009790:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009792:	7bfb      	ldrb	r3, [r7, #15]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	460b      	mov	r3, r1
 80097a6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d007      	beq.n	80097c2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	78fa      	ldrb	r2, [r7, #3]
 80097bc:	4611      	mov	r1, r2
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	4798      	blx	r3
  }

  return USBD_OK;
 80097c2:	2300      	movs	r3, #0
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3708      	adds	r7, #8
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80097dc:	6839      	ldr	r1, [r7, #0]
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 ff46 	bl	800a670 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80097f2:	461a      	mov	r2, r3
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009800:	f003 031f 	and.w	r3, r3, #31
 8009804:	2b02      	cmp	r3, #2
 8009806:	d01a      	beq.n	800983e <USBD_LL_SetupStage+0x72>
 8009808:	2b02      	cmp	r3, #2
 800980a:	d822      	bhi.n	8009852 <USBD_LL_SetupStage+0x86>
 800980c:	2b00      	cmp	r3, #0
 800980e:	d002      	beq.n	8009816 <USBD_LL_SetupStage+0x4a>
 8009810:	2b01      	cmp	r3, #1
 8009812:	d00a      	beq.n	800982a <USBD_LL_SetupStage+0x5e>
 8009814:	e01d      	b.n	8009852 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800981c:	4619      	mov	r1, r3
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 f9ee 	bl	8009c00 <USBD_StdDevReq>
 8009824:	4603      	mov	r3, r0
 8009826:	73fb      	strb	r3, [r7, #15]
      break;
 8009828:	e020      	b.n	800986c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009830:	4619      	mov	r1, r3
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 fa52 	bl	8009cdc <USBD_StdItfReq>
 8009838:	4603      	mov	r3, r0
 800983a:	73fb      	strb	r3, [r7, #15]
      break;
 800983c:	e016      	b.n	800986c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009844:	4619      	mov	r1, r3
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 fa91 	bl	8009d6e <USBD_StdEPReq>
 800984c:	4603      	mov	r3, r0
 800984e:	73fb      	strb	r3, [r7, #15]
      break;
 8009850:	e00c      	b.n	800986c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009858:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800985c:	b2db      	uxtb	r3, r3
 800985e:	4619      	mov	r1, r3
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f001 fbdd 	bl	800b020 <USBD_LL_StallEP>
 8009866:	4603      	mov	r3, r0
 8009868:	73fb      	strb	r3, [r7, #15]
      break;
 800986a:	bf00      	nop
  }

  return ret;
 800986c:	7bfb      	ldrb	r3, [r7, #15]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3710      	adds	r7, #16
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009876:	b580      	push	{r7, lr}
 8009878:	b086      	sub	sp, #24
 800987a:	af00      	add	r7, sp, #0
 800987c:	60f8      	str	r0, [r7, #12]
 800987e:	460b      	mov	r3, r1
 8009880:	607a      	str	r2, [r7, #4]
 8009882:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009884:	7afb      	ldrb	r3, [r7, #11]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d138      	bne.n	80098fc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009890:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009898:	2b03      	cmp	r3, #3
 800989a:	d14a      	bne.n	8009932 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	689a      	ldr	r2, [r3, #8]
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d913      	bls.n	80098d0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	689a      	ldr	r2, [r3, #8]
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	1ad2      	subs	r2, r2, r3
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	68da      	ldr	r2, [r3, #12]
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	4293      	cmp	r3, r2
 80098c0:	bf28      	it	cs
 80098c2:	4613      	movcs	r3, r2
 80098c4:	461a      	mov	r2, r3
 80098c6:	6879      	ldr	r1, [r7, #4]
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f000 ffc5 	bl	800a858 <USBD_CtlContinueRx>
 80098ce:	e030      	b.n	8009932 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	2b03      	cmp	r3, #3
 80098da:	d10b      	bne.n	80098f4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098e2:	691b      	ldr	r3, [r3, #16]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d005      	beq.n	80098f4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80098f4:	68f8      	ldr	r0, [r7, #12]
 80098f6:	f000 ffc0 	bl	800a87a <USBD_CtlSendStatus>
 80098fa:	e01a      	b.n	8009932 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009902:	b2db      	uxtb	r3, r3
 8009904:	2b03      	cmp	r3, #3
 8009906:	d114      	bne.n	8009932 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800990e:	699b      	ldr	r3, [r3, #24]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d00e      	beq.n	8009932 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800991a:	699b      	ldr	r3, [r3, #24]
 800991c:	7afa      	ldrb	r2, [r7, #11]
 800991e:	4611      	mov	r1, r2
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	4798      	blx	r3
 8009924:	4603      	mov	r3, r0
 8009926:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009928:	7dfb      	ldrb	r3, [r7, #23]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d001      	beq.n	8009932 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800992e:	7dfb      	ldrb	r3, [r7, #23]
 8009930:	e000      	b.n	8009934 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8009932:	2300      	movs	r3, #0
}
 8009934:	4618      	mov	r0, r3
 8009936:	3718      	adds	r7, #24
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}

0800993c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b086      	sub	sp, #24
 8009940:	af00      	add	r7, sp, #0
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	460b      	mov	r3, r1
 8009946:	607a      	str	r2, [r7, #4]
 8009948:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800994a:	7afb      	ldrb	r3, [r7, #11]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d16b      	bne.n	8009a28 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	3314      	adds	r3, #20
 8009954:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800995c:	2b02      	cmp	r3, #2
 800995e:	d156      	bne.n	8009a0e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	689a      	ldr	r2, [r3, #8]
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	68db      	ldr	r3, [r3, #12]
 8009968:	429a      	cmp	r2, r3
 800996a:	d914      	bls.n	8009996 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	689a      	ldr	r2, [r3, #8]
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	1ad2      	subs	r2, r2, r3
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	689b      	ldr	r3, [r3, #8]
 800997e:	461a      	mov	r2, r3
 8009980:	6879      	ldr	r1, [r7, #4]
 8009982:	68f8      	ldr	r0, [r7, #12]
 8009984:	f000 ff3a 	bl	800a7fc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009988:	2300      	movs	r3, #0
 800998a:	2200      	movs	r2, #0
 800998c:	2100      	movs	r1, #0
 800998e:	68f8      	ldr	r0, [r7, #12]
 8009990:	f001 fbf0 	bl	800b174 <USBD_LL_PrepareReceive>
 8009994:	e03b      	b.n	8009a0e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	68da      	ldr	r2, [r3, #12]
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	429a      	cmp	r2, r3
 80099a0:	d11c      	bne.n	80099dc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	685a      	ldr	r2, [r3, #4]
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d316      	bcc.n	80099dc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	685a      	ldr	r2, [r3, #4]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d20f      	bcs.n	80099dc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80099bc:	2200      	movs	r2, #0
 80099be:	2100      	movs	r1, #0
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f000 ff1b 	bl	800a7fc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099ce:	2300      	movs	r3, #0
 80099d0:	2200      	movs	r2, #0
 80099d2:	2100      	movs	r1, #0
 80099d4:	68f8      	ldr	r0, [r7, #12]
 80099d6:	f001 fbcd 	bl	800b174 <USBD_LL_PrepareReceive>
 80099da:	e018      	b.n	8009a0e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	2b03      	cmp	r3, #3
 80099e6:	d10b      	bne.n	8009a00 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d005      	beq.n	8009a00 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	68f8      	ldr	r0, [r7, #12]
 80099fe:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009a00:	2180      	movs	r1, #128	@ 0x80
 8009a02:	68f8      	ldr	r0, [r7, #12]
 8009a04:	f001 fb0c 	bl	800b020 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009a08:	68f8      	ldr	r0, [r7, #12]
 8009a0a:	f000 ff49 	bl	800a8a0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d122      	bne.n	8009a5e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009a18:	68f8      	ldr	r0, [r7, #12]
 8009a1a:	f7ff fe98 	bl	800974e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2200      	movs	r2, #0
 8009a22:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009a26:	e01a      	b.n	8009a5e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	2b03      	cmp	r3, #3
 8009a32:	d114      	bne.n	8009a5e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a3a:	695b      	ldr	r3, [r3, #20]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00e      	beq.n	8009a5e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	7afa      	ldrb	r2, [r7, #11]
 8009a4a:	4611      	mov	r1, r2
 8009a4c:	68f8      	ldr	r0, [r7, #12]
 8009a4e:	4798      	blx	r3
 8009a50:	4603      	mov	r3, r0
 8009a52:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009a54:	7dfb      	ldrb	r3, [r7, #23]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d001      	beq.n	8009a5e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8009a5a:	7dfb      	ldrb	r3, [r7, #23]
 8009a5c:	e000      	b.n	8009a60 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3718      	adds	r7, #24
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b082      	sub	sp, #8
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d101      	bne.n	8009a9c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	e02f      	b.n	8009afc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d00f      	beq.n	8009ac6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d009      	beq.n	8009ac6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	6852      	ldr	r2, [r2, #4]
 8009abe:	b2d2      	uxtb	r2, r2
 8009ac0:	4611      	mov	r1, r2
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ac6:	2340      	movs	r3, #64	@ 0x40
 8009ac8:	2200      	movs	r2, #0
 8009aca:	2100      	movs	r1, #0
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f001 fa62 	bl	800af96 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2240      	movs	r2, #64	@ 0x40
 8009ade:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ae2:	2340      	movs	r3, #64	@ 0x40
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	2180      	movs	r1, #128	@ 0x80
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f001 fa54 	bl	800af96 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2201      	movs	r2, #1
 8009af2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2240      	movs	r2, #64	@ 0x40
 8009af8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009afa:	2300      	movs	r3, #0
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3708      	adds	r7, #8
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
 8009b0c:	460b      	mov	r3, r1
 8009b0e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	78fa      	ldrb	r2, [r7, #3]
 8009b14:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009b16:	2300      	movs	r3, #0
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b32:	b2da      	uxtb	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2204      	movs	r2, #4
 8009b3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009b42:	2300      	movs	r3, #0
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	370c      	adds	r7, #12
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4e:	4770      	bx	lr

08009b50 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	2b04      	cmp	r3, #4
 8009b62:	d106      	bne.n	8009b72 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009b6a:	b2da      	uxtb	r2, r3
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b082      	sub	sp, #8
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d101      	bne.n	8009b96 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009b92:	2303      	movs	r3, #3
 8009b94:	e012      	b.n	8009bbc <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2b03      	cmp	r3, #3
 8009ba0:	d10b      	bne.n	8009bba <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ba8:	69db      	ldr	r3, [r3, #28]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d005      	beq.n	8009bba <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bb4:	69db      	ldr	r3, [r3, #28]
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b087      	sub	sp, #28
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	781b      	ldrb	r3, [r3, #0]
 8009bd4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009be2:	8a3b      	ldrh	r3, [r7, #16]
 8009be4:	021b      	lsls	r3, r3, #8
 8009be6:	b21a      	sxth	r2, r3
 8009be8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	b21b      	sxth	r3, r3
 8009bf0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009bf2:	89fb      	ldrh	r3, [r7, #14]
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	371c      	adds	r7, #28
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr

08009c00 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c16:	2b40      	cmp	r3, #64	@ 0x40
 8009c18:	d005      	beq.n	8009c26 <USBD_StdDevReq+0x26>
 8009c1a:	2b40      	cmp	r3, #64	@ 0x40
 8009c1c:	d853      	bhi.n	8009cc6 <USBD_StdDevReq+0xc6>
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d00b      	beq.n	8009c3a <USBD_StdDevReq+0x3a>
 8009c22:	2b20      	cmp	r3, #32
 8009c24:	d14f      	bne.n	8009cc6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	4798      	blx	r3
 8009c34:	4603      	mov	r3, r0
 8009c36:	73fb      	strb	r3, [r7, #15]
      break;
 8009c38:	e04a      	b.n	8009cd0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	785b      	ldrb	r3, [r3, #1]
 8009c3e:	2b09      	cmp	r3, #9
 8009c40:	d83b      	bhi.n	8009cba <USBD_StdDevReq+0xba>
 8009c42:	a201      	add	r2, pc, #4	@ (adr r2, 8009c48 <USBD_StdDevReq+0x48>)
 8009c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c48:	08009c9d 	.word	0x08009c9d
 8009c4c:	08009cb1 	.word	0x08009cb1
 8009c50:	08009cbb 	.word	0x08009cbb
 8009c54:	08009ca7 	.word	0x08009ca7
 8009c58:	08009cbb 	.word	0x08009cbb
 8009c5c:	08009c7b 	.word	0x08009c7b
 8009c60:	08009c71 	.word	0x08009c71
 8009c64:	08009cbb 	.word	0x08009cbb
 8009c68:	08009c93 	.word	0x08009c93
 8009c6c:	08009c85 	.word	0x08009c85
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009c70:	6839      	ldr	r1, [r7, #0]
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 f9de 	bl	800a034 <USBD_GetDescriptor>
          break;
 8009c78:	e024      	b.n	8009cc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009c7a:	6839      	ldr	r1, [r7, #0]
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 fb6d 	bl	800a35c <USBD_SetAddress>
          break;
 8009c82:	e01f      	b.n	8009cc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009c84:	6839      	ldr	r1, [r7, #0]
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 fbac 	bl	800a3e4 <USBD_SetConfig>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	73fb      	strb	r3, [r7, #15]
          break;
 8009c90:	e018      	b.n	8009cc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009c92:	6839      	ldr	r1, [r7, #0]
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 fc4b 	bl	800a530 <USBD_GetConfig>
          break;
 8009c9a:	e013      	b.n	8009cc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009c9c:	6839      	ldr	r1, [r7, #0]
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 fc7c 	bl	800a59c <USBD_GetStatus>
          break;
 8009ca4:	e00e      	b.n	8009cc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009ca6:	6839      	ldr	r1, [r7, #0]
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 fcab 	bl	800a604 <USBD_SetFeature>
          break;
 8009cae:	e009      	b.n	8009cc4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009cb0:	6839      	ldr	r1, [r7, #0]
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 fcba 	bl	800a62c <USBD_ClrFeature>
          break;
 8009cb8:	e004      	b.n	8009cc4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009cba:	6839      	ldr	r1, [r7, #0]
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 fd11 	bl	800a6e4 <USBD_CtlError>
          break;
 8009cc2:	bf00      	nop
      }
      break;
 8009cc4:	e004      	b.n	8009cd0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8009cc6:	6839      	ldr	r1, [r7, #0]
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 fd0b 	bl	800a6e4 <USBD_CtlError>
      break;
 8009cce:	bf00      	nop
  }

  return ret;
 8009cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3710      	adds	r7, #16
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop

08009cdc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
 8009ce4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	781b      	ldrb	r3, [r3, #0]
 8009cee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cf2:	2b40      	cmp	r3, #64	@ 0x40
 8009cf4:	d005      	beq.n	8009d02 <USBD_StdItfReq+0x26>
 8009cf6:	2b40      	cmp	r3, #64	@ 0x40
 8009cf8:	d82f      	bhi.n	8009d5a <USBD_StdItfReq+0x7e>
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d001      	beq.n	8009d02 <USBD_StdItfReq+0x26>
 8009cfe:	2b20      	cmp	r3, #32
 8009d00:	d12b      	bne.n	8009d5a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	3b01      	subs	r3, #1
 8009d0c:	2b02      	cmp	r3, #2
 8009d0e:	d81d      	bhi.n	8009d4c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	889b      	ldrh	r3, [r3, #4]
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d813      	bhi.n	8009d42 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d20:	689b      	ldr	r3, [r3, #8]
 8009d22:	6839      	ldr	r1, [r7, #0]
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	4798      	blx	r3
 8009d28:	4603      	mov	r3, r0
 8009d2a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	88db      	ldrh	r3, [r3, #6]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d110      	bne.n	8009d56 <USBD_StdItfReq+0x7a>
 8009d34:	7bfb      	ldrb	r3, [r7, #15]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d10d      	bne.n	8009d56 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f000 fd9d 	bl	800a87a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009d40:	e009      	b.n	8009d56 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8009d42:	6839      	ldr	r1, [r7, #0]
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 fccd 	bl	800a6e4 <USBD_CtlError>
          break;
 8009d4a:	e004      	b.n	8009d56 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8009d4c:	6839      	ldr	r1, [r7, #0]
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f000 fcc8 	bl	800a6e4 <USBD_CtlError>
          break;
 8009d54:	e000      	b.n	8009d58 <USBD_StdItfReq+0x7c>
          break;
 8009d56:	bf00      	nop
      }
      break;
 8009d58:	e004      	b.n	8009d64 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8009d5a:	6839      	ldr	r1, [r7, #0]
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 fcc1 	bl	800a6e4 <USBD_CtlError>
      break;
 8009d62:	bf00      	nop
  }

  return ret;
 8009d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3710      	adds	r7, #16
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}

08009d6e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b084      	sub	sp, #16
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
 8009d76:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	889b      	ldrh	r3, [r3, #4]
 8009d80:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009d8a:	2b40      	cmp	r3, #64	@ 0x40
 8009d8c:	d007      	beq.n	8009d9e <USBD_StdEPReq+0x30>
 8009d8e:	2b40      	cmp	r3, #64	@ 0x40
 8009d90:	f200 8145 	bhi.w	800a01e <USBD_StdEPReq+0x2b0>
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d00c      	beq.n	8009db2 <USBD_StdEPReq+0x44>
 8009d98:	2b20      	cmp	r3, #32
 8009d9a:	f040 8140 	bne.w	800a01e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	6839      	ldr	r1, [r7, #0]
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	4798      	blx	r3
 8009dac:	4603      	mov	r3, r0
 8009dae:	73fb      	strb	r3, [r7, #15]
      break;
 8009db0:	e13a      	b.n	800a028 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	785b      	ldrb	r3, [r3, #1]
 8009db6:	2b03      	cmp	r3, #3
 8009db8:	d007      	beq.n	8009dca <USBD_StdEPReq+0x5c>
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	f300 8129 	bgt.w	800a012 <USBD_StdEPReq+0x2a4>
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d07f      	beq.n	8009ec4 <USBD_StdEPReq+0x156>
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d03c      	beq.n	8009e42 <USBD_StdEPReq+0xd4>
 8009dc8:	e123      	b.n	800a012 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b02      	cmp	r3, #2
 8009dd4:	d002      	beq.n	8009ddc <USBD_StdEPReq+0x6e>
 8009dd6:	2b03      	cmp	r3, #3
 8009dd8:	d016      	beq.n	8009e08 <USBD_StdEPReq+0x9a>
 8009dda:	e02c      	b.n	8009e36 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ddc:	7bbb      	ldrb	r3, [r7, #14]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d00d      	beq.n	8009dfe <USBD_StdEPReq+0x90>
 8009de2:	7bbb      	ldrb	r3, [r7, #14]
 8009de4:	2b80      	cmp	r3, #128	@ 0x80
 8009de6:	d00a      	beq.n	8009dfe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009de8:	7bbb      	ldrb	r3, [r7, #14]
 8009dea:	4619      	mov	r1, r3
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f001 f917 	bl	800b020 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009df2:	2180      	movs	r1, #128	@ 0x80
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f001 f913 	bl	800b020 <USBD_LL_StallEP>
 8009dfa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009dfc:	e020      	b.n	8009e40 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8009dfe:	6839      	ldr	r1, [r7, #0]
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f000 fc6f 	bl	800a6e4 <USBD_CtlError>
              break;
 8009e06:	e01b      	b.n	8009e40 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	885b      	ldrh	r3, [r3, #2]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d10e      	bne.n	8009e2e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009e10:	7bbb      	ldrb	r3, [r7, #14]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d00b      	beq.n	8009e2e <USBD_StdEPReq+0xc0>
 8009e16:	7bbb      	ldrb	r3, [r7, #14]
 8009e18:	2b80      	cmp	r3, #128	@ 0x80
 8009e1a:	d008      	beq.n	8009e2e <USBD_StdEPReq+0xc0>
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	88db      	ldrh	r3, [r3, #6]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d104      	bne.n	8009e2e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e24:	7bbb      	ldrb	r3, [r7, #14]
 8009e26:	4619      	mov	r1, r3
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f001 f8f9 	bl	800b020 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 fd23 	bl	800a87a <USBD_CtlSendStatus>

              break;
 8009e34:	e004      	b.n	8009e40 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8009e36:	6839      	ldr	r1, [r7, #0]
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 fc53 	bl	800a6e4 <USBD_CtlError>
              break;
 8009e3e:	bf00      	nop
          }
          break;
 8009e40:	e0ec      	b.n	800a01c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d002      	beq.n	8009e54 <USBD_StdEPReq+0xe6>
 8009e4e:	2b03      	cmp	r3, #3
 8009e50:	d016      	beq.n	8009e80 <USBD_StdEPReq+0x112>
 8009e52:	e030      	b.n	8009eb6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e54:	7bbb      	ldrb	r3, [r7, #14]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00d      	beq.n	8009e76 <USBD_StdEPReq+0x108>
 8009e5a:	7bbb      	ldrb	r3, [r7, #14]
 8009e5c:	2b80      	cmp	r3, #128	@ 0x80
 8009e5e:	d00a      	beq.n	8009e76 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009e60:	7bbb      	ldrb	r3, [r7, #14]
 8009e62:	4619      	mov	r1, r3
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f001 f8db 	bl	800b020 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e6a:	2180      	movs	r1, #128	@ 0x80
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f001 f8d7 	bl	800b020 <USBD_LL_StallEP>
 8009e72:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e74:	e025      	b.n	8009ec2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8009e76:	6839      	ldr	r1, [r7, #0]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fc33 	bl	800a6e4 <USBD_CtlError>
              break;
 8009e7e:	e020      	b.n	8009ec2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	885b      	ldrh	r3, [r3, #2]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d11b      	bne.n	8009ec0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009e88:	7bbb      	ldrb	r3, [r7, #14]
 8009e8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d004      	beq.n	8009e9c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009e92:	7bbb      	ldrb	r3, [r7, #14]
 8009e94:	4619      	mov	r1, r3
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f001 f8e1 	bl	800b05e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 fcec 	bl	800a87a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ea8:	689b      	ldr	r3, [r3, #8]
 8009eaa:	6839      	ldr	r1, [r7, #0]
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	4798      	blx	r3
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8009eb4:	e004      	b.n	8009ec0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fc13 	bl	800a6e4 <USBD_CtlError>
              break;
 8009ebe:	e000      	b.n	8009ec2 <USBD_StdEPReq+0x154>
              break;
 8009ec0:	bf00      	nop
          }
          break;
 8009ec2:	e0ab      	b.n	800a01c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d002      	beq.n	8009ed6 <USBD_StdEPReq+0x168>
 8009ed0:	2b03      	cmp	r3, #3
 8009ed2:	d032      	beq.n	8009f3a <USBD_StdEPReq+0x1cc>
 8009ed4:	e097      	b.n	800a006 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ed6:	7bbb      	ldrb	r3, [r7, #14]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d007      	beq.n	8009eec <USBD_StdEPReq+0x17e>
 8009edc:	7bbb      	ldrb	r3, [r7, #14]
 8009ede:	2b80      	cmp	r3, #128	@ 0x80
 8009ee0:	d004      	beq.n	8009eec <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8009ee2:	6839      	ldr	r1, [r7, #0]
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 fbfd 	bl	800a6e4 <USBD_CtlError>
                break;
 8009eea:	e091      	b.n	800a010 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009eec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	da0b      	bge.n	8009f0c <USBD_StdEPReq+0x19e>
 8009ef4:	7bbb      	ldrb	r3, [r7, #14]
 8009ef6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009efa:	4613      	mov	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	4413      	add	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	3310      	adds	r3, #16
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	4413      	add	r3, r2
 8009f08:	3304      	adds	r3, #4
 8009f0a:	e00b      	b.n	8009f24 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f0c:	7bbb      	ldrb	r3, [r7, #14]
 8009f0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f12:	4613      	mov	r3, r2
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	4413      	add	r3, r2
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	4413      	add	r3, r2
 8009f22:	3304      	adds	r3, #4
 8009f24:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	2202      	movs	r2, #2
 8009f30:	4619      	mov	r1, r3
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 fc47 	bl	800a7c6 <USBD_CtlSendData>
              break;
 8009f38:	e06a      	b.n	800a010 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009f3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	da11      	bge.n	8009f66 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009f42:	7bbb      	ldrb	r3, [r7, #14]
 8009f44:	f003 020f 	and.w	r2, r3, #15
 8009f48:	6879      	ldr	r1, [r7, #4]
 8009f4a:	4613      	mov	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	4413      	add	r3, r2
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	440b      	add	r3, r1
 8009f54:	3324      	adds	r3, #36	@ 0x24
 8009f56:	881b      	ldrh	r3, [r3, #0]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d117      	bne.n	8009f8c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009f5c:	6839      	ldr	r1, [r7, #0]
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 fbc0 	bl	800a6e4 <USBD_CtlError>
                  break;
 8009f64:	e054      	b.n	800a010 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009f66:	7bbb      	ldrb	r3, [r7, #14]
 8009f68:	f003 020f 	and.w	r2, r3, #15
 8009f6c:	6879      	ldr	r1, [r7, #4]
 8009f6e:	4613      	mov	r3, r2
 8009f70:	009b      	lsls	r3, r3, #2
 8009f72:	4413      	add	r3, r2
 8009f74:	009b      	lsls	r3, r3, #2
 8009f76:	440b      	add	r3, r1
 8009f78:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009f7c:	881b      	ldrh	r3, [r3, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d104      	bne.n	8009f8c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fbad 	bl	800a6e4 <USBD_CtlError>
                  break;
 8009f8a:	e041      	b.n	800a010 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	da0b      	bge.n	8009fac <USBD_StdEPReq+0x23e>
 8009f94:	7bbb      	ldrb	r3, [r7, #14]
 8009f96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f9a:	4613      	mov	r3, r2
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	4413      	add	r3, r2
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	3310      	adds	r3, #16
 8009fa4:	687a      	ldr	r2, [r7, #4]
 8009fa6:	4413      	add	r3, r2
 8009fa8:	3304      	adds	r3, #4
 8009faa:	e00b      	b.n	8009fc4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009fac:	7bbb      	ldrb	r3, [r7, #14]
 8009fae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	4413      	add	r3, r2
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	4413      	add	r3, r2
 8009fc2:	3304      	adds	r3, #4
 8009fc4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009fc6:	7bbb      	ldrb	r3, [r7, #14]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d002      	beq.n	8009fd2 <USBD_StdEPReq+0x264>
 8009fcc:	7bbb      	ldrb	r3, [r7, #14]
 8009fce:	2b80      	cmp	r3, #128	@ 0x80
 8009fd0:	d103      	bne.n	8009fda <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	601a      	str	r2, [r3, #0]
 8009fd8:	e00e      	b.n	8009ff8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009fda:	7bbb      	ldrb	r3, [r7, #14]
 8009fdc:	4619      	mov	r1, r3
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f001 f85c 	bl	800b09c <USBD_LL_IsStallEP>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d003      	beq.n	8009ff2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	2201      	movs	r2, #1
 8009fee:	601a      	str	r2, [r3, #0]
 8009ff0:	e002      	b.n	8009ff8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	2202      	movs	r2, #2
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f000 fbe1 	bl	800a7c6 <USBD_CtlSendData>
              break;
 800a004:	e004      	b.n	800a010 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800a006:	6839      	ldr	r1, [r7, #0]
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 fb6b 	bl	800a6e4 <USBD_CtlError>
              break;
 800a00e:	bf00      	nop
          }
          break;
 800a010:	e004      	b.n	800a01c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800a012:	6839      	ldr	r1, [r7, #0]
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 fb65 	bl	800a6e4 <USBD_CtlError>
          break;
 800a01a:	bf00      	nop
      }
      break;
 800a01c:	e004      	b.n	800a028 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800a01e:	6839      	ldr	r1, [r7, #0]
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f000 fb5f 	bl	800a6e4 <USBD_CtlError>
      break;
 800a026:	bf00      	nop
  }

  return ret;
 800a028:	7bfb      	ldrb	r3, [r7, #15]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}
	...

0800a034 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b084      	sub	sp, #16
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
 800a03c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a03e:	2300      	movs	r3, #0
 800a040:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a042:	2300      	movs	r3, #0
 800a044:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a046:	2300      	movs	r3, #0
 800a048:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	885b      	ldrh	r3, [r3, #2]
 800a04e:	0a1b      	lsrs	r3, r3, #8
 800a050:	b29b      	uxth	r3, r3
 800a052:	3b01      	subs	r3, #1
 800a054:	2b0e      	cmp	r3, #14
 800a056:	f200 8152 	bhi.w	800a2fe <USBD_GetDescriptor+0x2ca>
 800a05a:	a201      	add	r2, pc, #4	@ (adr r2, 800a060 <USBD_GetDescriptor+0x2c>)
 800a05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a060:	0800a0d1 	.word	0x0800a0d1
 800a064:	0800a0e9 	.word	0x0800a0e9
 800a068:	0800a129 	.word	0x0800a129
 800a06c:	0800a2ff 	.word	0x0800a2ff
 800a070:	0800a2ff 	.word	0x0800a2ff
 800a074:	0800a29f 	.word	0x0800a29f
 800a078:	0800a2cb 	.word	0x0800a2cb
 800a07c:	0800a2ff 	.word	0x0800a2ff
 800a080:	0800a2ff 	.word	0x0800a2ff
 800a084:	0800a2ff 	.word	0x0800a2ff
 800a088:	0800a2ff 	.word	0x0800a2ff
 800a08c:	0800a2ff 	.word	0x0800a2ff
 800a090:	0800a2ff 	.word	0x0800a2ff
 800a094:	0800a2ff 	.word	0x0800a2ff
 800a098:	0800a09d 	.word	0x0800a09d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0a2:	69db      	ldr	r3, [r3, #28]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d00b      	beq.n	800a0c0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0ae:	69db      	ldr	r3, [r3, #28]
 800a0b0:	687a      	ldr	r2, [r7, #4]
 800a0b2:	7c12      	ldrb	r2, [r2, #16]
 800a0b4:	f107 0108 	add.w	r1, r7, #8
 800a0b8:	4610      	mov	r0, r2
 800a0ba:	4798      	blx	r3
 800a0bc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a0be:	e126      	b.n	800a30e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a0c0:	6839      	ldr	r1, [r7, #0]
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f000 fb0e 	bl	800a6e4 <USBD_CtlError>
        err++;
 800a0c8:	7afb      	ldrb	r3, [r7, #11]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	72fb      	strb	r3, [r7, #11]
      break;
 800a0ce:	e11e      	b.n	800a30e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	687a      	ldr	r2, [r7, #4]
 800a0da:	7c12      	ldrb	r2, [r2, #16]
 800a0dc:	f107 0108 	add.w	r1, r7, #8
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	4798      	blx	r3
 800a0e4:	60f8      	str	r0, [r7, #12]
      break;
 800a0e6:	e112      	b.n	800a30e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	7c1b      	ldrb	r3, [r3, #16]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d10d      	bne.n	800a10c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0f8:	f107 0208 	add.w	r2, r7, #8
 800a0fc:	4610      	mov	r0, r2
 800a0fe:	4798      	blx	r3
 800a100:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	3301      	adds	r3, #1
 800a106:	2202      	movs	r2, #2
 800a108:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a10a:	e100      	b.n	800a30e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a114:	f107 0208 	add.w	r2, r7, #8
 800a118:	4610      	mov	r0, r2
 800a11a:	4798      	blx	r3
 800a11c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	3301      	adds	r3, #1
 800a122:	2202      	movs	r2, #2
 800a124:	701a      	strb	r2, [r3, #0]
      break;
 800a126:	e0f2      	b.n	800a30e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	885b      	ldrh	r3, [r3, #2]
 800a12c:	b2db      	uxtb	r3, r3
 800a12e:	2b05      	cmp	r3, #5
 800a130:	f200 80ac 	bhi.w	800a28c <USBD_GetDescriptor+0x258>
 800a134:	a201      	add	r2, pc, #4	@ (adr r2, 800a13c <USBD_GetDescriptor+0x108>)
 800a136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a13a:	bf00      	nop
 800a13c:	0800a155 	.word	0x0800a155
 800a140:	0800a189 	.word	0x0800a189
 800a144:	0800a1bd 	.word	0x0800a1bd
 800a148:	0800a1f1 	.word	0x0800a1f1
 800a14c:	0800a225 	.word	0x0800a225
 800a150:	0800a259 	.word	0x0800a259
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d00b      	beq.n	800a178 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	7c12      	ldrb	r2, [r2, #16]
 800a16c:	f107 0108 	add.w	r1, r7, #8
 800a170:	4610      	mov	r0, r2
 800a172:	4798      	blx	r3
 800a174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a176:	e091      	b.n	800a29c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a178:	6839      	ldr	r1, [r7, #0]
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 fab2 	bl	800a6e4 <USBD_CtlError>
            err++;
 800a180:	7afb      	ldrb	r3, [r7, #11]
 800a182:	3301      	adds	r3, #1
 800a184:	72fb      	strb	r3, [r7, #11]
          break;
 800a186:	e089      	b.n	800a29c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00b      	beq.n	800a1ac <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	7c12      	ldrb	r2, [r2, #16]
 800a1a0:	f107 0108 	add.w	r1, r7, #8
 800a1a4:	4610      	mov	r0, r2
 800a1a6:	4798      	blx	r3
 800a1a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1aa:	e077      	b.n	800a29c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fa98 	bl	800a6e4 <USBD_CtlError>
            err++;
 800a1b4:	7afb      	ldrb	r3, [r7, #11]
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	72fb      	strb	r3, [r7, #11]
          break;
 800a1ba:	e06f      	b.n	800a29c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d00b      	beq.n	800a1e0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	687a      	ldr	r2, [r7, #4]
 800a1d2:	7c12      	ldrb	r2, [r2, #16]
 800a1d4:	f107 0108 	add.w	r1, r7, #8
 800a1d8:	4610      	mov	r0, r2
 800a1da:	4798      	blx	r3
 800a1dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1de:	e05d      	b.n	800a29c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a1e0:	6839      	ldr	r1, [r7, #0]
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 fa7e 	bl	800a6e4 <USBD_CtlError>
            err++;
 800a1e8:	7afb      	ldrb	r3, [r7, #11]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	72fb      	strb	r3, [r7, #11]
          break;
 800a1ee:	e055      	b.n	800a29c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1f6:	691b      	ldr	r3, [r3, #16]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d00b      	beq.n	800a214 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a202:	691b      	ldr	r3, [r3, #16]
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	7c12      	ldrb	r2, [r2, #16]
 800a208:	f107 0108 	add.w	r1, r7, #8
 800a20c:	4610      	mov	r0, r2
 800a20e:	4798      	blx	r3
 800a210:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a212:	e043      	b.n	800a29c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a214:	6839      	ldr	r1, [r7, #0]
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 fa64 	bl	800a6e4 <USBD_CtlError>
            err++;
 800a21c:	7afb      	ldrb	r3, [r7, #11]
 800a21e:	3301      	adds	r3, #1
 800a220:	72fb      	strb	r3, [r7, #11]
          break;
 800a222:	e03b      	b.n	800a29c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a22a:	695b      	ldr	r3, [r3, #20]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d00b      	beq.n	800a248 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a236:	695b      	ldr	r3, [r3, #20]
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	7c12      	ldrb	r2, [r2, #16]
 800a23c:	f107 0108 	add.w	r1, r7, #8
 800a240:	4610      	mov	r0, r2
 800a242:	4798      	blx	r3
 800a244:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a246:	e029      	b.n	800a29c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a248:	6839      	ldr	r1, [r7, #0]
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 fa4a 	bl	800a6e4 <USBD_CtlError>
            err++;
 800a250:	7afb      	ldrb	r3, [r7, #11]
 800a252:	3301      	adds	r3, #1
 800a254:	72fb      	strb	r3, [r7, #11]
          break;
 800a256:	e021      	b.n	800a29c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a25e:	699b      	ldr	r3, [r3, #24]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d00b      	beq.n	800a27c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a26a:	699b      	ldr	r3, [r3, #24]
 800a26c:	687a      	ldr	r2, [r7, #4]
 800a26e:	7c12      	ldrb	r2, [r2, #16]
 800a270:	f107 0108 	add.w	r1, r7, #8
 800a274:	4610      	mov	r0, r2
 800a276:	4798      	blx	r3
 800a278:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a27a:	e00f      	b.n	800a29c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a27c:	6839      	ldr	r1, [r7, #0]
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 fa30 	bl	800a6e4 <USBD_CtlError>
            err++;
 800a284:	7afb      	ldrb	r3, [r7, #11]
 800a286:	3301      	adds	r3, #1
 800a288:	72fb      	strb	r3, [r7, #11]
          break;
 800a28a:	e007      	b.n	800a29c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a28c:	6839      	ldr	r1, [r7, #0]
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 fa28 	bl	800a6e4 <USBD_CtlError>
          err++;
 800a294:	7afb      	ldrb	r3, [r7, #11]
 800a296:	3301      	adds	r3, #1
 800a298:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800a29a:	bf00      	nop
      }
      break;
 800a29c:	e037      	b.n	800a30e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	7c1b      	ldrb	r3, [r3, #16]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d109      	bne.n	800a2ba <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ae:	f107 0208 	add.w	r2, r7, #8
 800a2b2:	4610      	mov	r0, r2
 800a2b4:	4798      	blx	r3
 800a2b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a2b8:	e029      	b.n	800a30e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a2ba:	6839      	ldr	r1, [r7, #0]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 fa11 	bl	800a6e4 <USBD_CtlError>
        err++;
 800a2c2:	7afb      	ldrb	r3, [r7, #11]
 800a2c4:	3301      	adds	r3, #1
 800a2c6:	72fb      	strb	r3, [r7, #11]
      break;
 800a2c8:	e021      	b.n	800a30e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	7c1b      	ldrb	r3, [r3, #16]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d10d      	bne.n	800a2ee <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2da:	f107 0208 	add.w	r2, r7, #8
 800a2de:	4610      	mov	r0, r2
 800a2e0:	4798      	blx	r3
 800a2e2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	3301      	adds	r3, #1
 800a2e8:	2207      	movs	r2, #7
 800a2ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a2ec:	e00f      	b.n	800a30e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a2ee:	6839      	ldr	r1, [r7, #0]
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f000 f9f7 	bl	800a6e4 <USBD_CtlError>
        err++;
 800a2f6:	7afb      	ldrb	r3, [r7, #11]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	72fb      	strb	r3, [r7, #11]
      break;
 800a2fc:	e007      	b.n	800a30e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a2fe:	6839      	ldr	r1, [r7, #0]
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 f9ef 	bl	800a6e4 <USBD_CtlError>
      err++;
 800a306:	7afb      	ldrb	r3, [r7, #11]
 800a308:	3301      	adds	r3, #1
 800a30a:	72fb      	strb	r3, [r7, #11]
      break;
 800a30c:	bf00      	nop
  }

  if (err != 0U)
 800a30e:	7afb      	ldrb	r3, [r7, #11]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d11e      	bne.n	800a352 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	88db      	ldrh	r3, [r3, #6]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d016      	beq.n	800a34a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a31c:	893b      	ldrh	r3, [r7, #8]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d00e      	beq.n	800a340 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	88da      	ldrh	r2, [r3, #6]
 800a326:	893b      	ldrh	r3, [r7, #8]
 800a328:	4293      	cmp	r3, r2
 800a32a:	bf28      	it	cs
 800a32c:	4613      	movcs	r3, r2
 800a32e:	b29b      	uxth	r3, r3
 800a330:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a332:	893b      	ldrh	r3, [r7, #8]
 800a334:	461a      	mov	r2, r3
 800a336:	68f9      	ldr	r1, [r7, #12]
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f000 fa44 	bl	800a7c6 <USBD_CtlSendData>
 800a33e:	e009      	b.n	800a354 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a340:	6839      	ldr	r1, [r7, #0]
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 f9ce 	bl	800a6e4 <USBD_CtlError>
 800a348:	e004      	b.n	800a354 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f000 fa95 	bl	800a87a <USBD_CtlSendStatus>
 800a350:	e000      	b.n	800a354 <USBD_GetDescriptor+0x320>
    return;
 800a352:	bf00      	nop
  }
}
 800a354:	3710      	adds	r7, #16
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop

0800a35c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b084      	sub	sp, #16
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
 800a364:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	889b      	ldrh	r3, [r3, #4]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d131      	bne.n	800a3d2 <USBD_SetAddress+0x76>
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	88db      	ldrh	r3, [r3, #6]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d12d      	bne.n	800a3d2 <USBD_SetAddress+0x76>
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	885b      	ldrh	r3, [r3, #2]
 800a37a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a37c:	d829      	bhi.n	800a3d2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	885b      	ldrh	r3, [r3, #2]
 800a382:	b2db      	uxtb	r3, r3
 800a384:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a388:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a390:	b2db      	uxtb	r3, r3
 800a392:	2b03      	cmp	r3, #3
 800a394:	d104      	bne.n	800a3a0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a396:	6839      	ldr	r1, [r7, #0]
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 f9a3 	bl	800a6e4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a39e:	e01d      	b.n	800a3dc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	7bfa      	ldrb	r2, [r7, #15]
 800a3a4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a3a8:	7bfb      	ldrb	r3, [r7, #15]
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 fea1 	bl	800b0f4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fa61 	bl	800a87a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a3b8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d004      	beq.n	800a3c8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2202      	movs	r2, #2
 800a3c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3c6:	e009      	b.n	800a3dc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3d0:	e004      	b.n	800a3dc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a3d2:	6839      	ldr	r1, [r7, #0]
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f985 	bl	800a6e4 <USBD_CtlError>
  }
}
 800a3da:	bf00      	nop
 800a3dc:	bf00      	nop
 800a3de:	3710      	adds	r7, #16
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b084      	sub	sp, #16
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	885b      	ldrh	r3, [r3, #2]
 800a3f6:	b2da      	uxtb	r2, r3
 800a3f8:	4b4c      	ldr	r3, [pc, #304]	@ (800a52c <USBD_SetConfig+0x148>)
 800a3fa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a3fc:	4b4b      	ldr	r3, [pc, #300]	@ (800a52c <USBD_SetConfig+0x148>)
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	2b01      	cmp	r3, #1
 800a402:	d905      	bls.n	800a410 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a404:	6839      	ldr	r1, [r7, #0]
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 f96c 	bl	800a6e4 <USBD_CtlError>
    return USBD_FAIL;
 800a40c:	2303      	movs	r3, #3
 800a40e:	e088      	b.n	800a522 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a416:	b2db      	uxtb	r3, r3
 800a418:	2b02      	cmp	r3, #2
 800a41a:	d002      	beq.n	800a422 <USBD_SetConfig+0x3e>
 800a41c:	2b03      	cmp	r3, #3
 800a41e:	d025      	beq.n	800a46c <USBD_SetConfig+0x88>
 800a420:	e071      	b.n	800a506 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a422:	4b42      	ldr	r3, [pc, #264]	@ (800a52c <USBD_SetConfig+0x148>)
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d01c      	beq.n	800a464 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800a42a:	4b40      	ldr	r3, [pc, #256]	@ (800a52c <USBD_SetConfig+0x148>)
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	461a      	mov	r2, r3
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a434:	4b3d      	ldr	r3, [pc, #244]	@ (800a52c <USBD_SetConfig+0x148>)
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	4619      	mov	r1, r3
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f7ff f992 	bl	8009764 <USBD_SetClassConfig>
 800a440:	4603      	mov	r3, r0
 800a442:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a444:	7bfb      	ldrb	r3, [r7, #15]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d004      	beq.n	800a454 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800a44a:	6839      	ldr	r1, [r7, #0]
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 f949 	bl	800a6e4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a452:	e065      	b.n	800a520 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 fa10 	bl	800a87a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2203      	movs	r2, #3
 800a45e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a462:	e05d      	b.n	800a520 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 fa08 	bl	800a87a <USBD_CtlSendStatus>
      break;
 800a46a:	e059      	b.n	800a520 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a46c:	4b2f      	ldr	r3, [pc, #188]	@ (800a52c <USBD_SetConfig+0x148>)
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d112      	bne.n	800a49a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2202      	movs	r2, #2
 800a478:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a47c:	4b2b      	ldr	r3, [pc, #172]	@ (800a52c <USBD_SetConfig+0x148>)
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	461a      	mov	r2, r3
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a486:	4b29      	ldr	r3, [pc, #164]	@ (800a52c <USBD_SetConfig+0x148>)
 800a488:	781b      	ldrb	r3, [r3, #0]
 800a48a:	4619      	mov	r1, r3
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f7ff f985 	bl	800979c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 f9f1 	bl	800a87a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a498:	e042      	b.n	800a520 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800a49a:	4b24      	ldr	r3, [pc, #144]	@ (800a52c <USBD_SetConfig+0x148>)
 800a49c:	781b      	ldrb	r3, [r3, #0]
 800a49e:	461a      	mov	r2, r3
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d02a      	beq.n	800a4fe <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	b2db      	uxtb	r3, r3
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f7ff f973 	bl	800979c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a4b6:	4b1d      	ldr	r3, [pc, #116]	@ (800a52c <USBD_SetConfig+0x148>)
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a4c0:	4b1a      	ldr	r3, [pc, #104]	@ (800a52c <USBD_SetConfig+0x148>)
 800a4c2:	781b      	ldrb	r3, [r3, #0]
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f7ff f94c 	bl	8009764 <USBD_SetClassConfig>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a4d0:	7bfb      	ldrb	r3, [r7, #15]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d00f      	beq.n	800a4f6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800a4d6:	6839      	ldr	r1, [r7, #0]
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f000 f903 	bl	800a6e4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7ff f958 	bl	800979c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2202      	movs	r2, #2
 800a4f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a4f4:	e014      	b.n	800a520 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 f9bf 	bl	800a87a <USBD_CtlSendStatus>
      break;
 800a4fc:	e010      	b.n	800a520 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f9bb 	bl	800a87a <USBD_CtlSendStatus>
      break;
 800a504:	e00c      	b.n	800a520 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a506:	6839      	ldr	r1, [r7, #0]
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 f8eb 	bl	800a6e4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a50e:	4b07      	ldr	r3, [pc, #28]	@ (800a52c <USBD_SetConfig+0x148>)
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	4619      	mov	r1, r3
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f7ff f941 	bl	800979c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a51a:	2303      	movs	r3, #3
 800a51c:	73fb      	strb	r3, [r7, #15]
      break;
 800a51e:	bf00      	nop
  }

  return ret;
 800a520:	7bfb      	ldrb	r3, [r7, #15]
}
 800a522:	4618      	mov	r0, r3
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	20006480 	.word	0x20006480

0800a530 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b082      	sub	sp, #8
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	88db      	ldrh	r3, [r3, #6]
 800a53e:	2b01      	cmp	r3, #1
 800a540:	d004      	beq.n	800a54c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a542:	6839      	ldr	r1, [r7, #0]
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f000 f8cd 	bl	800a6e4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a54a:	e023      	b.n	800a594 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a552:	b2db      	uxtb	r3, r3
 800a554:	2b02      	cmp	r3, #2
 800a556:	dc02      	bgt.n	800a55e <USBD_GetConfig+0x2e>
 800a558:	2b00      	cmp	r3, #0
 800a55a:	dc03      	bgt.n	800a564 <USBD_GetConfig+0x34>
 800a55c:	e015      	b.n	800a58a <USBD_GetConfig+0x5a>
 800a55e:	2b03      	cmp	r3, #3
 800a560:	d00b      	beq.n	800a57a <USBD_GetConfig+0x4a>
 800a562:	e012      	b.n	800a58a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	3308      	adds	r3, #8
 800a56e:	2201      	movs	r2, #1
 800a570:	4619      	mov	r1, r3
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 f927 	bl	800a7c6 <USBD_CtlSendData>
        break;
 800a578:	e00c      	b.n	800a594 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	3304      	adds	r3, #4
 800a57e:	2201      	movs	r2, #1
 800a580:	4619      	mov	r1, r3
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f000 f91f 	bl	800a7c6 <USBD_CtlSendData>
        break;
 800a588:	e004      	b.n	800a594 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a58a:	6839      	ldr	r1, [r7, #0]
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f000 f8a9 	bl	800a6e4 <USBD_CtlError>
        break;
 800a592:	bf00      	nop
}
 800a594:	bf00      	nop
 800a596:	3708      	adds	r7, #8
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	2b02      	cmp	r3, #2
 800a5b2:	d81e      	bhi.n	800a5f2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	88db      	ldrh	r3, [r3, #6]
 800a5b8:	2b02      	cmp	r3, #2
 800a5ba:	d004      	beq.n	800a5c6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a5bc:	6839      	ldr	r1, [r7, #0]
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 f890 	bl	800a6e4 <USBD_CtlError>
        break;
 800a5c4:	e01a      	b.n	800a5fc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d005      	beq.n	800a5e2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	f043 0202 	orr.w	r2, r3, #2
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	330c      	adds	r3, #12
 800a5e6:	2202      	movs	r2, #2
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 f8eb 	bl	800a7c6 <USBD_CtlSendData>
      break;
 800a5f0:	e004      	b.n	800a5fc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a5f2:	6839      	ldr	r1, [r7, #0]
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 f875 	bl	800a6e4 <USBD_CtlError>
      break;
 800a5fa:	bf00      	nop
  }
}
 800a5fc:	bf00      	nop
 800a5fe:	3708      	adds	r7, #8
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}

0800a604 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b082      	sub	sp, #8
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
 800a60c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	885b      	ldrh	r3, [r3, #2]
 800a612:	2b01      	cmp	r3, #1
 800a614:	d106      	bne.n	800a624 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2201      	movs	r2, #1
 800a61a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f000 f92b 	bl	800a87a <USBD_CtlSendStatus>
  }
}
 800a624:	bf00      	nop
 800a626:	3708      	adds	r7, #8
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b082      	sub	sp, #8
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a63c:	b2db      	uxtb	r3, r3
 800a63e:	3b01      	subs	r3, #1
 800a640:	2b02      	cmp	r3, #2
 800a642:	d80b      	bhi.n	800a65c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	885b      	ldrh	r3, [r3, #2]
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d10c      	bne.n	800a666 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2200      	movs	r2, #0
 800a650:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f000 f910 	bl	800a87a <USBD_CtlSendStatus>
      }
      break;
 800a65a:	e004      	b.n	800a666 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a65c:	6839      	ldr	r1, [r7, #0]
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 f840 	bl	800a6e4 <USBD_CtlError>
      break;
 800a664:	e000      	b.n	800a668 <USBD_ClrFeature+0x3c>
      break;
 800a666:	bf00      	nop
  }
}
 800a668:	bf00      	nop
 800a66a:	3708      	adds	r7, #8
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
 800a678:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	781a      	ldrb	r2, [r3, #0]
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	3301      	adds	r3, #1
 800a68a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	781a      	ldrb	r2, [r3, #0]
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	3301      	adds	r3, #1
 800a698:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a69a:	68f8      	ldr	r0, [r7, #12]
 800a69c:	f7ff fa92 	bl	8009bc4 <SWAPBYTE>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a6b4:	68f8      	ldr	r0, [r7, #12]
 800a6b6:	f7ff fa85 	bl	8009bc4 <SWAPBYTE>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	461a      	mov	r2, r3
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a6ce:	68f8      	ldr	r0, [r7, #12]
 800a6d0:	f7ff fa78 	bl	8009bc4 <SWAPBYTE>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	80da      	strh	r2, [r3, #6]
}
 800a6dc:	bf00      	nop
 800a6de:	3710      	adds	r7, #16
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b082      	sub	sp, #8
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a6ee:	2180      	movs	r1, #128	@ 0x80
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 fc95 	bl	800b020 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a6f6:	2100      	movs	r1, #0
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f000 fc91 	bl	800b020 <USBD_LL_StallEP>
}
 800a6fe:	bf00      	nop
 800a700:	3708      	adds	r7, #8
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}

0800a706 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a706:	b580      	push	{r7, lr}
 800a708:	b086      	sub	sp, #24
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	60f8      	str	r0, [r7, #12]
 800a70e:	60b9      	str	r1, [r7, #8]
 800a710:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a712:	2300      	movs	r3, #0
 800a714:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d036      	beq.n	800a78a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a720:	6938      	ldr	r0, [r7, #16]
 800a722:	f000 f836 	bl	800a792 <USBD_GetLen>
 800a726:	4603      	mov	r3, r0
 800a728:	3301      	adds	r3, #1
 800a72a:	b29b      	uxth	r3, r3
 800a72c:	005b      	lsls	r3, r3, #1
 800a72e:	b29a      	uxth	r2, r3
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a734:	7dfb      	ldrb	r3, [r7, #23]
 800a736:	68ba      	ldr	r2, [r7, #8]
 800a738:	4413      	add	r3, r2
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	7812      	ldrb	r2, [r2, #0]
 800a73e:	701a      	strb	r2, [r3, #0]
  idx++;
 800a740:	7dfb      	ldrb	r3, [r7, #23]
 800a742:	3301      	adds	r3, #1
 800a744:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a746:	7dfb      	ldrb	r3, [r7, #23]
 800a748:	68ba      	ldr	r2, [r7, #8]
 800a74a:	4413      	add	r3, r2
 800a74c:	2203      	movs	r2, #3
 800a74e:	701a      	strb	r2, [r3, #0]
  idx++;
 800a750:	7dfb      	ldrb	r3, [r7, #23]
 800a752:	3301      	adds	r3, #1
 800a754:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a756:	e013      	b.n	800a780 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a758:	7dfb      	ldrb	r3, [r7, #23]
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	4413      	add	r3, r2
 800a75e:	693a      	ldr	r2, [r7, #16]
 800a760:	7812      	ldrb	r2, [r2, #0]
 800a762:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	3301      	adds	r3, #1
 800a768:	613b      	str	r3, [r7, #16]
    idx++;
 800a76a:	7dfb      	ldrb	r3, [r7, #23]
 800a76c:	3301      	adds	r3, #1
 800a76e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a770:	7dfb      	ldrb	r3, [r7, #23]
 800a772:	68ba      	ldr	r2, [r7, #8]
 800a774:	4413      	add	r3, r2
 800a776:	2200      	movs	r2, #0
 800a778:	701a      	strb	r2, [r3, #0]
    idx++;
 800a77a:	7dfb      	ldrb	r3, [r7, #23]
 800a77c:	3301      	adds	r3, #1
 800a77e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d1e7      	bne.n	800a758 <USBD_GetString+0x52>
 800a788:	e000      	b.n	800a78c <USBD_GetString+0x86>
    return;
 800a78a:	bf00      	nop
  }
}
 800a78c:	3718      	adds	r7, #24
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}

0800a792 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a792:	b480      	push	{r7}
 800a794:	b085      	sub	sp, #20
 800a796:	af00      	add	r7, sp, #0
 800a798:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a79a:	2300      	movs	r3, #0
 800a79c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a7a2:	e005      	b.n	800a7b0 <USBD_GetLen+0x1e>
  {
    len++;
 800a7a4:	7bfb      	ldrb	r3, [r7, #15]
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	3301      	adds	r3, #1
 800a7ae:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d1f5      	bne.n	800a7a4 <USBD_GetLen+0x12>
  }

  return len;
 800a7b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3714      	adds	r7, #20
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr

0800a7c6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b084      	sub	sp, #16
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	60f8      	str	r0, [r7, #12]
 800a7ce:	60b9      	str	r1, [r7, #8]
 800a7d0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2202      	movs	r2, #2
 800a7d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	68ba      	ldr	r2, [r7, #8]
 800a7ea:	2100      	movs	r1, #0
 800a7ec:	68f8      	ldr	r0, [r7, #12]
 800a7ee:	f000 fca0 	bl	800b132 <USBD_LL_Transmit>

  return USBD_OK;
 800a7f2:	2300      	movs	r3, #0
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3710      	adds	r7, #16
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	60f8      	str	r0, [r7, #12]
 800a804:	60b9      	str	r1, [r7, #8]
 800a806:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	68ba      	ldr	r2, [r7, #8]
 800a80c:	2100      	movs	r1, #0
 800a80e:	68f8      	ldr	r0, [r7, #12]
 800a810:	f000 fc8f 	bl	800b132 <USBD_LL_Transmit>

  return USBD_OK;
 800a814:	2300      	movs	r3, #0
}
 800a816:	4618      	mov	r0, r3
 800a818:	3710      	adds	r7, #16
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}

0800a81e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a81e:	b580      	push	{r7, lr}
 800a820:	b084      	sub	sp, #16
 800a822:	af00      	add	r7, sp, #0
 800a824:	60f8      	str	r0, [r7, #12]
 800a826:	60b9      	str	r1, [r7, #8]
 800a828:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	2203      	movs	r2, #3
 800a82e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	687a      	ldr	r2, [r7, #4]
 800a836:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	68ba      	ldr	r2, [r7, #8]
 800a846:	2100      	movs	r1, #0
 800a848:	68f8      	ldr	r0, [r7, #12]
 800a84a:	f000 fc93 	bl	800b174 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a84e:	2300      	movs	r3, #0
}
 800a850:	4618      	mov	r0, r3
 800a852:	3710      	adds	r7, #16
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	68ba      	ldr	r2, [r7, #8]
 800a868:	2100      	movs	r1, #0
 800a86a:	68f8      	ldr	r0, [r7, #12]
 800a86c:	f000 fc82 	bl	800b174 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a870:	2300      	movs	r3, #0
}
 800a872:	4618      	mov	r0, r3
 800a874:	3710      	adds	r7, #16
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b082      	sub	sp, #8
 800a87e:	af00      	add	r7, sp, #0
 800a880:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2204      	movs	r2, #4
 800a886:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a88a:	2300      	movs	r3, #0
 800a88c:	2200      	movs	r2, #0
 800a88e:	2100      	movs	r1, #0
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 fc4e 	bl	800b132 <USBD_LL_Transmit>

  return USBD_OK;
 800a896:	2300      	movs	r3, #0
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3708      	adds	r7, #8
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2205      	movs	r2, #5
 800a8ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	2100      	movs	r1, #0
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 fc5c 	bl	800b174 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
	...

0800a8c8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	4912      	ldr	r1, [pc, #72]	@ (800a918 <MX_USB_Device_Init+0x50>)
 800a8d0:	4812      	ldr	r0, [pc, #72]	@ (800a91c <MX_USB_Device_Init+0x54>)
 800a8d2:	f7fe fed9 	bl	8009688 <USBD_Init>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d001      	beq.n	800a8e0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800a8dc:	f7f6 f80a 	bl	80008f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800a8e0:	490f      	ldr	r1, [pc, #60]	@ (800a920 <MX_USB_Device_Init+0x58>)
 800a8e2:	480e      	ldr	r0, [pc, #56]	@ (800a91c <MX_USB_Device_Init+0x54>)
 800a8e4:	f7fe ff00 	bl	80096e8 <USBD_RegisterClass>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d001      	beq.n	800a8f2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800a8ee:	f7f6 f801 	bl	80008f4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800a8f2:	490c      	ldr	r1, [pc, #48]	@ (800a924 <MX_USB_Device_Init+0x5c>)
 800a8f4:	4809      	ldr	r0, [pc, #36]	@ (800a91c <MX_USB_Device_Init+0x54>)
 800a8f6:	f7fe fe21 	bl	800953c <USBD_CDC_RegisterInterface>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d001      	beq.n	800a904 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800a900:	f7f5 fff8 	bl	80008f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800a904:	4805      	ldr	r0, [pc, #20]	@ (800a91c <MX_USB_Device_Init+0x54>)
 800a906:	f7fe ff16 	bl	8009736 <USBD_Start>
 800a90a:	4603      	mov	r3, r0
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d001      	beq.n	800a914 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800a910:	f7f5 fff0 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800a914:	bf00      	nop
 800a916:	bd80      	pop	{r7, pc}
 800a918:	20000130 	.word	0x20000130
 800a91c:	20006484 	.word	0x20006484
 800a920:	20000018 	.word	0x20000018
 800a924:	2000011c 	.word	0x2000011c

0800a928 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a92c:	2200      	movs	r2, #0
 800a92e:	4905      	ldr	r1, [pc, #20]	@ (800a944 <CDC_Init_FS+0x1c>)
 800a930:	4805      	ldr	r0, [pc, #20]	@ (800a948 <CDC_Init_FS+0x20>)
 800a932:	f7fe fe18 	bl	8009566 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a936:	4905      	ldr	r1, [pc, #20]	@ (800a94c <CDC_Init_FS+0x24>)
 800a938:	4803      	ldr	r0, [pc, #12]	@ (800a948 <CDC_Init_FS+0x20>)
 800a93a:	f7fe fe32 	bl	80095a2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a93e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a940:	4618      	mov	r0, r3
 800a942:	bd80      	pop	{r7, pc}
 800a944:	20006b54 	.word	0x20006b54
 800a948:	20006484 	.word	0x20006484
 800a94c:	20006754 	.word	0x20006754

0800a950 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a950:	b480      	push	{r7}
 800a952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a954:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a956:	4618      	mov	r0, r3
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a960:	b480      	push	{r7}
 800a962:	b083      	sub	sp, #12
 800a964:	af00      	add	r7, sp, #0
 800a966:	4603      	mov	r3, r0
 800a968:	6039      	str	r1, [r7, #0]
 800a96a:	71fb      	strb	r3, [r7, #7]
 800a96c:	4613      	mov	r3, r2
 800a96e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a970:	79fb      	ldrb	r3, [r7, #7]
 800a972:	2b23      	cmp	r3, #35	@ 0x23
 800a974:	d84a      	bhi.n	800aa0c <CDC_Control_FS+0xac>
 800a976:	a201      	add	r2, pc, #4	@ (adr r2, 800a97c <CDC_Control_FS+0x1c>)
 800a978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a97c:	0800aa0d 	.word	0x0800aa0d
 800a980:	0800aa0d 	.word	0x0800aa0d
 800a984:	0800aa0d 	.word	0x0800aa0d
 800a988:	0800aa0d 	.word	0x0800aa0d
 800a98c:	0800aa0d 	.word	0x0800aa0d
 800a990:	0800aa0d 	.word	0x0800aa0d
 800a994:	0800aa0d 	.word	0x0800aa0d
 800a998:	0800aa0d 	.word	0x0800aa0d
 800a99c:	0800aa0d 	.word	0x0800aa0d
 800a9a0:	0800aa0d 	.word	0x0800aa0d
 800a9a4:	0800aa0d 	.word	0x0800aa0d
 800a9a8:	0800aa0d 	.word	0x0800aa0d
 800a9ac:	0800aa0d 	.word	0x0800aa0d
 800a9b0:	0800aa0d 	.word	0x0800aa0d
 800a9b4:	0800aa0d 	.word	0x0800aa0d
 800a9b8:	0800aa0d 	.word	0x0800aa0d
 800a9bc:	0800aa0d 	.word	0x0800aa0d
 800a9c0:	0800aa0d 	.word	0x0800aa0d
 800a9c4:	0800aa0d 	.word	0x0800aa0d
 800a9c8:	0800aa0d 	.word	0x0800aa0d
 800a9cc:	0800aa0d 	.word	0x0800aa0d
 800a9d0:	0800aa0d 	.word	0x0800aa0d
 800a9d4:	0800aa0d 	.word	0x0800aa0d
 800a9d8:	0800aa0d 	.word	0x0800aa0d
 800a9dc:	0800aa0d 	.word	0x0800aa0d
 800a9e0:	0800aa0d 	.word	0x0800aa0d
 800a9e4:	0800aa0d 	.word	0x0800aa0d
 800a9e8:	0800aa0d 	.word	0x0800aa0d
 800a9ec:	0800aa0d 	.word	0x0800aa0d
 800a9f0:	0800aa0d 	.word	0x0800aa0d
 800a9f4:	0800aa0d 	.word	0x0800aa0d
 800a9f8:	0800aa0d 	.word	0x0800aa0d
 800a9fc:	0800aa0d 	.word	0x0800aa0d
 800aa00:	0800aa0d 	.word	0x0800aa0d
 800aa04:	0800aa0d 	.word	0x0800aa0d
 800aa08:	0800aa0d 	.word	0x0800aa0d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aa0c:	bf00      	nop
  }

  return (USBD_OK);
 800aa0e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800aa26:	6879      	ldr	r1, [r7, #4]
 800aa28:	4805      	ldr	r0, [pc, #20]	@ (800aa40 <CDC_Receive_FS+0x24>)
 800aa2a:	f7fe fdba 	bl	80095a2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aa2e:	4804      	ldr	r0, [pc, #16]	@ (800aa40 <CDC_Receive_FS+0x24>)
 800aa30:	f7fe fe00 	bl	8009634 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800aa34:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3708      	adds	r7, #8
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
 800aa3e:	bf00      	nop
 800aa40:	20006484 	.word	0x20006484

0800aa44 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800aa54:	4b0d      	ldr	r3, [pc, #52]	@ (800aa8c <CDC_Transmit_FS+0x48>)
 800aa56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800aa5a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d001      	beq.n	800aa6a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800aa66:	2301      	movs	r3, #1
 800aa68:	e00b      	b.n	800aa82 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aa6a:	887b      	ldrh	r3, [r7, #2]
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	6879      	ldr	r1, [r7, #4]
 800aa70:	4806      	ldr	r0, [pc, #24]	@ (800aa8c <CDC_Transmit_FS+0x48>)
 800aa72:	f7fe fd78 	bl	8009566 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aa76:	4805      	ldr	r0, [pc, #20]	@ (800aa8c <CDC_Transmit_FS+0x48>)
 800aa78:	f7fe fdac 	bl	80095d4 <USBD_CDC_TransmitPacket>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aa80:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3710      	adds	r7, #16
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	20006484 	.word	0x20006484

0800aa90 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800aa90:	b480      	push	{r7}
 800aa92:	b087      	sub	sp, #28
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	4613      	mov	r3, r2
 800aa9c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800aaa2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	371c      	adds	r7, #28
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr
	...

0800aab4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	4603      	mov	r3, r0
 800aabc:	6039      	str	r1, [r7, #0]
 800aabe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	2212      	movs	r2, #18
 800aac4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800aac6:	4b03      	ldr	r3, [pc, #12]	@ (800aad4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	370c      	adds	r7, #12
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr
 800aad4:	20000150 	.word	0x20000150

0800aad8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	4603      	mov	r3, r0
 800aae0:	6039      	str	r1, [r7, #0]
 800aae2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	2204      	movs	r2, #4
 800aae8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aaea:	4b03      	ldr	r3, [pc, #12]	@ (800aaf8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	370c      	adds	r7, #12
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr
 800aaf8:	20000164 	.word	0x20000164

0800aafc <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b082      	sub	sp, #8
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	4603      	mov	r3, r0
 800ab04:	6039      	str	r1, [r7, #0]
 800ab06:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab08:	79fb      	ldrb	r3, [r7, #7]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d105      	bne.n	800ab1a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ab0e:	683a      	ldr	r2, [r7, #0]
 800ab10:	4907      	ldr	r1, [pc, #28]	@ (800ab30 <USBD_CDC_ProductStrDescriptor+0x34>)
 800ab12:	4808      	ldr	r0, [pc, #32]	@ (800ab34 <USBD_CDC_ProductStrDescriptor+0x38>)
 800ab14:	f7ff fdf7 	bl	800a706 <USBD_GetString>
 800ab18:	e004      	b.n	800ab24 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ab1a:	683a      	ldr	r2, [r7, #0]
 800ab1c:	4904      	ldr	r1, [pc, #16]	@ (800ab30 <USBD_CDC_ProductStrDescriptor+0x34>)
 800ab1e:	4805      	ldr	r0, [pc, #20]	@ (800ab34 <USBD_CDC_ProductStrDescriptor+0x38>)
 800ab20:	f7ff fdf1 	bl	800a706 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab24:	4b02      	ldr	r3, [pc, #8]	@ (800ab30 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3708      	adds	r7, #8
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	20006f54 	.word	0x20006f54
 800ab34:	0800bc40 	.word	0x0800bc40

0800ab38 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b082      	sub	sp, #8
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	4603      	mov	r3, r0
 800ab40:	6039      	str	r1, [r7, #0]
 800ab42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ab44:	683a      	ldr	r2, [r7, #0]
 800ab46:	4904      	ldr	r1, [pc, #16]	@ (800ab58 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800ab48:	4804      	ldr	r0, [pc, #16]	@ (800ab5c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800ab4a:	f7ff fddc 	bl	800a706 <USBD_GetString>
  return USBD_StrDesc;
 800ab4e:	4b02      	ldr	r3, [pc, #8]	@ (800ab58 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3708      	adds	r7, #8
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bd80      	pop	{r7, pc}
 800ab58:	20006f54 	.word	0x20006f54
 800ab5c:	0800bc58 	.word	0x0800bc58

0800ab60 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	4603      	mov	r3, r0
 800ab68:	6039      	str	r1, [r7, #0]
 800ab6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	221a      	movs	r2, #26
 800ab70:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ab72:	f000 f843 	bl	800abfc <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800ab76:	4b02      	ldr	r3, [pc, #8]	@ (800ab80 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3708      	adds	r7, #8
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	20000168 	.word	0x20000168

0800ab84 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	6039      	str	r1, [r7, #0]
 800ab8e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ab90:	79fb      	ldrb	r3, [r7, #7]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d105      	bne.n	800aba2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ab96:	683a      	ldr	r2, [r7, #0]
 800ab98:	4907      	ldr	r1, [pc, #28]	@ (800abb8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800ab9a:	4808      	ldr	r0, [pc, #32]	@ (800abbc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800ab9c:	f7ff fdb3 	bl	800a706 <USBD_GetString>
 800aba0:	e004      	b.n	800abac <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800aba2:	683a      	ldr	r2, [r7, #0]
 800aba4:	4904      	ldr	r1, [pc, #16]	@ (800abb8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800aba6:	4805      	ldr	r0, [pc, #20]	@ (800abbc <USBD_CDC_ConfigStrDescriptor+0x38>)
 800aba8:	f7ff fdad 	bl	800a706 <USBD_GetString>
  }
  return USBD_StrDesc;
 800abac:	4b02      	ldr	r3, [pc, #8]	@ (800abb8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3708      	adds	r7, #8
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	20006f54 	.word	0x20006f54
 800abbc:	0800bc6c 	.word	0x0800bc6c

0800abc0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	4603      	mov	r3, r0
 800abc8:	6039      	str	r1, [r7, #0]
 800abca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800abcc:	79fb      	ldrb	r3, [r7, #7]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d105      	bne.n	800abde <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800abd2:	683a      	ldr	r2, [r7, #0]
 800abd4:	4907      	ldr	r1, [pc, #28]	@ (800abf4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800abd6:	4808      	ldr	r0, [pc, #32]	@ (800abf8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800abd8:	f7ff fd95 	bl	800a706 <USBD_GetString>
 800abdc:	e004      	b.n	800abe8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800abde:	683a      	ldr	r2, [r7, #0]
 800abe0:	4904      	ldr	r1, [pc, #16]	@ (800abf4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800abe2:	4805      	ldr	r0, [pc, #20]	@ (800abf8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800abe4:	f7ff fd8f 	bl	800a706 <USBD_GetString>
  }
  return USBD_StrDesc;
 800abe8:	4b02      	ldr	r3, [pc, #8]	@ (800abf4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800abea:	4618      	mov	r0, r3
 800abec:	3708      	adds	r7, #8
 800abee:	46bd      	mov	sp, r7
 800abf0:	bd80      	pop	{r7, pc}
 800abf2:	bf00      	nop
 800abf4:	20006f54 	.word	0x20006f54
 800abf8:	0800bc78 	.word	0x0800bc78

0800abfc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ac02:	4b0f      	ldr	r3, [pc, #60]	@ (800ac40 <Get_SerialNum+0x44>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ac08:	4b0e      	ldr	r3, [pc, #56]	@ (800ac44 <Get_SerialNum+0x48>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ac0e:	4b0e      	ldr	r3, [pc, #56]	@ (800ac48 <Get_SerialNum+0x4c>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ac14:	68fa      	ldr	r2, [r7, #12]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	4413      	add	r3, r2
 800ac1a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d009      	beq.n	800ac36 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ac22:	2208      	movs	r2, #8
 800ac24:	4909      	ldr	r1, [pc, #36]	@ (800ac4c <Get_SerialNum+0x50>)
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f000 f814 	bl	800ac54 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ac2c:	2204      	movs	r2, #4
 800ac2e:	4908      	ldr	r1, [pc, #32]	@ (800ac50 <Get_SerialNum+0x54>)
 800ac30:	68b8      	ldr	r0, [r7, #8]
 800ac32:	f000 f80f 	bl	800ac54 <IntToUnicode>
  }
}
 800ac36:	bf00      	nop
 800ac38:	3710      	adds	r7, #16
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	1fff7590 	.word	0x1fff7590
 800ac44:	1fff7594 	.word	0x1fff7594
 800ac48:	1fff7598 	.word	0x1fff7598
 800ac4c:	2000016a 	.word	0x2000016a
 800ac50:	2000017a 	.word	0x2000017a

0800ac54 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b087      	sub	sp, #28
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	60b9      	str	r1, [r7, #8]
 800ac5e:	4613      	mov	r3, r2
 800ac60:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ac62:	2300      	movs	r3, #0
 800ac64:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ac66:	2300      	movs	r3, #0
 800ac68:	75fb      	strb	r3, [r7, #23]
 800ac6a:	e027      	b.n	800acbc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	0f1b      	lsrs	r3, r3, #28
 800ac70:	2b09      	cmp	r3, #9
 800ac72:	d80b      	bhi.n	800ac8c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	0f1b      	lsrs	r3, r3, #28
 800ac78:	b2da      	uxtb	r2, r3
 800ac7a:	7dfb      	ldrb	r3, [r7, #23]
 800ac7c:	005b      	lsls	r3, r3, #1
 800ac7e:	4619      	mov	r1, r3
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	440b      	add	r3, r1
 800ac84:	3230      	adds	r2, #48	@ 0x30
 800ac86:	b2d2      	uxtb	r2, r2
 800ac88:	701a      	strb	r2, [r3, #0]
 800ac8a:	e00a      	b.n	800aca2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	0f1b      	lsrs	r3, r3, #28
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	7dfb      	ldrb	r3, [r7, #23]
 800ac94:	005b      	lsls	r3, r3, #1
 800ac96:	4619      	mov	r1, r3
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	440b      	add	r3, r1
 800ac9c:	3237      	adds	r2, #55	@ 0x37
 800ac9e:	b2d2      	uxtb	r2, r2
 800aca0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	011b      	lsls	r3, r3, #4
 800aca6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800aca8:	7dfb      	ldrb	r3, [r7, #23]
 800acaa:	005b      	lsls	r3, r3, #1
 800acac:	3301      	adds	r3, #1
 800acae:	68ba      	ldr	r2, [r7, #8]
 800acb0:	4413      	add	r3, r2
 800acb2:	2200      	movs	r2, #0
 800acb4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800acb6:	7dfb      	ldrb	r3, [r7, #23]
 800acb8:	3301      	adds	r3, #1
 800acba:	75fb      	strb	r3, [r7, #23]
 800acbc:	7dfa      	ldrb	r2, [r7, #23]
 800acbe:	79fb      	ldrb	r3, [r7, #7]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	d3d3      	bcc.n	800ac6c <IntToUnicode+0x18>
  }
}
 800acc4:	bf00      	nop
 800acc6:	bf00      	nop
 800acc8:	371c      	adds	r7, #28
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr
	...

0800acd4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b094      	sub	sp, #80	@ 0x50
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800acdc:	f107 030c 	add.w	r3, r7, #12
 800ace0:	2244      	movs	r2, #68	@ 0x44
 800ace2:	2100      	movs	r1, #0
 800ace4:	4618      	mov	r0, r3
 800ace6:	f000 fb19 	bl	800b31c <memset>
  if(pcdHandle->Instance==USB)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a15      	ldr	r2, [pc, #84]	@ (800ad44 <HAL_PCD_MspInit+0x70>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d122      	bne.n	800ad3a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800acf4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800acf8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800acfa:	2300      	movs	r3, #0
 800acfc:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800acfe:	f107 030c 	add.w	r3, r7, #12
 800ad02:	4618      	mov	r0, r3
 800ad04:	f7fb fa5a 	bl	80061bc <HAL_RCCEx_PeriphCLKConfig>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d001      	beq.n	800ad12 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800ad0e:	f7f5 fdf1 	bl	80008f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ad12:	4b0d      	ldr	r3, [pc, #52]	@ (800ad48 <HAL_PCD_MspInit+0x74>)
 800ad14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad16:	4a0c      	ldr	r2, [pc, #48]	@ (800ad48 <HAL_PCD_MspInit+0x74>)
 800ad18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ad1c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ad1e:	4b0a      	ldr	r3, [pc, #40]	@ (800ad48 <HAL_PCD_MspInit+0x74>)
 800ad20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad26:	60bb      	str	r3, [r7, #8]
 800ad28:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	2014      	movs	r0, #20
 800ad30:	f7f7 fe17 	bl	8002962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800ad34:	2014      	movs	r0, #20
 800ad36:	f7f7 fe2e 	bl	8002996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ad3a:	bf00      	nop
 800ad3c:	3750      	adds	r7, #80	@ 0x50
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}
 800ad42:	bf00      	nop
 800ad44:	40005c00 	.word	0x40005c00
 800ad48:	40021000 	.word	0x40021000

0800ad4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800ad60:	4619      	mov	r1, r3
 800ad62:	4610      	mov	r0, r2
 800ad64:	f7fe fd32 	bl	80097cc <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800ad68:	bf00      	nop
 800ad6a:	3708      	adds	r7, #8
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	460b      	mov	r3, r1
 800ad7a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ad82:	78fa      	ldrb	r2, [r7, #3]
 800ad84:	6879      	ldr	r1, [r7, #4]
 800ad86:	4613      	mov	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	4413      	add	r3, r2
 800ad8c:	00db      	lsls	r3, r3, #3
 800ad8e:	440b      	add	r3, r1
 800ad90:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ad94:	681a      	ldr	r2, [r3, #0]
 800ad96:	78fb      	ldrb	r3, [r7, #3]
 800ad98:	4619      	mov	r1, r3
 800ad9a:	f7fe fd6c 	bl	8009876 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800ad9e:	bf00      	nop
 800ada0:	3708      	adds	r7, #8
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}

0800ada6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ada6:	b580      	push	{r7, lr}
 800ada8:	b082      	sub	sp, #8
 800adaa:	af00      	add	r7, sp, #0
 800adac:	6078      	str	r0, [r7, #4]
 800adae:	460b      	mov	r3, r1
 800adb0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800adb8:	78fa      	ldrb	r2, [r7, #3]
 800adba:	6879      	ldr	r1, [r7, #4]
 800adbc:	4613      	mov	r3, r2
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	4413      	add	r3, r2
 800adc2:	00db      	lsls	r3, r3, #3
 800adc4:	440b      	add	r3, r1
 800adc6:	3324      	adds	r3, #36	@ 0x24
 800adc8:	681a      	ldr	r2, [r3, #0]
 800adca:	78fb      	ldrb	r3, [r7, #3]
 800adcc:	4619      	mov	r1, r3
 800adce:	f7fe fdb5 	bl	800993c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800add2:	bf00      	nop
 800add4:	3708      	adds	r7, #8
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}

0800adda <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b082      	sub	sp, #8
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ade8:	4618      	mov	r0, r3
 800adea:	f7fe fec9 	bl	8009b80 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800adee:	bf00      	nop
 800adf0:	3708      	adds	r7, #8
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}

0800adf6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adf6:	b580      	push	{r7, lr}
 800adf8:	b084      	sub	sp, #16
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800adfe:	2301      	movs	r3, #1
 800ae00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	795b      	ldrb	r3, [r3, #5]
 800ae06:	2b02      	cmp	r3, #2
 800ae08:	d001      	beq.n	800ae0e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ae0a:	f7f5 fd73 	bl	80008f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ae14:	7bfa      	ldrb	r2, [r7, #15]
 800ae16:	4611      	mov	r1, r2
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7fe fe73 	bl	8009b04 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7fe fe1f 	bl	8009a68 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800ae2a:	bf00      	nop
 800ae2c:	3710      	adds	r7, #16
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
	...

0800ae34 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b082      	sub	sp, #8
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7fe fe6e 	bl	8009b24 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	7a5b      	ldrb	r3, [r3, #9]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d005      	beq.n	800ae5c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ae50:	4b04      	ldr	r3, [pc, #16]	@ (800ae64 <HAL_PCD_SuspendCallback+0x30>)
 800ae52:	691b      	ldr	r3, [r3, #16]
 800ae54:	4a03      	ldr	r2, [pc, #12]	@ (800ae64 <HAL_PCD_SuspendCallback+0x30>)
 800ae56:	f043 0306 	orr.w	r3, r3, #6
 800ae5a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800ae5c:	bf00      	nop
 800ae5e:	3708      	adds	r7, #8
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}
 800ae64:	e000ed00 	.word	0xe000ed00

0800ae68 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	7a5b      	ldrb	r3, [r3, #9]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d007      	beq.n	800ae88 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ae78:	4b08      	ldr	r3, [pc, #32]	@ (800ae9c <HAL_PCD_ResumeCallback+0x34>)
 800ae7a:	691b      	ldr	r3, [r3, #16]
 800ae7c:	4a07      	ldr	r2, [pc, #28]	@ (800ae9c <HAL_PCD_ResumeCallback+0x34>)
 800ae7e:	f023 0306 	bic.w	r3, r3, #6
 800ae82:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ae84:	f000 f9f8 	bl	800b278 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fe fe5e 	bl	8009b50 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800ae94:	bf00      	nop
 800ae96:	3708      	adds	r7, #8
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	e000ed00 	.word	0xe000ed00

0800aea0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b082      	sub	sp, #8
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800aea8:	4a2b      	ldr	r2, [pc, #172]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	4a29      	ldr	r2, [pc, #164]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aeb4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800aeb8:	4b27      	ldr	r3, [pc, #156]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aeba:	4a28      	ldr	r2, [pc, #160]	@ (800af5c <USBD_LL_Init+0xbc>)
 800aebc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800aebe:	4b26      	ldr	r3, [pc, #152]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aec0:	2208      	movs	r2, #8
 800aec2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800aec4:	4b24      	ldr	r3, [pc, #144]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aec6:	2202      	movs	r2, #2
 800aec8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aeca:	4b23      	ldr	r3, [pc, #140]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aecc:	2202      	movs	r2, #2
 800aece:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800aed0:	4b21      	ldr	r3, [pc, #132]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aed2:	2200      	movs	r2, #0
 800aed4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800aed6:	4b20      	ldr	r3, [pc, #128]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aed8:	2200      	movs	r2, #0
 800aeda:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800aedc:	4b1e      	ldr	r3, [pc, #120]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aede:	2200      	movs	r2, #0
 800aee0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800aee2:	4b1d      	ldr	r3, [pc, #116]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aee4:	2200      	movs	r2, #0
 800aee6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800aee8:	481b      	ldr	r0, [pc, #108]	@ (800af58 <USBD_LL_Init+0xb8>)
 800aeea:	f7f8 fe7e 	bl	8003bea <HAL_PCD_Init>
 800aeee:	4603      	mov	r3, r0
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d001      	beq.n	800aef8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800aef4:	f7f5 fcfe 	bl	80008f4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800aefe:	2318      	movs	r3, #24
 800af00:	2200      	movs	r2, #0
 800af02:	2100      	movs	r1, #0
 800af04:	f7fa fb37 	bl	8005576 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800af0e:	2358      	movs	r3, #88	@ 0x58
 800af10:	2200      	movs	r2, #0
 800af12:	2180      	movs	r1, #128	@ 0x80
 800af14:	f7fa fb2f 	bl	8005576 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800af1e:	23c0      	movs	r3, #192	@ 0xc0
 800af20:	2200      	movs	r2, #0
 800af22:	2181      	movs	r1, #129	@ 0x81
 800af24:	f7fa fb27 	bl	8005576 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800af2e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800af32:	2200      	movs	r2, #0
 800af34:	2101      	movs	r1, #1
 800af36:	f7fa fb1e 	bl	8005576 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800af40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800af44:	2200      	movs	r2, #0
 800af46:	2182      	movs	r1, #130	@ 0x82
 800af48:	f7fa fb15 	bl	8005576 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800af4c:	2300      	movs	r3, #0
}
 800af4e:	4618      	mov	r0, r3
 800af50:	3708      	adds	r7, #8
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	20007154 	.word	0x20007154
 800af5c:	40005c00 	.word	0x40005c00

0800af60 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af68:	2300      	movs	r3, #0
 800af6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af6c:	2300      	movs	r3, #0
 800af6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800af76:	4618      	mov	r0, r3
 800af78:	f7f8 ff05 	bl	8003d86 <HAL_PCD_Start>
 800af7c:	4603      	mov	r3, r0
 800af7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af80:	7bfb      	ldrb	r3, [r7, #15]
 800af82:	4618      	mov	r0, r3
 800af84:	f000 f97e 	bl	800b284 <USBD_Get_USB_Status>
 800af88:	4603      	mov	r3, r0
 800af8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3710      	adds	r7, #16
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b084      	sub	sp, #16
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
 800af9e:	4608      	mov	r0, r1
 800afa0:	4611      	mov	r1, r2
 800afa2:	461a      	mov	r2, r3
 800afa4:	4603      	mov	r3, r0
 800afa6:	70fb      	strb	r3, [r7, #3]
 800afa8:	460b      	mov	r3, r1
 800afaa:	70bb      	strb	r3, [r7, #2]
 800afac:	4613      	mov	r3, r2
 800afae:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afb0:	2300      	movs	r3, #0
 800afb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afb4:	2300      	movs	r3, #0
 800afb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800afbe:	78bb      	ldrb	r3, [r7, #2]
 800afc0:	883a      	ldrh	r2, [r7, #0]
 800afc2:	78f9      	ldrb	r1, [r7, #3]
 800afc4:	f7f9 f84c 	bl	8004060 <HAL_PCD_EP_Open>
 800afc8:	4603      	mov	r3, r0
 800afca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afcc:	7bfb      	ldrb	r3, [r7, #15]
 800afce:	4618      	mov	r0, r3
 800afd0:	f000 f958 	bl	800b284 <USBD_Get_USB_Status>
 800afd4:	4603      	mov	r3, r0
 800afd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afd8:	7bbb      	ldrb	r3, [r7, #14]
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b084      	sub	sp, #16
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
 800afea:	460b      	mov	r3, r1
 800afec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afee:	2300      	movs	r3, #0
 800aff0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aff2:	2300      	movs	r3, #0
 800aff4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800affc:	78fa      	ldrb	r2, [r7, #3]
 800affe:	4611      	mov	r1, r2
 800b000:	4618      	mov	r0, r3
 800b002:	f7f9 f88a 	bl	800411a <HAL_PCD_EP_Close>
 800b006:	4603      	mov	r3, r0
 800b008:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b00a:	7bfb      	ldrb	r3, [r7, #15]
 800b00c:	4618      	mov	r0, r3
 800b00e:	f000 f939 	bl	800b284 <USBD_Get_USB_Status>
 800b012:	4603      	mov	r3, r0
 800b014:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b016:	7bbb      	ldrb	r3, [r7, #14]
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3710      	adds	r7, #16
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
 800b028:	460b      	mov	r3, r1
 800b02a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b02c:	2300      	movs	r3, #0
 800b02e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b030:	2300      	movs	r3, #0
 800b032:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b03a:	78fa      	ldrb	r2, [r7, #3]
 800b03c:	4611      	mov	r1, r2
 800b03e:	4618      	mov	r0, r3
 800b040:	f7f9 f933 	bl	80042aa <HAL_PCD_EP_SetStall>
 800b044:	4603      	mov	r3, r0
 800b046:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b048:	7bfb      	ldrb	r3, [r7, #15]
 800b04a:	4618      	mov	r0, r3
 800b04c:	f000 f91a 	bl	800b284 <USBD_Get_USB_Status>
 800b050:	4603      	mov	r3, r0
 800b052:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b054:	7bbb      	ldrb	r3, [r7, #14]
}
 800b056:	4618      	mov	r0, r3
 800b058:	3710      	adds	r7, #16
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b084      	sub	sp, #16
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	460b      	mov	r3, r1
 800b068:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b06a:	2300      	movs	r3, #0
 800b06c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b06e:	2300      	movs	r3, #0
 800b070:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b078:	78fa      	ldrb	r2, [r7, #3]
 800b07a:	4611      	mov	r1, r2
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7f9 f966 	bl	800434e <HAL_PCD_EP_ClrStall>
 800b082:	4603      	mov	r3, r0
 800b084:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b086:	7bfb      	ldrb	r3, [r7, #15]
 800b088:	4618      	mov	r0, r3
 800b08a:	f000 f8fb 	bl	800b284 <USBD_Get_USB_Status>
 800b08e:	4603      	mov	r3, r0
 800b090:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b092:	7bbb      	ldrb	r3, [r7, #14]
}
 800b094:	4618      	mov	r0, r3
 800b096:	3710      	adds	r7, #16
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}

0800b09c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b085      	sub	sp, #20
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b0ae:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b0b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	da0b      	bge.n	800b0d0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b0b8:	78fb      	ldrb	r3, [r7, #3]
 800b0ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0be:	68f9      	ldr	r1, [r7, #12]
 800b0c0:	4613      	mov	r3, r2
 800b0c2:	009b      	lsls	r3, r3, #2
 800b0c4:	4413      	add	r3, r2
 800b0c6:	00db      	lsls	r3, r3, #3
 800b0c8:	440b      	add	r3, r1
 800b0ca:	3312      	adds	r3, #18
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	e00b      	b.n	800b0e8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b0d0:	78fb      	ldrb	r3, [r7, #3]
 800b0d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0d6:	68f9      	ldr	r1, [r7, #12]
 800b0d8:	4613      	mov	r3, r2
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	4413      	add	r3, r2
 800b0de:	00db      	lsls	r3, r3, #3
 800b0e0:	440b      	add	r3, r1
 800b0e2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800b0e6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3714      	adds	r7, #20
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f2:	4770      	bx	lr

0800b0f4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	460b      	mov	r3, r1
 800b0fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b100:	2300      	movs	r3, #0
 800b102:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b104:	2300      	movs	r3, #0
 800b106:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b10e:	78fa      	ldrb	r2, [r7, #3]
 800b110:	4611      	mov	r1, r2
 800b112:	4618      	mov	r0, r3
 800b114:	f7f8 ff80 	bl	8004018 <HAL_PCD_SetAddress>
 800b118:	4603      	mov	r3, r0
 800b11a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b11c:	7bfb      	ldrb	r3, [r7, #15]
 800b11e:	4618      	mov	r0, r3
 800b120:	f000 f8b0 	bl	800b284 <USBD_Get_USB_Status>
 800b124:	4603      	mov	r3, r0
 800b126:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b128:	7bbb      	ldrb	r3, [r7, #14]
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3710      	adds	r7, #16
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b086      	sub	sp, #24
 800b136:	af00      	add	r7, sp, #0
 800b138:	60f8      	str	r0, [r7, #12]
 800b13a:	607a      	str	r2, [r7, #4]
 800b13c:	603b      	str	r3, [r7, #0]
 800b13e:	460b      	mov	r3, r1
 800b140:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b142:	2300      	movs	r3, #0
 800b144:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b146:	2300      	movs	r3, #0
 800b148:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b150:	7af9      	ldrb	r1, [r7, #11]
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	687a      	ldr	r2, [r7, #4]
 800b156:	f7f9 f871 	bl	800423c <HAL_PCD_EP_Transmit>
 800b15a:	4603      	mov	r3, r0
 800b15c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b15e:	7dfb      	ldrb	r3, [r7, #23]
 800b160:	4618      	mov	r0, r3
 800b162:	f000 f88f 	bl	800b284 <USBD_Get_USB_Status>
 800b166:	4603      	mov	r3, r0
 800b168:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b16a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3718      	adds	r7, #24
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}

0800b174 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b086      	sub	sp, #24
 800b178:	af00      	add	r7, sp, #0
 800b17a:	60f8      	str	r0, [r7, #12]
 800b17c:	607a      	str	r2, [r7, #4]
 800b17e:	603b      	str	r3, [r7, #0]
 800b180:	460b      	mov	r3, r1
 800b182:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b184:	2300      	movs	r3, #0
 800b186:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b188:	2300      	movs	r3, #0
 800b18a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b192:	7af9      	ldrb	r1, [r7, #11]
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	687a      	ldr	r2, [r7, #4]
 800b198:	f7f9 f807 	bl	80041aa <HAL_PCD_EP_Receive>
 800b19c:	4603      	mov	r3, r0
 800b19e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1a0:	7dfb      	ldrb	r3, [r7, #23]
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f000 f86e 	bl	800b284 <USBD_Get_USB_Status>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b1ac:	7dbb      	ldrb	r3, [r7, #22]
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3718      	adds	r7, #24
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}

0800b1b6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1b6:	b580      	push	{r7, lr}
 800b1b8:	b082      	sub	sp, #8
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	6078      	str	r0, [r7, #4]
 800b1be:	460b      	mov	r3, r1
 800b1c0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b1c8:	78fa      	ldrb	r2, [r7, #3]
 800b1ca:	4611      	mov	r1, r2
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f7f9 f81d 	bl	800420c <HAL_PCD_EP_GetRxCount>
 800b1d2:	4603      	mov	r3, r0
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3708      	adds	r7, #8
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b082      	sub	sp, #8
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	460b      	mov	r3, r1
 800b1e6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800b1e8:	78fb      	ldrb	r3, [r7, #3]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d002      	beq.n	800b1f4 <HAL_PCDEx_LPM_Callback+0x18>
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	d013      	beq.n	800b21a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800b1f2:	e023      	b.n	800b23c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	7a5b      	ldrb	r3, [r3, #9]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d007      	beq.n	800b20c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b1fc:	f000 f83c 	bl	800b278 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b200:	4b10      	ldr	r3, [pc, #64]	@ (800b244 <HAL_PCDEx_LPM_Callback+0x68>)
 800b202:	691b      	ldr	r3, [r3, #16]
 800b204:	4a0f      	ldr	r2, [pc, #60]	@ (800b244 <HAL_PCDEx_LPM_Callback+0x68>)
 800b206:	f023 0306 	bic.w	r3, r3, #6
 800b20a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b212:	4618      	mov	r0, r3
 800b214:	f7fe fc9c 	bl	8009b50 <USBD_LL_Resume>
    break;
 800b218:	e010      	b.n	800b23c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b220:	4618      	mov	r0, r3
 800b222:	f7fe fc7f 	bl	8009b24 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	7a5b      	ldrb	r3, [r3, #9]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d005      	beq.n	800b23a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b22e:	4b05      	ldr	r3, [pc, #20]	@ (800b244 <HAL_PCDEx_LPM_Callback+0x68>)
 800b230:	691b      	ldr	r3, [r3, #16]
 800b232:	4a04      	ldr	r2, [pc, #16]	@ (800b244 <HAL_PCDEx_LPM_Callback+0x68>)
 800b234:	f043 0306 	orr.w	r3, r3, #6
 800b238:	6113      	str	r3, [r2, #16]
    break;
 800b23a:	bf00      	nop
}
 800b23c:	bf00      	nop
 800b23e:	3708      	adds	r7, #8
 800b240:	46bd      	mov	sp, r7
 800b242:	bd80      	pop	{r7, pc}
 800b244:	e000ed00 	.word	0xe000ed00

0800b248 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b250:	4b03      	ldr	r3, [pc, #12]	@ (800b260 <USBD_static_malloc+0x18>)
}
 800b252:	4618      	mov	r0, r3
 800b254:	370c      	adds	r7, #12
 800b256:	46bd      	mov	sp, r7
 800b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25c:	4770      	bx	lr
 800b25e:	bf00      	nop
 800b260:	20007430 	.word	0x20007430

0800b264 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]

}
 800b26c:	bf00      	nop
 800b26e:	370c      	adds	r7, #12
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b27c:	f7f5 f892 	bl	80003a4 <SystemClock_Config>
}
 800b280:	bf00      	nop
 800b282:	bd80      	pop	{r7, pc}

0800b284 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b284:	b480      	push	{r7}
 800b286:	b085      	sub	sp, #20
 800b288:	af00      	add	r7, sp, #0
 800b28a:	4603      	mov	r3, r0
 800b28c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b28e:	2300      	movs	r3, #0
 800b290:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b292:	79fb      	ldrb	r3, [r7, #7]
 800b294:	2b03      	cmp	r3, #3
 800b296:	d817      	bhi.n	800b2c8 <USBD_Get_USB_Status+0x44>
 800b298:	a201      	add	r2, pc, #4	@ (adr r2, 800b2a0 <USBD_Get_USB_Status+0x1c>)
 800b29a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b29e:	bf00      	nop
 800b2a0:	0800b2b1 	.word	0x0800b2b1
 800b2a4:	0800b2b7 	.word	0x0800b2b7
 800b2a8:	0800b2bd 	.word	0x0800b2bd
 800b2ac:	0800b2c3 	.word	0x0800b2c3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	73fb      	strb	r3, [r7, #15]
    break;
 800b2b4:	e00b      	b.n	800b2ce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b2b6:	2303      	movs	r3, #3
 800b2b8:	73fb      	strb	r3, [r7, #15]
    break;
 800b2ba:	e008      	b.n	800b2ce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b2bc:	2301      	movs	r3, #1
 800b2be:	73fb      	strb	r3, [r7, #15]
    break;
 800b2c0:	e005      	b.n	800b2ce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b2c2:	2303      	movs	r3, #3
 800b2c4:	73fb      	strb	r3, [r7, #15]
    break;
 800b2c6:	e002      	b.n	800b2ce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b2c8:	2303      	movs	r3, #3
 800b2ca:	73fb      	strb	r3, [r7, #15]
    break;
 800b2cc:	bf00      	nop
  }
  return usb_status;
 800b2ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3714      	adds	r7, #20
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr

0800b2dc <siprintf>:
 800b2dc:	b40e      	push	{r1, r2, r3}
 800b2de:	b500      	push	{lr}
 800b2e0:	b09c      	sub	sp, #112	@ 0x70
 800b2e2:	ab1d      	add	r3, sp, #116	@ 0x74
 800b2e4:	9002      	str	r0, [sp, #8]
 800b2e6:	9006      	str	r0, [sp, #24]
 800b2e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b2ec:	4809      	ldr	r0, [pc, #36]	@ (800b314 <siprintf+0x38>)
 800b2ee:	9107      	str	r1, [sp, #28]
 800b2f0:	9104      	str	r1, [sp, #16]
 800b2f2:	4909      	ldr	r1, [pc, #36]	@ (800b318 <siprintf+0x3c>)
 800b2f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2f8:	9105      	str	r1, [sp, #20]
 800b2fa:	6800      	ldr	r0, [r0, #0]
 800b2fc:	9301      	str	r3, [sp, #4]
 800b2fe:	a902      	add	r1, sp, #8
 800b300:	f000 f994 	bl	800b62c <_svfiprintf_r>
 800b304:	9b02      	ldr	r3, [sp, #8]
 800b306:	2200      	movs	r2, #0
 800b308:	701a      	strb	r2, [r3, #0]
 800b30a:	b01c      	add	sp, #112	@ 0x70
 800b30c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b310:	b003      	add	sp, #12
 800b312:	4770      	bx	lr
 800b314:	20000184 	.word	0x20000184
 800b318:	ffff0208 	.word	0xffff0208

0800b31c <memset>:
 800b31c:	4402      	add	r2, r0
 800b31e:	4603      	mov	r3, r0
 800b320:	4293      	cmp	r3, r2
 800b322:	d100      	bne.n	800b326 <memset+0xa>
 800b324:	4770      	bx	lr
 800b326:	f803 1b01 	strb.w	r1, [r3], #1
 800b32a:	e7f9      	b.n	800b320 <memset+0x4>

0800b32c <__errno>:
 800b32c:	4b01      	ldr	r3, [pc, #4]	@ (800b334 <__errno+0x8>)
 800b32e:	6818      	ldr	r0, [r3, #0]
 800b330:	4770      	bx	lr
 800b332:	bf00      	nop
 800b334:	20000184 	.word	0x20000184

0800b338 <__libc_init_array>:
 800b338:	b570      	push	{r4, r5, r6, lr}
 800b33a:	4d0d      	ldr	r5, [pc, #52]	@ (800b370 <__libc_init_array+0x38>)
 800b33c:	4c0d      	ldr	r4, [pc, #52]	@ (800b374 <__libc_init_array+0x3c>)
 800b33e:	1b64      	subs	r4, r4, r5
 800b340:	10a4      	asrs	r4, r4, #2
 800b342:	2600      	movs	r6, #0
 800b344:	42a6      	cmp	r6, r4
 800b346:	d109      	bne.n	800b35c <__libc_init_array+0x24>
 800b348:	4d0b      	ldr	r5, [pc, #44]	@ (800b378 <__libc_init_array+0x40>)
 800b34a:	4c0c      	ldr	r4, [pc, #48]	@ (800b37c <__libc_init_array+0x44>)
 800b34c:	f000 fc66 	bl	800bc1c <_init>
 800b350:	1b64      	subs	r4, r4, r5
 800b352:	10a4      	asrs	r4, r4, #2
 800b354:	2600      	movs	r6, #0
 800b356:	42a6      	cmp	r6, r4
 800b358:	d105      	bne.n	800b366 <__libc_init_array+0x2e>
 800b35a:	bd70      	pop	{r4, r5, r6, pc}
 800b35c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b360:	4798      	blx	r3
 800b362:	3601      	adds	r6, #1
 800b364:	e7ee      	b.n	800b344 <__libc_init_array+0xc>
 800b366:	f855 3b04 	ldr.w	r3, [r5], #4
 800b36a:	4798      	blx	r3
 800b36c:	3601      	adds	r6, #1
 800b36e:	e7f2      	b.n	800b356 <__libc_init_array+0x1e>
 800b370:	0800bcd4 	.word	0x0800bcd4
 800b374:	0800bcd4 	.word	0x0800bcd4
 800b378:	0800bcd4 	.word	0x0800bcd4
 800b37c:	0800bcd8 	.word	0x0800bcd8

0800b380 <__retarget_lock_acquire_recursive>:
 800b380:	4770      	bx	lr

0800b382 <__retarget_lock_release_recursive>:
 800b382:	4770      	bx	lr

0800b384 <_free_r>:
 800b384:	b538      	push	{r3, r4, r5, lr}
 800b386:	4605      	mov	r5, r0
 800b388:	2900      	cmp	r1, #0
 800b38a:	d041      	beq.n	800b410 <_free_r+0x8c>
 800b38c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b390:	1f0c      	subs	r4, r1, #4
 800b392:	2b00      	cmp	r3, #0
 800b394:	bfb8      	it	lt
 800b396:	18e4      	addlt	r4, r4, r3
 800b398:	f000 f8e0 	bl	800b55c <__malloc_lock>
 800b39c:	4a1d      	ldr	r2, [pc, #116]	@ (800b414 <_free_r+0x90>)
 800b39e:	6813      	ldr	r3, [r2, #0]
 800b3a0:	b933      	cbnz	r3, 800b3b0 <_free_r+0x2c>
 800b3a2:	6063      	str	r3, [r4, #4]
 800b3a4:	6014      	str	r4, [r2, #0]
 800b3a6:	4628      	mov	r0, r5
 800b3a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3ac:	f000 b8dc 	b.w	800b568 <__malloc_unlock>
 800b3b0:	42a3      	cmp	r3, r4
 800b3b2:	d908      	bls.n	800b3c6 <_free_r+0x42>
 800b3b4:	6820      	ldr	r0, [r4, #0]
 800b3b6:	1821      	adds	r1, r4, r0
 800b3b8:	428b      	cmp	r3, r1
 800b3ba:	bf01      	itttt	eq
 800b3bc:	6819      	ldreq	r1, [r3, #0]
 800b3be:	685b      	ldreq	r3, [r3, #4]
 800b3c0:	1809      	addeq	r1, r1, r0
 800b3c2:	6021      	streq	r1, [r4, #0]
 800b3c4:	e7ed      	b.n	800b3a2 <_free_r+0x1e>
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	685b      	ldr	r3, [r3, #4]
 800b3ca:	b10b      	cbz	r3, 800b3d0 <_free_r+0x4c>
 800b3cc:	42a3      	cmp	r3, r4
 800b3ce:	d9fa      	bls.n	800b3c6 <_free_r+0x42>
 800b3d0:	6811      	ldr	r1, [r2, #0]
 800b3d2:	1850      	adds	r0, r2, r1
 800b3d4:	42a0      	cmp	r0, r4
 800b3d6:	d10b      	bne.n	800b3f0 <_free_r+0x6c>
 800b3d8:	6820      	ldr	r0, [r4, #0]
 800b3da:	4401      	add	r1, r0
 800b3dc:	1850      	adds	r0, r2, r1
 800b3de:	4283      	cmp	r3, r0
 800b3e0:	6011      	str	r1, [r2, #0]
 800b3e2:	d1e0      	bne.n	800b3a6 <_free_r+0x22>
 800b3e4:	6818      	ldr	r0, [r3, #0]
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	6053      	str	r3, [r2, #4]
 800b3ea:	4408      	add	r0, r1
 800b3ec:	6010      	str	r0, [r2, #0]
 800b3ee:	e7da      	b.n	800b3a6 <_free_r+0x22>
 800b3f0:	d902      	bls.n	800b3f8 <_free_r+0x74>
 800b3f2:	230c      	movs	r3, #12
 800b3f4:	602b      	str	r3, [r5, #0]
 800b3f6:	e7d6      	b.n	800b3a6 <_free_r+0x22>
 800b3f8:	6820      	ldr	r0, [r4, #0]
 800b3fa:	1821      	adds	r1, r4, r0
 800b3fc:	428b      	cmp	r3, r1
 800b3fe:	bf04      	itt	eq
 800b400:	6819      	ldreq	r1, [r3, #0]
 800b402:	685b      	ldreq	r3, [r3, #4]
 800b404:	6063      	str	r3, [r4, #4]
 800b406:	bf04      	itt	eq
 800b408:	1809      	addeq	r1, r1, r0
 800b40a:	6021      	streq	r1, [r4, #0]
 800b40c:	6054      	str	r4, [r2, #4]
 800b40e:	e7ca      	b.n	800b3a6 <_free_r+0x22>
 800b410:	bd38      	pop	{r3, r4, r5, pc}
 800b412:	bf00      	nop
 800b414:	20007794 	.word	0x20007794

0800b418 <sbrk_aligned>:
 800b418:	b570      	push	{r4, r5, r6, lr}
 800b41a:	4e0f      	ldr	r6, [pc, #60]	@ (800b458 <sbrk_aligned+0x40>)
 800b41c:	460c      	mov	r4, r1
 800b41e:	6831      	ldr	r1, [r6, #0]
 800b420:	4605      	mov	r5, r0
 800b422:	b911      	cbnz	r1, 800b42a <sbrk_aligned+0x12>
 800b424:	f000 fba6 	bl	800bb74 <_sbrk_r>
 800b428:	6030      	str	r0, [r6, #0]
 800b42a:	4621      	mov	r1, r4
 800b42c:	4628      	mov	r0, r5
 800b42e:	f000 fba1 	bl	800bb74 <_sbrk_r>
 800b432:	1c43      	adds	r3, r0, #1
 800b434:	d103      	bne.n	800b43e <sbrk_aligned+0x26>
 800b436:	f04f 34ff 	mov.w	r4, #4294967295
 800b43a:	4620      	mov	r0, r4
 800b43c:	bd70      	pop	{r4, r5, r6, pc}
 800b43e:	1cc4      	adds	r4, r0, #3
 800b440:	f024 0403 	bic.w	r4, r4, #3
 800b444:	42a0      	cmp	r0, r4
 800b446:	d0f8      	beq.n	800b43a <sbrk_aligned+0x22>
 800b448:	1a21      	subs	r1, r4, r0
 800b44a:	4628      	mov	r0, r5
 800b44c:	f000 fb92 	bl	800bb74 <_sbrk_r>
 800b450:	3001      	adds	r0, #1
 800b452:	d1f2      	bne.n	800b43a <sbrk_aligned+0x22>
 800b454:	e7ef      	b.n	800b436 <sbrk_aligned+0x1e>
 800b456:	bf00      	nop
 800b458:	20007790 	.word	0x20007790

0800b45c <_malloc_r>:
 800b45c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b460:	1ccd      	adds	r5, r1, #3
 800b462:	f025 0503 	bic.w	r5, r5, #3
 800b466:	3508      	adds	r5, #8
 800b468:	2d0c      	cmp	r5, #12
 800b46a:	bf38      	it	cc
 800b46c:	250c      	movcc	r5, #12
 800b46e:	2d00      	cmp	r5, #0
 800b470:	4606      	mov	r6, r0
 800b472:	db01      	blt.n	800b478 <_malloc_r+0x1c>
 800b474:	42a9      	cmp	r1, r5
 800b476:	d904      	bls.n	800b482 <_malloc_r+0x26>
 800b478:	230c      	movs	r3, #12
 800b47a:	6033      	str	r3, [r6, #0]
 800b47c:	2000      	movs	r0, #0
 800b47e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b482:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b558 <_malloc_r+0xfc>
 800b486:	f000 f869 	bl	800b55c <__malloc_lock>
 800b48a:	f8d8 3000 	ldr.w	r3, [r8]
 800b48e:	461c      	mov	r4, r3
 800b490:	bb44      	cbnz	r4, 800b4e4 <_malloc_r+0x88>
 800b492:	4629      	mov	r1, r5
 800b494:	4630      	mov	r0, r6
 800b496:	f7ff ffbf 	bl	800b418 <sbrk_aligned>
 800b49a:	1c43      	adds	r3, r0, #1
 800b49c:	4604      	mov	r4, r0
 800b49e:	d158      	bne.n	800b552 <_malloc_r+0xf6>
 800b4a0:	f8d8 4000 	ldr.w	r4, [r8]
 800b4a4:	4627      	mov	r7, r4
 800b4a6:	2f00      	cmp	r7, #0
 800b4a8:	d143      	bne.n	800b532 <_malloc_r+0xd6>
 800b4aa:	2c00      	cmp	r4, #0
 800b4ac:	d04b      	beq.n	800b546 <_malloc_r+0xea>
 800b4ae:	6823      	ldr	r3, [r4, #0]
 800b4b0:	4639      	mov	r1, r7
 800b4b2:	4630      	mov	r0, r6
 800b4b4:	eb04 0903 	add.w	r9, r4, r3
 800b4b8:	f000 fb5c 	bl	800bb74 <_sbrk_r>
 800b4bc:	4581      	cmp	r9, r0
 800b4be:	d142      	bne.n	800b546 <_malloc_r+0xea>
 800b4c0:	6821      	ldr	r1, [r4, #0]
 800b4c2:	1a6d      	subs	r5, r5, r1
 800b4c4:	4629      	mov	r1, r5
 800b4c6:	4630      	mov	r0, r6
 800b4c8:	f7ff ffa6 	bl	800b418 <sbrk_aligned>
 800b4cc:	3001      	adds	r0, #1
 800b4ce:	d03a      	beq.n	800b546 <_malloc_r+0xea>
 800b4d0:	6823      	ldr	r3, [r4, #0]
 800b4d2:	442b      	add	r3, r5
 800b4d4:	6023      	str	r3, [r4, #0]
 800b4d6:	f8d8 3000 	ldr.w	r3, [r8]
 800b4da:	685a      	ldr	r2, [r3, #4]
 800b4dc:	bb62      	cbnz	r2, 800b538 <_malloc_r+0xdc>
 800b4de:	f8c8 7000 	str.w	r7, [r8]
 800b4e2:	e00f      	b.n	800b504 <_malloc_r+0xa8>
 800b4e4:	6822      	ldr	r2, [r4, #0]
 800b4e6:	1b52      	subs	r2, r2, r5
 800b4e8:	d420      	bmi.n	800b52c <_malloc_r+0xd0>
 800b4ea:	2a0b      	cmp	r2, #11
 800b4ec:	d917      	bls.n	800b51e <_malloc_r+0xc2>
 800b4ee:	1961      	adds	r1, r4, r5
 800b4f0:	42a3      	cmp	r3, r4
 800b4f2:	6025      	str	r5, [r4, #0]
 800b4f4:	bf18      	it	ne
 800b4f6:	6059      	strne	r1, [r3, #4]
 800b4f8:	6863      	ldr	r3, [r4, #4]
 800b4fa:	bf08      	it	eq
 800b4fc:	f8c8 1000 	streq.w	r1, [r8]
 800b500:	5162      	str	r2, [r4, r5]
 800b502:	604b      	str	r3, [r1, #4]
 800b504:	4630      	mov	r0, r6
 800b506:	f000 f82f 	bl	800b568 <__malloc_unlock>
 800b50a:	f104 000b 	add.w	r0, r4, #11
 800b50e:	1d23      	adds	r3, r4, #4
 800b510:	f020 0007 	bic.w	r0, r0, #7
 800b514:	1ac2      	subs	r2, r0, r3
 800b516:	bf1c      	itt	ne
 800b518:	1a1b      	subne	r3, r3, r0
 800b51a:	50a3      	strne	r3, [r4, r2]
 800b51c:	e7af      	b.n	800b47e <_malloc_r+0x22>
 800b51e:	6862      	ldr	r2, [r4, #4]
 800b520:	42a3      	cmp	r3, r4
 800b522:	bf0c      	ite	eq
 800b524:	f8c8 2000 	streq.w	r2, [r8]
 800b528:	605a      	strne	r2, [r3, #4]
 800b52a:	e7eb      	b.n	800b504 <_malloc_r+0xa8>
 800b52c:	4623      	mov	r3, r4
 800b52e:	6864      	ldr	r4, [r4, #4]
 800b530:	e7ae      	b.n	800b490 <_malloc_r+0x34>
 800b532:	463c      	mov	r4, r7
 800b534:	687f      	ldr	r7, [r7, #4]
 800b536:	e7b6      	b.n	800b4a6 <_malloc_r+0x4a>
 800b538:	461a      	mov	r2, r3
 800b53a:	685b      	ldr	r3, [r3, #4]
 800b53c:	42a3      	cmp	r3, r4
 800b53e:	d1fb      	bne.n	800b538 <_malloc_r+0xdc>
 800b540:	2300      	movs	r3, #0
 800b542:	6053      	str	r3, [r2, #4]
 800b544:	e7de      	b.n	800b504 <_malloc_r+0xa8>
 800b546:	230c      	movs	r3, #12
 800b548:	6033      	str	r3, [r6, #0]
 800b54a:	4630      	mov	r0, r6
 800b54c:	f000 f80c 	bl	800b568 <__malloc_unlock>
 800b550:	e794      	b.n	800b47c <_malloc_r+0x20>
 800b552:	6005      	str	r5, [r0, #0]
 800b554:	e7d6      	b.n	800b504 <_malloc_r+0xa8>
 800b556:	bf00      	nop
 800b558:	20007794 	.word	0x20007794

0800b55c <__malloc_lock>:
 800b55c:	4801      	ldr	r0, [pc, #4]	@ (800b564 <__malloc_lock+0x8>)
 800b55e:	f7ff bf0f 	b.w	800b380 <__retarget_lock_acquire_recursive>
 800b562:	bf00      	nop
 800b564:	2000778c 	.word	0x2000778c

0800b568 <__malloc_unlock>:
 800b568:	4801      	ldr	r0, [pc, #4]	@ (800b570 <__malloc_unlock+0x8>)
 800b56a:	f7ff bf0a 	b.w	800b382 <__retarget_lock_release_recursive>
 800b56e:	bf00      	nop
 800b570:	2000778c 	.word	0x2000778c

0800b574 <__ssputs_r>:
 800b574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b578:	688e      	ldr	r6, [r1, #8]
 800b57a:	461f      	mov	r7, r3
 800b57c:	42be      	cmp	r6, r7
 800b57e:	680b      	ldr	r3, [r1, #0]
 800b580:	4682      	mov	sl, r0
 800b582:	460c      	mov	r4, r1
 800b584:	4690      	mov	r8, r2
 800b586:	d82d      	bhi.n	800b5e4 <__ssputs_r+0x70>
 800b588:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b58c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b590:	d026      	beq.n	800b5e0 <__ssputs_r+0x6c>
 800b592:	6965      	ldr	r5, [r4, #20]
 800b594:	6909      	ldr	r1, [r1, #16]
 800b596:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b59a:	eba3 0901 	sub.w	r9, r3, r1
 800b59e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5a2:	1c7b      	adds	r3, r7, #1
 800b5a4:	444b      	add	r3, r9
 800b5a6:	106d      	asrs	r5, r5, #1
 800b5a8:	429d      	cmp	r5, r3
 800b5aa:	bf38      	it	cc
 800b5ac:	461d      	movcc	r5, r3
 800b5ae:	0553      	lsls	r3, r2, #21
 800b5b0:	d527      	bpl.n	800b602 <__ssputs_r+0x8e>
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	f7ff ff52 	bl	800b45c <_malloc_r>
 800b5b8:	4606      	mov	r6, r0
 800b5ba:	b360      	cbz	r0, 800b616 <__ssputs_r+0xa2>
 800b5bc:	6921      	ldr	r1, [r4, #16]
 800b5be:	464a      	mov	r2, r9
 800b5c0:	f000 fae8 	bl	800bb94 <memcpy>
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5ce:	81a3      	strh	r3, [r4, #12]
 800b5d0:	6126      	str	r6, [r4, #16]
 800b5d2:	6165      	str	r5, [r4, #20]
 800b5d4:	444e      	add	r6, r9
 800b5d6:	eba5 0509 	sub.w	r5, r5, r9
 800b5da:	6026      	str	r6, [r4, #0]
 800b5dc:	60a5      	str	r5, [r4, #8]
 800b5de:	463e      	mov	r6, r7
 800b5e0:	42be      	cmp	r6, r7
 800b5e2:	d900      	bls.n	800b5e6 <__ssputs_r+0x72>
 800b5e4:	463e      	mov	r6, r7
 800b5e6:	6820      	ldr	r0, [r4, #0]
 800b5e8:	4632      	mov	r2, r6
 800b5ea:	4641      	mov	r1, r8
 800b5ec:	f000 faa8 	bl	800bb40 <memmove>
 800b5f0:	68a3      	ldr	r3, [r4, #8]
 800b5f2:	1b9b      	subs	r3, r3, r6
 800b5f4:	60a3      	str	r3, [r4, #8]
 800b5f6:	6823      	ldr	r3, [r4, #0]
 800b5f8:	4433      	add	r3, r6
 800b5fa:	6023      	str	r3, [r4, #0]
 800b5fc:	2000      	movs	r0, #0
 800b5fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b602:	462a      	mov	r2, r5
 800b604:	f000 fad4 	bl	800bbb0 <_realloc_r>
 800b608:	4606      	mov	r6, r0
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d1e0      	bne.n	800b5d0 <__ssputs_r+0x5c>
 800b60e:	6921      	ldr	r1, [r4, #16]
 800b610:	4650      	mov	r0, sl
 800b612:	f7ff feb7 	bl	800b384 <_free_r>
 800b616:	230c      	movs	r3, #12
 800b618:	f8ca 3000 	str.w	r3, [sl]
 800b61c:	89a3      	ldrh	r3, [r4, #12]
 800b61e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b622:	81a3      	strh	r3, [r4, #12]
 800b624:	f04f 30ff 	mov.w	r0, #4294967295
 800b628:	e7e9      	b.n	800b5fe <__ssputs_r+0x8a>
	...

0800b62c <_svfiprintf_r>:
 800b62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b630:	4698      	mov	r8, r3
 800b632:	898b      	ldrh	r3, [r1, #12]
 800b634:	061b      	lsls	r3, r3, #24
 800b636:	b09d      	sub	sp, #116	@ 0x74
 800b638:	4607      	mov	r7, r0
 800b63a:	460d      	mov	r5, r1
 800b63c:	4614      	mov	r4, r2
 800b63e:	d510      	bpl.n	800b662 <_svfiprintf_r+0x36>
 800b640:	690b      	ldr	r3, [r1, #16]
 800b642:	b973      	cbnz	r3, 800b662 <_svfiprintf_r+0x36>
 800b644:	2140      	movs	r1, #64	@ 0x40
 800b646:	f7ff ff09 	bl	800b45c <_malloc_r>
 800b64a:	6028      	str	r0, [r5, #0]
 800b64c:	6128      	str	r0, [r5, #16]
 800b64e:	b930      	cbnz	r0, 800b65e <_svfiprintf_r+0x32>
 800b650:	230c      	movs	r3, #12
 800b652:	603b      	str	r3, [r7, #0]
 800b654:	f04f 30ff 	mov.w	r0, #4294967295
 800b658:	b01d      	add	sp, #116	@ 0x74
 800b65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b65e:	2340      	movs	r3, #64	@ 0x40
 800b660:	616b      	str	r3, [r5, #20]
 800b662:	2300      	movs	r3, #0
 800b664:	9309      	str	r3, [sp, #36]	@ 0x24
 800b666:	2320      	movs	r3, #32
 800b668:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b66c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b670:	2330      	movs	r3, #48	@ 0x30
 800b672:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b810 <_svfiprintf_r+0x1e4>
 800b676:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b67a:	f04f 0901 	mov.w	r9, #1
 800b67e:	4623      	mov	r3, r4
 800b680:	469a      	mov	sl, r3
 800b682:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b686:	b10a      	cbz	r2, 800b68c <_svfiprintf_r+0x60>
 800b688:	2a25      	cmp	r2, #37	@ 0x25
 800b68a:	d1f9      	bne.n	800b680 <_svfiprintf_r+0x54>
 800b68c:	ebba 0b04 	subs.w	fp, sl, r4
 800b690:	d00b      	beq.n	800b6aa <_svfiprintf_r+0x7e>
 800b692:	465b      	mov	r3, fp
 800b694:	4622      	mov	r2, r4
 800b696:	4629      	mov	r1, r5
 800b698:	4638      	mov	r0, r7
 800b69a:	f7ff ff6b 	bl	800b574 <__ssputs_r>
 800b69e:	3001      	adds	r0, #1
 800b6a0:	f000 80a7 	beq.w	800b7f2 <_svfiprintf_r+0x1c6>
 800b6a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6a6:	445a      	add	r2, fp
 800b6a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6aa:	f89a 3000 	ldrb.w	r3, [sl]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	f000 809f 	beq.w	800b7f2 <_svfiprintf_r+0x1c6>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6be:	f10a 0a01 	add.w	sl, sl, #1
 800b6c2:	9304      	str	r3, [sp, #16]
 800b6c4:	9307      	str	r3, [sp, #28]
 800b6c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6cc:	4654      	mov	r4, sl
 800b6ce:	2205      	movs	r2, #5
 800b6d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6d4:	484e      	ldr	r0, [pc, #312]	@ (800b810 <_svfiprintf_r+0x1e4>)
 800b6d6:	f7f4 fda3 	bl	8000220 <memchr>
 800b6da:	9a04      	ldr	r2, [sp, #16]
 800b6dc:	b9d8      	cbnz	r0, 800b716 <_svfiprintf_r+0xea>
 800b6de:	06d0      	lsls	r0, r2, #27
 800b6e0:	bf44      	itt	mi
 800b6e2:	2320      	movmi	r3, #32
 800b6e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6e8:	0711      	lsls	r1, r2, #28
 800b6ea:	bf44      	itt	mi
 800b6ec:	232b      	movmi	r3, #43	@ 0x2b
 800b6ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6f2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6f8:	d015      	beq.n	800b726 <_svfiprintf_r+0xfa>
 800b6fa:	9a07      	ldr	r2, [sp, #28]
 800b6fc:	4654      	mov	r4, sl
 800b6fe:	2000      	movs	r0, #0
 800b700:	f04f 0c0a 	mov.w	ip, #10
 800b704:	4621      	mov	r1, r4
 800b706:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b70a:	3b30      	subs	r3, #48	@ 0x30
 800b70c:	2b09      	cmp	r3, #9
 800b70e:	d94b      	bls.n	800b7a8 <_svfiprintf_r+0x17c>
 800b710:	b1b0      	cbz	r0, 800b740 <_svfiprintf_r+0x114>
 800b712:	9207      	str	r2, [sp, #28]
 800b714:	e014      	b.n	800b740 <_svfiprintf_r+0x114>
 800b716:	eba0 0308 	sub.w	r3, r0, r8
 800b71a:	fa09 f303 	lsl.w	r3, r9, r3
 800b71e:	4313      	orrs	r3, r2
 800b720:	9304      	str	r3, [sp, #16]
 800b722:	46a2      	mov	sl, r4
 800b724:	e7d2      	b.n	800b6cc <_svfiprintf_r+0xa0>
 800b726:	9b03      	ldr	r3, [sp, #12]
 800b728:	1d19      	adds	r1, r3, #4
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	9103      	str	r1, [sp, #12]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	bfbb      	ittet	lt
 800b732:	425b      	neglt	r3, r3
 800b734:	f042 0202 	orrlt.w	r2, r2, #2
 800b738:	9307      	strge	r3, [sp, #28]
 800b73a:	9307      	strlt	r3, [sp, #28]
 800b73c:	bfb8      	it	lt
 800b73e:	9204      	strlt	r2, [sp, #16]
 800b740:	7823      	ldrb	r3, [r4, #0]
 800b742:	2b2e      	cmp	r3, #46	@ 0x2e
 800b744:	d10a      	bne.n	800b75c <_svfiprintf_r+0x130>
 800b746:	7863      	ldrb	r3, [r4, #1]
 800b748:	2b2a      	cmp	r3, #42	@ 0x2a
 800b74a:	d132      	bne.n	800b7b2 <_svfiprintf_r+0x186>
 800b74c:	9b03      	ldr	r3, [sp, #12]
 800b74e:	1d1a      	adds	r2, r3, #4
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	9203      	str	r2, [sp, #12]
 800b754:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b758:	3402      	adds	r4, #2
 800b75a:	9305      	str	r3, [sp, #20]
 800b75c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b820 <_svfiprintf_r+0x1f4>
 800b760:	7821      	ldrb	r1, [r4, #0]
 800b762:	2203      	movs	r2, #3
 800b764:	4650      	mov	r0, sl
 800b766:	f7f4 fd5b 	bl	8000220 <memchr>
 800b76a:	b138      	cbz	r0, 800b77c <_svfiprintf_r+0x150>
 800b76c:	9b04      	ldr	r3, [sp, #16]
 800b76e:	eba0 000a 	sub.w	r0, r0, sl
 800b772:	2240      	movs	r2, #64	@ 0x40
 800b774:	4082      	lsls	r2, r0
 800b776:	4313      	orrs	r3, r2
 800b778:	3401      	adds	r4, #1
 800b77a:	9304      	str	r3, [sp, #16]
 800b77c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b780:	4824      	ldr	r0, [pc, #144]	@ (800b814 <_svfiprintf_r+0x1e8>)
 800b782:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b786:	2206      	movs	r2, #6
 800b788:	f7f4 fd4a 	bl	8000220 <memchr>
 800b78c:	2800      	cmp	r0, #0
 800b78e:	d036      	beq.n	800b7fe <_svfiprintf_r+0x1d2>
 800b790:	4b21      	ldr	r3, [pc, #132]	@ (800b818 <_svfiprintf_r+0x1ec>)
 800b792:	bb1b      	cbnz	r3, 800b7dc <_svfiprintf_r+0x1b0>
 800b794:	9b03      	ldr	r3, [sp, #12]
 800b796:	3307      	adds	r3, #7
 800b798:	f023 0307 	bic.w	r3, r3, #7
 800b79c:	3308      	adds	r3, #8
 800b79e:	9303      	str	r3, [sp, #12]
 800b7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a2:	4433      	add	r3, r6
 800b7a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7a6:	e76a      	b.n	800b67e <_svfiprintf_r+0x52>
 800b7a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7ac:	460c      	mov	r4, r1
 800b7ae:	2001      	movs	r0, #1
 800b7b0:	e7a8      	b.n	800b704 <_svfiprintf_r+0xd8>
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	3401      	adds	r4, #1
 800b7b6:	9305      	str	r3, [sp, #20]
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	f04f 0c0a 	mov.w	ip, #10
 800b7be:	4620      	mov	r0, r4
 800b7c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7c4:	3a30      	subs	r2, #48	@ 0x30
 800b7c6:	2a09      	cmp	r2, #9
 800b7c8:	d903      	bls.n	800b7d2 <_svfiprintf_r+0x1a6>
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d0c6      	beq.n	800b75c <_svfiprintf_r+0x130>
 800b7ce:	9105      	str	r1, [sp, #20]
 800b7d0:	e7c4      	b.n	800b75c <_svfiprintf_r+0x130>
 800b7d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	2301      	movs	r3, #1
 800b7da:	e7f0      	b.n	800b7be <_svfiprintf_r+0x192>
 800b7dc:	ab03      	add	r3, sp, #12
 800b7de:	9300      	str	r3, [sp, #0]
 800b7e0:	462a      	mov	r2, r5
 800b7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800b81c <_svfiprintf_r+0x1f0>)
 800b7e4:	a904      	add	r1, sp, #16
 800b7e6:	4638      	mov	r0, r7
 800b7e8:	f3af 8000 	nop.w
 800b7ec:	1c42      	adds	r2, r0, #1
 800b7ee:	4606      	mov	r6, r0
 800b7f0:	d1d6      	bne.n	800b7a0 <_svfiprintf_r+0x174>
 800b7f2:	89ab      	ldrh	r3, [r5, #12]
 800b7f4:	065b      	lsls	r3, r3, #25
 800b7f6:	f53f af2d 	bmi.w	800b654 <_svfiprintf_r+0x28>
 800b7fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7fc:	e72c      	b.n	800b658 <_svfiprintf_r+0x2c>
 800b7fe:	ab03      	add	r3, sp, #12
 800b800:	9300      	str	r3, [sp, #0]
 800b802:	462a      	mov	r2, r5
 800b804:	4b05      	ldr	r3, [pc, #20]	@ (800b81c <_svfiprintf_r+0x1f0>)
 800b806:	a904      	add	r1, sp, #16
 800b808:	4638      	mov	r0, r7
 800b80a:	f000 f879 	bl	800b900 <_printf_i>
 800b80e:	e7ed      	b.n	800b7ec <_svfiprintf_r+0x1c0>
 800b810:	0800bc98 	.word	0x0800bc98
 800b814:	0800bca2 	.word	0x0800bca2
 800b818:	00000000 	.word	0x00000000
 800b81c:	0800b575 	.word	0x0800b575
 800b820:	0800bc9e 	.word	0x0800bc9e

0800b824 <_printf_common>:
 800b824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b828:	4616      	mov	r6, r2
 800b82a:	4698      	mov	r8, r3
 800b82c:	688a      	ldr	r2, [r1, #8]
 800b82e:	690b      	ldr	r3, [r1, #16]
 800b830:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b834:	4293      	cmp	r3, r2
 800b836:	bfb8      	it	lt
 800b838:	4613      	movlt	r3, r2
 800b83a:	6033      	str	r3, [r6, #0]
 800b83c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b840:	4607      	mov	r7, r0
 800b842:	460c      	mov	r4, r1
 800b844:	b10a      	cbz	r2, 800b84a <_printf_common+0x26>
 800b846:	3301      	adds	r3, #1
 800b848:	6033      	str	r3, [r6, #0]
 800b84a:	6823      	ldr	r3, [r4, #0]
 800b84c:	0699      	lsls	r1, r3, #26
 800b84e:	bf42      	ittt	mi
 800b850:	6833      	ldrmi	r3, [r6, #0]
 800b852:	3302      	addmi	r3, #2
 800b854:	6033      	strmi	r3, [r6, #0]
 800b856:	6825      	ldr	r5, [r4, #0]
 800b858:	f015 0506 	ands.w	r5, r5, #6
 800b85c:	d106      	bne.n	800b86c <_printf_common+0x48>
 800b85e:	f104 0a19 	add.w	sl, r4, #25
 800b862:	68e3      	ldr	r3, [r4, #12]
 800b864:	6832      	ldr	r2, [r6, #0]
 800b866:	1a9b      	subs	r3, r3, r2
 800b868:	42ab      	cmp	r3, r5
 800b86a:	dc26      	bgt.n	800b8ba <_printf_common+0x96>
 800b86c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b870:	6822      	ldr	r2, [r4, #0]
 800b872:	3b00      	subs	r3, #0
 800b874:	bf18      	it	ne
 800b876:	2301      	movne	r3, #1
 800b878:	0692      	lsls	r2, r2, #26
 800b87a:	d42b      	bmi.n	800b8d4 <_printf_common+0xb0>
 800b87c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b880:	4641      	mov	r1, r8
 800b882:	4638      	mov	r0, r7
 800b884:	47c8      	blx	r9
 800b886:	3001      	adds	r0, #1
 800b888:	d01e      	beq.n	800b8c8 <_printf_common+0xa4>
 800b88a:	6823      	ldr	r3, [r4, #0]
 800b88c:	6922      	ldr	r2, [r4, #16]
 800b88e:	f003 0306 	and.w	r3, r3, #6
 800b892:	2b04      	cmp	r3, #4
 800b894:	bf02      	ittt	eq
 800b896:	68e5      	ldreq	r5, [r4, #12]
 800b898:	6833      	ldreq	r3, [r6, #0]
 800b89a:	1aed      	subeq	r5, r5, r3
 800b89c:	68a3      	ldr	r3, [r4, #8]
 800b89e:	bf0c      	ite	eq
 800b8a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8a4:	2500      	movne	r5, #0
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	bfc4      	itt	gt
 800b8aa:	1a9b      	subgt	r3, r3, r2
 800b8ac:	18ed      	addgt	r5, r5, r3
 800b8ae:	2600      	movs	r6, #0
 800b8b0:	341a      	adds	r4, #26
 800b8b2:	42b5      	cmp	r5, r6
 800b8b4:	d11a      	bne.n	800b8ec <_printf_common+0xc8>
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	e008      	b.n	800b8cc <_printf_common+0xa8>
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	4652      	mov	r2, sl
 800b8be:	4641      	mov	r1, r8
 800b8c0:	4638      	mov	r0, r7
 800b8c2:	47c8      	blx	r9
 800b8c4:	3001      	adds	r0, #1
 800b8c6:	d103      	bne.n	800b8d0 <_printf_common+0xac>
 800b8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8d0:	3501      	adds	r5, #1
 800b8d2:	e7c6      	b.n	800b862 <_printf_common+0x3e>
 800b8d4:	18e1      	adds	r1, r4, r3
 800b8d6:	1c5a      	adds	r2, r3, #1
 800b8d8:	2030      	movs	r0, #48	@ 0x30
 800b8da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b8de:	4422      	add	r2, r4
 800b8e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b8e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b8e8:	3302      	adds	r3, #2
 800b8ea:	e7c7      	b.n	800b87c <_printf_common+0x58>
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	4622      	mov	r2, r4
 800b8f0:	4641      	mov	r1, r8
 800b8f2:	4638      	mov	r0, r7
 800b8f4:	47c8      	blx	r9
 800b8f6:	3001      	adds	r0, #1
 800b8f8:	d0e6      	beq.n	800b8c8 <_printf_common+0xa4>
 800b8fa:	3601      	adds	r6, #1
 800b8fc:	e7d9      	b.n	800b8b2 <_printf_common+0x8e>
	...

0800b900 <_printf_i>:
 800b900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b904:	7e0f      	ldrb	r7, [r1, #24]
 800b906:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b908:	2f78      	cmp	r7, #120	@ 0x78
 800b90a:	4691      	mov	r9, r2
 800b90c:	4680      	mov	r8, r0
 800b90e:	460c      	mov	r4, r1
 800b910:	469a      	mov	sl, r3
 800b912:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b916:	d807      	bhi.n	800b928 <_printf_i+0x28>
 800b918:	2f62      	cmp	r7, #98	@ 0x62
 800b91a:	d80a      	bhi.n	800b932 <_printf_i+0x32>
 800b91c:	2f00      	cmp	r7, #0
 800b91e:	f000 80d2 	beq.w	800bac6 <_printf_i+0x1c6>
 800b922:	2f58      	cmp	r7, #88	@ 0x58
 800b924:	f000 80b9 	beq.w	800ba9a <_printf_i+0x19a>
 800b928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b92c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b930:	e03a      	b.n	800b9a8 <_printf_i+0xa8>
 800b932:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b936:	2b15      	cmp	r3, #21
 800b938:	d8f6      	bhi.n	800b928 <_printf_i+0x28>
 800b93a:	a101      	add	r1, pc, #4	@ (adr r1, 800b940 <_printf_i+0x40>)
 800b93c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b940:	0800b999 	.word	0x0800b999
 800b944:	0800b9ad 	.word	0x0800b9ad
 800b948:	0800b929 	.word	0x0800b929
 800b94c:	0800b929 	.word	0x0800b929
 800b950:	0800b929 	.word	0x0800b929
 800b954:	0800b929 	.word	0x0800b929
 800b958:	0800b9ad 	.word	0x0800b9ad
 800b95c:	0800b929 	.word	0x0800b929
 800b960:	0800b929 	.word	0x0800b929
 800b964:	0800b929 	.word	0x0800b929
 800b968:	0800b929 	.word	0x0800b929
 800b96c:	0800baad 	.word	0x0800baad
 800b970:	0800b9d7 	.word	0x0800b9d7
 800b974:	0800ba67 	.word	0x0800ba67
 800b978:	0800b929 	.word	0x0800b929
 800b97c:	0800b929 	.word	0x0800b929
 800b980:	0800bacf 	.word	0x0800bacf
 800b984:	0800b929 	.word	0x0800b929
 800b988:	0800b9d7 	.word	0x0800b9d7
 800b98c:	0800b929 	.word	0x0800b929
 800b990:	0800b929 	.word	0x0800b929
 800b994:	0800ba6f 	.word	0x0800ba6f
 800b998:	6833      	ldr	r3, [r6, #0]
 800b99a:	1d1a      	adds	r2, r3, #4
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	6032      	str	r2, [r6, #0]
 800b9a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e09d      	b.n	800bae8 <_printf_i+0x1e8>
 800b9ac:	6833      	ldr	r3, [r6, #0]
 800b9ae:	6820      	ldr	r0, [r4, #0]
 800b9b0:	1d19      	adds	r1, r3, #4
 800b9b2:	6031      	str	r1, [r6, #0]
 800b9b4:	0606      	lsls	r6, r0, #24
 800b9b6:	d501      	bpl.n	800b9bc <_printf_i+0xbc>
 800b9b8:	681d      	ldr	r5, [r3, #0]
 800b9ba:	e003      	b.n	800b9c4 <_printf_i+0xc4>
 800b9bc:	0645      	lsls	r5, r0, #25
 800b9be:	d5fb      	bpl.n	800b9b8 <_printf_i+0xb8>
 800b9c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b9c4:	2d00      	cmp	r5, #0
 800b9c6:	da03      	bge.n	800b9d0 <_printf_i+0xd0>
 800b9c8:	232d      	movs	r3, #45	@ 0x2d
 800b9ca:	426d      	negs	r5, r5
 800b9cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9d0:	4859      	ldr	r0, [pc, #356]	@ (800bb38 <_printf_i+0x238>)
 800b9d2:	230a      	movs	r3, #10
 800b9d4:	e011      	b.n	800b9fa <_printf_i+0xfa>
 800b9d6:	6821      	ldr	r1, [r4, #0]
 800b9d8:	6833      	ldr	r3, [r6, #0]
 800b9da:	0608      	lsls	r0, r1, #24
 800b9dc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b9e0:	d402      	bmi.n	800b9e8 <_printf_i+0xe8>
 800b9e2:	0649      	lsls	r1, r1, #25
 800b9e4:	bf48      	it	mi
 800b9e6:	b2ad      	uxthmi	r5, r5
 800b9e8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b9ea:	4853      	ldr	r0, [pc, #332]	@ (800bb38 <_printf_i+0x238>)
 800b9ec:	6033      	str	r3, [r6, #0]
 800b9ee:	bf14      	ite	ne
 800b9f0:	230a      	movne	r3, #10
 800b9f2:	2308      	moveq	r3, #8
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b9fa:	6866      	ldr	r6, [r4, #4]
 800b9fc:	60a6      	str	r6, [r4, #8]
 800b9fe:	2e00      	cmp	r6, #0
 800ba00:	bfa2      	ittt	ge
 800ba02:	6821      	ldrge	r1, [r4, #0]
 800ba04:	f021 0104 	bicge.w	r1, r1, #4
 800ba08:	6021      	strge	r1, [r4, #0]
 800ba0a:	b90d      	cbnz	r5, 800ba10 <_printf_i+0x110>
 800ba0c:	2e00      	cmp	r6, #0
 800ba0e:	d04b      	beq.n	800baa8 <_printf_i+0x1a8>
 800ba10:	4616      	mov	r6, r2
 800ba12:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba16:	fb03 5711 	mls	r7, r3, r1, r5
 800ba1a:	5dc7      	ldrb	r7, [r0, r7]
 800ba1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba20:	462f      	mov	r7, r5
 800ba22:	42bb      	cmp	r3, r7
 800ba24:	460d      	mov	r5, r1
 800ba26:	d9f4      	bls.n	800ba12 <_printf_i+0x112>
 800ba28:	2b08      	cmp	r3, #8
 800ba2a:	d10b      	bne.n	800ba44 <_printf_i+0x144>
 800ba2c:	6823      	ldr	r3, [r4, #0]
 800ba2e:	07df      	lsls	r7, r3, #31
 800ba30:	d508      	bpl.n	800ba44 <_printf_i+0x144>
 800ba32:	6923      	ldr	r3, [r4, #16]
 800ba34:	6861      	ldr	r1, [r4, #4]
 800ba36:	4299      	cmp	r1, r3
 800ba38:	bfde      	ittt	le
 800ba3a:	2330      	movle	r3, #48	@ 0x30
 800ba3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba40:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba44:	1b92      	subs	r2, r2, r6
 800ba46:	6122      	str	r2, [r4, #16]
 800ba48:	f8cd a000 	str.w	sl, [sp]
 800ba4c:	464b      	mov	r3, r9
 800ba4e:	aa03      	add	r2, sp, #12
 800ba50:	4621      	mov	r1, r4
 800ba52:	4640      	mov	r0, r8
 800ba54:	f7ff fee6 	bl	800b824 <_printf_common>
 800ba58:	3001      	adds	r0, #1
 800ba5a:	d14a      	bne.n	800baf2 <_printf_i+0x1f2>
 800ba5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba60:	b004      	add	sp, #16
 800ba62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba66:	6823      	ldr	r3, [r4, #0]
 800ba68:	f043 0320 	orr.w	r3, r3, #32
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	4833      	ldr	r0, [pc, #204]	@ (800bb3c <_printf_i+0x23c>)
 800ba70:	2778      	movs	r7, #120	@ 0x78
 800ba72:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ba76:	6823      	ldr	r3, [r4, #0]
 800ba78:	6831      	ldr	r1, [r6, #0]
 800ba7a:	061f      	lsls	r7, r3, #24
 800ba7c:	f851 5b04 	ldr.w	r5, [r1], #4
 800ba80:	d402      	bmi.n	800ba88 <_printf_i+0x188>
 800ba82:	065f      	lsls	r7, r3, #25
 800ba84:	bf48      	it	mi
 800ba86:	b2ad      	uxthmi	r5, r5
 800ba88:	6031      	str	r1, [r6, #0]
 800ba8a:	07d9      	lsls	r1, r3, #31
 800ba8c:	bf44      	itt	mi
 800ba8e:	f043 0320 	orrmi.w	r3, r3, #32
 800ba92:	6023      	strmi	r3, [r4, #0]
 800ba94:	b11d      	cbz	r5, 800ba9e <_printf_i+0x19e>
 800ba96:	2310      	movs	r3, #16
 800ba98:	e7ac      	b.n	800b9f4 <_printf_i+0xf4>
 800ba9a:	4827      	ldr	r0, [pc, #156]	@ (800bb38 <_printf_i+0x238>)
 800ba9c:	e7e9      	b.n	800ba72 <_printf_i+0x172>
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	f023 0320 	bic.w	r3, r3, #32
 800baa4:	6023      	str	r3, [r4, #0]
 800baa6:	e7f6      	b.n	800ba96 <_printf_i+0x196>
 800baa8:	4616      	mov	r6, r2
 800baaa:	e7bd      	b.n	800ba28 <_printf_i+0x128>
 800baac:	6833      	ldr	r3, [r6, #0]
 800baae:	6825      	ldr	r5, [r4, #0]
 800bab0:	6961      	ldr	r1, [r4, #20]
 800bab2:	1d18      	adds	r0, r3, #4
 800bab4:	6030      	str	r0, [r6, #0]
 800bab6:	062e      	lsls	r6, r5, #24
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	d501      	bpl.n	800bac0 <_printf_i+0x1c0>
 800babc:	6019      	str	r1, [r3, #0]
 800babe:	e002      	b.n	800bac6 <_printf_i+0x1c6>
 800bac0:	0668      	lsls	r0, r5, #25
 800bac2:	d5fb      	bpl.n	800babc <_printf_i+0x1bc>
 800bac4:	8019      	strh	r1, [r3, #0]
 800bac6:	2300      	movs	r3, #0
 800bac8:	6123      	str	r3, [r4, #16]
 800baca:	4616      	mov	r6, r2
 800bacc:	e7bc      	b.n	800ba48 <_printf_i+0x148>
 800bace:	6833      	ldr	r3, [r6, #0]
 800bad0:	1d1a      	adds	r2, r3, #4
 800bad2:	6032      	str	r2, [r6, #0]
 800bad4:	681e      	ldr	r6, [r3, #0]
 800bad6:	6862      	ldr	r2, [r4, #4]
 800bad8:	2100      	movs	r1, #0
 800bada:	4630      	mov	r0, r6
 800badc:	f7f4 fba0 	bl	8000220 <memchr>
 800bae0:	b108      	cbz	r0, 800bae6 <_printf_i+0x1e6>
 800bae2:	1b80      	subs	r0, r0, r6
 800bae4:	6060      	str	r0, [r4, #4]
 800bae6:	6863      	ldr	r3, [r4, #4]
 800bae8:	6123      	str	r3, [r4, #16]
 800baea:	2300      	movs	r3, #0
 800baec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800baf0:	e7aa      	b.n	800ba48 <_printf_i+0x148>
 800baf2:	6923      	ldr	r3, [r4, #16]
 800baf4:	4632      	mov	r2, r6
 800baf6:	4649      	mov	r1, r9
 800baf8:	4640      	mov	r0, r8
 800bafa:	47d0      	blx	sl
 800bafc:	3001      	adds	r0, #1
 800bafe:	d0ad      	beq.n	800ba5c <_printf_i+0x15c>
 800bb00:	6823      	ldr	r3, [r4, #0]
 800bb02:	079b      	lsls	r3, r3, #30
 800bb04:	d413      	bmi.n	800bb2e <_printf_i+0x22e>
 800bb06:	68e0      	ldr	r0, [r4, #12]
 800bb08:	9b03      	ldr	r3, [sp, #12]
 800bb0a:	4298      	cmp	r0, r3
 800bb0c:	bfb8      	it	lt
 800bb0e:	4618      	movlt	r0, r3
 800bb10:	e7a6      	b.n	800ba60 <_printf_i+0x160>
 800bb12:	2301      	movs	r3, #1
 800bb14:	4632      	mov	r2, r6
 800bb16:	4649      	mov	r1, r9
 800bb18:	4640      	mov	r0, r8
 800bb1a:	47d0      	blx	sl
 800bb1c:	3001      	adds	r0, #1
 800bb1e:	d09d      	beq.n	800ba5c <_printf_i+0x15c>
 800bb20:	3501      	adds	r5, #1
 800bb22:	68e3      	ldr	r3, [r4, #12]
 800bb24:	9903      	ldr	r1, [sp, #12]
 800bb26:	1a5b      	subs	r3, r3, r1
 800bb28:	42ab      	cmp	r3, r5
 800bb2a:	dcf2      	bgt.n	800bb12 <_printf_i+0x212>
 800bb2c:	e7eb      	b.n	800bb06 <_printf_i+0x206>
 800bb2e:	2500      	movs	r5, #0
 800bb30:	f104 0619 	add.w	r6, r4, #25
 800bb34:	e7f5      	b.n	800bb22 <_printf_i+0x222>
 800bb36:	bf00      	nop
 800bb38:	0800bca9 	.word	0x0800bca9
 800bb3c:	0800bcba 	.word	0x0800bcba

0800bb40 <memmove>:
 800bb40:	4288      	cmp	r0, r1
 800bb42:	b510      	push	{r4, lr}
 800bb44:	eb01 0402 	add.w	r4, r1, r2
 800bb48:	d902      	bls.n	800bb50 <memmove+0x10>
 800bb4a:	4284      	cmp	r4, r0
 800bb4c:	4623      	mov	r3, r4
 800bb4e:	d807      	bhi.n	800bb60 <memmove+0x20>
 800bb50:	1e43      	subs	r3, r0, #1
 800bb52:	42a1      	cmp	r1, r4
 800bb54:	d008      	beq.n	800bb68 <memmove+0x28>
 800bb56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb5e:	e7f8      	b.n	800bb52 <memmove+0x12>
 800bb60:	4402      	add	r2, r0
 800bb62:	4601      	mov	r1, r0
 800bb64:	428a      	cmp	r2, r1
 800bb66:	d100      	bne.n	800bb6a <memmove+0x2a>
 800bb68:	bd10      	pop	{r4, pc}
 800bb6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb72:	e7f7      	b.n	800bb64 <memmove+0x24>

0800bb74 <_sbrk_r>:
 800bb74:	b538      	push	{r3, r4, r5, lr}
 800bb76:	4d06      	ldr	r5, [pc, #24]	@ (800bb90 <_sbrk_r+0x1c>)
 800bb78:	2300      	movs	r3, #0
 800bb7a:	4604      	mov	r4, r0
 800bb7c:	4608      	mov	r0, r1
 800bb7e:	602b      	str	r3, [r5, #0]
 800bb80:	f7f5 f8b0 	bl	8000ce4 <_sbrk>
 800bb84:	1c43      	adds	r3, r0, #1
 800bb86:	d102      	bne.n	800bb8e <_sbrk_r+0x1a>
 800bb88:	682b      	ldr	r3, [r5, #0]
 800bb8a:	b103      	cbz	r3, 800bb8e <_sbrk_r+0x1a>
 800bb8c:	6023      	str	r3, [r4, #0]
 800bb8e:	bd38      	pop	{r3, r4, r5, pc}
 800bb90:	20007788 	.word	0x20007788

0800bb94 <memcpy>:
 800bb94:	440a      	add	r2, r1
 800bb96:	4291      	cmp	r1, r2
 800bb98:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb9c:	d100      	bne.n	800bba0 <memcpy+0xc>
 800bb9e:	4770      	bx	lr
 800bba0:	b510      	push	{r4, lr}
 800bba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bba6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bbaa:	4291      	cmp	r1, r2
 800bbac:	d1f9      	bne.n	800bba2 <memcpy+0xe>
 800bbae:	bd10      	pop	{r4, pc}

0800bbb0 <_realloc_r>:
 800bbb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbb4:	4680      	mov	r8, r0
 800bbb6:	4615      	mov	r5, r2
 800bbb8:	460c      	mov	r4, r1
 800bbba:	b921      	cbnz	r1, 800bbc6 <_realloc_r+0x16>
 800bbbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbc0:	4611      	mov	r1, r2
 800bbc2:	f7ff bc4b 	b.w	800b45c <_malloc_r>
 800bbc6:	b92a      	cbnz	r2, 800bbd4 <_realloc_r+0x24>
 800bbc8:	f7ff fbdc 	bl	800b384 <_free_r>
 800bbcc:	2400      	movs	r4, #0
 800bbce:	4620      	mov	r0, r4
 800bbd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbd4:	f000 f81a 	bl	800bc0c <_malloc_usable_size_r>
 800bbd8:	4285      	cmp	r5, r0
 800bbda:	4606      	mov	r6, r0
 800bbdc:	d802      	bhi.n	800bbe4 <_realloc_r+0x34>
 800bbde:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bbe2:	d8f4      	bhi.n	800bbce <_realloc_r+0x1e>
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4640      	mov	r0, r8
 800bbe8:	f7ff fc38 	bl	800b45c <_malloc_r>
 800bbec:	4607      	mov	r7, r0
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d0ec      	beq.n	800bbcc <_realloc_r+0x1c>
 800bbf2:	42b5      	cmp	r5, r6
 800bbf4:	462a      	mov	r2, r5
 800bbf6:	4621      	mov	r1, r4
 800bbf8:	bf28      	it	cs
 800bbfa:	4632      	movcs	r2, r6
 800bbfc:	f7ff ffca 	bl	800bb94 <memcpy>
 800bc00:	4621      	mov	r1, r4
 800bc02:	4640      	mov	r0, r8
 800bc04:	f7ff fbbe 	bl	800b384 <_free_r>
 800bc08:	463c      	mov	r4, r7
 800bc0a:	e7e0      	b.n	800bbce <_realloc_r+0x1e>

0800bc0c <_malloc_usable_size_r>:
 800bc0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc10:	1f18      	subs	r0, r3, #4
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	bfbc      	itt	lt
 800bc16:	580b      	ldrlt	r3, [r1, r0]
 800bc18:	18c0      	addlt	r0, r0, r3
 800bc1a:	4770      	bx	lr

0800bc1c <_init>:
 800bc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc1e:	bf00      	nop
 800bc20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc22:	bc08      	pop	{r3}
 800bc24:	469e      	mov	lr, r3
 800bc26:	4770      	bx	lr

0800bc28 <_fini>:
 800bc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc2a:	bf00      	nop
 800bc2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc2e:	bc08      	pop	{r3}
 800bc30:	469e      	mov	lr, r3
 800bc32:	4770      	bx	lr
