/*
 * Copyright (c) 2024, Arm Limited. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef TEST_D128_H
#define TEST_D128_H

#define PAR_EL1_MASK_HIGH		0x000000FFFFFFF001
#define PAR_EL1_MASK_LOW		0xFF0000FFFFFFFFFF
#define PAR_EL1_MASK_FULL		(((uint128_t)PAR_EL1_MASK_HIGH) << 64U | PAR_EL1_MASK_LOW)

#define TTBR_REG_MASK_HIGH		0x0000000000FF0000
#define TTBR_REG_MASK_LOW		0xFFFFFFFFFFFFFFF6
#define TTBR_REG_MASK_FULL		(((uint128_t)TTBR_REG_MASK_HIGH) << 64U | TTBR_REG_MASK_LOW)

#define VTTBR_REG_MASK_HIGH		0x0000000000FF0000
#define VTTBR_REG_MASK_LOW		0x00FFFFFFFFFFFFF6
#define VTTBR_REG_MASK_FULL		(((uint128_t)VTTBR_REG_MASK_HIGH) << 64U | VTTBR_REG_MASK_LOW)

#define RCWMASK_EL1_MASK_HIGH	0x807BE01FF8000000
#define RCWMASK_EL1_MASK_LOW	0xFFEC00000003FFFE
#define RCWMASK_EL1_MASK_FULL	(((uint128_t)RCWMASK_EL1_MASK_HIGH) << 64U | RCWMASK_EL1_MASK_LOW)

#define RCWSMASK_EL1_MASK_HIGH	0x807BE01FF8000000
#define RCWSMASK_EL1_MASK_LOW	0xFFFC00000003FFFE
#define RCWSMASK_EL1_MASK_FULL	(((uint128_t)RCWSMASK_EL1_MASK_HIGH) << 64U | RCWSMASK_EL1_MASK_LOW)

#endif /* TEST_D128_H */
