<stg><name>compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4></name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1 %in_elem_0_0_0_0_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %in_elem_0_0_0_0_0_val

]]></Node>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12">
<![CDATA[
entry:2 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12">
<![CDATA[
entry:3 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12">
<![CDATA[
entry:4 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12">
<![CDATA[
entry:5 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data

]]></Node>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:6 %store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
entry:7 %store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
entry:8 %store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
entry:9 %store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
entry:10 %store_ln176 = store i12 %in_elem_0_0_0_0_0_val_read, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="119" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %sX_1_load = load i32 %sX_1

]]></Node>
<StgValue><ssdm name="sX_1_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %icmp_ln350 = icmp_eq  i32 %sX_1_load, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %pX_1_load = load i32 %pX_1

]]></Node>
<StgValue><ssdm name="pX_1_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_1_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:15 %icmp_ln350_1 = icmp_sgt  i30 %tmp_1, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln350_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:16 %and_ln350 = and i1 %icmp_ln350, i1 %icmp_ln350_1

]]></Node>
<StgValue><ssdm name="and_ln350"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:17 %br_ln350 = br i1 %and_ln350, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="119" op_0_bw="119" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then:0 %tmp = call i119 @dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %add_ln369 = add i32 %pX_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln369"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %icmp_ln369 = icmp_eq  i32 %add_ln369, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %br_ln369 = br i1 %icmp_ln369, void %if.else, void %if.then4

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else:0 %store_ln374 = store i32 %add_ln369, i32 %pX_1

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:1 %select_ln376 = select i1 %icmp_ln350, i32 4294967294, i32 1

]]></Node>
<StgValue><ssdm name="select_ln376"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %add_ln376 = add i32 %sX_1_load, i32 %select_ln376

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.else:3 %br_ln0 = br void %if.end11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then4:0 %store_ln371 = store i32 0, i32 %pX_1

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.then4:1 %br_ln373 = br void %if.end11

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="119" op_0_bw="119" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then:0 %tmp = call i119 @dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="119">
<![CDATA[
if.then:1 %res_out = extractvalue i119 %tmp

]]></Node>
<StgValue><ssdm name="res_out"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="119">
<![CDATA[
if.then:2 %res_out_1 = extractvalue i119 %tmp

]]></Node>
<StgValue><ssdm name="res_out_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="119">
<![CDATA[
if.then:3 %res_out_2 = extractvalue i119 %tmp

]]></Node>
<StgValue><ssdm name="res_out_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="119">
<![CDATA[
if.then:4 %res_out_3 = extractvalue i119 %tmp

]]></Node>
<StgValue><ssdm name="res_out_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="119">
<![CDATA[
if.then:5 %res_out_4 = extractvalue i119 %tmp

]]></Node>
<StgValue><ssdm name="res_out_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="119">
<![CDATA[
if.then:6 %res_out_5 = extractvalue i119 %tmp

]]></Node>
<StgValue><ssdm name="res_out_5"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="119">
<![CDATA[
if.then:7 %res_out_6 = extractvalue i119 %tmp

]]></Node>
<StgValue><ssdm name="res_out_6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end11:0 %storemerge = phi i32 %add_ln376, void %if.else, i32 0, void %if.then4

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end11:1 %store_ln372 = store i32 %storemerge, i32 %sX_1

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="119" op_0_bw="119" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17">
<![CDATA[
if.then:8 %p_0 = bitconcatenate i119 @_ssdm_op_BitConcatenate.i119.i17.i17.i17.i17.i17.i17.i17, i17 %res_out_6, i17 %res_out_5, i17 %res_out_4, i17 %res_out_3, i17 %res_out_2, i17 %res_out_1, i17 %res_out

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="119" op_2_bw="119">
<![CDATA[
if.then:9 %write_ln365 = write void @_ssdm_op_Write.ap_fifo.volatile.i119P0A, i119 %layer4_out, i119 %p_0

]]></Node>
<StgValue><ssdm name="write_ln365"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
if.then:10 %br_ln366 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
if.end11:2 %ret_ln378 = ret

]]></Node>
<StgValue><ssdm name="ret_ln378"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
