// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="DigitRec_DigitRec,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.614500,HLS_SYN_LAT=3023001,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1329,HLS_SYN_LUT=3666,HLS_VERSION=2023_2}" *)

module DigitRec (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        training_samples_address0,
        training_samples_ce0,
        training_samples_q0,
        training_samples_address1,
        training_samples_ce1,
        training_samples_q1,
        test_set_address0,
        test_set_ce0,
        test_set_q0,
        test_set_address1,
        test_set_ce1,
        test_set_q1,
        training_labels_address0,
        training_labels_ce0,
        training_labels_q0,
        results_address0,
        results_ce0,
        results_we0,
        results_d0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] training_samples_address0;
output   training_samples_ce0;
input  [63:0] training_samples_q0;
output  [13:0] training_samples_address1;
output   training_samples_ce1;
input  [63:0] training_samples_q1;
output  [10:0] test_set_address0;
output   test_set_ce0;
input  [63:0] test_set_q0;
output  [10:0] test_set_address1;
output   test_set_ce1;
input  [63:0] test_set_q1;
output  [11:0] training_labels_address0;
output   training_labels_ce0;
input  [7:0] training_labels_q0;
output  [8:0] results_address0;
output   results_ce0;
output   results_we0;
output  [7:0] results_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] test_set_address0;
reg test_set_ce0;
reg test_set_ce1;
reg results_ce0;
reg results_we0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] t_1_reg_451;
wire    ap_CS_fsm_state2;
wire   [10:0] tmp_1_fu_259_p3;
reg   [10:0] tmp_1_reg_477;
reg   [63:0] test_set_load_reg_487;
wire    ap_CS_fsm_state3;
wire   [3:0] trunc_ln107_fu_310_p1;
reg   [3:0] trunc_ln107_reg_510;
wire    ap_CS_fsm_state6;
wire   [3:0] trunc_ln107_1_fu_315_p1;
reg   [3:0] trunc_ln107_1_reg_515;
wire   [3:0] trunc_ln107_2_fu_320_p1;
reg   [3:0] trunc_ln107_2_reg_520;
reg   [3:0] votes_address0;
reg    votes_ce0;
reg    votes_we0;
reg   [31:0] votes_d0;
wire   [31:0] votes_q0;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_done;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_idle;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_ready;
wire   [31:0] grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out;
wire    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out_ap_vld;
wire    grp_DigitRec_Pipeline_3_fu_172_ap_start;
wire    grp_DigitRec_Pipeline_3_fu_172_ap_done;
wire    grp_DigitRec_Pipeline_3_fu_172_ap_idle;
wire    grp_DigitRec_Pipeline_3_fu_172_ap_ready;
wire   [3:0] grp_DigitRec_Pipeline_3_fu_172_votes_address0;
wire    grp_DigitRec_Pipeline_3_fu_172_votes_ce0;
wire    grp_DigitRec_Pipeline_3_fu_172_votes_we0;
wire   [31:0] grp_DigitRec_Pipeline_3_fu_172_votes_d0;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_idle;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_ready;
wire   [11:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_address0;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_ce0;
wire   [13:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address0;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce0;
wire   [13:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address1;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce1;
wire   [10:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address0;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce0;
wire   [10:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address1;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce1;
wire   [31:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o_ap_vld;
wire   [31:0] grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o;
wire    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o_ap_vld;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_idle;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_ready;
wire   [3:0] grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_address0;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_ce0;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_we0;
wire   [31:0] grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_d0;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_idle;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_ready;
wire   [3:0] grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_address0;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_ce0;
wire   [7:0] grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out;
wire    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out_ap_vld;
reg    grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg;
wire   [0:0] icmp_ln96_fu_223_p2;
reg    grp_DigitRec_Pipeline_3_fu_172_ap_start_reg;
reg    grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [31:0] dists_2_0_fu_70;
reg   [31:0] dists_1_0_fu_66;
reg   [31:0] dists_0_0_fu_62;
reg    grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln35_fu_267_p1;
wire   [63:0] zext_ln96_fu_340_p1;
wire    ap_CS_fsm_state10;
reg   [8:0] t_fu_58;
wire   [8:0] add_ln96_fu_229_p2;
reg   [31:0] labels_0_0_fu_74;
reg   [31:0] labels_1_0_fu_78;
reg   [31:0] labels_2_0_fu_82;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg = 1'b0;
#0 grp_DigitRec_Pipeline_3_fu_172_ap_start_reg = 1'b0;
#0 grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg = 1'b0;
#0 grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg = 1'b0;
#0 grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg = 1'b0;
#0 t_fu_58 = 9'd0;
#0 labels_0_0_fu_74 = 32'd0;
#0 labels_1_0_fu_78 = 32'd0;
#0 labels_2_0_fu_82 = 32'd0;
end

DigitRec_votes_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
votes_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(votes_address0),
    .ce0(votes_ce0),
    .we0(votes_we0),
    .d0(votes_d0),
    .q0(votes_q0)
);

DigitRec_DigitRec_Pipeline_SET_KNN_SET grp_DigitRec_Pipeline_SET_KNN_SET_fu_156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start),
    .ap_done(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_done),
    .ap_idle(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_idle),
    .ap_ready(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_ready),
    .labels_2_0(labels_2_0_fu_82),
    .labels_1_0(labels_1_0_fu_78),
    .labels_0_0(labels_0_0_fu_74),
    .dists_2_0(dists_2_0_fu_70),
    .dists_1_0(dists_1_0_fu_66),
    .dists_0_0(dists_0_0_fu_62),
    .labels_2_1_out(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out),
    .labels_2_1_out_ap_vld(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out_ap_vld),
    .labels_1_1_out(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out),
    .labels_1_1_out_ap_vld(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out_ap_vld),
    .labels_0_1_out(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out),
    .labels_0_1_out_ap_vld(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out_ap_vld),
    .dists_2_1_out(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out),
    .dists_2_1_out_ap_vld(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out_ap_vld),
    .dists_1_1_out(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out),
    .dists_1_1_out_ap_vld(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out_ap_vld),
    .dists_0_1_out(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out),
    .dists_0_1_out_ap_vld(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out_ap_vld)
);

DigitRec_DigitRec_Pipeline_3 grp_DigitRec_Pipeline_3_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DigitRec_Pipeline_3_fu_172_ap_start),
    .ap_done(grp_DigitRec_Pipeline_3_fu_172_ap_done),
    .ap_idle(grp_DigitRec_Pipeline_3_fu_172_ap_idle),
    .ap_ready(grp_DigitRec_Pipeline_3_fu_172_ap_ready),
    .votes_address0(grp_DigitRec_Pipeline_3_fu_172_votes_address0),
    .votes_ce0(grp_DigitRec_Pipeline_3_fu_172_votes_ce0),
    .votes_we0(grp_DigitRec_Pipeline_3_fu_172_votes_we0),
    .votes_d0(grp_DigitRec_Pipeline_3_fu_172_votes_d0)
);

DigitRec_DigitRec_Pipeline_TRAINING_LOOP grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start),
    .ap_done(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done),
    .ap_idle(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_idle),
    .ap_ready(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_ready),
    .labels_2_1_reload(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_2_1_out),
    .labels_1_1_reload(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_1_1_out),
    .labels_0_1_reload(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_labels_0_1_out),
    .dists_2_1_reload(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_2_1_out),
    .dists_1_1_reload(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_1_1_out),
    .dists_0_1_reload(grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_dists_0_1_out),
    .training_labels_address0(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_address0),
    .training_labels_ce0(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_ce0),
    .training_labels_q0(training_labels_q0),
    .training_samples_address0(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address0),
    .training_samples_ce0(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce0),
    .training_samples_q0(training_samples_q0),
    .training_samples_address1(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address1),
    .training_samples_ce1(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce1),
    .training_samples_q1(training_samples_q1),
    .test_set_load(test_set_load_reg_487),
    .tmp_1(tmp_1_reg_477),
    .test_set_address0(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address0),
    .test_set_ce0(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce0),
    .test_set_q0(test_set_q0),
    .test_set_address1(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address1),
    .test_set_ce1(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce1),
    .test_set_q1(test_set_q1),
    .labels_2_3_out(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out),
    .labels_2_3_out_ap_vld(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out_ap_vld),
    .labels_1_3_out(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out),
    .labels_1_3_out_ap_vld(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out_ap_vld),
    .labels_0_3_out(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out),
    .labels_0_3_out_ap_vld(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out_ap_vld),
    .dists_2_3_out_i(dists_2_0_fu_70),
    .dists_2_3_out_o(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o),
    .dists_2_3_out_o_ap_vld(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o_ap_vld),
    .dists_1_3_out_i(dists_1_0_fu_66),
    .dists_1_3_out_o(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o),
    .dists_1_3_out_o_ap_vld(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o_ap_vld),
    .dists_0_3_out_i(dists_0_0_fu_62),
    .dists_0_3_out_o(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o),
    .dists_0_3_out_o_ap_vld(grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o_ap_vld)
);

DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1 grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start),
    .ap_done(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done),
    .ap_idle(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_idle),
    .ap_ready(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_ready),
    .empty_20(trunc_ln107_2_reg_520),
    .empty_21(trunc_ln107_1_reg_515),
    .empty(trunc_ln107_reg_510),
    .votes_address0(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_address0),
    .votes_ce0(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_ce0),
    .votes_we0(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_we0),
    .votes_d0(grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_d0),
    .votes_q0(votes_q0)
);

DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2 grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start),
    .ap_done(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done),
    .ap_idle(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_idle),
    .ap_ready(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_ready),
    .votes_address0(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_address0),
    .votes_ce0(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_ce0),
    .votes_q0(votes_q0),
    .max_label_out(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out),
    .max_label_out_ap_vld(grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DigitRec_Pipeline_3_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln96_fu_223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_DigitRec_Pipeline_3_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_DigitRec_Pipeline_3_fu_172_ap_ready == 1'b1)) begin
            grp_DigitRec_Pipeline_3_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln96_fu_223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg <= 1'b1;
        end else if ((grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_ready == 1'b1)) begin
            grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg <= 1'b1;
        end else if ((grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_ready == 1'b1)) begin
            grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg <= 1'b1;
        end else if ((grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_ready == 1'b1)) begin
            grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_ready == 1'b1)) begin
            grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_fu_58 <= 9'd0;
    end else if (((icmp_ln96_fu_223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_fu_58 <= add_ln96_fu_229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o_ap_vld == 1'b1))) begin
        dists_0_0_fu_62 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_0_3_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o_ap_vld == 1'b1))) begin
        dists_1_0_fu_66 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_1_3_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o_ap_vld == 1'b1))) begin
        dists_2_0_fu_70 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_dists_2_3_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        labels_0_0_fu_74 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out;
        labels_1_0_fu_78 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out;
        labels_2_0_fu_82 <= grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out;
        trunc_ln107_1_reg_515 <= trunc_ln107_1_fu_315_p1;
        trunc_ln107_2_reg_520 <= trunc_ln107_2_fu_320_p1;
        trunc_ln107_reg_510 <= trunc_ln107_fu_310_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_1_reg_451 <= t_fu_58;
        tmp_1_reg_477[10 : 2] <= tmp_1_fu_259_p3[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        test_set_load_reg_487 <= test_set_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln96_fu_223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln96_fu_223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        results_ce0 = 1'b1;
    end else begin
        results_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        results_we0 = 1'b1;
    end else begin
        results_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        test_set_address0 = zext_ln35_fu_267_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        test_set_address0 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address0;
    end else begin
        test_set_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        test_set_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        test_set_ce0 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce0;
    end else begin
        test_set_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        test_set_ce1 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_ce1;
    end else begin
        test_set_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        votes_address0 = grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        votes_address0 = grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        votes_address0 = grp_DigitRec_Pipeline_3_fu_172_votes_address0;
    end else begin
        votes_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        votes_ce0 = grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_votes_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        votes_ce0 = grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        votes_ce0 = grp_DigitRec_Pipeline_3_fu_172_votes_ce0;
    end else begin
        votes_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        votes_d0 = grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        votes_d0 = grp_DigitRec_Pipeline_3_fu_172_votes_d0;
    end else begin
        votes_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        votes_we0 = grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_votes_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        votes_we0 = grp_DigitRec_Pipeline_3_fu_172_votes_we0;
    end else begin
        votes_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln96_fu_223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln96_fu_229_p2 = (t_fu_58 + 9'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_DigitRec_Pipeline_3_fu_172_ap_done == 1'b0) | (grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_done == 1'b0));
end

assign grp_DigitRec_Pipeline_3_fu_172_ap_start = grp_DigitRec_Pipeline_3_fu_172_ap_start_reg;

assign grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start = grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg;

assign grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg;

assign grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start = grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg;

assign grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start = grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg;

assign icmp_ln96_fu_223_p2 = ((t_fu_58 == 9'd500) ? 1'b1 : 1'b0);

assign results_address0 = zext_ln96_fu_340_p1;

assign results_d0 = grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_max_label_out;

assign test_set_address1 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_test_set_address1;

assign tmp_1_fu_259_p3 = {{t_fu_58}, {2'd0}};

assign training_labels_address0 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_address0;

assign training_labels_ce0 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_labels_ce0;

assign training_samples_address0 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address0;

assign training_samples_address1 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_address1;

assign training_samples_ce0 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce0;

assign training_samples_ce1 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_training_samples_ce1;

assign trunc_ln107_1_fu_315_p1 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_1_3_out[3:0];

assign trunc_ln107_2_fu_320_p1 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_0_3_out[3:0];

assign trunc_ln107_fu_310_p1 = grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_labels_2_3_out[3:0];

assign zext_ln35_fu_267_p1 = tmp_1_fu_259_p3;

assign zext_ln96_fu_340_p1 = t_1_reg_451;

always @ (posedge ap_clk) begin
    tmp_1_reg_477[1:0] <= 2'b00;
end

endmodule //DigitRec
