INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-07/Desktop/Lab 9/register_file/register_file.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-07/Desktop/Lab 9/register_file/register_file.srcs/sim_1/new/register_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
