$date
   Fri Oct 18 17:52:37 2024
$end

$version
  2023.2
  $dumpfile ("dump.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_top $end
$scope module soc_lite $end
$var wire 1 ! resetn $end
$var wire 1 " clk $end
$var wire 16 # led [15:0] $end
$var wire 2 $ led_rg0 [1:0] $end
$var wire 2 % led_rg1 [1:0] $end
$var wire 8 & num_csn [7:0] $end
$var wire 7 ' num_a_g [6:0] $end
$var wire 32 ( num_data [31:0] $end
$var wire 8 ) switch [7:0] $end
$var wire 4 * btn_key_col [3:0] $end
$var wire 4 + btn_key_row [3:0] $end
$var wire 2 , btn_step [1:0] $end
$var wire 32 - debug_wb_pc [31:0] $end
$var wire 4 . debug_wb_rf_we [3:0] $end
$var wire 5 / debug_wb_rf_wnum [4:0] $end
$var wire 32 0 debug_wb_rf_wdata [31:0] $end
$var wire 1 1 cpu_clk $end
$var wire 1 2 timer_clk $end
$var reg 1 3 cpu_resetn $end
$var wire 1 4 cpu_inst_we $end
$var wire 32 5 cpu_inst_addr [31:0] $end
$var wire 32 6 cpu_inst_wdata [31:0] $end
$var wire 32 7 cpu_inst_rdata [31:0] $end
$var wire 1 8 cpu_data_we $end
$var wire 32 9 cpu_data_addr [31:0] $end
$var wire 32 : cpu_data_wdata [31:0] $end
$var wire 32 ; cpu_data_rdata [31:0] $end
$var wire 1 < data_sram_en $end
$var wire 1 = data_sram_we $end
$var wire 32 > data_sram_addr [31:0] $end
$var wire 32 ? data_sram_wdata [31:0] $end
$var wire 32 @ data_sram_rdata [31:0] $end
$var wire 1 A conf_en $end
$var wire 1 B conf_we $end
$var wire 32 C conf_addr [31:0] $end
$var wire 32 D conf_wdata [31:0] $end
$var wire 32 E conf_rdata [31:0] $end
$scope module cpu $end
$var wire 1 1 clk $end
$var wire 1 F resetn $end
$var wire 1 G inst_sram_en $end
$var wire 4 H inst_sram_we [3:0] $end
$var wire 32 5 inst_sram_addr [31:0] $end
$var wire 32 6 inst_sram_wdata [31:0] $end
$var wire 32 7 inst_sram_rdata [31:0] $end
$var wire 1 I data_sram_en $end
$var wire 4 J data_sram_we [3:0] $end
$var wire 32 9 data_sram_addr [31:0] $end
$var wire 32 : data_sram_wdata [31:0] $end
$var wire 32 ; data_sram_rdata [31:0] $end
$var wire 32 - debug_wb_pc [31:0] $end
$var wire 4 . debug_wb_rf_we [3:0] $end
$var wire 5 / debug_wb_rf_wnum [4:0] $end
$var wire 32 0 debug_wb_rf_wdata [31:0] $end
$var reg 1 K reset $end
$var wire 1 L ds_allowin $end
$var wire 1 M es_allowin $end
$var wire 1 N ms_allowin $end
$var wire 1 O ws_allowin $end
$var wire 1 P fs_to_ds_valid $end
$var wire 1 Q ds_to_es_valid $end
$var wire 1 R es_to_ms_valid $end
$var wire 1 S ms_to_ws_valid $end
$var wire 33 T br_bus [32:0] $end
$var wire 64 U fs_to_ds_bus [63:0] $end
$var wire 152 V ds_to_es_bus [151:0] $end
$var wire 71 W es_to_ms_bus [70:0] $end
$var wire 70 X ms_to_ws_bus [69:0] $end
$var wire 1 Y ma_allowin $end
$var wire 1 Z ws_to_rf_bus $end
$scope module u_IF_stage $end
$var wire 1 1 clk $end
$var wire 1 [ reset $end
$var wire 1 L ds_allowin $end
$var wire 33 T br_bus [32:0] $end
$var wire 1 P fs_to_ds_valid $end
$var wire 64 U fs_to_ds_bus [63:0] $end
$var wire 1 \ inst_sram_en $end
$var wire 4 H inst_sram_we [3:0] $end
$var wire 32 5 inst_sram_addr [31:0] $end
$var wire 32 6 inst_sram_wdata [31:0] $end
$var wire 32 7 inst_sram_rdata [31:0] $end
$var reg 1 ] fs_valid $end
$var wire 1 ^ fs_ready_go $end
$var wire 1 _ fs_allowin $end
$var wire 1 ` to_fs_valid $end
$var wire 32 a seq_pc [31:0] $end
$var wire 32 b next_pc [31:0] $end
$var wire 1 c br_taken $end
$var wire 32 d br_target [31:0] $end
$var wire 32 e fs_inst [31:0] $end
$var reg 32 f fs_pc [31:0] $end
$upscope $end
$scope module u_ID_stage $end
$var wire 1 1 clk $end
$var wire 1 g reset $end
$var wire 1 M es_allowin $end
$var wire 1 L ds_allowin $end
$var wire 1 P fs_to_ds_valid $end
$var wire 64 U fs_to_ds_bus [63:0] $end
$var wire 1 Q ds_to_es_valid $end
$var wire 152 V ds_to_es_bus [151:0] $end
$var wire 33 T br_bus [32:0] $end
$var wire 38 h ws_to_rf_bus [37:0] $end
$var wire 1 i br_taken $end
$var wire 32 j br_target [31:0] $end
$var wire 32 k ds_pc [31:0] $end
$var wire 32 l ds_inst [31:0] $end
$var reg 1 m ds_valid $end
$var wire 1 n ds_ready_go $end
$var wire 12 o alu_op [11:0] $end
$var wire 1 p load_op $end
$var wire 1 q src1_is_pc $end
$var wire 1 r src2_is_imm $end
$var wire 1 s res_from_mem $end
$var wire 1 t dst_is_r1 $end
$var wire 1 u gr_we $end
$var wire 1 v mem_we $end
$var wire 1 w src_reg_is_rd $end
$var wire 5 x dest [4:0] $end
$var wire 1 y rj_eq_rd $end
$var wire 32 z rj_value [31:0] $end
$var wire 32 { rkd_value [31:0] $end
$var wire 32 | imm [31:0] $end
$var wire 32 } br_offs [31:0] $end
$var wire 32 ~ jirl_offs [31:0] $end
$var wire 6 !! op_31_26 [5:0] $end
$var wire 4 "! op_25_22 [3:0] $end
$var wire 2 #! op_21_20 [1:0] $end
$var wire 5 $! op_19_15 [4:0] $end
$var wire 5 %! rd [4:0] $end
$var wire 5 &! rj [4:0] $end
$var wire 5 '! rk [4:0] $end
$var wire 12 (! i12 [11:0] $end
$var wire 20 )! i20 [19:0] $end
$var wire 16 *! i16 [15:0] $end
$var wire 26 +! i26 [25:0] $end
$var wire 64 ,! op_31_26_d [63:0] $end
$var wire 16 -! op_25_22_d [15:0] $end
$var wire 4 .! op_21_20_d [3:0] $end
$var wire 32 /! op_19_15_d [31:0] $end
$var wire 1 0! inst_add_w $end
$var wire 1 1! inst_sub_w $end
$var wire 1 2! inst_slt $end
$var wire 1 3! inst_sltu $end
$var wire 1 4! inst_nor $end
$var wire 1 5! inst_and $end
$var wire 1 6! inst_or $end
$var wire 1 7! inst_xor $end
$var wire 1 8! inst_slli_w $end
$var wire 1 9! inst_srli_w $end
$var wire 1 :! inst_srai_w $end
$var wire 1 ;! inst_addi_w $end
$var wire 1 <! inst_ld_w $end
$var wire 1 =! inst_st_w $end
$var wire 1 >! inst_jirl $end
$var wire 1 ?! inst_b $end
$var wire 1 @! inst_bl $end
$var wire 1 A! inst_beq $end
$var wire 1 B! inst_bne $end
$var wire 1 C! inst_lu12i_w $end
$var wire 1 D! need_ui5 $end
$var wire 1 E! need_si12 $end
$var wire 1 F! need_si16 $end
$var wire 1 G! need_si20 $end
$var wire 1 H! need_si26 $end
$var wire 1 I! src2_is_4 $end
$var wire 5 J! rf_raddr1 [4:0] $end
$var wire 32 K! rf_rdata1 [31:0] $end
$var wire 5 L! rf_raddr2 [4:0] $end
$var wire 32 M! rf_rdata2 [31:0] $end
$var wire 1 N! rf_we $end
$var wire 5 O! rf_waddr [4:0] $end
$var wire 32 P! rf_wdata [31:0] $end
$var wire 32 Q! mem_result [31:0] $end
$var wire 32 R! final_result [31:0] $end
$var reg 64 S! fs_to_ds_bus_r [63:0] $end
$scope module u_dec0 $end
$var wire 6 !! in [5:0] $end
$var wire 64 ,! out [63:0] $end
$upscope $end
$scope module u_dec1 $end
$var wire 4 "! in [3:0] $end
$var wire 16 -! out [15:0] $end
$upscope $end
$scope module u_dec2 $end
$var wire 2 #! in [1:0] $end
$var wire 4 .! out [3:0] $end
$upscope $end
$scope module u_dec3 $end
$var wire 5 $! in [4:0] $end
$var wire 32 /! out [31:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 1 clk $end
$var wire 5 J! raddr1 [4:0] $end
$var wire 32 K! rdata1 [31:0] $end
$var wire 5 L! raddr2 [4:0] $end
$var wire 32 M! rdata2 [31:0] $end
$var wire 1 N! we $end
$var wire 5 O! waddr [4:0] $end
$var wire 32 P! wdata [31:0] $end
$upscope $end
$upscope $end
$scope module u_EXE_stage $end
$var wire 1 1 clk $end
$var wire 1 T! reset $end
$var wire 1 N ms_allowin $end
$var wire 1 M es_allowin $end
$var wire 1 Q ds_to_es_valid $end
$var wire 152 V ds_to_es_bus [151:0] $end
$var wire 1 R es_to_ms_valid $end
$var wire 71 W es_to_ms_bus [70:0] $end
$var wire 1 I data_sram_en $end
$var wire 4 J data_sram_we [3:0] $end
$var wire 32 9 data_sram_addr [31:0] $end
$var wire 32 : data_sram_wdata [31:0] $end
$var wire 12 U! es_alu_op [11:0] $end
$var wire 1 V! es_load_op $end
$var wire 1 W! es_src1_is_pc $end
$var wire 1 X! es_src2_is_imm $end
$var wire 1 Y! es_src2_is_4 $end
$var wire 1 Z! es_gr_we $end
$var wire 1 [! es_mem_we $end
$var wire 5 \! es_dest [4:0] $end
$var wire 32 ]! es_imm [31:0] $end
$var wire 32 ^! es_rj_value [31:0] $end
$var wire 32 _! es_rkd_value [31:0] $end
$var wire 32 `! es_pc [31:0] $end
$var wire 1 a! es_res_from_mem $end
$var reg 1 b! es_valid $end
$var wire 1 c! es_ready_go $end
$var reg 152 d! ds_to_es_bus_r [151:0] $end
$var wire 32 e! alu_src1 [31:0] $end
$var wire 32 f! alu_src2 [31:0] $end
$var wire 32 g! alu_result [31:0] $end
$scope module u_alu $end
$var wire 12 U! alu_op [11:0] $end
$var wire 32 e! alu_src1 [31:0] $end
$var wire 32 f! alu_src2 [31:0] $end
$var wire 32 g! alu_result [31:0] $end
$var wire 1 h! op_add $end
$var wire 1 i! op_sub $end
$var wire 1 j! op_slt $end
$var wire 1 k! op_sltu $end
$var wire 1 l! op_and $end
$var wire 1 m! op_nor $end
$var wire 1 n! op_or $end
$var wire 1 o! op_xor $end
$var wire 1 p! op_sll $end
$var wire 1 q! op_srl $end
$var wire 1 r! op_sra $end
$var wire 1 s! op_lui $end
$var wire 32 t! add_sub_result [31:0] $end
$var wire 32 u! slt_result [31:0] $end
$var wire 32 v! sltu_result [31:0] $end
$var wire 32 w! and_result [31:0] $end
$var wire 32 x! nor_result [31:0] $end
$var wire 32 y! or_result [31:0] $end
$var wire 32 z! xor_result [31:0] $end
$var wire 32 {! lui_result [31:0] $end
$var wire 32 |! sll_result [31:0] $end
$var wire 64 }! sr64_result [63:0] $end
$var wire 32 ~! sr_result [31:0] $end
$var wire 32 !" adder_a [31:0] $end
$var wire 32 "" adder_b [31:0] $end
$var wire 1 #" adder_cin $end
$var wire 32 $" adder_result [31:0] $end
$var wire 1 %" adder_cout $end
$upscope $end
$upscope $end
$scope module u_MEM_stage $end
$var wire 1 1 clk $end
$var wire 1 &" reset $end
$var wire 1 O ws_allowin $end
$var wire 1 Y ms_allowin $end
$var wire 1 R es_to_ms_valid $end
$var wire 71 W es_to_ms_bus [70:0] $end
$var wire 1 S ms_to_ws_valid $end
$var wire 70 X ms_to_ws_bus [69:0] $end
$var wire 32 ; data_sram_rdata [31:0] $end
$var wire 1 '" ms_res_from_mem $end
$var wire 1 (" ms_gr_we $end
$var wire 5 )" ms_dest [4:0] $end
$var wire 32 *" ms_alu_result [31:0] $end
$var wire 32 +" ms_pc [31:0] $end
$var wire 32 ," mem_result [31:0] $end
$var wire 32 -" final_result [31:0] $end
$var reg 1 ." ms_valid $end
$var wire 1 /" ms_ready_go $end
$var reg 71 0" es_to_ms_bus_r [70:0] $end
$upscope $end
$scope module u_WB_stage $end
$var wire 1 1 clk $end
$var wire 1 1" reset $end
$var wire 1 O ws_allowin $end
$var wire 1 S ms_to_ws_valid $end
$var wire 70 X ms_to_ws_bus [69:0] $end
$var wire 38 2" ws_to_rf_bus [37:0] $end
$var wire 32 - debug_wb_pc [31:0] $end
$var wire 4 . debug_wb_rf_we [3:0] $end
$var wire 5 / debug_wb_rf_wnum [4:0] $end
$var wire 32 0 debug_wb_rf_wdata [31:0] $end
$var wire 1 3" ws_gr_we $end
$var wire 5 4" ws_dest [4:0] $end
$var wire 32 5" ws_final_result [31:0] $end
$var wire 32 6" ws_pc [31:0] $end
$var wire 1 7" rf_we $end
$var wire 5 8" rf_waddr [4:0] $end
$var wire 32 9" rf_wdata [31:0] $end
$var reg 1 :" ws_valid $end
$var wire 1 ;" ws_ready_go $end
$var reg 70 <" ms_to_ws_bus_r [69:0] $end
$upscope $end
$upscope $end
$scope module inst_ram $end
$var wire 1 1 clk $end
$var wire 1 4 we $end
$var wire 15 =" a [14:0] $end
$var wire 32 6 d [31:0] $end
$var wire 32 7 spo [31:0] $end
$scope module async_ram $end
$var wire 1 1 clk $end
$var wire 15 =" address [14:0] $end
$var wire 1 4 we $end
$var wire 32 7 rdata [31:0] $end
$var wire 32 6 wdata [31:0] $end
$var reg 32 >" data_out [31:0] $end
$upscope $end
$upscope $end
$scope module bridge_1x2 $end
$var wire 1 1 clk $end
$var wire 1 ?" resetn $end
$var wire 1 8 cpu_data_we $end
$var wire 32 9 cpu_data_addr [31:0] $end
$var wire 32 : cpu_data_wdata [31:0] $end
$var wire 32 ; cpu_data_rdata [31:0] $end
$var wire 1 < data_sram_en $end
$var wire 1 = data_sram_we $end
$var wire 32 > data_sram_addr [31:0] $end
$var wire 32 ? data_sram_wdata [31:0] $end
$var wire 32 @ data_sram_rdata [31:0] $end
$var wire 1 A conf_en $end
$var wire 1 B conf_we $end
$var wire 32 C conf_addr [31:0] $end
$var wire 32 D conf_wdata [31:0] $end
$var wire 32 E conf_rdata [31:0] $end
$var wire 1 @" sel_sram $end
$var wire 1 A" sel_conf $end
$upscope $end
$scope module data_ram $end
$var wire 1 1 clk $end
$var wire 1 B" we $end
$var wire 15 C" a [14:0] $end
$var wire 32 ? d [31:0] $end
$var wire 32 @ spo [31:0] $end
$scope module async_ram $end
$var wire 1 1 clk $end
$var wire 15 C" address [14:0] $end
$var wire 1 B" we $end
$var wire 32 @ rdata [31:0] $end
$var wire 32 ? wdata [31:0] $end
$var reg 32 D" data_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_confreg $end
$var wire 1 1 clk $end
$var wire 1 2 timer_clk $end
$var wire 1 E" resetn $end
$var wire 1 A conf_en $end
$var wire 1 B conf_we $end
$var wire 32 C conf_addr [31:0] $end
$var wire 32 D conf_wdata [31:0] $end
$var wire 32 E conf_rdata [31:0] $end
$var wire 16 # led [15:0] $end
$var wire 2 $ led_rg0 [1:0] $end
$var wire 2 % led_rg1 [1:0] $end
$var reg 8 F" num_csn [7:0] $end
$var reg 7 G" num_a_g [6:0] $end
$var reg 32 H" num_data [31:0] $end
$var wire 8 ) switch [7:0] $end
$var wire 4 * btn_key_col [3:0] $end
$var wire 4 + btn_key_row [3:0] $end
$var wire 2 , btn_step [1:0] $end
$var reg 32 I" cr0 [31:0] $end
$var reg 32 J" cr1 [31:0] $end
$var reg 32 K" cr2 [31:0] $end
$var reg 32 L" cr3 [31:0] $end
$var reg 32 M" cr4 [31:0] $end
$var reg 32 N" cr5 [31:0] $end
$var reg 32 O" cr6 [31:0] $end
$var reg 32 P" cr7 [31:0] $end
$var reg 32 Q" led_data [31:0] $end
$var reg 32 R" led_rg0_data [31:0] $end
$var reg 32 S" led_rg1_data [31:0] $end
$var wire 32 T" switch_data [31:0] $end
$var wire 32 U" sw_inter_data [31:0] $end
$var wire 32 V" btn_key_data [31:0] $end
$var wire 32 W" btn_step_data [31:0] $end
$var reg 8 X" confreg_uart_data [7:0] $end
$var reg 1 Y" confreg_uart_valid $end
$var reg 32 Z" timer_r2 [31:0] $end
$var reg 32 [" simu_flag [31:0] $end
$var reg 32 \" io_simu [31:0] $end
$var reg 8 ]" virtual_uart_data [7:0] $end
$var reg 1 ^" open_trace $end
$var reg 1 _" num_monitor $end
$var wire 1 `" conf_write $end
$var wire 1 a" write_cr0 $end
$var wire 1 b" write_cr1 $end
$var wire 1 c" write_cr2 $end
$var wire 1 d" write_cr3 $end
$var wire 1 e" write_cr4 $end
$var wire 1 f" write_cr5 $end
$var wire 1 g" write_cr6 $end
$var wire 1 h" write_cr7 $end
$var reg 1 i" write_timer_begin $end
$var reg 1 j" write_timer_begin_r1 $end
$var reg 1 k" write_timer_begin_r2 $end
$var reg 1 l" write_timer_begin_r3 $end
$var reg 1 m" write_timer_end_r1 $end
$var reg 1 n" write_timer_end_r2 $end
$var reg 32 o" conf_wdata_r [31:0] $end
$var reg 32 p" conf_wdata_r1 [31:0] $end
$var reg 32 q" conf_wdata_r2 [31:0] $end
$var reg 32 r" timer_r1 [31:0] $end
$var reg 32 s" timer [31:0] $end
$var wire 1 t" write_timer $end
$var wire 1 u" write_io_simu $end
$var wire 1 v" write_open_trace $end
$var wire 1 w" write_num_monitor $end
$var wire 8 x" write_uart_data [7:0] $end
$var wire 1 y" write_uart_valid $end
$var wire 1 z" write_led $end
$var reg 16 {" btn_key_r [15:0] $end
$var reg 3 |" state [2:0] $end
$var wire 3 }" next_state [2:0] $end
$var reg 1 ~" key_flag $end
$var reg 20 !# key_count [19:0] $end
$var reg 4 "# state_count [3:0] $end
$var wire 1 ## key_start $end
$var wire 1 $# key_end $end
$var wire 1 %# key_sample $end
$var wire 16 &# btn_key_tmp [15:0] $end
$var reg 1 '# btn_step0_r $end
$var reg 1 (# btn_step1_r $end
$var reg 1 )# step0_flag $end
$var reg 20 *# step0_count [19:0] $end
$var wire 1 +# step0_start $end
$var wire 1 ,# step0_end $end
$var wire 1 -# step0_sample $end
$var reg 1 .# step1_flag $end
$var reg 20 /# step1_count [19:0] $end
$var wire 1 0# step1_start $end
$var wire 1 1# step1_end $end
$var wire 1 2# step1_sample $end
$var wire 1 3# write_led_rg0 $end
$var wire 1 4# write_led_rg1 $end
$var wire 1 5# write_num $end
$var reg 20 6# count [19:0] $end
$var reg 4 7# scan_data [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
bx !!
bx !"
bx !#
0"
bx "!
bx ""
bx "#
bx #
bx #!
x#"
x##
bx $
bx $!
bx $"
0$#
bx %
bx %!
x%"
x%#
bx &
bx &!
x&"
b0 &#
bx '
bx '!
x'"
x'#
bx (
bx (!
x("
x(#
b11111111 )
bx )!
bx )"
x)#
bx *
bx *!
bx *"
bx *#
b0 +
bx +!
bx +"
0+#
b11 ,
bx ,!
bx ,"
x,#
bx -
bx -!
bx -"
x-#
bx .
bx .!
x."
x.#
bx /
bx /!
1/"
bx /#
bx 0
x0!
bx 0"
00#
01
x1!
x1"
x1#
02
x2!
bx 2"
x2#
x3
x3!
x3"
x3#
04
x4!
bx 4"
x4#
bx 5
x5!
bx 5"
x5#
b0 6
x6!
bx 6"
bx 6#
bx 7
x7!
x7"
bx 7#
x8
x8!
bx 8"
bx 9
x9!
bx 9"
bx :
x:!
x:"
bx ;
x;!
1;"
x<
x<!
bx <"
x=
x=!
bx ="
bx >
x>!
bx >"
bx ?
x?!
x?"
bx @
x@!
x@"
xA
xA!
xA"
xB
xB!
xB"
bx C
xC!
bx C"
bx D
xD!
bx D"
bx E
xE!
xE"
xF
xF!
bx F"
zG
xG!
bx G"
b0 H
xH!
bx H"
1I
xI!
bx I"
bx J
bx J!
bx J"
xK
bx K!
bx K"
xL
bx L!
bx L"
xM
bx M!
bx M"
zN
zN!
bx N"
1O
bz O!
bx O"
xP
bzx P!
bx P"
xQ
bz Q!
bx Q"
xR
bz R!
bx R"
xS
bx S!
bx S"
bx T
xT!
b11111111 T"
bx U
bx U!
b1010101010101010 U"
bxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx V
xV!
b0xxxxxxxxxxxxxxxx V"
bx W
xW!
b0xx W"
bx X
xX!
bx X"
1Y
xY!
xY"
xZ
xZ!
bx Z"
x[
x[!
bx ["
x\
bx \!
bx \"
x]
bx ]!
bx ]"
1^
bx ^!
x^"
x_
bx _!
x_"
x`
bx `!
x`"
bx a
xa!
xa"
bx b
xb!
xb"
xc
1c!
xc"
bx d
bx d!
xd"
bx e
bx e!
xe"
bx f
bx f!
xf"
xg
bx g!
xg"
bzx h
xh!
xh"
xi
xi!
xi"
bx j
xj!
xj"
bx k
xk!
xk"
bx l
xl!
xl"
xm
xm!
xm"
1n
xn!
xn"
bx o
xo!
bx o"
zp
xp!
bx p"
xq
xq!
bx q"
xr
xr!
bx r"
xs
xs!
bx s"
xt
bx t!
xt"
xu
b0x u!
xu"
xv
b0x v!
xv"
xw
bx w!
xw"
bx x
bx x!
bx x"
xy
bx y!
xy"
bx z
bx z!
xz"
bx {
bx {!
bx {"
bx |
bx |!
bx |"
bx00 }
bx }!
bx }"
bx00 ~
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ~!
x~"
$end

#5000
1"
11
12
03
0?"
0E"
0F

#10000
0"
01
02

#15000
b0 !#
1"
b0 "#
b0 #
1##
b0 $
b0 %
0%#
b11111111 &
1&"
b0 '
1'#
b0 (
1(#
0)#
b0 *
b0 *#
0,#
0-#
0.#
b0 /#
11
11"
01#
12
02#
b0 6#
b0 7#
b11111111 F"
b0 G"
b0 H"
b0 I"
b0 J"
1K
b0 K"
b0 L"
b0 M"
b0 N"
b0 O"
b0 P"
b0 Q"
b0 R"
b0 S"
1T!
b0 V"
b0 W"
b0 X"
0Y"
1[
b11111111111111111111111111111111 ["
0\
b0 \"
b0 ]"
1^"
1_"
0`
1g
0i"
b0 s"
b0 {"
b0 |"
b0 }"
0~"

#20000
0"
01
02

#25000
1"
b0 .
0."
11
12
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 2"
03#
04#
b11100000000000000000000000000 5
05#
b10101111111111110000001100 7
07"
08
0:"
0=
b0 ="
b10101111111111110000001100 >"
0B
0B"
b0 J
1L
1M
0P
0Q
0R
0S
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx T
b1010111111111111000000110000011011111111111111111111111100 U
0]
1_
0`"
b11100000000000000000000000000 a
0a"
b11100000000000000000000000000 b
0b!
0b"
0c
0c"
0d"
b10101111111111110000001100 e
0e"
b11011111111111111111111111100 f
0f"
0g"
0h"
0i
0j"
0m
b0 r"
0t"
0u"
0v"
0w"
0y"
0z"

#30000
0"
01
02

#35000
1"
11
12
b0 Z"
0k"

#40000
0"
01
02

#45000
1"
11
12
0l"
0m"

#50000
0"
01
02

#55000
1"
11
12
0n"

#60000
0"
01
02

#65000
1"
11
12

#70000
0"
01
02

#75000
1"
11
12

#80000
0"
01
02

#85000
1"
11
12

#90000
0"
01
02

#95000
1"
11
12

#100000
0"
01
02

#105000
1"
11
12

#110000
0"
01
02

#115000
1"
11
12

#120000
0"
01
02

#125000
1"
11
12

#130000
0"
01
02

#135000
1"
11
12

#140000
0"
01
02

#145000
1"
11
12

#150000
0"
01
02

#155000
1"
11
12

#160000
0"
01
02

#165000
1"
11
12

#170000
0"
01
02

#175000
1"
11
12

#180000
0"
01
02

#185000
1"
11
12

#190000
0"
01
02

#195000
1"
11
12

#200000
0"
01
02

#205000
1"
11
12

#210000
0"
01
02

#215000
1"
11
12

#220000
0"
01
02

#225000
1"
11
12

#230000
0"
01
02

#235000
1"
11
12

#240000
0"
01
02

#245000
1"
11
12

#250000
0"
01
02

#255000
1"
11
12

#260000
0"
01
02

#265000
1"
11
12

#270000
0"
01
02

#275000
1"
11
12

#280000
0"
01
02

#285000
1"
11
12

#290000
0"
01
02

#295000
1"
11
12

#300000
0"
01
02

#305000
1"
11
12

#310000
0"
01
02

#315000
1"
11
12

#320000
0"
01
02

#325000
1"
11
12

#330000
0"
01
02

#335000
1"
11
12

#340000
0"
01
02

#345000
1"
11
12

#350000
0"
01
02

#355000
1"
11
12

#360000
0"
01
02

#365000
1"
11
12

#370000
0"
01
02

#375000
1"
11
12

#380000
0"
01
02

#385000
1"
11
12

#390000
0"
01
02

#395000
1"
11
12

#400000
0"
01
02

#405000
1"
11
12

#410000
0"
01
02

#415000
1"
11
12

#420000
0"
01
02

#425000
1"
11
12

#430000
0"
01
02

#435000
1"
11
12

#440000
0"
01
02

#445000
1"
11
12

#450000
0"
01
02

#455000
1"
11
12

#460000
0"
01
02

#465000
1"
11
12

#470000
0"
01
02

#475000
1"
11
12

#480000
0"
01
02

#485000
1"
11
12

#490000
0"
01
02

#495000
1"
11
12

#500000
0"
01
02

#505000
1"
11
12

#510000
0"
01
02

#515000
1"
11
12

#520000
0"
01
02

#525000
1"
11
12

#530000
0"
01
02

#535000
1"
11
12

#540000
0"
01
02

#545000
1"
11
12

#550000
0"
01
02

#555000
1"
11
12

#560000
0"
01
02

#565000
1"
11
12

#570000
0"
01
02

#575000
1"
11
12

#580000
0"
01
02

#585000
1"
11
12

#590000
0"
01
02

#595000
1"
11
12

#600000
0"
01
02

#605000
1"
11
12

#610000
0"
01
02

#615000
1"
11
12

#620000
0"
01
02

#625000
1"
11
12

#630000
0"
01
02

#635000
1"
11
12

#640000
0"
01
02

#645000
1"
11
12

#650000
0"
01
02

#655000
1"
11
12

#660000
0"
01
02

#665000
1"
11
12

#670000
0"
01
02

#675000
1"
11
12

#680000
0"
01
02

#685000
1"
11
12

#690000
0"
01
02

#695000
1"
11
12

#700000
0"
01
02

#705000
1"
11
12

#710000
0"
01
02

#715000
1"
11
12

#720000
0"
01
02

#725000
1"
11
12

#730000
0"
01
02

#735000
1"
11
12

#740000
0"
01
02

#745000
1"
11
12

#750000
0"
01
02

#755000
1"
11
12

#760000
0"
01
02

#765000
1"
11
12

#770000
0"
01
02

#775000
1"
11
12

#780000
0"
01
02

#785000
1"
11
12

#790000
0"
01
02

#795000
1"
11
12

#800000
0"
01
02

#805000
1"
11
12

#810000
0"
01
02

#815000
1"
11
12

#820000
0"
01
02

#825000
1"
11
12

#830000
0"
01
02

#835000
1"
11
12

#840000
0"
01
02

#845000
1"
11
12

#850000
0"
01
02

#855000
1"
11
12

#860000
0"
01
02

#865000
1"
11
12

#870000
0"
01
02

#875000
1"
11
12

#880000
0"
01
02

#885000
1"
11
12

#890000
0"
01
02

#895000
1"
11
12

#900000
0"
01
02

#905000
1"
11
12

#910000
0"
01
02

#915000
1"
11
12

#920000
0"
01
02

#925000
1"
11
12

#930000
0"
01
02

#935000
1"
11
12

#940000
0"
01
02

#945000
1"
11
12

#950000
0"
01
02

#955000
1"
11
12

#960000
0"
01
02

#965000
1"
11
12

#970000
0"
01
02

#975000
1"
11
12

#980000
0"
01
02

#985000
1"
11
12

#990000
0"
01
02

#995000
1"
11
12

#1000000
0"
01
02

#1005000
1"
11
12

#1010000
0"
01
02

#1015000
1"
11
12

#1020000
0"
01
02

#1025000
1"
11
12

#1030000
0"
01
02

#1035000
1"
11
12

#1040000
0"
01
02

#1045000
1"
11
12

#1050000
0"
01
02

#1055000
1"
11
12

#1060000
0"
01
02

#1065000
1"
11
12

#1070000
0"
01
02

#1075000
1"
11
12

#1080000
0"
01
02

#1085000
1"
11
12

#1090000
0"
01
02

#1095000
1"
11
12

#1100000
0"
01
02

#1105000
1"
11
12

#1110000
0"
01
02

#1115000
1"
11
12

#1120000
0"
01
02

#1125000
1"
11
12

#1130000
0"
01
02

#1135000
1"
11
12

#1140000
0"
01
02

#1145000
1"
11
12

#1150000
0"
01
02

#1155000
1"
11
12

#1160000
0"
01
02

#1165000
1"
11
12

#1170000
0"
01
02

#1175000
1"
11
12

#1180000
0"
01
02

#1185000
1"
11
12

#1190000
0"
01
02

#1195000
1"
11
12

#1200000
0"
01
02

#1205000
1"
11
12

#1210000
0"
01
02

#1215000
1"
11
12

#1220000
0"
01
02

#1225000
1"
11
12

#1230000
0"
01
02

#1235000
1"
11
12

#1240000
0"
01
02

#1245000
1"
11
12

#1250000
0"
01
02

#1255000
1"
11
12

#1260000
0"
01
02

#1265000
1"
11
12

#1270000
0"
01
02

#1275000
1"
11
12

#1280000
0"
01
02

#1285000
1"
11
12

#1290000
0"
01
02

#1295000
1"
11
12

#1300000
0"
01
02

#1305000
1"
11
12

#1310000
0"
01
02

#1315000
1"
11
12

#1320000
0"
01
02

#1325000
1"
11
12

#1330000
0"
01
02

#1335000
1"
11
12

#1340000
0"
01
02

#1345000
1"
11
12

#1350000
0"
01
02

#1355000
1"
11
12

#1360000
0"
01
02

#1365000
1"
11
12

#1370000
0"
01
02

#1375000
1"
11
12

#1380000
0"
01
02

#1385000
1"
11
12

#1390000
0"
01
02

#1395000
1"
11
12

#1400000
0"
01
02

#1405000
1"
11
12

#1410000
0"
01
02

#1415000
1"
11
12

#1420000
0"
01
02

#1425000
1"
11
12

#1430000
0"
01
02

#1435000
1"
11
12

#1440000
0"
01
02

#1445000
1"
11
12

#1450000
0"
01
02

#1455000
1"
11
12

#1460000
0"
01
02

#1465000
1"
11
12

#1470000
0"
01
02

#1475000
1"
11
12

#1480000
0"
01
02

#1485000
1"
11
12

#1490000
0"
01
02

#1495000
1"
11
12

#1500000
0"
01
02

#1505000
1"
11
12

#1510000
0"
01
02

#1515000
1"
11
12

#1520000
0"
01
02

#1525000
1"
11
12

#1530000
0"
01
02

#1535000
1"
11
12

#1540000
0"
01
02

#1545000
1"
11
12

#1550000
0"
01
02

#1555000
1"
11
12

#1560000
0"
01
02

#1565000
1"
11
12

#1570000
0"
01
02

#1575000
1"
11
12

#1580000
0"
01
02

#1585000
1"
11
12

#1590000
0"
01
02

#1595000
1"
11
12

#1600000
0"
01
02

#1605000
1"
11
12

#1610000
0"
01
02

#1615000
1"
11
12

#1620000
0"
01
02

#1625000
1"
11
12

#1630000
0"
01
02

#1635000
1"
11
12

#1640000
0"
01
02

#1645000
1"
11
12

#1650000
0"
01
02

#1655000
1"
11
12

#1660000
0"
01
02

#1665000
1"
11
12

#1670000
0"
01
02

#1675000
1"
11
12

#1680000
0"
01
02

#1685000
1"
11
12

#1690000
0"
01
02

#1695000
1"
11
12

#1700000
0"
01
02

#1705000
1"
11
12

#1710000
0"
01
02

#1715000
1"
11
12

#1720000
0"
01
02

#1725000
1"
11
12

#1730000
0"
01
02

#1735000
1"
11
12

#1740000
0"
01
02

#1745000
1"
11
12

#1750000
0"
01
02

#1755000
1"
11
12

#1760000
0"
01
02

#1765000
1"
11
12

#1770000
0"
01
02

#1775000
1"
11
12

#1780000
0"
01
02

#1785000
1"
11
12

#1790000
0"
01
02

#1795000
1"
11
12

#1800000
0"
01
02

#1805000
1"
11
12

#1810000
0"
01
02

#1815000
1"
11
12

#1820000
0"
01
02

#1825000
1"
11
12

#1830000
0"
01
02

#1835000
1"
11
12

#1840000
0"
01
02

#1845000
1"
11
12

#1850000
0"
01
02

#1855000
1"
11
12

#1860000
0"
01
02

#1865000
1"
11
12

#1870000
0"
01
02

#1875000
1"
11
12

#1880000
0"
01
02

#1885000
1"
11
12

#1890000
0"
01
02

#1895000
1"
11
12

#1900000
0"
01
02

#1905000
1"
11
12

#1910000
0"
01
02

#1915000
1"
11
12

#1920000
0"
01
02

#1925000
1"
11
12

#1930000
0"
01
02

#1935000
1"
11
12

#1940000
0"
01
02

#1945000
1"
11
12

#1950000
0"
01
02

#1955000
1"
11
12

#1960000
0"
01
02

#1965000
1"
11
12

#1970000
0"
01
02

#1975000
1"
11
12

#1980000
0"
01
02

#1985000
1"
11
12

#1990000
0"
01
02

#1995000
1"
11
12

#2000000
1!
0"
01
02

#2005000
1"
11
12
13
1?"
1E"
1F

#2010000
0"
01
02

#2015000
1"
b1 "#
b1111111 &
0&"
b1111110 '
11
01"
12
b1 6#
b1111111 F"
b1111110 G"
0K
0T!
0[
1\
1`
0g
b1 s"
1~"

#2020000
0"
01
02

#2025000
b1 !#
1"
b10 "#
11
12
b11100000000000000000000000100 5
b10 6#
b1 ="
1P
b1010111111111111000000110000011100000000000000000000000000 U
1]
b11100000000000000000000000100 a
b11100000000000000000000000100 b
b11100000000000000000000000000 f
b1 r"
b10 s"

#2030000
0"
01
02

#2035000
b0 !!
b10 !#
1"
b1010 "!
b11 "#
b11 #!
b11111 $!
b1100 %!
b0 &!
b11111 '!
b111111111111 (!
b1011111111111100000 )!
b1010111111111111 *!
b11001010111111111111 +!
b1 ,!
b10000000000 -!
b1000 .!
b10000000000000000000000000000000 /!
00!
11
01!
12
02!
03!
04!
b11100000000000000000000001000 5
05!
06!
b11 6#
b1010000111111111111100000000000 7
07!
08!
09!
0:!
1;!
0<!
0=!
b10 ="
0>!
b1010000111111111111100000000000 >"
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
b0 J!
b0 K!
b11111 L!
1Q
b1010111111111111000000110000011100000000000000000000000000 S!
b11111111111111101011111111111100 T
b101000011111111111110000000000000011100000000000000000000000100 U
b1z01010011001111111111111111111111111111111100000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000111000000000000000000000000000 V
b1 Z"
b11100000000000000000000001000 a
b11100000000000000000000001000 b
0c
b11111111111111101011111111111100 d
b1010000111111111111100000000000 e
b11100000000000000000000000100 f
0i
b11111111111111101011111111111100 j
b11100000000000000000000000000 k
b10101111111111110000001100 l
1m
b1 o
0q
1r
b10 r"
0s
b11 s"
0t
1u
0v
0w
b1100 x
b0 z
b11111111111111111111111111111111 |
b11111111111111101011111111111100 }
b11111111111111101011111111111100 ~

#2040000
0"
01
02

#2045000
b10100 !!
b0 !"
b11 !#
1"
b11 "!
b11111111111111111111111111111111 ""
b100 "#
0#"
b11111111111111111111111111111111 $"
b0 %!
0%"
b11110 '!
b111111111110 (!
b1111111111111000000 )!
b11111111111110 *!
b11111111111110 +!
b100000000000000000000 ,!
b1000 -!
11
12
03#
04#
b11100000000001111111111111100 5
05#
b100 6#
b0 7
08
b11111111111111111111111111111111 9
0;!
1<
0=
b11111111111111 ="
b11111111111111111111111111111111 >
b0 >"
1?!
1@"
0A
0A"
0B
0B"
b11111111111111111111111111111111 C
b111111111111111 C"
b0 E
0E!
1H!
b0 J
xL
b11110 L!
xM
1R
b101000011111111111110000000000000011100000000000000000000000100 S!
b100011100000000001111111111111100 T
b11100000000000000000000001000 U
b1 U!
b0z00000000001111111111111111111111111111111000000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000111000000000000000000000001000 V
zV!
b1011001111111111111111111111111111111100011100000000000000000000000000 W
0W!
1X!
0Y!
1Z!
b10 Z"
0[!
x\
b1100 \!
b11111111111111111111111111111111 ]!
b0 ^!
x_
b11100000000000000000000000000 `!
0`"
b11100000000000000000000001100 a
0a!
0a"
b11100000000001111111111111100 b
1b!
0b"
1c
0c"
b11100000000001111111111111100 d
b1z01010011001111111111111111111111111111111100000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000111000000000000000000000000000 d!
0d"
b0 e
b0 e!
0e"
b11100000000000000000000001000 f
b11111111111111111111111111111111 f!
0f"
b11111111111111111111111111111111 g!
0g"
1h!
0h"
1i
0i!
b11100000000001111111111111100 j
0j!
b11100000000000000000000000100 k
0k!
b1010000111111111111100000000000 l
0l!
0m!
0n!
b0 o
0o!
0p!
0q!
0r
0r!
b11 r"
0s!
b100 s"
b11111111111111111111111111111111 t!
0t"
0u
b0 u!
0u"
b1 v!
0v"
b0 w!
0w"
b0 x
b0 x!
b11111111111111111111111111111111 y!
0y"
b11111111111111111111111111111111 z!
0z"
b11111111111111111111111111111111 {!
b11111111111111111111111111111110 |
b11111111111111111111111111111111 |!
b1111111111111000 }
b11111111111111111111111111111111 }!
b1111111111111000 ~
b1111111111111111111111111111111 ~!

#2050000
0"
01
02

#2055000
b100 !#
1"
b101 "#
0'"
1("
b1100 )"
b11111111111111111111111111111111 *"
b11100000000000000000000000000 +"
b11111111111111111111111111111111 -"
1."
b1011001111111111111111111111111111111100011100000000000000000000000000 0"
11
12
b101 6#
1S
b1011001111111111111111111111111111111100011100000000000000000000000000 X
b11 Z"
b100 r"
b101 s"

#2060000
0"
01
02

#2065000
b101 !#
1"
b110 "#
b11100000000000000000000000000 -
b1111 .
b1100 /
b11111111111111111111111111111111 0
11
12
b10110011111111111111111111111111111111 2"
13"
b1100 4"
b11111111111111111111111111111111 5"
b11100000000000000000000000000 6"
b110 6#
17"
b1100 8"
b11111111111111111111111111111111 9"
1:"
b1011001111111111111111111111111111111100011100000000000000000000000000 <"
bz1 P!
1Z
b100 Z"
bz1 h
b101 r"
b110 s"

#2070000
0"
01
02

#2075000
b110 !#
1"
b111 "#
11
12
b111 6#
b101 Z"
b110 r"
b111 s"

#2080000
0"
01
02

#2085000
b111 !#
1"
b1000 "#
11
12
b1000 6#
b110 Z"
b111 r"
b1000 s"

#2090000
0"
01
02

#2095000
b1000 !#
1"
b0 "#
11
12
b1001 6#
b111 Z"
b1000 r"
b1001 s"

#2100000
0"
01
02

#2105000
b1001 !#
1"
b1 "#
11
12
b1010 6#
b1000 Z"
b1001 r"
b1010 s"

#2110000
0"
01
02

#2115000
b1010 !#
1"
b10 "#
11
12
b1011 6#
b1001 Z"
b1010 r"
b1011 s"
