
# Entity: test 
- **File**: module.systemVerilogSource

## Diagram
![Diagram](test.svg "Diagram")
## Signals

| Name                  | Type              | Description |
| --------------------- | ----------------- | ----------- |
| testReg [0:`A-1]      | reg [`A-1:0]      |             |
| testReg [0:`BCD-1]    | reg [`BCD-1:0]    |             |
| testReg [0:`XYZ_OP-1] | reg [`XYZ_OP-1:0] |             |
