Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Oct  9 14:22:55 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.617        0.000                      0                  617        0.175        0.000                      0                  617        4.500        0.000                       0                   291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.617        0.000                      0                  617        0.175        0.000                      0                  617        4.500        0.000                       0                   291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.952ns (19.444%)  route 3.944ns (80.556%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          1.081    10.212    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    Inst_btn_debounce/sig_cntrs_ary_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.952ns (19.444%)  route 3.944ns (80.556%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          1.081    10.212    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    Inst_btn_debounce/sig_cntrs_ary_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.952ns (19.444%)  route 3.944ns (80.556%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          1.081    10.212    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    Inst_btn_debounce/sig_cntrs_ary_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.952ns (19.444%)  route 3.944ns (80.556%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          1.081    10.212    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.595    15.018    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    Inst_btn_debounce/sig_cntrs_ary_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.020%)  route 3.803ns (79.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.940    10.071    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.594    15.017    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    14.851    Inst_btn_debounce/sig_cntrs_ary_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.020%)  route 3.803ns (79.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.940    10.071    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.594    15.017    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    14.851    Inst_btn_debounce/sig_cntrs_ary_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.020%)  route 3.803ns (79.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.940    10.071    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.594    15.017    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    14.851    Inst_btn_debounce/sig_cntrs_ary_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.020%)  route 3.803ns (79.980%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.940    10.071    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.594    15.017    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    14.851    Inst_btn_debounce/sig_cntrs_ary_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.952ns (20.676%)  route 3.652ns (79.324%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.790     9.920    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.594    15.017    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    Inst_btn_debounce/sig_cntrs_ary_reg[2][10]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.952ns (20.676%)  route 3.652ns (79.324%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.713     5.316    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/Q
                         net (fo=2, routed)           0.819     6.590    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[4]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  Inst_btn_debounce/sig_out_reg[2]_i_5/O
                         net (fo=1, routed)           0.401     7.116    Inst_btn_debounce/sig_out_reg[2]_i_5_n_0
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.687     7.927    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.051 r  Inst_btn_debounce/sig_out_reg[2]_i_2/O
                         net (fo=2, routed)           0.956     9.007    Inst_btn_debounce/sig_out_reg[2]_i_2_n_0
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.124     9.131 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.790     9.920    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X0Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.594    15.017    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    Inst_btn_debounce/sig_cntrs_ary_reg[2][11]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.599     1.518    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_UART_TX_CTRL/bitIndex_reg[0]/Q
                         net (fo=5, routed)           0.122     1.781    Inst_UART_TX_CTRL/bitIndex_reg[0]
    SLICE_X6Y65          LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.826    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X6Y65          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.868     2.033    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X6Y65          FDSE (Hold_fdse_C_D)         0.120     1.651    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 RGB_Core/windowcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.361%)  route 0.127ns (40.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.604     1.523    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  RGB_Core/windowcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RGB_Core/windowcount_reg[3]/Q
                         net (fo=11, routed)          0.127     1.792    RGB_Core/windowcount_reg[3]
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  RGB_Core/windowcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    RGB_Core/plusOp__0[5]
    SLICE_X1Y93          FDRE                                         r  RGB_Core/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.877     2.042    RGB_Core/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  RGB_Core/windowcount_reg[5]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.631    RGB_Core/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.752%)  route 0.137ns (49.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.591     1.510    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.137     1.788    btnDeBnc[2]
    SLICE_X4Y73          FDRE                                         r  btnReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.024    CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  btnReg_reg[2]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.070     1.580    btnReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.834%)  route 0.173ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.598     1.517    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           0.173     1.832    btnDeBnc[3]
    SLICE_X5Y66          FDRE                                         r  btnReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.867     2.032    CLK_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  btnReg_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.066     1.618    btnReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.601     1.520    CLK_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uartData_reg[4]/Q
                         net (fo=1, routed)           0.155     1.816    Inst_UART_TX_CTRL/Q[4]
    SLICE_X6Y63          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.034    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.060     1.593    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  RGB_Core/valcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  RGB_Core/valcount_reg[2]/Q
                         net (fo=12, routed)          0.140     1.826    RGB_Core/p_2_in
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.048     1.874 r  RGB_Core/valcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    RGB_Core/plusOp[4]
    SLICE_X3Y92          FDRE                                         r  RGB_Core/valcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.876     2.041    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RGB_Core/valcount_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.107     1.642    RGB_Core/valcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RGB_Core/valcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  RGB_Core/valcount_reg[4]/Q
                         net (fo=10, routed)          0.099     1.749    RGB_Core/p_4_in
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.099     1.848 r  RGB_Core/valcount[5]_i_2/O
                         net (fo=1, routed)           0.000     1.848    RGB_Core/plusOp[5]
    SLICE_X3Y92          FDRE                                         r  RGB_Core/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.876     2.041    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RGB_Core/valcount_reg[5]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.092     1.614    RGB_Core/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrVal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.057%)  route 0.167ns (46.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  tmrVal_reg[1]/Q
                         net (fo=11, routed)          0.167     1.822    tmrVal_reg[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.048     1.870 r  tmrVal[3]_i_3/O
                         net (fo=1, routed)           0.000     1.870    plusOp__1[3]
    SLICE_X1Y71          FDRE                                         r  tmrVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.865     2.030    CLK_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  tmrVal_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.105     1.632    tmrVal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.600     1.519    CLK_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.164     1.847    Inst_UART_TX_CTRL/Q[0]
    SLICE_X6Y63          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.869     2.034    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.075     1.608    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.333%)  route 0.200ns (58.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.200     1.852    btnDeBnc[1]
    SLICE_X4Y73          FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.859     2.024    CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.066     1.610    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65     FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65     FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65     FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y66     btnReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     btnReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     btnReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y66     btnReg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y100   clk_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y100   clk_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     btnReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     btnReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     btnReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     btnReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     btnReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     btnReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     btnReg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     btnReg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.121ns  (logic 5.142ns (42.424%)  route 6.979ns (57.576%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           5.116     6.583    SW_IBUF[12]
    SLICE_X0Y61          LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.570    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.121 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.121    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.797ns  (logic 5.314ns (45.046%)  route 6.483ns (54.954%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          1.434     2.910    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.116     3.026 r  Inst_btn_debounce/SSEG_AN_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.049     8.076    SSEG_AN_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.722    11.797 r  SSEG_AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.797    SSEG_AN[6]
    K2                                                                r  SSEG_AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.155ns  (logic 4.875ns (43.706%)  route 6.280ns (56.294%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.248     5.215    SW_IBUF[9]
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.152     5.367 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.032     7.399    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.756    11.155 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.155    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 4.654ns (44.329%)  route 5.844ns (55.671%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           3.986     4.969    SW_IBUF[8]
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.124     5.093 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.858     6.950    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    10.498 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.498    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 5.153ns (49.974%)  route 5.158ns (50.026%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.347     3.823    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.947 r  Inst_btn_debounce/SSEG_AN_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.811     6.759    SSEG_AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    10.311 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.311    SSEG_AN[3]
    J14                                                               r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.160ns  (logic 5.398ns (53.123%)  route 4.763ns (46.877%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.951     4.427    BTN_IBUF[4]
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.150     4.577 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.812     6.390    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    10.160 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.160    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.067ns  (logic 5.383ns (53.471%)  route 4.684ns (46.529%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.808     4.284    BTN_IBUF[4]
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.150     4.434 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.876     6.311    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.756    10.067 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.067    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.831ns  (logic 5.136ns (52.244%)  route 4.695ns (47.756%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          1.860     3.337    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.124     3.461 r  Inst_btn_debounce/SSEG_AN_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.835     6.295    SSEG_AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     9.831 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.831    SSEG_AN[1]
    J18                                                               r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.650ns  (logic 5.171ns (53.582%)  route 4.480ns (46.418%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.951     4.427    BTN_IBUF[4]
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.124     4.551 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.529     6.080    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.650 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.650    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 5.154ns (53.709%)  route 4.442ns (46.291%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.347     3.823    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.947 r  Inst_btn_debounce/SSEG_AN_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.095     6.043    SSEG_AN_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         3.553     9.596 r  SSEG_AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.596    SSEG_AN[7]
    U13                                                               r  SSEG_AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.562ns (68.293%)  route 0.725ns (31.707%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.407     0.669    SW_IBUF[6]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.045     0.714 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.032    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.288 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.288    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.593ns (66.907%)  route 0.788ns (33.093%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.506     0.784    SW_IBUF[14]
    SLICE_X0Y59          LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.110    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.381 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.381    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.529ns (64.100%)  route 0.856ns (35.900%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.538     0.785    SW_IBUF[1]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.045     0.830 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.148    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.385 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.385    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.600ns (65.742%)  route 0.834ns (34.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.498     0.742    BTN_IBUF[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.042     0.784 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.120    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     2.433 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.433    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.548ns (62.837%)  route 0.916ns (37.163%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.416     0.666    SW_IBUF[10]
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.711 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.210    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.463 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.463    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.558ns (63.034%)  route 0.913ns (36.966%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.482     0.742    SW_IBUF[4]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.787 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.432     1.219    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.471 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.471    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.571ns (63.126%)  route 0.918ns (36.874%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.407     0.652    SW_IBUF[0]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.042     0.694 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.205    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.488 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.488    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.665ns (65.989%)  route 0.858ns (34.011%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.463     0.755    SW_IBUF[15]
    SLICE_X0Y59          LUT2 (Prop_lut2_I0_O)        0.042     0.797 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.192    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.331     2.523 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.523    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.650ns (65.048%)  route 0.886ns (34.952%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.463     0.754    SW_IBUF[13]
    SLICE_X0Y61          LUT2 (Prop_lut2_I0_O)        0.042     0.796 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.219    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.317     2.536 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.536    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.612ns (61.622%)  route 1.004ns (38.378%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.618     0.888    SW_IBUF[11]
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.043     0.931 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.386     1.317    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.299     2.616 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.616    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.005ns  (logic 4.328ns (43.252%)  route 5.678ns (56.748%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.706     5.309    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.628     6.393    Inst_btn_debounce/btnDeBnc[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.150     6.543 r  Inst_btn_debounce/SSEG_AN_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.049    11.592    SSEG_AN_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.722    15.314 r  SSEG_AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.314    SSEG_AN[6]
    K2                                                                r  SSEG_AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.940ns  (logic 4.073ns (40.978%)  route 5.867ns (59.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.717     5.320    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDSE (Prop_fdse_C_Q)         0.518     5.838 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.867    11.705    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.260 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    15.260    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_val_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ampPWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 4.084ns (43.412%)  route 5.324ns (56.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.717     5.319    CLK_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  pwm_val_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  pwm_val_reg_reg/Q
                         net (fo=1, routed)           5.324    11.161    ampPWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.566    14.727 r  ampPWM_OBUF_inst/O
                         net (fo=0)                   0.000    14.727    ampPWM
    A11                                                               r  ampPWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.178ns (48.218%)  route 4.486ns (51.782%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.705     5.308    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.826 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           1.808     7.634    Inst_btn_debounce/btnDeBnc[0]
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.124     7.758 r  Inst_btn_debounce/SSEG_AN_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.678    10.436    SSEG_AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    13.972 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.972    SSEG_AN[0]
    J17                                                               r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.424ns  (logic 4.130ns (49.032%)  route 4.293ns (50.968%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.711     5.314    CLK_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          1.187     6.956    tmrVal_reg[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.124     7.080 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.107    10.187    SSEG_CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.737 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.737    SSEG_CA[3]
    K13                                                               r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.132ns (50.437%)  route 4.060ns (49.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.716     5.319    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           1.249     7.024    Inst_btn_debounce/btnDeBnc[3]
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.124     7.148 r  Inst_btn_debounce/SSEG_AN_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.811     9.959    SSEG_AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.511 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.511    SSEG_AN[3]
    J14                                                               r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 4.116ns (50.219%)  route 4.080ns (49.781%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.707     5.310    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.245     7.011    Inst_btn_debounce/btnDeBnc[1]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.124     7.135 r  Inst_btn_debounce/SSEG_AN_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.835     9.969    SSEG_AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.505 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.505    SSEG_AN[1]
    J18                                                               r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.086ns  (logic 4.192ns (51.843%)  route 3.894ns (48.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.705     5.308    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.826 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           1.808     7.634    Inst_btn_debounce/btnDeBnc[0]
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.124     7.758 r  Inst_btn_debounce/SSEG_AN_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.085     9.844    SSEG_AN_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         3.550    13.394 r  SSEG_AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.394    SSEG_AN[4]
    P14                                                               r  SSEG_AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.309ns (53.827%)  route 3.696ns (46.173%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.711     5.314    CLK_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  tmrVal_reg[3]/Q
                         net (fo=9, routed)           0.992     6.761    tmrVal_reg[3]
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.152     6.913 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.705     9.618    SSEG_CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701    13.319 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.319    SSEG_CA[2]
    K16                                                               r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.391ns (54.897%)  route 3.608ns (45.103%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.711     5.314    CLK_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          1.189     6.958    tmrVal_reg[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I2_O)        0.150     7.108 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.419     9.527    SSEG_CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    13.312 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.312    SSEG_CA[0]
    T10                                                               r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_Blue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.409ns (83.121%)  route 0.286ns (16.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  RGB_Core/rgbLedReg1_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/rgbLedReg1_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.949    lopt
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.217 r  RGB1_Blue_OBUF_inst/O
                         net (fo=0)                   0.000     3.217    RGB1_Blue
    R12                                                               r  RGB1_Blue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.414ns (79.663%)  route 0.361ns (20.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.602     1.521    CLK_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  clk_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.148     1.669 r  clk_cntr_reg_reg[4]/Q
                         net (fo=3, routed)           0.361     2.030    micClk_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.266     3.296 r  micClk_OBUF_inst/O
                         net (fo=0)                   0.000     3.296    micClk
    J5                                                                r  micClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_Green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.363ns (76.201%)  route 0.426ns (23.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.601     1.520    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  RGB_Core/rgbLedReg1_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  RGB_Core/rgbLedReg1_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.426     2.087    lopt_2
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.309 r  RGB1_Green_OBUF_inst/O
                         net (fo=0)                   0.000     3.309    RGB1_Green
    M16                                                               r  RGB1_Green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB2_Green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.383ns (76.985%)  route 0.413ns (23.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  RGB_Core/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.413     2.077    RGB2_Green_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     3.319 r  RGB2_Green_OBUF_inst/O
                         net (fo=0)                   0.000     3.319    RGB2_Green
    R11                                                               r  RGB2_Green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_Red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.359ns (75.322%)  route 0.445ns (24.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.601     1.520    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  RGB_Core/rgbLedReg1_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  RGB_Core/rgbLedReg1_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.445     2.107    lopt_4
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.325 r  RGB1_Red_OBUF_inst/O
                         net (fo=0)                   0.000     3.325    RGB1_Red
    N15                                                               r  RGB1_Red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB2_Red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.366ns (70.690%)  route 0.566ns (29.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  RGB_Core/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.566     2.230    RGB2_Red_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.225     3.454 r  RGB2_Red_OBUF_inst/O
                         net (fo=0)                   0.000     3.454    RGB2_Red
    N16                                                               r  RGB2_Red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.491ns (72.683%)  route 0.561ns (27.317%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  tmrVal_reg[3]/Q
                         net (fo=9, routed)           0.238     1.892    tmrVal_reg[3]
    SLICE_X1Y73          LUT4 (Prop_lut4_I0_O)        0.051     1.943 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.323     2.266    SSEG_CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.299     3.565 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.565    SSEG_CA[4]
    P15                                                               r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.447ns (70.532%)  route 0.605ns (29.468%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.594     1.513    CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  tmrVal_reg[1]/Q
                         net (fo=11, routed)          0.167     1.822    tmrVal_reg[1]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.045     1.867 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.304    SSEG_CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.565 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.565    SSEG_CA[5]
    T11                                                               r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB2_Blue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.376ns (64.246%)  route 0.766ns (35.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  RGB_Core/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.766     2.429    RGB2_Blue_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.235     3.664 r  RGB2_Blue_OBUF_inst/O
                         net (fo=0)                   0.000     3.664    RGB2_Blue
    G14                                                               r  RGB2_Blue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.438ns (64.317%)  route 0.798ns (35.683%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.592     1.511    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.446     2.098    Inst_btn_debounce/btnDeBnc[1]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045     2.143 r  Inst_btn_debounce/SSEG_AN_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.352     2.495    SSEG_AN_OBUF[1]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.748 r  SSEG_AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.748    SSEG_AN[5]
    T14                                                               r  SSEG_AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.629ns (34.261%)  route 3.125ns (65.739%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.883     4.753    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.516     4.939    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.629ns (34.261%)  route 3.125ns (65.739%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.883     4.753    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.516     4.939    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.629ns (34.261%)  route 3.125ns (65.739%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.883     4.753    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.516     4.939    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.753ns  (logic 1.629ns (34.261%)  route 3.125ns (65.739%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.883     4.753    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.516     4.939    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.629ns (34.284%)  route 3.122ns (65.716%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.880     4.750    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514     4.937    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.629ns (34.284%)  route 3.122ns (65.716%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.880     4.750    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514     4.937    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.629ns (34.284%)  route 3.122ns (65.716%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.880     4.750    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514     4.937    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.629ns (34.284%)  route 3.122ns (65.716%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     3.871 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.880     4.750    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514     4.937    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.601ns (34.216%)  route 3.077ns (65.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    BTN_IBUF[4]
    SLICE_X5Y69          LUT2 (Prop_lut2_I1_O)        0.124     3.843 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.835     4.678    tmrCntr0
    SLICE_X3Y72          FDRE                                         r  tmrCntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.591     5.014    CLK_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  tmrCntr_reg[4]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.678ns  (logic 1.601ns (34.216%)  route 3.077ns (65.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.242     3.719    BTN_IBUF[4]
    SLICE_X5Y69          LUT2 (Prop_lut2_I1_O)        0.124     3.843 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.835     4.678    tmrCntr0
    SLICE_X3Y72          FDRE                                         r  tmrCntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.591     5.014    CLK_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  tmrCntr_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 micData
                            (input port)
  Destination:            pwm_val_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.243ns (45.081%)  route 0.296ns (54.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  micData (IN)
                         net (fo=0)                   0.000     0.000    micData
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  micData_IBUF_inst/O
                         net (fo=1, routed)           0.296     0.538    micData_IBUF
    SLICE_X88Y101        FDRE                                         r  pwm_val_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.873     2.039    CLK_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  pwm_val_reg_reg/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.301ns (30.585%)  route 0.682ns (69.414%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.182     0.983    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.865     2.030    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.301ns (30.585%)  route 0.682ns (69.414%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.182     0.983    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.865     2.030    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.301ns (30.585%)  route 0.682ns (69.414%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.182     0.983    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.865     2.030    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][14]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.301ns (30.585%)  route 0.682ns (69.414%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.182     0.983    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.865     2.030    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][15]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.301ns (30.088%)  route 0.699ns (69.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.199     0.999    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.301ns (30.088%)  route 0.699ns (69.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.199     0.999    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.301ns (30.088%)  route 0.699ns (69.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.199     0.999    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.301ns (30.088%)  route 0.699ns (69.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.199     0.999    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.301ns (28.283%)  route 0.762ns (71.717%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.756    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X2Y73          LUT3 (Prop_lut3_I2_O)        0.045     0.801 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.262     1.063    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X2Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.867     2.032    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C





