$date
  Thu Oct  7 01:41:10 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module dmem_tb $end
$var reg 64 ! writedata[63:0] $end
$var reg 64 " address[63:0] $end
$var reg 1 # memread $end
$var reg 1 $ memwrite $end
$var reg 1 % clock $end
$var reg 64 & readdata[63:0] $end
$var reg 256 ' debug_mem_contents[255:0] $end
$scope module dut $end
$var reg 64 ( writedata[63:0] $end
$var reg 64 ) address[63:0] $end
$var reg 1 * memread $end
$var reg 1 + memwrite $end
$var reg 1 , clock $end
$var reg 64 - readdata[63:0] $end
$var reg 256 . debug_mem_contents[255:0] $end
$var  / dmembytes $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000000000000000000000000000000000000000000000000000 !
b0000000000000000000000000000000000000000000000000000000000000000 "
0#
0$
1%
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1001100000000000001100110001000110011000000000000011001100010001UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
b0000000000000000000000000000000000000000000000000000000000000000 (
b0000000000000000000000000000000000000000000000000000000000000000 )
0*
0+
1,
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU -
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1001100000000000001100110001000110011000000000000011001100010001UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU .
/
#25000000
0%
0,
#50000000
1%
1,
#75000000
0%
0,
#100000000
1%
1,
