# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Top_TB_func_synth.v" \

sv xil_defaultlib  \
"../../../../../../Top_TB.sv" \

# Do not sort compile order
nosort
