// Seed: 1300590568
module module_0 (
    output wand  id_0,
    output uwire id_1
);
  assign id_1 = id_3;
  final id_1 = 1'h0;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    id_27,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input uwire id_4,
    output tri0 id_5,
    input logic id_6,
    output wire id_7,
    output uwire id_8,
    output uwire id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    output uwire id_14,
    output tri1 id_15,
    input wor id_16,
    output tri0 id_17,
    input tri1 id_18,
    input uwire id_19,
    output tri1 id_20,
    output logic id_21,
    input supply0 id_22,
    output wire id_23,
    input wor id_24,
    input tri0 id_25
);
  final begin : LABEL_0
    id_21 <= id_6;
  end
  wire id_28;
  module_0 modCall_1 (
      id_8,
      id_20
  );
endmodule
