//                                                                             
// File:       ./chn_table_map.vrh                                             
// Creator:    chinghwa                                                        
// Time:       Monday Sep 17, 2012 [2:44:21 pm]                                
//                                                                             
// Path:       /trees/chinghwa/chinghwa_p2p0_1chn/chips/peregrine/2.0/dv/soc/src/ave/regs/blueprint
// Arguments:  /cad/denali/blueprint/3.7.4//Linux-64bit/blueprint -odir .      
//             -codegen ath_vrh.codegen -ath_vrh -Wdesc -I                     
//             /trees/chinghwa/chinghwa_p2p0_1chn/chips/peregrine/2.0/blueprint/sysconfig
//             chn_table_map.rdl                                               
//                                                                             
// Sources:    /trees/chinghwa/chinghwa_p2p0_1chn/chips/peregrine/2.0/ip/athr/wifi/rtl/mac/rtl/dev/bb/blueprint/chn_table_map.rdl
//             /trees/chinghwa/chinghwa_p2p0_1chn/chips/peregrine/2.0/env/blueprint/ath_vrh.pm
//             /cad/local/lib/perl/Pinfo.pm                                    
//                                                                             
// Blueprint:   3.7.4 (Fri Jan 9 05:41:17 PST 2009)                            
// Machine:    sjod-chinghwa                                                   
// OS:         Linux 2.6.18-308.8.2.el5                                        
// Description:                                                                
//                                                                             
// No Description Provided                                                     
/*
 * Copyright (c) 2012-14 Qualcomm Atheros, Inc.
 * All Rights Reserved.
 * Qualcomm Atheros Confidential and Proprietary.
 * $ATH_LICENSE_TARGET_C$
 */


#ifndef _CHN_TABLE_MAP_H_
#define _CHN_TABLE_MAP_H_
// 0x0080 (BB_PAPRD_POWER_AT_AM2AM_CAL_B0)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_MSB 23
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_LSB 18
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_MASK 0x00fc0000
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_GET(x) (((x) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_MASK) >> BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_LSB)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_SET(x) (((0 | (x)) << BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_LSB) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_MASK)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_4_B0_RESET 0
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_MSB 17
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_LSB 12
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_MASK 0x0003f000
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_GET(x) (((x) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_MASK) >> BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_LSB)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_SET(x) (((0 | (x)) << BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_LSB) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_MASK)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_3_B0_RESET 0
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_MSB 11
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_LSB 6
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_MASK 0x00000fc0
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_GET(x) (((x) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_MASK) >> BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_LSB)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_SET(x) (((0 | (x)) << BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_LSB) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_MASK)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_2_B0_RESET 0
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_MSB 5
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_LSB 0
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_MASK 0x0000003f
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_GET(x) (((x) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_MASK) >> BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_LSB)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_SET(x) (((0 | (x)) << BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_LSB) & BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_MASK)
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_PAPRD_POWER_AT_AM2AM_CAL_1_B0_RESET 0
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_ADDRESS                       0x0080
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_HW_MASK                       0x00ffffff
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_SW_MASK                       0x00ffffff
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_HW_WRITE_MASK                 0x00000000
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_SW_WRITE_MASK                 0x00ffffff
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_RSTMASK                       0xff000000
#define BB_PAPRD_POWER_AT_AM2AM_CAL_B0_RESET                         0x00000000

// 0x0084 (BB_PAPRD_VALID_OBDB_B0)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_MSB             29
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_LSB             24
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_MASK            0x3f000000
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_GET(x)          (((x) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_MASK) >> BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_LSB)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_SET(x)          (((0 | (x)) << BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_LSB) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_MASK)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_4_B0_RESET           63
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_MSB             23
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_LSB             18
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_MASK            0x00fc0000
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_GET(x)          (((x) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_MASK) >> BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_LSB)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_SET(x)          (((0 | (x)) << BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_LSB) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_MASK)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_3_B0_RESET           63
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_MSB             17
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_LSB             12
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_MASK            0x0003f000
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_GET(x)          (((x) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_MASK) >> BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_LSB)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_SET(x)          (((0 | (x)) << BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_LSB) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_MASK)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_2_B0_RESET           63
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_MSB             11
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_LSB             6
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_MASK            0x00000fc0
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_GET(x)          (((x) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_MASK) >> BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_LSB)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_SET(x)          (((0 | (x)) << BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_LSB) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_MASK)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_1_B0_RESET           63
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_MSB             5
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_LSB             0
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_MASK            0x0000003f
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_GET(x)          (((x) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_MASK) >> BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_LSB)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_SET(x)          (((0 | (x)) << BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_LSB) & BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_MASK)
#define BB_PAPRD_VALID_OBDB_B0_PAPRD_VALID_OBDB_0_B0_RESET           63
#define BB_PAPRD_VALID_OBDB_B0_ADDRESS                               0x0084
#define BB_PAPRD_VALID_OBDB_B0_HW_MASK                               0x3fffffff
#define BB_PAPRD_VALID_OBDB_B0_SW_MASK                               0x3fffffff
#define BB_PAPRD_VALID_OBDB_B0_HW_WRITE_MASK                         0x00000000
#define BB_PAPRD_VALID_OBDB_B0_SW_WRITE_MASK                         0x3fffffff
#define BB_PAPRD_VALID_OBDB_B0_RSTMASK                               0xffffffff
#define BB_PAPRD_VALID_OBDB_B0_RESET                                 0x3fffffff

// 0x0100 (BB_CHN_TABLES_DUMMY_2)
#define BB_CHN_TABLES_DUMMY_2_DUMMY2_MSB                             31
#define BB_CHN_TABLES_DUMMY_2_DUMMY2_LSB                             0
#define BB_CHN_TABLES_DUMMY_2_DUMMY2_MASK                            0xffffffff
#define BB_CHN_TABLES_DUMMY_2_DUMMY2_GET(x)                          (((x) & BB_CHN_TABLES_DUMMY_2_DUMMY2_MASK) >> BB_CHN_TABLES_DUMMY_2_DUMMY2_LSB)
#define BB_CHN_TABLES_DUMMY_2_DUMMY2_SET(x)                          (((0 | (x)) << BB_CHN_TABLES_DUMMY_2_DUMMY2_LSB) & BB_CHN_TABLES_DUMMY_2_DUMMY2_MASK)
#define BB_CHN_TABLES_DUMMY_2_DUMMY2_RESET                           0
#define BB_CHN_TABLES_DUMMY_2_ADDRESS                                0x0100
#define BB_CHN_TABLES_DUMMY_2_HW_MASK                                0xffffffff
#define BB_CHN_TABLES_DUMMY_2_SW_MASK                                0xffffffff
#define BB_CHN_TABLES_DUMMY_2_HW_WRITE_MASK                          0x00000000
#define BB_CHN_TABLES_DUMMY_2_SW_WRITE_MASK                          0xffffffff
#define BB_CHN_TABLES_DUMMY_2_RSTMASK                                0x00000000
#define BB_CHN_TABLES_DUMMY_2_RESET                                  0x00000000

// 0x0890 (BB_TXIQ_CORR_COEFF_0_B0)
#define BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_MSB              17
#define BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_LSB              0
#define BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_MASK) >> BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_LSB)
#define BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_LSB) & BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_MASK)
#define BB_TXIQ_CORR_COEFF_0_B0_IQC_COEFF_TABLE_0_0_RESET            0
#define BB_TXIQ_CORR_COEFF_0_B0_ADDRESS                              0x0890
#define BB_TXIQ_CORR_COEFF_0_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_0_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_0_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_0_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_0_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_0_B0_RESET                                0x00000000

// 0x0894 (BB_TXIQ_CORR_COEFF_1_B0)
#define BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_MSB              17
#define BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_LSB              0
#define BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_MASK) >> BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_LSB)
#define BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_LSB) & BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_MASK)
#define BB_TXIQ_CORR_COEFF_1_B0_IQC_COEFF_TABLE_1_0_RESET            0
#define BB_TXIQ_CORR_COEFF_1_B0_ADDRESS                              0x0894
#define BB_TXIQ_CORR_COEFF_1_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_1_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_1_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_1_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_1_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_1_B0_RESET                                0x00000000

// 0x0898 (BB_TXIQ_CORR_COEFF_2_B0)
#define BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_MSB              17
#define BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_LSB              0
#define BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_MASK) >> BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_LSB)
#define BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_LSB) & BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_MASK)
#define BB_TXIQ_CORR_COEFF_2_B0_IQC_COEFF_TABLE_2_0_RESET            0
#define BB_TXIQ_CORR_COEFF_2_B0_ADDRESS                              0x0898
#define BB_TXIQ_CORR_COEFF_2_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_2_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_2_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_2_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_2_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_2_B0_RESET                                0x00000000

// 0x089c (BB_TXIQ_CORR_COEFF_3_B0)
#define BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_MSB              17
#define BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_LSB              0
#define BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_MASK) >> BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_LSB)
#define BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_LSB) & BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_MASK)
#define BB_TXIQ_CORR_COEFF_3_B0_IQC_COEFF_TABLE_3_0_RESET            0
#define BB_TXIQ_CORR_COEFF_3_B0_ADDRESS                              0x089c
#define BB_TXIQ_CORR_COEFF_3_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_3_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_3_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_3_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_3_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_3_B0_RESET                                0x00000000

// 0x08a0 (BB_TXIQ_CORR_COEFF_4_B0)
#define BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_MSB              17
#define BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_LSB              0
#define BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_MASK) >> BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_LSB)
#define BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_LSB) & BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_MASK)
#define BB_TXIQ_CORR_COEFF_4_B0_IQC_COEFF_TABLE_4_0_RESET            0
#define BB_TXIQ_CORR_COEFF_4_B0_ADDRESS                              0x08a0
#define BB_TXIQ_CORR_COEFF_4_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_4_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_4_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_4_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_4_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_4_B0_RESET                                0x00000000

// 0x08a4 (BB_TXIQ_CORR_COEFF_5_B0)
#define BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_MSB              17
#define BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_LSB              0
#define BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_MASK) >> BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_LSB)
#define BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_LSB) & BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_MASK)
#define BB_TXIQ_CORR_COEFF_5_B0_IQC_COEFF_TABLE_5_0_RESET            0
#define BB_TXIQ_CORR_COEFF_5_B0_ADDRESS                              0x08a4
#define BB_TXIQ_CORR_COEFF_5_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_5_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_5_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_5_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_5_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_5_B0_RESET                                0x00000000

// 0x08a8 (BB_TXIQ_CORR_COEFF_6_B0)
#define BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_MSB              17
#define BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_LSB              0
#define BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_MASK) >> BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_LSB)
#define BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_LSB) & BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_MASK)
#define BB_TXIQ_CORR_COEFF_6_B0_IQC_COEFF_TABLE_6_0_RESET            0
#define BB_TXIQ_CORR_COEFF_6_B0_ADDRESS                              0x08a8
#define BB_TXIQ_CORR_COEFF_6_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_6_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_6_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_6_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_6_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_6_B0_RESET                                0x00000000

// 0x08ac (BB_TXIQ_CORR_COEFF_7_B0)
#define BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_MSB              17
#define BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_LSB              0
#define BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_MASK) >> BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_LSB)
#define BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_LSB) & BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_MASK)
#define BB_TXIQ_CORR_COEFF_7_B0_IQC_COEFF_TABLE_7_0_RESET            0
#define BB_TXIQ_CORR_COEFF_7_B0_ADDRESS                              0x08ac
#define BB_TXIQ_CORR_COEFF_7_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_7_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_7_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_7_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_7_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_7_B0_RESET                                0x00000000

// 0x08b0 (BB_TXIQ_CORR_COEFF_8_B0)
#define BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_MSB              17
#define BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_LSB              0
#define BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_MASK) >> BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_LSB)
#define BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_LSB) & BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_MASK)
#define BB_TXIQ_CORR_COEFF_8_B0_IQC_COEFF_TABLE_8_0_RESET            0
#define BB_TXIQ_CORR_COEFF_8_B0_ADDRESS                              0x08b0
#define BB_TXIQ_CORR_COEFF_8_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_8_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_8_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_8_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_8_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_8_B0_RESET                                0x00000000

// 0x08b4 (BB_TXIQ_CORR_COEFF_9_B0)
#define BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_MSB              17
#define BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_LSB              0
#define BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_MASK) >> BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_LSB)
#define BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_LSB) & BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_MASK)
#define BB_TXIQ_CORR_COEFF_9_B0_IQC_COEFF_TABLE_9_0_RESET            0
#define BB_TXIQ_CORR_COEFF_9_B0_ADDRESS                              0x08b4
#define BB_TXIQ_CORR_COEFF_9_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_9_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_9_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_9_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_9_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_9_B0_RESET                                0x00000000

// 0x08b8 (BB_TXIQ_CORR_COEFF_A_B0)
#define BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_MSB              17
#define BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_LSB              0
#define BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_MASK) >> BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_LSB)
#define BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_LSB) & BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_MASK)
#define BB_TXIQ_CORR_COEFF_A_B0_IQC_COEFF_TABLE_A_0_RESET            0
#define BB_TXIQ_CORR_COEFF_A_B0_ADDRESS                              0x08b8
#define BB_TXIQ_CORR_COEFF_A_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_A_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_A_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_A_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_A_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_A_B0_RESET                                0x00000000

// 0x08bc (BB_TXIQ_CORR_COEFF_B_B0)
#define BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_MSB              17
#define BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_LSB              0
#define BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_MASK) >> BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_LSB)
#define BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_LSB) & BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_MASK)
#define BB_TXIQ_CORR_COEFF_B_B0_IQC_COEFF_TABLE_B_0_RESET            0
#define BB_TXIQ_CORR_COEFF_B_B0_ADDRESS                              0x08bc
#define BB_TXIQ_CORR_COEFF_B_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_B_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_B_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_B_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_B_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_B_B0_RESET                                0x00000000

// 0x08c0 (BB_TXIQ_CORR_COEFF_C_B0)
#define BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_MSB              17
#define BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_LSB              0
#define BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_MASK) >> BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_LSB)
#define BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_LSB) & BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_MASK)
#define BB_TXIQ_CORR_COEFF_C_B0_IQC_COEFF_TABLE_C_0_RESET            0
#define BB_TXIQ_CORR_COEFF_C_B0_ADDRESS                              0x08c0
#define BB_TXIQ_CORR_COEFF_C_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_C_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_C_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_C_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_C_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_C_B0_RESET                                0x00000000

// 0x08c4 (BB_TXIQ_CORR_COEFF_D_B0)
#define BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_MSB              17
#define BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_LSB              0
#define BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_MASK) >> BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_LSB)
#define BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_LSB) & BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_MASK)
#define BB_TXIQ_CORR_COEFF_D_B0_IQC_COEFF_TABLE_D_0_RESET            0
#define BB_TXIQ_CORR_COEFF_D_B0_ADDRESS                              0x08c4
#define BB_TXIQ_CORR_COEFF_D_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_D_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_D_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_D_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_D_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_D_B0_RESET                                0x00000000

// 0x08c8 (BB_TXIQ_CORR_COEFF_E_B0)
#define BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_MSB              17
#define BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_LSB              0
#define BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_MASK) >> BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_LSB)
#define BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_LSB) & BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_MASK)
#define BB_TXIQ_CORR_COEFF_E_B0_IQC_COEFF_TABLE_E_0_RESET            0
#define BB_TXIQ_CORR_COEFF_E_B0_ADDRESS                              0x08c8
#define BB_TXIQ_CORR_COEFF_E_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_E_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_E_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_E_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_E_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_E_B0_RESET                                0x00000000

// 0x08cc (BB_TXIQ_CORR_COEFF_F_B0)
#define BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_MSB              17
#define BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_LSB              0
#define BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_MASK             0x0003ffff
#define BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_GET(x)           (((x) & BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_MASK) >> BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_LSB)
#define BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_SET(x)           (((0 | (x)) << BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_LSB) & BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_MASK)
#define BB_TXIQ_CORR_COEFF_F_B0_IQC_COEFF_TABLE_F_0_RESET            0
#define BB_TXIQ_CORR_COEFF_F_B0_ADDRESS                              0x08cc
#define BB_TXIQ_CORR_COEFF_F_B0_HW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_F_B0_SW_MASK                              0x0003ffff
#define BB_TXIQ_CORR_COEFF_F_B0_HW_WRITE_MASK                        0x00000000
#define BB_TXIQ_CORR_COEFF_F_B0_SW_WRITE_MASK                        0x0003ffff
#define BB_TXIQ_CORR_COEFF_F_B0_RSTMASK                              0xffffffff
#define BB_TXIQ_CORR_COEFF_F_B0_RESET                                0x00000000

// 0x08d0 (BB_RXCAL_TXIQCORR_COEF_0_B0)
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RXCAL_TXIQCORR_COEF_0_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_0_B0_ADDRESS                          0x08d0
#define BB_RXCAL_TXIQCORR_COEF_0_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_0_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_0_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_0_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_0_B0_RESET                            0x00000000

// 0x08d4 (BB_RXCAL_TXIQCORR_COEF_1_B0)
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RXCAL_TXIQCORR_COEF_1_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_1_B0_ADDRESS                          0x08d4
#define BB_RXCAL_TXIQCORR_COEF_1_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_1_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_1_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_1_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_1_B0_RESET                            0x00000000

// 0x08d8 (BB_RXCAL_TXIQCORR_COEF_2_B0)
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RXCAL_TXIQCORR_COEF_2_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_2_B0_ADDRESS                          0x08d8
#define BB_RXCAL_TXIQCORR_COEF_2_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_2_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_2_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_2_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_2_B0_RESET                            0x00000000

// 0x08dc (BB_RXCAL_TXIQCORR_COEF_3_B0)
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RXCAL_TXIQCORR_COEF_3_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_3_B0_ADDRESS                          0x08dc
#define BB_RXCAL_TXIQCORR_COEF_3_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_3_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_3_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_3_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_3_B0_RESET                            0x00000000

// 0x08e0 (BB_RXCAL_TXIQCORR_COEF_4_B0)
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RXCAL_TXIQCORR_COEF_4_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_4_B0_ADDRESS                          0x08e0
#define BB_RXCAL_TXIQCORR_COEF_4_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_4_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_4_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_4_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_4_B0_RESET                            0x00000000

// 0x08e4 (BB_RXCAL_TXIQCORR_COEF_5_B0)
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RXCAL_TXIQCORR_COEF_5_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_5_B0_ADDRESS                          0x08e4
#define BB_RXCAL_TXIQCORR_COEF_5_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_5_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_5_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_5_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_5_B0_RESET                            0x00000000

// 0x08e8 (BB_RXCAL_TXIQCORR_COEF_6_B0)
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RXCAL_TXIQCORR_COEF_6_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_6_B0_ADDRESS                          0x08e8
#define BB_RXCAL_TXIQCORR_COEF_6_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_6_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_6_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_6_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_6_B0_RESET                            0x00000000

// 0x08ec (BB_RXCAL_TXIQCORR_COEF_7_B0)
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RXCAL_TXIQCORR_COEF_7_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_7_B0_ADDRESS                          0x08ec
#define BB_RXCAL_TXIQCORR_COEF_7_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_7_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_7_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_7_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_7_B0_RESET                            0x00000000

// 0x08f0 (BB_RXCAL_TXIQCORR_COEF_8_B0)
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RXCAL_TXIQCORR_COEF_8_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_8_B0_ADDRESS                          0x08f0
#define BB_RXCAL_TXIQCORR_COEF_8_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_8_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_8_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_8_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_8_B0_RESET                            0x00000000

// 0x08f4 (BB_RXCAL_TXIQCORR_COEF_9_B0)
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_MSB   17
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_LSB   0
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_MASK  0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RXCAL_TXIQCORR_COEF_9_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_9_B0_ADDRESS                          0x08f4
#define BB_RXCAL_TXIQCORR_COEF_9_B0_HW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_9_B0_SW_MASK                          0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_9_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TXIQCORR_COEF_9_B0_SW_WRITE_MASK                    0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RSTMASK                          0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_9_B0_RESET                            0x00000000

// 0x08f8 (BB_RXCAL_TXIQCORR_COEF_10_B0)
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_MSB 17
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_LSB 0
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_MASK 0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RXCAL_TXIQCORR_COEF_10_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_10_B0_ADDRESS                         0x08f8
#define BB_RXCAL_TXIQCORR_COEF_10_B0_HW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_10_B0_SW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_10_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TXIQCORR_COEF_10_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RSTMASK                         0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_10_B0_RESET                           0x00000000

// 0x08fc (BB_RXCAL_TXIQCORR_COEF_11_B0)
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_MSB 17
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_LSB 0
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_MASK 0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RXCAL_TXIQCORR_COEF_11_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_11_B0_ADDRESS                         0x08fc
#define BB_RXCAL_TXIQCORR_COEF_11_B0_HW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_11_B0_SW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_11_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TXIQCORR_COEF_11_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RSTMASK                         0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_11_B0_RESET                           0x00000000

// 0x0900 (BB_RXCAL_TXIQCORR_COEF_12_B0)
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_MSB 17
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_LSB 0
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_MASK 0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RXCAL_TXIQCORR_COEF_12_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_12_B0_ADDRESS                         0x0900
#define BB_RXCAL_TXIQCORR_COEF_12_B0_HW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_12_B0_SW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_12_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TXIQCORR_COEF_12_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RSTMASK                         0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_12_B0_RESET                           0x00000000

// 0x0904 (BB_RXCAL_TXIQCORR_COEF_13_B0)
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_MSB 17
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_LSB 0
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_MASK 0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RXCAL_TXIQCORR_COEF_13_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_13_B0_ADDRESS                         0x0904
#define BB_RXCAL_TXIQCORR_COEF_13_B0_HW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_13_B0_SW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_13_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TXIQCORR_COEF_13_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RSTMASK                         0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_13_B0_RESET                           0x00000000

// 0x0908 (BB_RXCAL_TXIQCORR_COEF_14_B0)
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_MSB 17
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_LSB 0
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_MASK 0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RXCAL_TXIQCORR_COEF_14_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_14_B0_ADDRESS                         0x0908
#define BB_RXCAL_TXIQCORR_COEF_14_B0_HW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_14_B0_SW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_14_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TXIQCORR_COEF_14_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RSTMASK                         0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_14_B0_RESET                           0x00000000

// 0x090c (BB_RXCAL_TXIQCORR_COEF_15_B0)
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_MSB 17
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_LSB 0
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_MASK 0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_GET(x) (((x) & BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_MASK) >> BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_LSB)
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_LSB) & BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_MASK)
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RXCAL_TXIQCORR_COEF_15_CHN0_RESET 0
#define BB_RXCAL_TXIQCORR_COEF_15_B0_ADDRESS                         0x090c
#define BB_RXCAL_TXIQCORR_COEF_15_B0_HW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_15_B0_SW_MASK                         0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_15_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TXIQCORR_COEF_15_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RSTMASK                         0xffffffff
#define BB_RXCAL_TXIQCORR_COEF_15_B0_RESET                           0x00000000

// 0x0910 (BB_RXIQCORR_RXPATH_COEF_0_B0)
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RXIQCORR_RXPATH_COEF_0_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_0_B0_ADDRESS                         0x0910
#define BB_RXIQCORR_RXPATH_COEF_0_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_0_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_0_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_0_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_0_B0_RESET                           0x00000000

// 0x0914 (BB_RXIQCORR_RXPATH_COEF_1_B0)
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RXIQCORR_RXPATH_COEF_1_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_1_B0_ADDRESS                         0x0914
#define BB_RXIQCORR_RXPATH_COEF_1_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_1_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_1_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_1_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_1_B0_RESET                           0x00000000

// 0x0918 (BB_RXIQCORR_RXPATH_COEF_2_B0)
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RXIQCORR_RXPATH_COEF_2_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_2_B0_ADDRESS                         0x0918
#define BB_RXIQCORR_RXPATH_COEF_2_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_2_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_2_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_2_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_2_B0_RESET                           0x00000000

// 0x091c (BB_RXIQCORR_RXPATH_COEF_3_B0)
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RXIQCORR_RXPATH_COEF_3_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_3_B0_ADDRESS                         0x091c
#define BB_RXIQCORR_RXPATH_COEF_3_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_3_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_3_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_3_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_3_B0_RESET                           0x00000000

// 0x0920 (BB_RXIQCORR_RXPATH_COEF_4_B0)
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RXIQCORR_RXPATH_COEF_4_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_4_B0_ADDRESS                         0x0920
#define BB_RXIQCORR_RXPATH_COEF_4_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_4_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_4_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_4_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_4_B0_RESET                           0x00000000

// 0x0924 (BB_RXIQCORR_RXPATH_COEF_5_B0)
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RXIQCORR_RXPATH_COEF_5_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_5_B0_ADDRESS                         0x0924
#define BB_RXIQCORR_RXPATH_COEF_5_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_5_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_5_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_5_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_5_B0_RESET                           0x00000000

// 0x0928 (BB_RXIQCORR_RXPATH_COEF_6_B0)
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RXIQCORR_RXPATH_COEF_6_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_6_B0_ADDRESS                         0x0928
#define BB_RXIQCORR_RXPATH_COEF_6_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_6_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_6_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_6_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_6_B0_RESET                           0x00000000

// 0x092c (BB_RXIQCORR_RXPATH_COEF_7_B0)
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RXIQCORR_RXPATH_COEF_7_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_7_B0_ADDRESS                         0x092c
#define BB_RXIQCORR_RXPATH_COEF_7_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_7_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_7_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_7_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_7_B0_RESET                           0x00000000

// 0x0930 (BB_RXIQCORR_RXPATH_COEF_8_B0)
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RXIQCORR_RXPATH_COEF_8_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_8_B0_ADDRESS                         0x0930
#define BB_RXIQCORR_RXPATH_COEF_8_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_8_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_8_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_8_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_8_B0_RESET                           0x00000000

// 0x0934 (BB_RXIQCORR_RXPATH_COEF_9_B0)
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RXIQCORR_RXPATH_COEF_9_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_9_B0_ADDRESS                         0x0934
#define BB_RXIQCORR_RXPATH_COEF_9_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_9_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_9_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_RXPATH_COEF_9_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_9_B0_RESET                           0x00000000

// 0x0938 (BB_RXIQCORR_RXPATH_COEF_10_B0)
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RXIQCORR_RXPATH_COEF_10_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_10_B0_ADDRESS                        0x0938
#define BB_RXIQCORR_RXPATH_COEF_10_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_10_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_10_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_RXPATH_COEF_10_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_10_B0_RESET                          0x00000000

// 0x093c (BB_RXIQCORR_RXPATH_COEF_11_B0)
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RXIQCORR_RXPATH_COEF_11_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_11_B0_ADDRESS                        0x093c
#define BB_RXIQCORR_RXPATH_COEF_11_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_11_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_11_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_RXPATH_COEF_11_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_11_B0_RESET                          0x00000000

// 0x0940 (BB_RXIQCORR_RXPATH_COEF_12_B0)
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RXIQCORR_RXPATH_COEF_12_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_12_B0_ADDRESS                        0x0940
#define BB_RXIQCORR_RXPATH_COEF_12_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_12_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_12_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_RXPATH_COEF_12_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_12_B0_RESET                          0x00000000

// 0x0944 (BB_RXIQCORR_RXPATH_COEF_13_B0)
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RXIQCORR_RXPATH_COEF_13_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_13_B0_ADDRESS                        0x0944
#define BB_RXIQCORR_RXPATH_COEF_13_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_13_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_13_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_RXPATH_COEF_13_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_13_B0_RESET                          0x00000000

// 0x0948 (BB_RXIQCORR_RXPATH_COEF_14_B0)
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RXIQCORR_RXPATH_COEF_14_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_14_B0_ADDRESS                        0x0948
#define BB_RXIQCORR_RXPATH_COEF_14_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_14_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_14_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_RXPATH_COEF_14_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_14_B0_RESET                          0x00000000

// 0x094c (BB_RXIQCORR_RXPATH_COEF_15_B0)
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_MSB 17
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_LSB 0
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_GET(x) (((x) & BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_MASK) >> BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_LSB)
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_LSB) & BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_MASK)
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RXIQCORR_RXPATH_COEF_15_CHN0_RESET 0
#define BB_RXIQCORR_RXPATH_COEF_15_B0_ADDRESS                        0x094c
#define BB_RXIQCORR_RXPATH_COEF_15_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_15_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_15_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_RXPATH_COEF_15_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_RXPATH_COEF_15_B0_RESET                          0x00000000

// 0x0950 (BB_RXIQCORR_TXPATH_COEF_0_B0)
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RXIQCORR_TXPATH_COEF_0_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_0_B0_ADDRESS                         0x0950
#define BB_RXIQCORR_TXPATH_COEF_0_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_0_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_0_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_0_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_0_B0_RESET                           0x00000000

// 0x0954 (BB_RXIQCORR_TXPATH_COEF_1_B0)
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RXIQCORR_TXPATH_COEF_1_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_1_B0_ADDRESS                         0x0954
#define BB_RXIQCORR_TXPATH_COEF_1_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_1_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_1_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_1_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_1_B0_RESET                           0x00000000

// 0x0958 (BB_RXIQCORR_TXPATH_COEF_2_B0)
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RXIQCORR_TXPATH_COEF_2_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_2_B0_ADDRESS                         0x0958
#define BB_RXIQCORR_TXPATH_COEF_2_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_2_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_2_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_2_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_2_B0_RESET                           0x00000000

// 0x095c (BB_RXIQCORR_TXPATH_COEF_3_B0)
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RXIQCORR_TXPATH_COEF_3_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_3_B0_ADDRESS                         0x095c
#define BB_RXIQCORR_TXPATH_COEF_3_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_3_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_3_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_3_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_3_B0_RESET                           0x00000000

// 0x0960 (BB_RXIQCORR_TXPATH_COEF_4_B0)
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RXIQCORR_TXPATH_COEF_4_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_4_B0_ADDRESS                         0x0960
#define BB_RXIQCORR_TXPATH_COEF_4_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_4_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_4_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_4_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_4_B0_RESET                           0x00000000

// 0x0964 (BB_RXIQCORR_TXPATH_COEF_5_B0)
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RXIQCORR_TXPATH_COEF_5_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_5_B0_ADDRESS                         0x0964
#define BB_RXIQCORR_TXPATH_COEF_5_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_5_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_5_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_5_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_5_B0_RESET                           0x00000000

// 0x0968 (BB_RXIQCORR_TXPATH_COEF_6_B0)
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RXIQCORR_TXPATH_COEF_6_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_6_B0_ADDRESS                         0x0968
#define BB_RXIQCORR_TXPATH_COEF_6_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_6_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_6_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_6_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_6_B0_RESET                           0x00000000

// 0x096c (BB_RXIQCORR_TXPATH_COEF_7_B0)
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RXIQCORR_TXPATH_COEF_7_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_7_B0_ADDRESS                         0x096c
#define BB_RXIQCORR_TXPATH_COEF_7_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_7_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_7_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_7_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_7_B0_RESET                           0x00000000

// 0x0970 (BB_RXIQCORR_TXPATH_COEF_8_B0)
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RXIQCORR_TXPATH_COEF_8_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_8_B0_ADDRESS                         0x0970
#define BB_RXIQCORR_TXPATH_COEF_8_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_8_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_8_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_8_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_8_B0_RESET                           0x00000000

// 0x0974 (BB_RXIQCORR_TXPATH_COEF_9_B0)
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RXIQCORR_TXPATH_COEF_9_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_9_B0_ADDRESS                         0x0974
#define BB_RXIQCORR_TXPATH_COEF_9_B0_HW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_9_B0_SW_MASK                         0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_9_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXIQCORR_TXPATH_COEF_9_B0_SW_WRITE_MASK                   0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RSTMASK                         0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_9_B0_RESET                           0x00000000

// 0x0978 (BB_RXIQCORR_TXPATH_COEF_10_B0)
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RXIQCORR_TXPATH_COEF_10_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_10_B0_ADDRESS                        0x0978
#define BB_RXIQCORR_TXPATH_COEF_10_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_10_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_10_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_TXPATH_COEF_10_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_10_B0_RESET                          0x00000000

// 0x097c (BB_RXIQCORR_TXPATH_COEF_11_B0)
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RXIQCORR_TXPATH_COEF_11_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_11_B0_ADDRESS                        0x097c
#define BB_RXIQCORR_TXPATH_COEF_11_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_11_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_11_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_TXPATH_COEF_11_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_11_B0_RESET                          0x00000000

// 0x0980 (BB_RXIQCORR_TXPATH_COEF_12_B0)
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RXIQCORR_TXPATH_COEF_12_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_12_B0_ADDRESS                        0x0980
#define BB_RXIQCORR_TXPATH_COEF_12_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_12_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_12_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_TXPATH_COEF_12_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_12_B0_RESET                          0x00000000

// 0x0984 (BB_RXIQCORR_TXPATH_COEF_13_B0)
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RXIQCORR_TXPATH_COEF_13_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_13_B0_ADDRESS                        0x0984
#define BB_RXIQCORR_TXPATH_COEF_13_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_13_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_13_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_TXPATH_COEF_13_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_13_B0_RESET                          0x00000000

// 0x0988 (BB_RXIQCORR_TXPATH_COEF_14_B0)
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RXIQCORR_TXPATH_COEF_14_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_14_B0_ADDRESS                        0x0988
#define BB_RXIQCORR_TXPATH_COEF_14_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_14_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_14_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_TXPATH_COEF_14_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_14_B0_RESET                          0x00000000

// 0x098c (BB_RXIQCORR_TXPATH_COEF_15_B0)
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_MSB 17
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_LSB 0
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_MASK 0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_GET(x) (((x) & BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_MASK) >> BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_LSB)
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_SET(x) (((0 | (x)) << BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_LSB) & BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_MASK)
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RXIQCORR_TXPATH_COEF_15_CHN0_RESET 0
#define BB_RXIQCORR_TXPATH_COEF_15_B0_ADDRESS                        0x098c
#define BB_RXIQCORR_TXPATH_COEF_15_B0_HW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_15_B0_SW_MASK                        0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_15_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXIQCORR_TXPATH_COEF_15_B0_SW_WRITE_MASK                  0x0003ffff
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RSTMASK                        0xffffffff
#define BB_RXIQCORR_TXPATH_COEF_15_B0_RESET                          0x00000000

// 0x0990 (BB_RXCAL_TX_GAIN_TABLE_0_B0)
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RXCAL_TX_GAIN_TABLE_0_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_ADDRESS                          0x0990
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_0_B0_RESET                            0x00000000

// 0x0994 (BB_RXCAL_TX_GAIN_TABLE_1_B0)
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RXCAL_TX_GAIN_TABLE_1_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_ADDRESS                          0x0994
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_1_B0_RESET                            0x00000000

// 0x0998 (BB_RXCAL_TX_GAIN_TABLE_2_B0)
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RXCAL_TX_GAIN_TABLE_2_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_ADDRESS                          0x0998
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_2_B0_RESET                            0x00000000

// 0x099c (BB_RXCAL_TX_GAIN_TABLE_3_B0)
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RXCAL_TX_GAIN_TABLE_3_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_ADDRESS                          0x099c
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_3_B0_RESET                            0x00000000

// 0x09a0 (BB_RXCAL_TX_GAIN_TABLE_4_B0)
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RXCAL_TX_GAIN_TABLE_4_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_ADDRESS                          0x09a0
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_4_B0_RESET                            0x00000000

// 0x09a4 (BB_RXCAL_TX_GAIN_TABLE_5_B0)
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RXCAL_TX_GAIN_TABLE_5_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_ADDRESS                          0x09a4
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_5_B0_RESET                            0x00000000

// 0x09a8 (BB_RXCAL_TX_GAIN_TABLE_6_B0)
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RXCAL_TX_GAIN_TABLE_6_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_ADDRESS                          0x09a8
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_6_B0_RESET                            0x00000000

// 0x09ac (BB_RXCAL_TX_GAIN_TABLE_7_B0)
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RXCAL_TX_GAIN_TABLE_7_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_ADDRESS                          0x09ac
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_7_B0_RESET                            0x00000000

// 0x09b0 (BB_RXCAL_TX_GAIN_TABLE_8_B0)
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RXCAL_TX_GAIN_TABLE_8_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_ADDRESS                          0x09b0
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_8_B0_RESET                            0x00000000

// 0x09b4 (BB_RXCAL_TX_GAIN_TABLE_9_B0)
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_MSB   19
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_LSB   0
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_MASK  0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RXCAL_TX_GAIN_TABLE_9_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_ADDRESS                          0x09b4
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_HW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_SW_MASK                          0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_HW_WRITE_MASK                    0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_SW_WRITE_MASK                    0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RSTMASK                          0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_9_B0_RESET                            0x00000000

// 0x09b8 (BB_RXCAL_TX_GAIN_TABLE_10_B0)
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RXCAL_TX_GAIN_TABLE_10_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_ADDRESS                         0x09b8
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_10_B0_RESET                           0x00000000

// 0x09bc (BB_RXCAL_TX_GAIN_TABLE_11_B0)
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RXCAL_TX_GAIN_TABLE_11_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_ADDRESS                         0x09bc
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_11_B0_RESET                           0x00000000

// 0x09c0 (BB_RXCAL_TX_GAIN_TABLE_12_B0)
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RXCAL_TX_GAIN_TABLE_12_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_ADDRESS                         0x09c0
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_12_B0_RESET                           0x00000000

// 0x09c4 (BB_RXCAL_TX_GAIN_TABLE_13_B0)
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RXCAL_TX_GAIN_TABLE_13_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_ADDRESS                         0x09c4
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_13_B0_RESET                           0x00000000

// 0x09c8 (BB_RXCAL_TX_GAIN_TABLE_14_B0)
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RXCAL_TX_GAIN_TABLE_14_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_ADDRESS                         0x09c8
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_14_B0_RESET                           0x00000000

// 0x09cc (BB_RXCAL_TX_GAIN_TABLE_15_B0)
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RXCAL_TX_GAIN_TABLE_15_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_ADDRESS                         0x09cc
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_15_B0_RESET                           0x00000000

// 0x09d0 (BB_RXCAL_TX_GAIN_TABLE_16_B0)
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RXCAL_TX_GAIN_TABLE_16_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_ADDRESS                         0x09d0
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_16_B0_RESET                           0x00000000

// 0x09d4 (BB_RXCAL_TX_GAIN_TABLE_17_B0)
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RXCAL_TX_GAIN_TABLE_17_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_ADDRESS                         0x09d4
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_17_B0_RESET                           0x00000000

// 0x09d8 (BB_RXCAL_TX_GAIN_TABLE_18_B0)
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RXCAL_TX_GAIN_TABLE_18_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_ADDRESS                         0x09d8
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_18_B0_RESET                           0x00000000

// 0x09dc (BB_RXCAL_TX_GAIN_TABLE_19_B0)
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RXCAL_TX_GAIN_TABLE_19_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_ADDRESS                         0x09dc
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_19_B0_RESET                           0x00000000

// 0x09e0 (BB_RXCAL_TX_GAIN_TABLE_20_B0)
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RXCAL_TX_GAIN_TABLE_20_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_ADDRESS                         0x09e0
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_20_B0_RESET                           0x00000000

// 0x09e4 (BB_RXCAL_TX_GAIN_TABLE_21_B0)
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RXCAL_TX_GAIN_TABLE_21_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_ADDRESS                         0x09e4
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_21_B0_RESET                           0x00000000

// 0x09e8 (BB_RXCAL_TX_GAIN_TABLE_22_B0)
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RXCAL_TX_GAIN_TABLE_22_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_ADDRESS                         0x09e8
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_22_B0_RESET                           0x00000000

// 0x09ec (BB_RXCAL_TX_GAIN_TABLE_23_B0)
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RXCAL_TX_GAIN_TABLE_23_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_ADDRESS                         0x09ec
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_23_B0_RESET                           0x00000000

// 0x09f0 (BB_RXCAL_TX_GAIN_TABLE_24_B0)
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RXCAL_TX_GAIN_TABLE_24_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_ADDRESS                         0x09f0
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_24_B0_RESET                           0x00000000

// 0x09f4 (BB_RXCAL_TX_GAIN_TABLE_25_B0)
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RXCAL_TX_GAIN_TABLE_25_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_ADDRESS                         0x09f4
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_25_B0_RESET                           0x00000000

// 0x09f8 (BB_RXCAL_TX_GAIN_TABLE_26_B0)
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RXCAL_TX_GAIN_TABLE_26_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_ADDRESS                         0x09f8
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_26_B0_RESET                           0x00000000

// 0x09fc (BB_RXCAL_TX_GAIN_TABLE_27_B0)
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RXCAL_TX_GAIN_TABLE_27_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_ADDRESS                         0x09fc
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_27_B0_RESET                           0x00000000

// 0x0a00 (BB_RXCAL_TX_GAIN_TABLE_28_B0)
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RXCAL_TX_GAIN_TABLE_28_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_ADDRESS                         0x0a00
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_28_B0_RESET                           0x00000000

// 0x0a04 (BB_RXCAL_TX_GAIN_TABLE_29_B0)
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RXCAL_TX_GAIN_TABLE_29_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_ADDRESS                         0x0a04
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_29_B0_RESET                           0x00000000

// 0x0a08 (BB_RXCAL_TX_GAIN_TABLE_30_B0)
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RXCAL_TX_GAIN_TABLE_30_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_ADDRESS                         0x0a08
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_30_B0_RESET                           0x00000000

// 0x0a0c (BB_RXCAL_TX_GAIN_TABLE_31_B0)
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_MSB 19
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_LSB 0
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_MASK 0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_GET(x) (((x) & BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_MASK) >> BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_LSB)
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_LSB) & BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_MASK)
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RXCAL_TX_GAIN_TABLE_31_CHN0_RESET 0
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_ADDRESS                         0x0a0c
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_HW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_SW_MASK                         0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_HW_WRITE_MASK                   0x00000000
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_SW_WRITE_MASK                   0x000fffff
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RSTMASK                         0xfff00000
#define BB_RXCAL_TX_GAIN_TABLE_31_B0_RESET                           0x00000000

// 0x0a10 (BB_RXCAL_RX_GAIN_TABLE_1_0_B0)
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_1_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RXCAL_RX_GAIN_TABLE_0_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_ADDRESS                        0x0a10
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_HW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_SW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_SW_WRITE_MASK                  0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RSTMASK                        0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_1_0_B0_RESET                          0x00000000

// 0x0a14 (BB_RXCAL_RX_GAIN_TABLE_3_2_B0)
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_3_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RXCAL_RX_GAIN_TABLE_2_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_ADDRESS                        0x0a14
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_HW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_SW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_SW_WRITE_MASK                  0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RSTMASK                        0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_3_2_B0_RESET                          0x00000000

// 0x0a18 (BB_RXCAL_RX_GAIN_TABLE_5_4_B0)
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_5_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RXCAL_RX_GAIN_TABLE_4_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_ADDRESS                        0x0a18
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_HW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_SW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_SW_WRITE_MASK                  0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RSTMASK                        0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_5_4_B0_RESET                          0x00000000

// 0x0a1c (BB_RXCAL_RX_GAIN_TABLE_7_6_B0)
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_7_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RXCAL_RX_GAIN_TABLE_6_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_ADDRESS                        0x0a1c
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_HW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_SW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_SW_WRITE_MASK                  0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RSTMASK                        0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_7_6_B0_RESET                          0x00000000

// 0x0a20 (BB_RXCAL_RX_GAIN_TABLE_9_8_B0)
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_9_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RXCAL_RX_GAIN_TABLE_8_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_ADDRESS                        0x0a20
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_HW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_SW_MASK                        0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_SW_WRITE_MASK                  0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RSTMASK                        0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_9_8_B0_RESET                          0x00000000

// 0x0a24 (BB_RXCAL_RX_GAIN_TABLE_11_10_B0)
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_11_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RXCAL_RX_GAIN_TABLE_10_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_ADDRESS                      0x0a24
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_HW_MASK                      0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_SW_MASK                      0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_HW_WRITE_MASK                0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_SW_WRITE_MASK                0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RSTMASK                      0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_11_10_B0_RESET                        0x00000000

// 0x0a28 (BB_RXCAL_RX_GAIN_TABLE_13_12_B0)
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_13_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RXCAL_RX_GAIN_TABLE_12_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_ADDRESS                      0x0a28
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_HW_MASK                      0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_SW_MASK                      0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_HW_WRITE_MASK                0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_SW_WRITE_MASK                0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RSTMASK                      0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_13_12_B0_RESET                        0x00000000

// 0x0a2c (BB_RXCAL_RX_GAIN_TABLE_15_14_B0)
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_MSB 24
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_LSB 16
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_MASK 0x01ff0000
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_15_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_MSB 8
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_LSB 0
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_MASK 0x000001ff
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_GET(x) (((x) & BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_MASK) >> BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_LSB)
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_LSB) & BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_MASK)
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RXCAL_RX_GAIN_TABLE_14_CHN0_RESET 0
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_ADDRESS                      0x0a2c
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_HW_MASK                      0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_SW_MASK                      0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_HW_WRITE_MASK                0x00000000
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_SW_WRITE_MASK                0x01ff01ff
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RSTMASK                      0xfe00fe00
#define BB_RXCAL_RX_GAIN_TABLE_15_14_B0_RESET                        0x00000000

// 0x0a30 (BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_MSB 29
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_LSB 24
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_MASK 0x3f000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_3_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_MSB 21
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_LSB 16
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_MASK 0x003f0000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_2_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_MSB 13
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_LSB 8
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_MASK 0x00003f00
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_1_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_MSB 5
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_LSB 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_MASK 0x0000003f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RXCAL_GAIN_DELTA_DB_TABLE_0_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_ADDRESS                  0x0a30
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_HW_MASK                  0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_SW_MASK                  0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_HW_WRITE_MASK            0x00000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_SW_WRITE_MASK            0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RSTMASK                  0xc0c0c0c0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_3_0_B0_RESET                    0x00000000

// 0x0a34 (BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_MSB 29
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_LSB 24
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_MASK 0x3f000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_7_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_MSB 21
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_LSB 16
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_MASK 0x003f0000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_6_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_MSB 13
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_LSB 8
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_MASK 0x00003f00
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_5_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_MSB 5
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_LSB 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_MASK 0x0000003f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RXCAL_GAIN_DELTA_DB_TABLE_4_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_ADDRESS                  0x0a34
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_HW_MASK                  0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_SW_MASK                  0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_HW_WRITE_MASK            0x00000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_SW_WRITE_MASK            0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RSTMASK                  0xc0c0c0c0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_7_4_B0_RESET                    0x00000000

// 0x0a38 (BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_MSB 29
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_LSB 24
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_MASK 0x3f000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_11_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_MSB 21
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_LSB 16
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_MASK 0x003f0000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_10_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_MSB 13
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_LSB 8
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_MASK 0x00003f00
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_9_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_MSB 5
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_LSB 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_MASK 0x0000003f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RXCAL_GAIN_DELTA_DB_TABLE_8_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_ADDRESS                 0x0a38
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_HW_MASK                 0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_SW_MASK                 0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_HW_WRITE_MASK           0x00000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_SW_WRITE_MASK           0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RSTMASK                 0xc0c0c0c0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_11_8_B0_RESET                   0x00000000

// 0x0a3c (BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_MSB 29
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_LSB 24
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_MASK 0x3f000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_15_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_MSB 21
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_LSB 16
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_MASK 0x003f0000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_14_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_MSB 13
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_LSB 8
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_MASK 0x00003f00
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_13_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_MSB 5
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_LSB 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_MASK 0x0000003f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_GET(x) (((x) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_MASK) >> BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_LSB)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_LSB) & BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_MASK)
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RXCAL_GAIN_DELTA_DB_TABLE_12_CHN0_RESET 0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_ADDRESS                0x0a3c
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_HW_MASK                0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_SW_MASK                0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_HW_WRITE_MASK          0x00000000
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_SW_WRITE_MASK          0x3f3f3f3f
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RSTMASK                0xc0c0c0c0
#define BB_RXCAL_GAIN_DELTA_DB_TABLE_15_12_B0_RESET                  0x00000000

// 0x0a40 (BB_RXCAL_TX_IQCORR_IDX_7_0_B0)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_MSB 31
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_LSB 28
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_MASK 0xf0000000
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_7_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_MSB 27
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_LSB 24
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_MASK 0x0f000000
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_6_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_MSB 23
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_LSB 20
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_MASK 0x00f00000
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_5_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_MSB 19
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_LSB 16
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_MASK 0x000f0000
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_4_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_MSB 15
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_LSB 12
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_MASK 0x0000f000
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_3_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_MSB 11
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_LSB 8
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_MASK 0x00000f00
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_2_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_MSB 7
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_LSB 4
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_MASK 0x000000f0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_1_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_MSB 3
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_LSB 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_MASK 0x0000000f
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RXCAL_TX_IQCORR_IDX_0_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_ADDRESS                        0x0a40
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_HW_MASK                        0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_SW_MASK                        0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_HW_WRITE_MASK                  0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_SW_WRITE_MASK                  0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RSTMASK                        0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_7_0_B0_RESET                          0x00000000

// 0x0a44 (BB_RXCAL_TX_IQCORR_IDX_15_8_B0)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_MSB 31
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_LSB 28
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_MASK 0xf0000000
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_15_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_MSB 27
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_LSB 24
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_MASK 0x0f000000
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_14_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_MSB 23
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_LSB 20
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_MASK 0x00f00000
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_13_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_MSB 19
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_LSB 16
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_MASK 0x000f0000
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_12_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_MSB 15
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_LSB 12
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_MASK 0x0000f000
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_11_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_MSB 11
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_LSB 8
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_MASK 0x00000f00
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_10_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_MSB 7
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_LSB 4
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_MASK 0x000000f0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_9_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_MSB 3
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_LSB 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_MASK 0x0000000f
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RXCAL_TX_IQCORR_IDX_8_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_ADDRESS                       0x0a44
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_HW_MASK                       0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_SW_MASK                       0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_HW_WRITE_MASK                 0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_SW_WRITE_MASK                 0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RSTMASK                       0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_15_8_B0_RESET                         0x00000000

// 0x0a48 (BB_RXCAL_TX_IQCORR_IDX_23_16_B0)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_MSB 31
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_LSB 28
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_MASK 0xf0000000
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_23_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_MSB 27
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_LSB 24
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_MASK 0x0f000000
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_22_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_MSB 23
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_LSB 20
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_MASK 0x00f00000
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_21_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_MSB 19
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_LSB 16
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_MASK 0x000f0000
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_20_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_MSB 15
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_LSB 12
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_MASK 0x0000f000
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_19_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_MSB 11
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_LSB 8
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_MASK 0x00000f00
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_18_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_MSB 7
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_LSB 4
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_MASK 0x000000f0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_17_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_MSB 3
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_LSB 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_MASK 0x0000000f
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RXCAL_TX_IQCORR_IDX_16_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_ADDRESS                      0x0a48
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_HW_MASK                      0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_SW_MASK                      0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_HW_WRITE_MASK                0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_SW_WRITE_MASK                0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RSTMASK                      0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_23_16_B0_RESET                        0x00000000

// 0x0a4c (BB_RXCAL_TX_IQCORR_IDX_31_24_B0)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_MSB 31
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_LSB 28
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_MASK 0xf0000000
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_31_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_MSB 27
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_LSB 24
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_MASK 0x0f000000
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_30_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_MSB 23
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_LSB 20
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_MASK 0x00f00000
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_29_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_MSB 19
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_LSB 16
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_MASK 0x000f0000
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_28_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_MSB 15
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_LSB 12
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_MASK 0x0000f000
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_27_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_MSB 11
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_LSB 8
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_MASK 0x00000f00
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_26_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_MSB 7
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_LSB 4
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_MASK 0x000000f0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_25_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_MSB 3
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_LSB 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_MASK 0x0000000f
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_GET(x) (((x) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_MASK) >> BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_LSB)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_SET(x) (((0 | (x)) << BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_LSB) & BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_MASK)
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RXCAL_TX_IQCORR_IDX_24_CHN0_RESET 0
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_ADDRESS                      0x0a4c
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_HW_MASK                      0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_SW_MASK                      0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_HW_WRITE_MASK                0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_SW_WRITE_MASK                0xffffffff
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RSTMASK                      0x00000000
#define BB_RXCAL_TX_IQCORR_IDX_31_24_B0_RESET                        0x00000000

// 0x0a50 (BB_TXCAL_RX_IQCORR_IDX_7_0)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_MSB         31
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_LSB         28
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_MASK        0xf0000000
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_7_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_MSB         27
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_LSB         24
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_MASK        0x0f000000
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_6_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_MSB         23
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_LSB         20
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_MASK        0x00f00000
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_5_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_MSB         19
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_LSB         16
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_MASK        0x000f0000
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_4_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_MSB         15
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_LSB         12
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_MASK        0x0000f000
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_3_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_MSB         11
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_LSB         8
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_MASK        0x00000f00
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_2_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_MSB         7
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_LSB         4
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_MASK        0x000000f0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_1_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_MSB         3
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_LSB         0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_MASK        0x0000000f
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_MASK) >> BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_LSB) & BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_7_0_TXCAL_RX_IQCORR_IDX_0_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_7_0_ADDRESS                           0x0a50
#define BB_TXCAL_RX_IQCORR_IDX_7_0_HW_MASK                           0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_7_0_SW_MASK                           0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_7_0_HW_WRITE_MASK                     0x00000000
#define BB_TXCAL_RX_IQCORR_IDX_7_0_SW_WRITE_MASK                     0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_7_0_RSTMASK                           0x00000000
#define BB_TXCAL_RX_IQCORR_IDX_7_0_RESET                             0x00000000

// 0x0a54 (BB_TXCAL_RX_IQCORR_IDX_15_8)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_MSB       31
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_LSB       28
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_MASK      0xf0000000
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_GET(x)    (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_SET(x)    (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_15_RESET     0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_MSB       27
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_LSB       24
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_MASK      0x0f000000
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_GET(x)    (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_SET(x)    (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_14_RESET     0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_MSB       23
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_LSB       20
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_MASK      0x00f00000
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_GET(x)    (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_SET(x)    (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_13_RESET     0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_MSB       19
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_LSB       16
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_MASK      0x000f0000
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_GET(x)    (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_SET(x)    (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_12_RESET     0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_MSB       15
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_LSB       12
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_MASK      0x0000f000
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_GET(x)    (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_SET(x)    (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_11_RESET     0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_MSB       11
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_LSB       8
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_MASK      0x00000f00
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_GET(x)    (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_SET(x)    (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_10_RESET     0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_MSB        7
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_LSB        4
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_MASK       0x000000f0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_GET(x)     (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_SET(x)     (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_9_RESET      0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_MSB        3
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_LSB        0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_MASK       0x0000000f
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_GET(x)     (((x) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_MASK) >> BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_SET(x)     (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_LSB) & BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_15_8_TXCAL_RX_IQCORR_IDX_8_RESET      0
#define BB_TXCAL_RX_IQCORR_IDX_15_8_ADDRESS                          0x0a54
#define BB_TXCAL_RX_IQCORR_IDX_15_8_HW_MASK                          0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_15_8_SW_MASK                          0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_15_8_HW_WRITE_MASK                    0x00000000
#define BB_TXCAL_RX_IQCORR_IDX_15_8_SW_WRITE_MASK                    0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_15_8_RSTMASK                          0x00000000
#define BB_TXCAL_RX_IQCORR_IDX_15_8_RESET                            0x00000000

// 0x0a58 (BB_TXCAL_RX_IQCORR_IDX_23_16)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_MSB      31
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_LSB      28
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_MASK     0xf0000000
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_23_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_MSB      27
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_LSB      24
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_MASK     0x0f000000
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_22_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_MSB      23
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_LSB      20
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_MASK     0x00f00000
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_21_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_MSB      19
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_LSB      16
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_MASK     0x000f0000
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_20_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_MSB      15
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_LSB      12
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_MASK     0x0000f000
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_19_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_MSB      11
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_LSB      8
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_MASK     0x00000f00
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_18_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_MSB      7
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_LSB      4
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_MASK     0x000000f0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_17_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_MSB      3
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_LSB      0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_MASK     0x0000000f
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_GET(x)   (((x) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_MASK) >> BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_SET(x)   (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_LSB) & BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_23_16_TXCAL_RX_IQCORR_IDX_16_RESET    0
#define BB_TXCAL_RX_IQCORR_IDX_23_16_ADDRESS                         0x0a58
#define BB_TXCAL_RX_IQCORR_IDX_23_16_HW_MASK                         0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_23_16_SW_MASK                         0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_23_16_HW_WRITE_MASK                   0x00000000
#define BB_TXCAL_RX_IQCORR_IDX_23_16_SW_WRITE_MASK                   0xffffffff
#define BB_TXCAL_RX_IQCORR_IDX_23_16_RSTMASK                         0x00000000
#define BB_TXCAL_RX_IQCORR_IDX_23_16_RESET                           0x00000000

// 0x0a5c (BB_TXCAL_RX_IQCORR_IDX_24)
#define BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_MSB         3
#define BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_LSB         0
#define BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_MASK        0x0000000f
#define BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_GET(x)      (((x) & BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_MASK) >> BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_LSB)
#define BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_SET(x)      (((0 | (x)) << BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_LSB) & BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_MASK)
#define BB_TXCAL_RX_IQCORR_IDX_24_TXCAL_RX_IQCORR_IDX_24_RESET       0
#define BB_TXCAL_RX_IQCORR_IDX_24_ADDRESS                            0x0a5c
#define BB_TXCAL_RX_IQCORR_IDX_24_HW_MASK                            0x0000000f
#define BB_TXCAL_RX_IQCORR_IDX_24_SW_MASK                            0x0000000f
#define BB_TXCAL_RX_IQCORR_IDX_24_HW_WRITE_MASK                      0x00000000
#define BB_TXCAL_RX_IQCORR_IDX_24_SW_WRITE_MASK                      0x0000000f
#define BB_TXCAL_RX_IQCORR_IDX_24_RSTMASK                            0xfffffff0
#define BB_TXCAL_RX_IQCORR_IDX_24_RESET                              0x00000000

// 0x0b00 (BB_CHANINFO_VHT80_B0_0)
#define BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_MSB               31
#define BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_LSB               0
#define BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_MASK              0xffffffff
#define BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_GET(x)            (((x) & BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_MASK) >> BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_LSB)
#define BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_SET(x)            (((0 | (x)) << BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_LSB) & BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_MASK)
#define BB_CHANINFO_VHT80_B0_0_CHANINFO_VHT80_CHN0_RESET             0
#define BB_CHANINFO_VHT80_B0_0_ADDRESS                               0x0b00
#define BB_CHANINFO_VHT80_B0_ADDRESS                                 BB_CHANINFO_VHT80_B0_0_ADDRESS
#define BB_CHANINFO_VHT80_B0_0_HW_MASK                               0xffffffff
#define BB_CHANINFO_VHT80_B0_0_SW_MASK                               0xffffffff
#define BB_CHANINFO_VHT80_B0_0_HW_WRITE_MASK                         0xffffffff
#define BB_CHANINFO_VHT80_B0_0_SW_WRITE_MASK                         0x00000000
#define BB_CHANINFO_VHT80_B0_0_RSTMASK                               0x00000000
#define BB_CHANINFO_VHT80_B0_0_RESET                                 0x00000000

// Skip b04 (BB_CHANINFO_VHT80_B0_1) - bfc (BB_CHANINFO_VHT80_B0_63) for brevity
// 0x8aac (BB_CHN_TABLES_DUMMY_1)
#define BB_CHN_TABLES_DUMMY_1_DUMMY1_MSB                             31
#define BB_CHN_TABLES_DUMMY_1_DUMMY1_LSB                             0
#define BB_CHN_TABLES_DUMMY_1_DUMMY1_MASK                            0xffffffff
#define BB_CHN_TABLES_DUMMY_1_DUMMY1_GET(x)                          (((x) & BB_CHN_TABLES_DUMMY_1_DUMMY1_MASK) >> BB_CHN_TABLES_DUMMY_1_DUMMY1_LSB)
#define BB_CHN_TABLES_DUMMY_1_DUMMY1_SET(x)                          (((0 | (x)) << BB_CHN_TABLES_DUMMY_1_DUMMY1_LSB) & BB_CHN_TABLES_DUMMY_1_DUMMY1_MASK)
#define BB_CHN_TABLES_DUMMY_1_DUMMY1_RESET                           0
#define BB_CHN_TABLES_DUMMY_1_ADDRESS                                0x8aac
#define BB_CHN_TABLES_DUMMY_1_HW_MASK                                0xffffffff
#define BB_CHN_TABLES_DUMMY_1_SW_MASK                                0xffffffff
#define BB_CHN_TABLES_DUMMY_1_HW_WRITE_MASK                          0x00000000
#define BB_CHN_TABLES_DUMMY_1_SW_WRITE_MASK                          0xffffffff
#define BB_CHN_TABLES_DUMMY_1_RSTMASK                                0x00000000
#define BB_CHN_TABLES_DUMMY_1_RESET                                  0x00000000


#endif /* _CHN_TABLE_MAP_H_ */
