INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:50:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.655ns period=7.310ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.655ns period=7.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.310ns  (clk rise@7.310ns - clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.433ns (36.183%)  route 4.291ns (63.817%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.793 - 7.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2812, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X12Y115        FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf0/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.507     1.247    mulf0/operator/sigProdExt_c2[15]
    SLICE_X15Y116        LUT6 (Prop_lut6_I0_O)        0.122     1.369 r  mulf0/operator/level5_c1[6]_i_7/O
                         net (fo=1, routed)           0.318     1.687    mulf0/operator/level5_c1[6]_i_7_n_0
    SLICE_X15Y117        LUT5 (Prop_lut5_I2_O)        0.043     1.730 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.730    mulf0/operator/RoundingAdder/S[0]
    SLICE_X15Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.981 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.981    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.030 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.030    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.079 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.079    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.128 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.128    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.177 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.177    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.226 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.226    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.371 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.369     2.741    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X14Y123        LUT4 (Prop_lut4_I1_O)        0.120     2.861 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_11/O
                         net (fo=1, routed)           0.169     3.030    mulf0/operator/RoundingAdder/level4_c1[9]_i_11_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I4_O)        0.043     3.073 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=34, routed)          0.293     3.366    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I4_O)        0.043     3.409 r  mulf0/operator/RoundingAdder/level4_c1[8]_i_6/O
                         net (fo=5, routed)           0.329     3.737    mulf0/operator/RoundingAdder/level4_c1[8]_i_6_n_0
    SLICE_X12Y124        LUT4 (Prop_lut4_I1_O)        0.043     3.780 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=21, routed)          0.372     4.152    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X14Y122        LUT6 (Prop_lut6_I1_O)        0.043     4.195 r  mulf0/operator/RoundingAdder/level4_c1[12]_i_3/O
                         net (fo=5, routed)           0.438     4.634    control_merge1/tehb/control/excExpFracY_c0[10]
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.043     4.677 r  control_merge1/tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.267     4.944    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X17Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.186 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.186    addf0/operator/ltOp_carry__0_n_0
    SLICE_X17Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.235 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.235    addf0/operator/ltOp_carry__1_n_0
    SLICE_X17Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.284 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     5.290    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.417 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.232     5.649    control_merge1/tehb/control/CO[0]
    SLICE_X17Y126        LUT2 (Prop_lut2_I0_O)        0.130     5.779 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.949    addf0/operator/p_1_in[0]
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     6.249 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.422     6.671    addf0/operator/RightShifterComponent/O[3]
    SLICE_X18Y127        LUT6 (Prop_lut6_I0_O)        0.120     6.791 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.179     6.970    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X19Y129        LUT4 (Prop_lut4_I0_O)        0.043     7.013 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.219     7.232    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X19Y129        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.310     7.310 r  
                                                      0.000     7.310 r  clk (IN)
                         net (fo=2812, unset)         0.483     7.793    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y129        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.793    
                         clock uncertainty           -0.035     7.757    
    SLICE_X19Y129        FDRE (Setup_fdre_C_R)       -0.295     7.462    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  0.230    




