#   step REPORT : Synthesizing module : mss_bus_switch_fifo_0000_0000
#   step REPORT : Synthesizing module : mss_bus_switch_fifo_0000_0001
#   step REPORT : Synthesizing module : mss_bus_switch_fifo_0000_0002
#   step REPORT : Synthesizing module : mss_bus_switch_fifo_0000_0003
#   step REPORT : Synthesizing module : mss_bus_switch_slv_ibp_buffer_0001
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_slv_ibp_buffer_0001
#   step REPORT : [39.350] Instance count of module mss_bus_switch_slv_ibp_buffer_0001 is 21
#   step REPORT : [6.1691] Total net count: 501
#   step REPORT : [6.1690] There are 6 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 4
#   step REPORT : [6.1695] 3-input LUTs: 5
#   step REPORT : [6.1695] 4-input LUTs: 15
#   step REPORT : [6.1695] 5-input LUTs: 8
#   step REPORT : [6.1695] 6-input LUTs: 18
#   step REPORT : [6.1696] Total LUT area: 50
#   step REPORT : [6.1697] State    : 28
#   step REPORT : [6.1697]   (FF)   : 28
#   step REPORT : [6.1697] +CSA LUTs: 63
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_slv_ibp_buffer_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  28 |                 113 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 293 |                   0 |                   0 |                   0 |                   0 || mss_bus_switch_slv_ibp_buffer_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_slv_ibp_buffer_0001' to 'edif/mss_bus_switch_slv_ibp_buffer_0001/mss_bus_switch_slv_ibp_buffer_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_slv_ibp_buffer_0001/mss_bus_switch_slv_ibp_buffer_0001.edf.gz'
#   step SERIALIZE : #bytes in: 18842, #bytes out: 6628, compression ratio: 2.842788
#   step REPORT : [87.28] Resource usage for mss_bus_switch_slv_ibp_buffer_0001: 0.069s 0.0M
