srcscan starts
INFO: analyzing module burst_tool (VERI-9002)
C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/burst_tool.v(29): INFO: undeclared symbol 'special_counter', assumed default net type 'wire' (VERI-2561)
C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/burst_tool.v(31): INFO: undeclared symbol 'rms_radicand', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module pulse_generator (VERI-9002)
INFO: analyzing module seven_seg_decoder_hex (VERI-9002)
INFO: analyzing module seven_segment_driver (VERI-9002)
INFO: analyzing module signal_interpreter (VERI-9002)
INFO: analyzing module signal_processor (VERI-9002)
INFO: analyzing module sqrt_approx (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:burst_tool
END of tops
C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/burst_tool.v(3): INFO: compiling module 'burst_tool_default' (VERI-1018)
C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/seven_segment_driver.v(29): ERROR: cannot find port 'clk' on this module (VERI-1010)
C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/seven_segment_decoder_hex.v(3): INFO: 'seven_seg_decoder_hex' is declared here (VERI-9035)
C:/Users/rojo_/COMPE475_Project/project_1/project_1.srcs/sources_1/new/seven_segment_driver.v(33): ERROR: concurrent assignment to a non-net 'seg' is not permitted (VERI-1195)
srcscan exits with return value 0
