<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano25k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\TangPrimer25K_brushless\sample\cart\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Git\TangPrimer25K_brushless\sample\cart\src\timing.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 17 21:31:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>965</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>972</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>21</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>n2346_18</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2346_s8/F </td>
</tr>
<tr>
<td>4</td>
<td>n2349_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2349_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>124.596(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>100.000(MHz)</td>
<td>162.833(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n2346_18!</h4>
<h4>No timing paths to get frequency of n2349_13!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2346_18</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2346_18</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2349_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2349_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.456</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2346_18:[F]</td>
<td>5.000</td>
<td>-0.253</td>
<td>2.699</td>
</tr>
<tr>
<td>2</td>
<td>2.598</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2346_18:[F]</td>
<td>5.000</td>
<td>-0.253</td>
<td>2.556</td>
</tr>
<tr>
<td>3</td>
<td>2.616</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2346_18:[F]</td>
<td>5.000</td>
<td>-0.253</td>
<td>2.539</td>
</tr>
<tr>
<td>4</td>
<td>3.859</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_1_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.033</td>
<td>6.110</td>
</tr>
<tr>
<td>5</td>
<td>4.009</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_4_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.033</td>
<td>5.960</td>
</tr>
<tr>
<td>6</td>
<td>4.029</td>
<td>rotateState_2_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2349_13:[F]</td>
<td>5.000</td>
<td>-0.206</td>
<td>1.079</td>
</tr>
<tr>
<td>7</td>
<td>4.029</td>
<td>rotateState_2_s1/Q</td>
<td>_LT_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2349_13:[F]</td>
<td>5.000</td>
<td>-0.206</td>
<td>1.079</td>
</tr>
<tr>
<td>8</td>
<td>4.029</td>
<td>rotateState_2_s1/Q</td>
<td>_LS_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2349_13:[F]</td>
<td>5.000</td>
<td>-0.206</td>
<td>1.079</td>
</tr>
<tr>
<td>9</td>
<td>4.079</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_13_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>5.871</td>
</tr>
<tr>
<td>10</td>
<td>4.108</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_5_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.015</td>
<td>5.844</td>
</tr>
<tr>
<td>11</td>
<td>4.127</td>
<td>processCounter_1_s0/Q</td>
<td>CS_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>5.829</td>
</tr>
<tr>
<td>12</td>
<td>4.149</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_14_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>5.801</td>
</tr>
<tr>
<td>13</td>
<td>4.155</td>
<td>processCounter_3_s0/Q</td>
<td>DIN_s2/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.010</td>
<td>5.544</td>
</tr>
<tr>
<td>14</td>
<td>4.183</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_3_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.023</td>
<td>5.776</td>
</tr>
<tr>
<td>15</td>
<td>4.239</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_9_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.023</td>
<td>5.720</td>
</tr>
<tr>
<td>16</td>
<td>4.312</td>
<td>processCounter_2_s0/Q</td>
<td>DIN_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.010</td>
<td>5.325</td>
</tr>
<tr>
<td>17</td>
<td>4.361</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_8_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.023</td>
<td>5.599</td>
</tr>
<tr>
<td>18</td>
<td>4.390</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_2_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.033</td>
<td>5.579</td>
</tr>
<tr>
<td>19</td>
<td>4.422</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_12_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.033</td>
<td>5.546</td>
</tr>
<tr>
<td>20</td>
<td>4.467</td>
<td>processCounter_1_s0/Q</td>
<td>CS_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>5.180</td>
</tr>
<tr>
<td>21</td>
<td>4.469</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_11_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>5.487</td>
</tr>
<tr>
<td>22</td>
<td>4.626</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_10_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>5.324</td>
</tr>
<tr>
<td>23</td>
<td>4.701</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_7_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>5.256</td>
</tr>
<tr>
<td>24</td>
<td>4.785</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_6_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>5.172</td>
</tr>
<tr>
<td>25</td>
<td>4.806</td>
<td>processCounter_7_s0/Q</td>
<td>ele120_time_15_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.023</td>
<td>5.154</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.396</td>
<td>vehicle_speed_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.684</td>
<td>0.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.388</td>
<td>engine_rev_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.676</td>
<td>0.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.388</td>
<td>engine_rev_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.676</td>
<td>0.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.380</td>
<td>engine_rev_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.668</td>
<td>0.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.362</td>
<td>engine_rev_11_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.662</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.325</td>
<td>engine_rev_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.676</td>
<td>0.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.325</td>
<td>engine_rev_9_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.676</td>
<td>0.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.320</td>
<td>vehicle_speed_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.679</td>
<td>0.419</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.317</td>
<td>engine_rev_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.668</td>
<td>0.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.317</td>
<td>engine_rev_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.668</td>
<td>0.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.315</td>
<td>engine_rev_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.650</td>
<td>0.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.311</td>
<td>engine_rev_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.646</td>
<td>0.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.311</td>
<td>engine_rev_10_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.646</td>
<td>0.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.297</td>
<td>vehicle_speed_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.679</td>
<td>0.430</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.265</td>
<td>engine_rev_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.668</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.257</td>
<td>vehicle_speed_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.676</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.242</td>
<td>vehicle_speed_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.490</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.199</td>
<td>vehicle_speed_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.685</td>
<td>0.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.193</td>
<td>vehicle_speed_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.671</td>
<td>0.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.159</td>
<td>vehicle_speed_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.155</td>
<td>vehicle_speed_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.565</td>
</tr>
<tr>
<td>22</td>
<td>0.139</td>
<td>accel_6_s0/Q</td>
<td>duty_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.649</td>
<td>0.836</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>ele120_time_2_s0/Q</td>
<td>ele120_time_2_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>ele120_time_4_s0/Q</td>
<td>ele120_time_4_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>ele120_time_15_s0/Q</td>
<td>ele120_time_15_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.640</td>
<td>3.640</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>n202_s</td>
</tr>
<tr>
<td>2</td>
<td>2.714</td>
<td>3.714</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>n202_s</td>
</tr>
<tr>
<td>3</td>
<td>3.379</td>
<td>3.629</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.379</td>
<td>3.629</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.380</td>
<td>3.630</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.390</td>
<td>3.640</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.390</td>
<td>3.640</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.390</td>
<td>3.640</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.390</td>
<td>3.640</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.390</td>
<td>3.640</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2346_18:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.719</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>n2335_s7/I0</td>
</tr>
<tr>
<td>3.236</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" background: #97FFFF;">n2335_s7/F</td>
</tr>
<tr>
<td>4.868</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2346_18</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C44[2][A]</td>
<td>n2346_s8/F</td>
</tr>
<tr>
<td>7.422</td>
<td>2.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>7.387</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 19.129%; route: 1.800, 66.698%; tC2Q: 0.382, 14.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.422, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2346_18:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.719</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>n2337_s7/I1</td>
</tr>
<tr>
<td>3.236</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">n2337_s7/F</td>
</tr>
<tr>
<td>4.726</td>
<td>1.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2346_18</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C44[2][A]</td>
<td>n2346_s8/F</td>
</tr>
<tr>
<td>7.422</td>
<td>2.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>7.387</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.196%; route: 1.658, 64.841%; tC2Q: 0.382, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.422, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2346_18:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.719</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[3][A]</td>
<td>n2333_s8/I1</td>
</tr>
<tr>
<td>3.241</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C42[3][A]</td>
<td style=" background: #97FFFF;">n2333_s8/F</td>
</tr>
<tr>
<td>4.708</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2346_18</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C44[2][A]</td>
<td>n2346_s8/F</td>
</tr>
<tr>
<td>7.422</td>
<td>2.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>7.387</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 20.532%; route: 1.635, 64.402%; tC2Q: 0.382, 15.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.422, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.541</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td>n361_s1/I2</td>
</tr>
<tr>
<td>7.038</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][B]</td>
<td style=" background: #97FFFF;">n361_s1/F</td>
</tr>
<tr>
<td>7.286</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>n361_s4/I0</td>
</tr>
<tr>
<td>7.783</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>n361_s3/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td style=" background: #97FFFF;">n361_s3/F</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td style=" font-weight:bold;">ele120_time_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>ele120_time_1_s2/CLK</td>
</tr>
<tr>
<td>12.106</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>ele120_time_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.884, 47.197%; route: 2.844, 46.543%; tC2Q: 0.382, 6.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.546</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>n358_s1/I2</td>
</tr>
<tr>
<td>7.043</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">n358_s1/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>n358_s0/I0</td>
</tr>
<tr>
<td>8.097</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">n358_s0/F</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" font-weight:bold;">ele120_time_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ele120_time_4_s0/CLK</td>
</tr>
<tr>
<td>12.106</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ele120_time_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.441, 40.961%; route: 3.136, 52.622%; tC2Q: 0.382, 6.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2349_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.722</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>n2334_s8/I2</td>
</tr>
<tr>
<td>3.248</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">n2334_s8/F</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2349_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C44[0][B]</td>
<td>n2349_s8/F</td>
</tr>
<tr>
<td>7.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>7.341</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.277</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.783%; route: 0.170, 15.759%; tC2Q: 0.382, 35.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2349_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.722</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>n2338_s8/I2</td>
</tr>
<tr>
<td>3.248</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" background: #97FFFF;">n2338_s8/F</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">_LT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2349_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C44[0][B]</td>
<td>n2349_s8/F</td>
</tr>
<tr>
<td>7.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>_LT_s0/G</td>
</tr>
<tr>
<td>7.341</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.277</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>_LT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.783%; route: 0.170, 15.759%; tC2Q: 0.382, 35.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2349_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.722</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>n2336_s8/I2</td>
</tr>
<tr>
<td>3.248</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" background: #97FFFF;">n2336_s8/F</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" font-weight:bold;">_LS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2349_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C44[0][B]</td>
<td>n2349_s8/F</td>
</tr>
<tr>
<td>7.376</td>
<td>2.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>_LS_s0/G</td>
</tr>
<tr>
<td>7.341</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7.277</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>_LS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.783%; route: 0.170, 15.759%; tC2Q: 0.382, 35.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.376, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.483</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][A]</td>
<td>n349_s2/I2</td>
</tr>
<tr>
<td>6.944</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][A]</td>
<td style=" background: #97FFFF;">n349_s2/F</td>
</tr>
<tr>
<td>7.482</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>n349_s0/I1</td>
</tr>
<tr>
<td>8.008</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" background: #97FFFF;">n349_s0/F</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td style=" font-weight:bold;">ele120_time_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.151</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>ele120_time_13_s0/CLK</td>
</tr>
<tr>
<td>12.087</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[0][B]</td>
<td>ele120_time_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 41.133%; route: 3.074, 52.353%; tC2Q: 0.382, 6.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.546</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>n357_s1/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">n357_s1/F</td>
</tr>
<tr>
<td>7.454</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[2][A]</td>
<td>n357_s0/I0</td>
</tr>
<tr>
<td>7.981</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C52[2][A]</td>
<td style=" background: #97FFFF;">n357_s0/F</td>
</tr>
<tr>
<td>7.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[2][A]</td>
<td style=" font-weight:bold;">ele120_time_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.152</td>
<td>2.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[2][A]</td>
<td>ele120_time_5_s0/CLK</td>
</tr>
<tr>
<td>12.088</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[2][A]</td>
<td>ele120_time_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 42.438%; route: 2.981, 51.016%; tC2Q: 0.382, 6.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td>processCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.529</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R13C52[0][A]</td>
<td style=" font-weight:bold;">processCounter_1_s0/Q</td>
</tr>
<tr>
<td>3.466</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>n4620_s1/I1</td>
</tr>
<tr>
<td>3.983</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C49[0][A]</td>
<td style=" background: #97FFFF;">n4620_s1/F</td>
</tr>
<tr>
<td>4.368</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>n4620_s0/I2</td>
</tr>
<tr>
<td>4.783</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">n4620_s0/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td>n1999_s1/I3</td>
</tr>
<tr>
<td>5.680</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">n1999_s1/F</td>
</tr>
<tr>
<td>7.975</td>
<td>2.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.166</td>
<td>2.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>12.102</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.457, 25.005%; route: 3.989, 68.432%; tC2Q: 0.382, 6.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.166, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.348</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][B]</td>
<td>n348_s1/I2</td>
</tr>
<tr>
<td>6.874</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][B]</td>
<td style=" background: #97FFFF;">n348_s1/F</td>
</tr>
<tr>
<td>7.412</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td>n348_s0/I0</td>
</tr>
<tr>
<td>7.938</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td style=" background: #97FFFF;">n348_s0/F</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td style=" font-weight:bold;">ele120_time_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.151</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td>ele120_time_14_s0/CLK</td>
</tr>
<tr>
<td>12.087</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[0][A]</td>
<td>ele120_time_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 42.749%; route: 2.939, 50.657%; tC2Q: 0.382, 6.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[1][A]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.529</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R13C52[1][A]</td>
<td style=" font-weight:bold;">processCounter_3_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td>DIN_s7/I3</td>
</tr>
<tr>
<td>4.605</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td style=" background: #97FFFF;">DIN_s7/F</td>
</tr>
<tr>
<td>4.974</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>DIN_s6/I1</td>
</tr>
<tr>
<td>5.435</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">DIN_s6/F</td>
</tr>
<tr>
<td>7.690</td>
<td>2.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">DIN_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.156</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>11.845</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 17.813%; route: 4.174, 75.287%; tC2Q: 0.382, 6.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.156, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.678</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td>n359_s2/I2</td>
</tr>
<tr>
<td>7.194</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][B]</td>
<td style=" background: #97FFFF;">n359_s2/F</td>
</tr>
<tr>
<td>7.387</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>n359_s0/I1</td>
</tr>
<tr>
<td>7.913</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td style=" background: #97FFFF;">n359_s0/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td style=" font-weight:bold;">ele120_time_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>ele120_time_3_s0/CLK</td>
</tr>
<tr>
<td>12.096</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>ele120_time_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.470, 42.761%; route: 2.924, 50.617%; tC2Q: 0.382, 6.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.486</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][B]</td>
<td>n353_s1/I2</td>
</tr>
<tr>
<td>6.983</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][B]</td>
<td style=" background: #97FFFF;">n353_s1/F</td>
</tr>
<tr>
<td>7.331</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>n353_s0/I0</td>
</tr>
<tr>
<td>7.857</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">n353_s0/F</td>
</tr>
<tr>
<td>7.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td style=" font-weight:bold;">ele120_time_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ele120_time_9_s0/CLK</td>
</tr>
<tr>
<td>12.096</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ele120_time_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 42.854%; route: 2.886, 50.459%; tC2Q: 0.382, 6.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.529</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R13C52[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.754</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>n459_s1/I2</td>
</tr>
<tr>
<td>4.215</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">n459_s1/F</td>
</tr>
<tr>
<td>4.691</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td>n459_s0/I2</td>
</tr>
<tr>
<td>5.106</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[3][A]</td>
<td style=" background: #97FFFF;">n459_s0/F</td>
</tr>
<tr>
<td>7.471</td>
<td>2.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">DIN_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.156</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>11.784</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 16.455%; route: 4.066, 76.362%; tC2Q: 0.382, 7.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.156, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.351</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[3][B]</td>
<td>n354_s1/I2</td>
</tr>
<tr>
<td>6.872</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[3][B]</td>
<td style=" background: #97FFFF;">n354_s1/F</td>
</tr>
<tr>
<td>7.219</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>n354_s0/I0</td>
</tr>
<tr>
<td>7.736</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td style=" background: #97FFFF;">n354_s0/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td style=" font-weight:bold;">ele120_time_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>ele120_time_8_s0/CLK</td>
</tr>
<tr>
<td>12.096</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>ele120_time_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.465, 44.028%; route: 2.751, 49.140%; tC2Q: 0.382, 6.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.351</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>n360_s1/I2</td>
</tr>
<tr>
<td>6.872</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">n360_s1/F</td>
</tr>
<tr>
<td>7.254</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>n360_s0/I0</td>
</tr>
<tr>
<td>7.716</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" background: #97FFFF;">n360_s0/F</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">ele120_time_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>ele120_time_2_s0/CLK</td>
</tr>
<tr>
<td>12.106</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>ele120_time_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.410, 43.200%; route: 2.786, 49.944%; tC2Q: 0.382, 6.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.348</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][B]</td>
<td>n350_s1/I2</td>
</tr>
<tr>
<td>6.874</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][B]</td>
<td style=" background: #97FFFF;">n350_s1/F</td>
</tr>
<tr>
<td>7.222</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[2][B]</td>
<td>n350_s0/I0</td>
</tr>
<tr>
<td>7.683</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C51[2][B]</td>
<td style=" background: #97FFFF;">n350_s0/F</td>
</tr>
<tr>
<td>7.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[2][B]</td>
<td style=" font-weight:bold;">ele120_time_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.169</td>
<td>2.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[2][B]</td>
<td>ele120_time_12_s0/CLK</td>
</tr>
<tr>
<td>12.106</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C51[2][B]</td>
<td>ele120_time_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 43.543%; route: 2.749, 49.561%; tC2Q: 0.382, 6.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.169, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td>processCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.529</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R13C52[0][A]</td>
<td style=" font-weight:bold;">processCounter_1_s0/Q</td>
</tr>
<tr>
<td>3.466</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>n4620_s1/I1</td>
</tr>
<tr>
<td>3.983</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C49[0][A]</td>
<td style=" background: #97FFFF;">n4620_s1/F</td>
</tr>
<tr>
<td>4.368</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>n4620_s0/I2</td>
</tr>
<tr>
<td>4.783</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">n4620_s0/F</td>
</tr>
<tr>
<td>7.326</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.166</td>
<td>2.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>11.793</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.931, 17.978%; route: 3.866, 74.638%; tC2Q: 0.382, 7.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.166, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.681</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][A]</td>
<td>n351_s1/I2</td>
</tr>
<tr>
<td>7.142</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][A]</td>
<td style=" background: #97FFFF;">n351_s1/F</td>
</tr>
<tr>
<td>7.334</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>n351_s0/I0</td>
</tr>
<tr>
<td>7.624</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td style=" background: #97FFFF;">n351_s0/F</td>
</tr>
<tr>
<td>7.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td style=" font-weight:bold;">ele120_time_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.151</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>ele120_time_11_s0/CLK</td>
</tr>
<tr>
<td>12.093</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>ele120_time_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.179, 39.704%; route: 2.926, 53.326%; tC2Q: 0.382, 6.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.543</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[3][A]</td>
<td>n352_s2/I2</td>
</tr>
<tr>
<td>7.041</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[3][A]</td>
<td style=" background: #97FFFF;">n352_s2/F</td>
</tr>
<tr>
<td>7.198</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>n352_s0/I1</td>
</tr>
<tr>
<td>7.461</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">n352_s0/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">ele120_time_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.151</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>ele120_time_10_s0/CLK</td>
</tr>
<tr>
<td>12.087</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>ele120_time_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.188, 41.089%; route: 2.754, 51.726%; tC2Q: 0.382, 7.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.348</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][B]</td>
<td>n355_s2/I2</td>
</tr>
<tr>
<td>6.874</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][B]</td>
<td style=" background: #97FFFF;">n355_s2/F</td>
</tr>
<tr>
<td>6.877</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>n355_s0/I1</td>
</tr>
<tr>
<td>7.393</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" background: #97FFFF;">n355_s0/F</td>
</tr>
<tr>
<td>7.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" font-weight:bold;">ele120_time_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.158</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>ele120_time_7_s0/CLK</td>
</tr>
<tr>
<td>12.094</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>ele120_time_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.470, 46.992%; route: 2.404, 45.731%; tC2Q: 0.382, 7.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.158, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.348</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][A]</td>
<td>n356_s1/I2</td>
</tr>
<tr>
<td>6.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][A]</td>
<td style=" background: #97FFFF;">n356_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td>n356_s0/I0</td>
</tr>
<tr>
<td>7.309</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td style=" background: #97FFFF;">n356_s0/F</td>
</tr>
<tr>
<td>7.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td style=" font-weight:bold;">ele120_time_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.158</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td>ele120_time_6_s0/CLK</td>
</tr>
<tr>
<td>12.094</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C52[1][A]</td>
<td>ele120_time_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.386, 46.133%; route: 2.404, 46.472%; tC2Q: 0.382, 7.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.158, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.519</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>1.638</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>n231_s39/I0</td>
</tr>
<tr>
<td>4.713</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.763</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.813</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.863</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.013</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.464</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][B]</td>
<td>n347_s3/I0</td>
</tr>
<tr>
<td>5.986</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R14C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s3/F</td>
</tr>
<tr>
<td>6.148</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[3][B]</td>
<td>n347_s1/I2</td>
</tr>
<tr>
<td>6.438</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C51[3][B]</td>
<td style=" background: #97FFFF;">n347_s1/F</td>
</tr>
<tr>
<td>6.764</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>n347_s0/I0</td>
</tr>
<tr>
<td>7.291</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">n347_s0/F</td>
</tr>
<tr>
<td>7.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" font-weight:bold;">ele120_time_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ele120_time_15_s0/CLK</td>
</tr>
<tr>
<td>12.096</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ele120_time_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.244, 43.536%; route: 2.528, 49.042%; tC2Q: 0.382, 7.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.820</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>vehicle_speed_0_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_0_s0/Q</td>
</tr>
<tr>
<td>21.168</td>
<td>0.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.503</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/CLK</td>
</tr>
<tr>
<td>21.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.563</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.207, 59.483%; tC2Q: 0.141, 40.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.426%; route: 0.730, 48.574%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.820</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>engine_rev_4_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" font-weight:bold;">engine_rev_4_s0/Q</td>
</tr>
<tr>
<td>21.168</td>
<td>0.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.556</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C42[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.207, 59.483%; tC2Q: 0.141, 40.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.820</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>engine_rev_5_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">engine_rev_5_s0/Q</td>
</tr>
<tr>
<td>21.168</td>
<td>0.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.556</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.207, 59.483%; tC2Q: 0.141, 40.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.824</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
<tr>
<td>20.965</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" font-weight:bold;">engine_rev_7_s0/Q</td>
</tr>
<tr>
<td>21.172</td>
<td>0.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/CLK</td>
</tr>
<tr>
<td>21.527</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.552</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.207, 59.483%; tC2Q: 0.141, 40.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.838</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" font-weight:bold;">engine_rev_11_s0/Q</td>
</tr>
<tr>
<td>21.198</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/CLK</td>
</tr>
<tr>
<td>21.535</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.560</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.546%; route: 0.727, 48.454%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.820</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>engine_rev_8_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">engine_rev_8_s0/Q</td>
</tr>
<tr>
<td>21.231</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.556</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 65.693%; tC2Q: 0.141, 34.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.820</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" font-weight:bold;">engine_rev_9_s0/Q</td>
</tr>
<tr>
<td>21.231</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.556</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 65.693%; tC2Q: 0.141, 34.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.821</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>vehicle_speed_8_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_8_s0/Q</td>
</tr>
<tr>
<td>21.240</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/CLK</td>
</tr>
<tr>
<td>21.535</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.560</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 66.348%; tC2Q: 0.141, 33.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.546%; route: 0.727, 48.454%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.824</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>engine_rev_3_s0/CLK</td>
</tr>
<tr>
<td>20.965</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" font-weight:bold;">engine_rev_3_s0/Q</td>
</tr>
<tr>
<td>21.235</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/CLK</td>
</tr>
<tr>
<td>21.527</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.552</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 65.693%; tC2Q: 0.141, 34.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.824</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
<tr>
<td>20.965</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" font-weight:bold;">engine_rev_6_s0/Q</td>
</tr>
<tr>
<td>21.235</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/CLK</td>
</tr>
<tr>
<td>21.527</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.552</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 65.693%; tC2Q: 0.141, 34.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.846</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>engine_rev_1_s0/CLK</td>
</tr>
<tr>
<td>20.990</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">engine_rev_1_s0/Q</td>
</tr>
<tr>
<td>21.229</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.544</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.650</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.846</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>engine_rev_0_s0/CLK</td>
</tr>
<tr>
<td>20.990</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">engine_rev_0_s0/Q</td>
</tr>
<tr>
<td>21.229</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/CLK</td>
</tr>
<tr>
<td>21.527</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.540</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
<tr>
<td>20.988</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" font-weight:bold;">engine_rev_10_s0/Q</td>
</tr>
<tr>
<td>21.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.490</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/CLK</td>
</tr>
<tr>
<td>21.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.538</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.883%; route: 0.717, 48.117%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.817</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>vehicle_speed_2_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_2_s0/Q</td>
</tr>
<tr>
<td>21.247</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.544</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.817, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 66.512%; tC2Q: 0.144, 33.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.824</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>engine_rev_2_s0/CLK</td>
</tr>
<tr>
<td>20.968</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">engine_rev_2_s0/Q</td>
</tr>
<tr>
<td>21.275</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/CLK</td>
</tr>
<tr>
<td>21.527</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.540</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.820</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>vehicle_speed_5_s0/CLK</td>
</tr>
<tr>
<td>20.961</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_5_s0/Q</td>
</tr>
<tr>
<td>21.299</td>
<td>0.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.556</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.338, 70.564%; tC2Q: 0.141, 29.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.819</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>vehicle_speed_3_s0/CLK</td>
</tr>
<tr>
<td>20.960</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_3_s0/Q</td>
</tr>
<tr>
<td>21.308</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.491</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/CLK</td>
</tr>
<tr>
<td>21.526</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.551</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 71.224%; tC2Q: 0.141, 28.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.866%; route: 0.718, 48.134%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.819</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[2][A]</td>
<td>vehicle_speed_1_s0/CLK</td>
</tr>
<tr>
<td>20.960</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C48[2][A]</td>
<td style=" font-weight:bold;">vehicle_speed_1_s0/Q</td>
</tr>
<tr>
<td>21.365</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.503</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/CLK</td>
</tr>
<tr>
<td>21.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.563</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 74.176%; tC2Q: 0.141, 25.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.426%; route: 0.730, 48.574%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.539</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.820</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>vehicle_speed_4_s0/CLK</td>
</tr>
<tr>
<td>20.964</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">vehicle_speed_4_s0/Q</td>
</tr>
<tr>
<td>21.346</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.491</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/CLK</td>
</tr>
<tr>
<td>21.526</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.539</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 72.624%; tC2Q: 0.144, 27.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.866%; route: 0.718, 48.134%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.824</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>vehicle_speed_6_s0/CLK</td>
</tr>
<tr>
<td>20.965</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td style=" font-weight:bold;">vehicle_speed_6_s0/Q</td>
</tr>
<tr>
<td>21.397</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.556</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 75.393%; tC2Q: 0.141, 24.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.824</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>vehicle_speed_7_s0/CLK</td>
</tr>
<tr>
<td>20.968</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">vehicle_speed_7_s0/Q</td>
</tr>
<tr>
<td>21.389</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.544</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 74.513%; tC2Q: 0.144, 25.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>accel_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>duty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.823</td>
<td>0.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>accel_6_s0/CLK</td>
</tr>
<tr>
<td>20.964</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" font-weight:bold;">accel_6_s0/Q</td>
</tr>
<tr>
<td>21.124</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C45[1][A]</td>
<td>n2462_s14/I0</td>
</tr>
<tr>
<td>21.305</td>
<td>0.181</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">n2462_s14/COUT</td>
</tr>
<tr>
<td>21.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C45[1][B]</td>
<td>n2462_s15/CIN</td>
</tr>
<tr>
<td>21.325</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">n2462_s15/COUT</td>
</tr>
<tr>
<td>21.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C45[2][A]</td>
<td>n2462_s16/CIN</td>
</tr>
<tr>
<td>21.344</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">n2462_s16/COUT</td>
</tr>
<tr>
<td>21.344</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C45[2][B]</td>
<td>n2462_s17/CIN</td>
</tr>
<tr>
<td>21.365</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" background: #97FFFF;">n2462_s17/COUT</td>
</tr>
<tr>
<td>21.659</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td style=" font-weight:bold;">duty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.471</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>duty_s0/CLK</td>
</tr>
<tr>
<td>21.506</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21.519</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>duty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.822, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.241, 28.828%; route: 0.454, 54.306%; tC2Q: 0.141, 16.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.544%; route: 0.698, 47.456%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>ele120_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.821</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>ele120_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.962</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">ele120_time_2_s0/Q</td>
</tr>
<tr>
<td>0.968</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>n360_s0/I2</td>
</tr>
<tr>
<td>1.121</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" background: #97FFFF;">n360_s0/F</td>
</tr>
<tr>
<td>1.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">ele120_time_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.821</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>ele120_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>ele120_time_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>ele120_time_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.821</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ele120_time_4_s0/CLK</td>
</tr>
<tr>
<td>0.962</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C51[0][A]</td>
<td style=" font-weight:bold;">ele120_time_4_s0/Q</td>
</tr>
<tr>
<td>0.968</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>n358_s0/I1</td>
</tr>
<tr>
<td>1.121</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">n358_s0/F</td>
</tr>
<tr>
<td>1.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" font-weight:bold;">ele120_time_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.821</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ele120_time_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ele120_time_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>ele120_time_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.817</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ele120_time_15_s0/CLK</td>
</tr>
<tr>
<td>0.958</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C50[0][A]</td>
<td style=" font-weight:bold;">ele120_time_15_s0/Q</td>
</tr>
<tr>
<td>0.964</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>n347_s0/I1</td>
</tr>
<tr>
<td>1.117</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">n347_s0/F</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" font-weight:bold;">ele120_time_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>R18C42[3][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.817</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ele120_time_15_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ele120_time_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.817, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.817, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>n202_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>n202_s/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.815</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>n202_s/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>n202_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>7.111</td>
<td>2.111</td>
<td>tNET</td>
<td>FF</td>
<td>n202_s/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.825</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>n202_s/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.837</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.837</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>2.205</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.835</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.829</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.173</td>
<td>2.173</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.813</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.173</td>
<td>2.173</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.813</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.173</td>
<td>2.173</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.813</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine_rev_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.173</td>
<td>2.173</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.813</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>clk_d</td>
<td>11.974</td>
<td>1.985</td>
</tr>
<tr>
<td>132</td>
<td>AD_CLK_d</td>
<td>2.456</td>
<td>2.321</td>
</tr>
<tr>
<td>38</td>
<td>can_controller_i/n576_4</td>
<td>13.353</td>
<td>1.234</td>
</tr>
<tr>
<td>35</td>
<td>n166_7</td>
<td>4.840</td>
<td>1.467</td>
</tr>
<tr>
<td>32</td>
<td>id_reg_0_16</td>
<td>14.097</td>
<td>1.163</td>
</tr>
<tr>
<td>28</td>
<td>n219_2</td>
<td>5.580</td>
<td>1.409</td>
</tr>
<tr>
<td>27</td>
<td>can_controller_i/can_sender_i/send_frame_counter[0]</td>
<td>14.946</td>
<td>1.163</td>
</tr>
<tr>
<td>22</td>
<td>can_controller_i/can_sender_i/send_frame_counter[1]</td>
<td>15.199</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>processCounter[2]</td>
<td>4.164</td>
<td>1.335</td>
</tr>
<tr>
<td>21</td>
<td>state_3[0]</td>
<td>13.353</td>
<td>0.791</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C48</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C86</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
