<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi2.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi2_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi2_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac353b7a75ed977889bc95ab95bbdfbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#ac353b7a75ed977889bc95ab95bbdfbb8">REG_TWI2_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024600U)</td></tr>
<tr class="memdesc:ac353b7a75ed977889bc95ab95bbdfbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Control Register  <a href="#ac353b7a75ed977889bc95ab95bbdfbb8">More...</a><br /></td></tr>
<tr class="separator:ac353b7a75ed977889bc95ab95bbdfbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579326f7ac4e0333b172811f818638ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a579326f7ac4e0333b172811f818638ea">REG_TWI2_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024604U)</td></tr>
<tr class="memdesc:a579326f7ac4e0333b172811f818638ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Master Mode Register  <a href="#a579326f7ac4e0333b172811f818638ea">More...</a><br /></td></tr>
<tr class="separator:a579326f7ac4e0333b172811f818638ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c65ab7662d9e584b16f2ba679aaa97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a73c65ab7662d9e584b16f2ba679aaa97">REG_TWI2_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024608U)</td></tr>
<tr class="memdesc:a73c65ab7662d9e584b16f2ba679aaa97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Slave Mode Register  <a href="#a73c65ab7662d9e584b16f2ba679aaa97">More...</a><br /></td></tr>
<tr class="separator:a73c65ab7662d9e584b16f2ba679aaa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3856727ea75ed8745df7bd5cd97a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a2d3856727ea75ed8745df7bd5cd97a4f">REG_TWI2_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002460CU)</td></tr>
<tr class="memdesc:a2d3856727ea75ed8745df7bd5cd97a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Internal Address Register  <a href="#a2d3856727ea75ed8745df7bd5cd97a4f">More...</a><br /></td></tr>
<tr class="separator:a2d3856727ea75ed8745df7bd5cd97a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cefa22ba94eff2e63d598fc4599bce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a3cefa22ba94eff2e63d598fc4599bce5">REG_TWI2_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024610U)</td></tr>
<tr class="memdesc:a3cefa22ba94eff2e63d598fc4599bce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Clock Waveform Generator Register  <a href="#a3cefa22ba94eff2e63d598fc4599bce5">More...</a><br /></td></tr>
<tr class="separator:a3cefa22ba94eff2e63d598fc4599bce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c34c21846b1d2681d7e213ef9a005c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a15c34c21846b1d2681d7e213ef9a005c">REG_TWI2_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024620U)</td></tr>
<tr class="memdesc:a15c34c21846b1d2681d7e213ef9a005c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Status Register  <a href="#a15c34c21846b1d2681d7e213ef9a005c">More...</a><br /></td></tr>
<tr class="separator:a15c34c21846b1d2681d7e213ef9a005c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85ed58e49666256afb6cda3b133d5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#ad85ed58e49666256afb6cda3b133d5d9">REG_TWI2_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024624U)</td></tr>
<tr class="memdesc:ad85ed58e49666256afb6cda3b133d5d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Interrupt Enable Register  <a href="#ad85ed58e49666256afb6cda3b133d5d9">More...</a><br /></td></tr>
<tr class="separator:ad85ed58e49666256afb6cda3b133d5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445384145221d47a9c11818c4a4fd9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a445384145221d47a9c11818c4a4fd9ea">REG_TWI2_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024628U)</td></tr>
<tr class="memdesc:a445384145221d47a9c11818c4a4fd9ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Interrupt Disable Register  <a href="#a445384145221d47a9c11818c4a4fd9ea">More...</a><br /></td></tr>
<tr class="separator:a445384145221d47a9c11818c4a4fd9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca92fd1565be6093bd028279fc520ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a6ca92fd1565be6093bd028279fc520ce">REG_TWI2_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002462CU)</td></tr>
<tr class="memdesc:a6ca92fd1565be6093bd028279fc520ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Interrupt Mask Register  <a href="#a6ca92fd1565be6093bd028279fc520ce">More...</a><br /></td></tr>
<tr class="separator:a6ca92fd1565be6093bd028279fc520ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95270b147ba9189209f28ce50050a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#ab95270b147ba9189209f28ce50050a15">REG_TWI2_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024630U)</td></tr>
<tr class="memdesc:ab95270b147ba9189209f28ce50050a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Receive Holding Register  <a href="#ab95270b147ba9189209f28ce50050a15">More...</a><br /></td></tr>
<tr class="separator:ab95270b147ba9189209f28ce50050a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3b6bd8cb31bd0551c70cf452b578c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#afa3b6bd8cb31bd0551c70cf452b578c9">REG_TWI2_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024634U)</td></tr>
<tr class="memdesc:afa3b6bd8cb31bd0551c70cf452b578c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Transmit Holding Register  <a href="#afa3b6bd8cb31bd0551c70cf452b578c9">More...</a><br /></td></tr>
<tr class="separator:afa3b6bd8cb31bd0551c70cf452b578c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd391406dc5062a2679aed245b1f217e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#abd391406dc5062a2679aed245b1f217e">REG_TWI2_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024638U)</td></tr>
<tr class="memdesc:abd391406dc5062a2679aed245b1f217e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI SMBus Timing Register  <a href="#abd391406dc5062a2679aed245b1f217e">More...</a><br /></td></tr>
<tr class="separator:abd391406dc5062a2679aed245b1f217e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62dce3f5093a42bc74f31b9aaedefd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#af62dce3f5093a42bc74f31b9aaedefd2">REG_TWI2_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024640U)</td></tr>
<tr class="memdesc:af62dce3f5093a42bc74f31b9aaedefd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Alternative Command Register  <a href="#af62dce3f5093a42bc74f31b9aaedefd2">More...</a><br /></td></tr>
<tr class="separator:af62dce3f5093a42bc74f31b9aaedefd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bef646cef4dbe42f70cf875a6efc426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a0bef646cef4dbe42f70cf875a6efc426">REG_TWI2_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024644U)</td></tr>
<tr class="memdesc:a0bef646cef4dbe42f70cf875a6efc426"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Filter Register  <a href="#a0bef646cef4dbe42f70cf875a6efc426">More...</a><br /></td></tr>
<tr class="separator:a0bef646cef4dbe42f70cf875a6efc426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b89fd4ce1dd183795ade10c2ee62bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a3b89fd4ce1dd183795ade10c2ee62bfd">REG_TWI2_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002464CU)</td></tr>
<tr class="memdesc:a3b89fd4ce1dd183795ade10c2ee62bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI SleepWalking Matching Register  <a href="#a3b89fd4ce1dd183795ade10c2ee62bfd">More...</a><br /></td></tr>
<tr class="separator:a3b89fd4ce1dd183795ade10c2ee62bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b227792422f00aef1eac6cbd2a74596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a2b227792422f00aef1eac6cbd2a74596">REG_TWI2_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400246E4U)</td></tr>
<tr class="memdesc:a2b227792422f00aef1eac6cbd2a74596"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Write Protection Mode Register  <a href="#a2b227792422f00aef1eac6cbd2a74596">More...</a><br /></td></tr>
<tr class="separator:a2b227792422f00aef1eac6cbd2a74596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198f90a32cde6d3289436196d5ec814b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a198f90a32cde6d3289436196d5ec814b">REG_TWI2_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400246E8U)</td></tr>
<tr class="memdesc:a198f90a32cde6d3289436196d5ec814b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) TWI Write Protection Status Register  <a href="#a198f90a32cde6d3289436196d5ec814b">More...</a><br /></td></tr>
<tr class="separator:a198f90a32cde6d3289436196d5ec814b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada93fe40cf8ea72f629cff9cea5c4fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#ada93fe40cf8ea72f629cff9cea5c4fb2">REG_TWI2_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024700U)</td></tr>
<tr class="memdesc:ada93fe40cf8ea72f629cff9cea5c4fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Receive Pointer Register  <a href="#ada93fe40cf8ea72f629cff9cea5c4fb2">More...</a><br /></td></tr>
<tr class="separator:ada93fe40cf8ea72f629cff9cea5c4fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90939141fe4726d2bc9eb7f78c0e385f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a90939141fe4726d2bc9eb7f78c0e385f">REG_TWI2_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024704U)</td></tr>
<tr class="memdesc:a90939141fe4726d2bc9eb7f78c0e385f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Receive Counter Register  <a href="#a90939141fe4726d2bc9eb7f78c0e385f">More...</a><br /></td></tr>
<tr class="separator:a90939141fe4726d2bc9eb7f78c0e385f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c0bc613ad58a754be31131808c92df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a32c0bc613ad58a754be31131808c92df">REG_TWI2_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024708U)</td></tr>
<tr class="memdesc:a32c0bc613ad58a754be31131808c92df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Transmit Pointer Register  <a href="#a32c0bc613ad58a754be31131808c92df">More...</a><br /></td></tr>
<tr class="separator:a32c0bc613ad58a754be31131808c92df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb8502eb98c5a8f446d5a88c376f4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#aabb8502eb98c5a8f446d5a88c376f4f5">REG_TWI2_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002470CU)</td></tr>
<tr class="memdesc:aabb8502eb98c5a8f446d5a88c376f4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Transmit Counter Register  <a href="#aabb8502eb98c5a8f446d5a88c376f4f5">More...</a><br /></td></tr>
<tr class="separator:aabb8502eb98c5a8f446d5a88c376f4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe180cc1f0f10411e7d8de5b24ae26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a4fe180cc1f0f10411e7d8de5b24ae26f">REG_TWI2_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024710U)</td></tr>
<tr class="memdesc:a4fe180cc1f0f10411e7d8de5b24ae26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Receive Next Pointer Register  <a href="#a4fe180cc1f0f10411e7d8de5b24ae26f">More...</a><br /></td></tr>
<tr class="separator:a4fe180cc1f0f10411e7d8de5b24ae26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201249721ea23a7220a753c5e3b7e091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a201249721ea23a7220a753c5e3b7e091">REG_TWI2_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024714U)</td></tr>
<tr class="memdesc:a201249721ea23a7220a753c5e3b7e091"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Receive Next Counter Register  <a href="#a201249721ea23a7220a753c5e3b7e091">More...</a><br /></td></tr>
<tr class="separator:a201249721ea23a7220a753c5e3b7e091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d17e502948fe98e0c03be42aecf95d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a3d17e502948fe98e0c03be42aecf95d9">REG_TWI2_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024718U)</td></tr>
<tr class="memdesc:a3d17e502948fe98e0c03be42aecf95d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Transmit Next Pointer Register  <a href="#a3d17e502948fe98e0c03be42aecf95d9">More...</a><br /></td></tr>
<tr class="separator:a3d17e502948fe98e0c03be42aecf95d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6ded1abeae7b5f8a69be74d6a86e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a0c6ded1abeae7b5f8a69be74d6a86e60">REG_TWI2_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002471CU)</td></tr>
<tr class="memdesc:a0c6ded1abeae7b5f8a69be74d6a86e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Transmit Next Counter Register  <a href="#a0c6ded1abeae7b5f8a69be74d6a86e60">More...</a><br /></td></tr>
<tr class="separator:a0c6ded1abeae7b5f8a69be74d6a86e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dbc802f6f622693a410023d6a22dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a36dbc802f6f622693a410023d6a22dfc">REG_TWI2_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024720U)</td></tr>
<tr class="memdesc:a36dbc802f6f622693a410023d6a22dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Transfer Control Register  <a href="#a36dbc802f6f622693a410023d6a22dfc">More...</a><br /></td></tr>
<tr class="separator:a36dbc802f6f622693a410023d6a22dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3472b8bc219bfbf1da8a0e70e3eba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi2_8h.xhtml#a0f3472b8bc219bfbf1da8a0e70e3eba2">REG_TWI2_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024724U)</td></tr>
<tr class="memdesc:a0f3472b8bc219bfbf1da8a0e70e3eba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI2) Transfer Status Register  <a href="#a0f3472b8bc219bfbf1da8a0e70e3eba2">More...</a><br /></td></tr>
<tr class="separator:a0f3472b8bc219bfbf1da8a0e70e3eba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af62dce3f5093a42bc74f31b9aaedefd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62dce3f5093a42bc74f31b9aaedefd2">&sect;&nbsp;</a></span>REG_TWI2_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Alternative Command Register </p>

</div>
</div>
<a id="ac353b7a75ed977889bc95ab95bbdfbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac353b7a75ed977889bc95ab95bbdfbb8">&sect;&nbsp;</a></span>REG_TWI2_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Control Register </p>

</div>
</div>
<a id="a3cefa22ba94eff2e63d598fc4599bce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cefa22ba94eff2e63d598fc4599bce5">&sect;&nbsp;</a></span>REG_TWI2_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="a0bef646cef4dbe42f70cf875a6efc426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bef646cef4dbe42f70cf875a6efc426">&sect;&nbsp;</a></span>REG_TWI2_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Filter Register </p>

</div>
</div>
<a id="a2d3856727ea75ed8745df7bd5cd97a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3856727ea75ed8745df7bd5cd97a4f">&sect;&nbsp;</a></span>REG_TWI2_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002460CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Internal Address Register </p>

</div>
</div>
<a id="a445384145221d47a9c11818c4a4fd9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445384145221d47a9c11818c4a4fd9ea">&sect;&nbsp;</a></span>REG_TWI2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="ad85ed58e49666256afb6cda3b133d5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85ed58e49666256afb6cda3b133d5d9">&sect;&nbsp;</a></span>REG_TWI2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="a6ca92fd1565be6093bd028279fc520ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca92fd1565be6093bd028279fc520ce">&sect;&nbsp;</a></span>REG_TWI2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002462CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="a579326f7ac4e0333b172811f818638ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579326f7ac4e0333b172811f818638ea">&sect;&nbsp;</a></span>REG_TWI2_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Master Mode Register </p>

</div>
</div>
<a id="a36dbc802f6f622693a410023d6a22dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36dbc802f6f622693a410023d6a22dfc">&sect;&nbsp;</a></span>REG_TWI2_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Transfer Control Register </p>

</div>
</div>
<a id="a0f3472b8bc219bfbf1da8a0e70e3eba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3472b8bc219bfbf1da8a0e70e3eba2">&sect;&nbsp;</a></span>REG_TWI2_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Transfer Status Register </p>

</div>
</div>
<a id="a90939141fe4726d2bc9eb7f78c0e385f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90939141fe4726d2bc9eb7f78c0e385f">&sect;&nbsp;</a></span>REG_TWI2_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Receive Counter Register </p>

</div>
</div>
<a id="ab95270b147ba9189209f28ce50050a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95270b147ba9189209f28ce50050a15">&sect;&nbsp;</a></span>REG_TWI2_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Receive Holding Register </p>

</div>
</div>
<a id="a201249721ea23a7220a753c5e3b7e091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201249721ea23a7220a753c5e3b7e091">&sect;&nbsp;</a></span>REG_TWI2_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Receive Next Counter Register </p>

</div>
</div>
<a id="a4fe180cc1f0f10411e7d8de5b24ae26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe180cc1f0f10411e7d8de5b24ae26f">&sect;&nbsp;</a></span>REG_TWI2_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Receive Next Pointer Register </p>

</div>
</div>
<a id="ada93fe40cf8ea72f629cff9cea5c4fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada93fe40cf8ea72f629cff9cea5c4fb2">&sect;&nbsp;</a></span>REG_TWI2_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Receive Pointer Register </p>

</div>
</div>
<a id="abd391406dc5062a2679aed245b1f217e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd391406dc5062a2679aed245b1f217e">&sect;&nbsp;</a></span>REG_TWI2_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI SMBus Timing Register </p>

</div>
</div>
<a id="a73c65ab7662d9e584b16f2ba679aaa97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c65ab7662d9e584b16f2ba679aaa97">&sect;&nbsp;</a></span>REG_TWI2_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Slave Mode Register </p>

</div>
</div>
<a id="a15c34c21846b1d2681d7e213ef9a005c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c34c21846b1d2681d7e213ef9a005c">&sect;&nbsp;</a></span>REG_TWI2_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Status Register </p>

</div>
</div>
<a id="a3b89fd4ce1dd183795ade10c2ee62bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b89fd4ce1dd183795ade10c2ee62bfd">&sect;&nbsp;</a></span>REG_TWI2_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002464CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="aabb8502eb98c5a8f446d5a88c376f4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb8502eb98c5a8f446d5a88c376f4f5">&sect;&nbsp;</a></span>REG_TWI2_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002470CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Transmit Counter Register </p>

</div>
</div>
<a id="afa3b6bd8cb31bd0551c70cf452b578c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3b6bd8cb31bd0551c70cf452b578c9">&sect;&nbsp;</a></span>REG_TWI2_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Transmit Holding Register </p>

</div>
</div>
<a id="a0c6ded1abeae7b5f8a69be74d6a86e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6ded1abeae7b5f8a69be74d6a86e60">&sect;&nbsp;</a></span>REG_TWI2_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002471CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Transmit Next Counter Register </p>

</div>
</div>
<a id="a3d17e502948fe98e0c03be42aecf95d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d17e502948fe98e0c03be42aecf95d9">&sect;&nbsp;</a></span>REG_TWI2_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a32c0bc613ad58a754be31131808c92df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c0bc613ad58a754be31131808c92df">&sect;&nbsp;</a></span>REG_TWI2_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) Transmit Pointer Register </p>

</div>
</div>
<a id="a2b227792422f00aef1eac6cbd2a74596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b227792422f00aef1eac6cbd2a74596">&sect;&nbsp;</a></span>REG_TWI2_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400246E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="a198f90a32cde6d3289436196d5ec814b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198f90a32cde6d3289436196d5ec814b">&sect;&nbsp;</a></span>REG_TWI2_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI2_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400246E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI2) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
