// Seed: 2066953664
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_24 = 0;
  logic id_6 = id_4;
  assign id_2 = 1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_13 = 32'd26,
    parameter id_8  = 32'd72
) (
    output wand id_0,
    input tri1 id_1,
    output wire id_2,
    output wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    output wor _id_8,
    input tri id_9,
    output wire id_10,
    input wire id_11,
    output tri0 id_12,
    input supply1 _id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri id_16,
    output tri id_17,
    output supply0 id_18,
    input uwire id_19,
    input uwire id_20,
    output uwire id_21,
    output wor id_22,
    input wor id_23,
    input uwire id_24,
    input uwire id_25,
    output tri id_26
);
  assign id_17 = -1;
  logic [id_13 : id_8] id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
  initial assume (id_15);
  and primCall (
      id_7, id_1, id_28, id_9, id_19, id_11, id_23, id_14, id_15, id_24, id_25, id_16, id_20, id_6
  );
endmodule
