INTSTYLE=ise
INFILE=/home/haitham/VHDL_LAB/submission_template/submit/rcs1/idea_com.ncd
OUTFILE=/home/haitham/VHDL_LAB/submission_template/submit/rcs1/idea_com.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=/home/haitham/VHDL_LAB/submission_template/submit/rcs1
LICENSE=WebPack
USER_INFO=212737842_0_0_972
