// DFF

module dff(clk,rst,d,q,qbar);
input clk,rst;
input d;
output reg q, qbar;
always@(posedge clk)
begin
if(rst)
begin 
q<=0;
qbar<=1;
end
else
case(d)
0: begin q<=0; qbar<=1; end
1: begin q<=1; qbar<=0; end
endcase
end
endmodule

