{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675865524341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675865524342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  8 11:12:04 2023 " "Processing started: Wed Feb  8 11:12:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675865524342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865524342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula1 -c aula1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula1 -c aula1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865524342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675865524520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675865524520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865530811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530812 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865530812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530812 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865530812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530813 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530813 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865530813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula1-arquitetura " "Found design unit 1: Aula1-arquitetura" {  } { { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530813 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula1 " "Found entity 1: Aula1" {  } { { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675865530813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865530813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula1 " "Elaborating entity \"aula1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675865530846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX1\"" {  } { { "aula1.vhd" "MUX1" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675865530851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG1\"" {  } { { "aula1.vhd" "REG1" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675865530852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "aula1.vhd" "ULA1" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675865530854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675865531176 "|Aula1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675865531176 "|Aula1|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675865531176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675865531247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675865531247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675865531270 "|Aula1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675865531270 "|Aula1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1675865531270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675865531271 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675865531271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675865531271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675865531271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675865531275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  8 11:12:11 2023 " "Processing ended: Wed Feb  8 11:12:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675865531275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675865531275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675865531275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675865531275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1675865531879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675865531879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  8 11:12:11 2023 " "Processing started: Wed Feb  8 11:12:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675865531879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675865531879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aula1 -c aula1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aula1 -c aula1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675865531879 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675865531903 ""}
{ "Info" "0" "" "Project  = aula1" {  } {  } 0 0 "Project  = aula1" 0 0 "Fitter" 0 0 1675865531903 ""}
{ "Info" "0" "" "Revision = aula1" {  } {  } 0 0 "Revision = aula1" 0 0 "Fitter" 0 0 1675865531903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1675865532034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1675865532034 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula1 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"aula1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675865532036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675865532073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675865532073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675865532432 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675865532447 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[0\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[0\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[1\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[1\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[2\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[2\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[3\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[3\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[3] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[4\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[4\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[5\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[5\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[6\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[6\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[6] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[7\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[7\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[7] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B1L 3.3-V LVTTL LEDR\[8\] " "I/O bank B1L does not support I/O standard 3.3-V LVTTL for pin LEDR\[8\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[8] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B1L 3.3-V LVTTL LEDR\[9\] " "I/O bank B1L does not support I/O standard 3.3-V LVTTL for pin LEDR\[9\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[9] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1675865532579 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675865532580 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1675865532597 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Pin LEDR\[4\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1675865532598 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Pin LEDR\[5\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "aula1.vhd" "" { Text "/home/antonio/Desktop/paulao/aula1/aula1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/paulao/aula1/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1675865532598 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1675865532598 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1675865532599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 11 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 11 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675865532646 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  8 11:12:12 2023 " "Processing ended: Wed Feb  8 11:12:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675865532646 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675865532646 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675865532646 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675865532646 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675865532737 ""}
