The following files were generated for 'as_fifo_w27_d32' in directory 
D:\telops\coregen\:

as_fifo_w27_d32.asy:
   Graphical symbol information file. Used by the ISE tools and some
   third party tools to create a symbol representing the core.

as_fifo_w27_d32.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

as_fifo_w27_d32_xmdf.tcl:
   Please see the core data sheet.

as_fifo_w27_d32.vhd:
   Unisim VHDL file containing the information required to simulate
   the module.

as_fifo_w27_d32_fifo_generator_v3_2_xst_1_vhdl.prj:
   Please see the core data sheet.

as_fifo_w27_d32_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

as_fifo_w27_d32.vho:
   VHO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a VHDL design.

as_fifo_w27_d32.sym:
   Please see the core data sheet.

as_fifo_w27_d32_readme.txt:
   Text file indicating the files generated and how they are used.

as_fifo_w27_d32.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

