INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_3/project_3.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_3/project_3.srcs/sources_1/new/Moore_sequential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_sequential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_3/project_3.srcs/sim_1/new/testtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtb
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_3/project_3.srcs/sim_1/new/testtb.v:28]
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/thear/Documents/college/Year 2/DIGITAL DESIGN Fall 2022/Vivado/project_3/project_3.srcs/sim_1/new/testtb.v:28]
