

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Fri Mar 11 15:09:54 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	16F1509
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataBANK1,global,class=CODE,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,merge=1,delta=2
     6                           	psect	dataBANK1,global,class=BANK1,space=1,delta=1,noexec
     7                           	psect	inittext,global,class=CODE,delta=2
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
    10                           	psect	maintext,global,class=CODE,merge=1,split=1,delta=2
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    13                           	dabs	1,0x7E,2
    14  0000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC16F1509 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     	;# 
    51  0001                     	;# 
    52  0002                     	;# 
    53  0003                     	;# 
    54  0004                     	;# 
    55  0005                     	;# 
    56  0006                     	;# 
    57  0007                     	;# 
    58  0008                     	;# 
    59  0009                     	;# 
    60  000A                     	;# 
    61  000B                     	;# 
    62  000C                     	;# 
    63  000D                     	;# 
    64  000E                     	;# 
    65  0011                     	;# 
    66  0012                     	;# 
    67  0013                     	;# 
    68  0015                     	;# 
    69  0016                     	;# 
    70  0016                     	;# 
    71  0017                     	;# 
    72  0018                     	;# 
    73  0019                     	;# 
    74  001A                     	;# 
    75  001B                     	;# 
    76  001C                     	;# 
    77  008C                     	;# 
    78  008D                     	;# 
    79  008E                     	;# 
    80  0091                     	;# 
    81  0092                     	;# 
    82  0093                     	;# 
    83  0095                     	;# 
    84  0096                     	;# 
    85  0097                     	;# 
    86  0099                     	;# 
    87  009A                     	;# 
    88  009B                     	;# 
    89  009B                     	;# 
    90  009C                     	;# 
    91  009D                     	;# 
    92  009E                     	;# 
    93  009F                     	;# 
    94  010C                     	;# 
    95  010D                     	;# 
    96  010E                     	;# 
    97  0111                     	;# 
    98  0112                     	;# 
    99  0113                     	;# 
   100  0114                     	;# 
   101  0115                     	;# 
   102  0116                     	;# 
   103  0117                     	;# 
   104  0118                     	;# 
   105  0119                     	;# 
   106  011D                     	;# 
   107  018C                     	;# 
   108  018D                     	;# 
   109  018E                     	;# 
   110  0191                     	;# 
   111  0191                     	;# 
   112  0192                     	;# 
   113  0193                     	;# 
   114  0193                     	;# 
   115  0194                     	;# 
   116  0195                     	;# 
   117  0196                     	;# 
   118  0197                     	;# 
   119  0199                     	;# 
   120  019A                     	;# 
   121  019B                     	;# 
   122  019B                     	;# 
   123  019C                     	;# 
   124  019D                     	;# 
   125  019E                     	;# 
   126  019F                     	;# 
   127  020C                     	;# 
   128  020D                     	;# 
   129  0211                     	;# 
   130  0211                     	;# 
   131  0212                     	;# 
   132  0212                     	;# 
   133  0213                     	;# 
   134  0213                     	;# 
   135  0214                     	;# 
   136  0214                     	;# 
   137  0215                     	;# 
   138  0215                     	;# 
   139  0215                     	;# 
   140  0216                     	;# 
   141  0216                     	;# 
   142  0217                     	;# 
   143  0217                     	;# 
   144  0391                     	;# 
   145  0392                     	;# 
   146  0393                     	;# 
   147  0394                     	;# 
   148  0395                     	;# 
   149  0396                     	;# 
   150  0498                     	;# 
   151  0498                     	;# 
   152  0499                     	;# 
   153  049A                     	;# 
   154  049B                     	;# 
   155  049B                     	;# 
   156  049C                     	;# 
   157  049D                     	;# 
   158  049E                     	;# 
   159  049F                     	;# 
   160  0611                     	;# 
   161  0612                     	;# 
   162  0613                     	;# 
   163  0613                     	;# 
   164  0614                     	;# 
   165  0615                     	;# 
   166  0616                     	;# 
   167  0616                     	;# 
   168  0617                     	;# 
   169  0618                     	;# 
   170  0619                     	;# 
   171  0619                     	;# 
   172  061A                     	;# 
   173  061B                     	;# 
   174  061C                     	;# 
   175  061C                     	;# 
   176  0691                     	;# 
   177  0692                     	;# 
   178  0693                     	;# 
   179  0694                     	;# 
   180  0695                     	;# 
   181  0F0F                     	;# 
   182  0F10                     	;# 
   183  0F11                     	;# 
   184  0F12                     	;# 
   185  0F13                     	;# 
   186  0F14                     	;# 
   187  0F15                     	;# 
   188  0F16                     	;# 
   189  0F17                     	;# 
   190  0F18                     	;# 
   191  0F19                     	;# 
   192  0F1A                     	;# 
   193  0F1B                     	;# 
   194  0F1C                     	;# 
   195  0F1D                     	;# 
   196  0F1E                     	;# 
   197  0F1F                     	;# 
   198  0F20                     	;# 
   199  0F21                     	;# 
   200  0F22                     	;# 
   201  0F23                     	;# 
   202  0F24                     	;# 
   203  0F25                     	;# 
   204  0F26                     	;# 
   205  0F27                     	;# 
   206  0F28                     	;# 
   207  0F29                     	;# 
   208  0F2A                     	;# 
   209  0F2B                     	;# 
   210  0F2C                     	;# 
   211  0F2D                     	;# 
   212  0F2E                     	;# 
   213  0F2F                     	;# 
   214  0F8C                     	;# 
   215  0F8D                     	;# 
   216  0F91                     	;# 
   217  0F95                     	;# 
   218  0F96                     	;# 
   219  0F97                     	;# 
   220  0F9C                     	;# 
   221  0F9D                     	;# 
   222  0F9E                     	;# 
   223  0FE3                     	;# 
   224  0FE4                     	;# 
   225  0FE5                     	;# 
   226  0FE6                     	;# 
   227  0FE7                     	;# 
   228  0FE8                     	;# 
   229  0FE9                     	;# 
   230  0FEA                     	;# 
   231  0FEB                     	;# 
   232  0FED                     	;# 
   233  0FEE                     	;# 
   234  0FEF                     	;# 
   235                           
   236                           	psect	idataBANK1
   237  073B                     __pidataBANK1:
   238                           
   239                           ;initializer for main@F3500
   240  073B  3470               	retlw	112
   241  073C  3400               	retlw	0
   242  073D  3400               	retlw	0
   243  073E  3400               	retlw	0
   244  073F  34B0               	retlw	176
   245  0740  3400               	retlw	0
   246  0741  3490               	retlw	144
   247  0742  3400               	retlw	0
   248  0743  34C0               	retlw	192
   249  0744  3400               	retlw	0
   250  0745  34D0               	retlw	208
   251  0746  3400               	retlw	0
   252  0747  34F0               	retlw	240
   253  0748  3400               	retlw	0
   254  0749  3400               	retlw	0
   255  074A  3400               	retlw	0
   256  074B  34F0               	retlw	240
   257  074C  3400               	retlw	0
   258  074D  34D0               	retlw	208
   259  074E  3400               	retlw	0
   260                           
   261                           ;initializer for main@F3498
   262  074F  3434               	retlw	52
   263  0750  3400               	retlw	0
   264  0751  3430               	retlw	48
   265  0752  3400               	retlw	0
   266  0753  3414               	retlw	20
   267  0754  3400               	retlw	0
   268  0755  3434               	retlw	52
   269  0756  3400               	retlw	0
   270  0757  3430               	retlw	48
   271  0758  3400               	retlw	0
   272  0759  3424               	retlw	36
   273  075A  3400               	retlw	0
   274  075B  3424               	retlw	36
   275  075C  3400               	retlw	0
   276  075D  3434               	retlw	52
   277  075E  3400               	retlw	0
   278  075F  3434               	retlw	52
   279  0760  3400               	retlw	0
   280  0761  3434               	retlw	52
   281  0762  3400               	retlw	0
   282                           
   283                           ;initializer for main@F3496
   284  0763  343F               	retlw	63
   285  0764  3400               	retlw	0
   286  0765  3406               	retlw	6
   287  0766  3400               	retlw	0
   288  0767  345B               	retlw	91
   289  0768  3400               	retlw	0
   290  0769  344F               	retlw	79
   291  076A  3400               	retlw	0
   292  076B  3466               	retlw	102
   293  076C  3400               	retlw	0
   294  076D  346D               	retlw	109
   295  076E  3400               	retlw	0
   296  076F  347D               	retlw	125
   297  0770  3400               	retlw	0
   298  0771  3407               	retlw	7
   299  0772  3400               	retlw	0
   300  0773  347F               	retlw	127
   301  0774  3400               	retlw	0
   302  0775  346F               	retlw	111
   303  0776  3400               	retlw	0
   304  008D                     _TRISB	set	141
   305  008C                     _TRISA	set	140
   306  008E                     _TRISC	set	142
   307  010D                     _LATB	set	269
   308  010C                     _LATA	set	268
   309  010E                     _LATC	set	270
   310                           
   311                           	psect	cinit
   312  07F1                     start_initialization:	
   313                           ; #config settings
   314                           
   315  07F1                     __initialization:
   316                           
   317                           ; Initialize objects allocated to BANK1
   318  07F1  303B               	movlw	low __pidataBANK1
   319  07F2  0084               	movwf	4
   320  07F3  3087               	movlw	(high __pidataBANK1)| (0+128)
   321  07F4  0085               	movwf	5
   322  07F5  30A0               	movlw	low __pdataBANK1
   323  07F6  0086               	movwf	6
   324  07F7  3000               	movlw	high __pdataBANK1
   325  07F8  0087               	movwf	7
   326  07F9  303C               	movlw	60
   327  07FA  3187  2735  3187   	fcall	init_ram
   328  07FD                     end_of_initialization:	
   329                           ;End of C runtime variable initialization code
   330                           
   331  07FD                     __end_of__initialization:
   332  07FD  0020               	movlb	0
   333  07FE  3187  2F77         	ljmp	_main	;jump to C main() function
   334                           
   335                           	psect	dataBANK1
   336  00A0                     __pdataBANK1:
   337  00A0                     main@F3500:
   338  00A0                     	ds	20
   339  00B4                     main@F3498:
   340  00B4                     	ds	20
   341  00C8                     main@F3496:
   342  00C8                     	ds	20
   343                           
   344                           	psect	inittext
   345  0735                     init_ram:
   346  0735  00FE               	movwf	btemp
   347  0736                     initloop:
   348  0736  0012               	moviw fsr0++
   349  0737  001E               	movwi fsr1++
   350  0738  0BFE               	decfsz	btemp,f
   351  0739  2F36               	goto	initloop
   352  073A  3400               	retlw	0
   353                           
   354                           	psect	cstackCOMMON
   355  0070                     __pcstackCOMMON:
   356  0070                     ?_main:
   357  0070                     ??_main:	
   358                           ; 1 bytes @ 0x0
   359                           
   360                           
   361                           ; 1 bytes @ 0x0
   362  0070                     	ds	1
   363                           
   364                           	psect	cstackBANK0
   365  0020                     __pcstackBANK0:
   366  0020                     main@c:
   367                           
   368                           ; 20 bytes @ 0x0
   369  0020                     	ds	20
   370  0034                     main@a:
   371                           
   372                           ; 20 bytes @ 0x14
   373  0034                     	ds	20
   374  0048                     main@b:
   375                           
   376                           ; 20 bytes @ 0x28
   377  0048                     	ds	20
   378  005C                     main@i:
   379                           
   380                           ; 2 bytes @ 0x3C
   381  005C                     	ds	2
   382  005E                     main@m:
   383                           
   384                           ; 2 bytes @ 0x3E
   385  005E                     	ds	2
   386                           
   387                           	psect	maintext
   388  0777                     __pmaintext:	
   389 ;;
   390 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   391 ;;
   392 ;; *************** function _main *****************
   393 ;; Defined at:
   394 ;;		line 32 in file "Test week 2 VXL.c"
   395 ;; Parameters:    Size  Location     Type
   396 ;;		None
   397 ;; Auto vars:     Size  Location     Type
   398 ;;  m               2   62[BANK0 ] int 
   399 ;;  i               2   60[BANK0 ] int 
   400 ;;  b              20   40[BANK0 ] int [10]
   401 ;;  a              20   20[BANK0 ] int [10]
   402 ;;  c              20    0[BANK0 ] int [10]
   403 ;; Return value:  Size  Location     Type
   404 ;;                  1    wreg      void 
   405 ;; Registers used:
   406 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, status,2, status,0
   407 ;; Tracked objects:
   408 ;;		On entry : B1F/0
   409 ;;		On exit  : 0/0
   410 ;;		Unchanged: 0/0
   411 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6
   412 ;;      Params:         0       0       0       0       0       0       0       0
   413 ;;      Locals:         0      64       0       0       0       0       0       0
   414 ;;      Temps:          1       0       0       0       0       0       0       0
   415 ;;      Totals:         1      64       0       0       0       0       0       0
   416 ;;Total ram usage:       65 bytes
   417 ;; This function calls:
   418 ;;		Nothing
   419 ;; This function is called by:
   420 ;;		Startup code after reset
   421 ;; This function uses a non-reentrant model
   422 ;;
   423                           
   424  0777                     _main:	
   425                           ;psect for function _main
   426                           
   427  0777                     l587:	
   428                           ;incstack = 0
   429                           ; Regs used in _main: [wreg-fsr1h+status,2+status,0]
   430                           
   431                           
   432                           ;Test week 2 VXL.c: 33:     TRISC = 0b00000000;
   433  0777  0021               	movlb	1	; select bank1
   434  0778  018E               	clrf	14	;volatile
   435                           
   436                           ;Test week 2 VXL.c: 34:     TRISA = 0b00000000;
   437  0779  018C               	clrf	12	;volatile
   438                           
   439                           ;Test week 2 VXL.c: 35:     TRISB = 0b00000000;
   440  077A  018D               	clrf	13	;volatile
   441  077B                     l589:
   442                           
   443                           ;Test week 2 VXL.c: 37:     int c[10] = {0x3F,0x6,0x5B,0x4F,0x66,0x6D,0x7D,0x7,0x7F,0x6F
      +                          };
   444  077B  30C8               	movlw	low main@F3496
   445  077C  0086               	movwf	6
   446  077D  3000               	movlw	high main@F3496
   447  077E  0087               	movwf	7
   448  077F  3020               	movlw	low main@c
   449  0780  0084               	movwf	4
   450  0781  3000               	movlw	high main@c
   451  0782  0085               	movwf	5
   452  0783  3014               	movlw	20
   453  0784  00F0               	movwf	??_main
   454  0785                     u60:
   455  0785  0016               	moviw fsr1++
   456  0786  001A               	movwi fsr0++
   457  0787  0BF0               	decfsz	??_main,f
   458  0788  2F85               	goto	u60
   459  0789                     l591:
   460                           
   461                           ;Test week 2 VXL.c: 38:     int a[10] = {0x34,0x30,0x14,0x34,0x30,0x24,0x24,0x34,0x34,0x
      +                          34};
   462  0789  30B4               	movlw	low main@F3498
   463  078A  0086               	movwf	6
   464  078B  3000               	movlw	high main@F3498
   465  078C  0087               	movwf	7
   466  078D  3034               	movlw	low main@a
   467  078E  0084               	movwf	4
   468  078F  3000               	movlw	high main@a
   469  0790  0085               	movwf	5
   470  0791  3014               	movlw	20
   471  0792  00F0               	movwf	??_main
   472  0793                     u70:
   473  0793  0016               	moviw fsr1++
   474  0794  001A               	movwi fsr0++
   475  0795  0BF0               	decfsz	??_main,f
   476  0796  2F93               	goto	u70
   477  0797                     l593:
   478                           
   479                           ;Test week 2 VXL.c: 39:     int b[10] = {0x70,0x0,0xB0,0x90,0xC0,0xD0,0xF0,0x0,0xF0,0xD0
      +                          };
   480  0797  30A0               	movlw	low main@F3500
   481  0798  0086               	movwf	6
   482  0799  3000               	movlw	high main@F3500
   483  079A  0087               	movwf	7
   484  079B  3048               	movlw	low main@b
   485  079C  0084               	movwf	4
   486  079D  3000               	movlw	high main@b
   487  079E  0085               	movwf	5
   488  079F  3014               	movlw	20
   489  07A0  00F0               	movwf	??_main
   490  07A1                     u80:
   491  07A1  0016               	moviw fsr1++
   492  07A2  001A               	movwi fsr0++
   493  07A3  0BF0               	decfsz	??_main,f
   494  07A4  2FA1               	goto	u80
   495  07A5                     l595:
   496                           
   497                           ;Test week 2 VXL.c: 41:     for (int i=0 ; i<10 ; i++){
   498  07A5  0020               	movlb	0	; select bank0
   499  07A6  01DC               	clrf	main@i
   500  07A7  01DD               	clrf	main@i+1
   501  07A8                     l601:
   502                           
   503                           ;Test week 2 VXL.c: 42:         LATC = c[i];
   504  07A8  0020               	movlb	0	; select bank0
   505  07A9  355C               	lslf	main@i,w
   506  07AA  3E20               	addlw	(low (main@c| 0))& (0+255)
   507  07AB  0086               	movwf	6
   508  07AC  0187               	clrf	7
   509  07AD  0801               	movf	1,w
   510  07AE  0022               	movlb	2	; select bank2
   511  07AF  008E               	movwf	14	;volatile
   512  07B0                     l603:
   513                           
   514                           ;Test week 2 VXL.c: 43:         for (int m=0 ; m<10 ; m++){
   515  07B0  0020               	movlb	0	; select bank0
   516  07B1  01DE               	clrf	main@m
   517  07B2  01DF               	clrf	main@m+1
   518  07B3                     l609:
   519                           
   520                           ;Test week 2 VXL.c: 44:             LATA = a[m];
   521  07B3  0020               	movlb	0	; select bank0
   522  07B4  355E               	lslf	main@m,w
   523  07B5  3E34               	addlw	(low (main@a| 0))& (0+255)
   524  07B6  0086               	movwf	6
   525  07B7  0187               	clrf	7
   526  07B8  0801               	movf	1,w
   527  07B9  0022               	movlb	2	; select bank2
   528  07BA  008C               	movwf	12	;volatile
   529                           
   530                           ;Test week 2 VXL.c: 45:             LATB = b[m];
   531  07BB  0020               	movlb	0	; select bank0
   532  07BC  355E               	lslf	main@m,w
   533  07BD  3E48               	addlw	(low (main@b| 0))& (0+255)
   534  07BE  0086               	movwf	6
   535  07BF  0187               	clrf	7
   536  07C0  0801               	movf	1,w
   537  07C1  0022               	movlb	2	; select bank2
   538  07C2  008D               	movwf	13	;volatile
   539  07C3                     l611:
   540                           
   541                           ;Test week 2 VXL.c: 46:             _delay((unsigned long)((90)*(1000000/4000.0)));
   542  07C3  301E               	movlw	30
   543  07C4  00F0               	movwf	??_main
   544  07C5  3037               	movlw	55
   545  07C6                     u117:
   546  07C6  0B89               	decfsz	9,f
   547  07C7  2FC6               	goto	u117
   548  07C8  0BF0               	decfsz	??_main,f
   549  07C9  2FC6               	goto	u117
   550  07CA  0000               	nop
   551  07CB                     l613:
   552                           
   553                           ;Test week 2 VXL.c: 47:         }
   554  07CB  3001               	movlw	1
   555  07CC  0020               	movlb	0	; select bank0
   556  07CD  07DE               	addwf	main@m,f
   557  07CE  3000               	movlw	0
   558  07CF  3DDF               	addwfc	main@m+1,f
   559  07D0                     l615:
   560  07D0  085F               	movf	main@m+1,w
   561  07D1  3A80               	xorlw	128
   562  07D2  00F0               	movwf	??_main
   563  07D3  3080               	movlw	128
   564  07D4  0270               	subwf	??_main,w
   565  07D5  1D03               	skipz
   566  07D6  2FD9               	goto	u95
   567  07D7  300A               	movlw	10
   568  07D8  025E               	subwf	main@m,w
   569  07D9                     u95:
   570  07D9  1C03               	skipc
   571  07DA  2FDC               	goto	u91
   572  07DB  2FDD               	goto	u90
   573  07DC                     u91:
   574  07DC  2FB3               	goto	l609
   575  07DD                     u90:
   576  07DD                     l617:
   577                           
   578                           ;Test week 2 VXL.c: 49:     }
   579  07DD  3001               	movlw	1
   580  07DE  0020               	movlb	0	; select bank0
   581  07DF  07DC               	addwf	main@i,f
   582  07E0  3000               	movlw	0
   583  07E1  3DDD               	addwfc	main@i+1,f
   584  07E2  085D               	movf	main@i+1,w
   585  07E3  3A80               	xorlw	128
   586  07E4  00F0               	movwf	??_main
   587  07E5  3080               	movlw	128
   588  07E6  0270               	subwf	??_main,w
   589  07E7  1D03               	skipz
   590  07E8  2FEB               	goto	u105
   591  07E9  300A               	movlw	10
   592  07EA  025C               	subwf	main@i,w
   593  07EB                     u105:
   594  07EB  1C03               	skipc
   595  07EC  2FEE               	goto	u101
   596  07ED  2FEF               	goto	u100
   597  07EE                     u101:
   598  07EE  2FA8               	goto	l601
   599  07EF                     u100:
   600  07EF                     l29:
   601  07EF  3180  2802         	ljmp	start
   602  07F1                     __end_of_main:
   603  007E                     btemp	set	126	;btemp
   604  007E                     wtemp0	set	126
   605                           
   606                           	psect	idloc
   607                           
   608                           ;Config register IDLOC0 @ 0x8000
   609                           ;	unspecified, using default values
   610  8000                     	org	32768
   611  8000  3FFF               	dw	16383
   612                           
   613                           ;Config register IDLOC1 @ 0x8001
   614                           ;	unspecified, using default values
   615  8001                     	org	32769
   616  8001  3FFF               	dw	16383
   617                           
   618                           ;Config register IDLOC2 @ 0x8002
   619                           ;	unspecified, using default values
   620  8002                     	org	32770
   621  8002  3FFF               	dw	16383
   622                           
   623                           ;Config register IDLOC3 @ 0x8003
   624                           ;	unspecified, using default values
   625  8003                     	org	32771
   626  8003  3FFF               	dw	16383
   627                           
   628                           	psect	config
   629                           
   630                           ;Config register CONFIG1 @ 0x8007
   631                           ;	Oscillator Selection Bits
   632                           ;	FOSC = INTOSC, INTOSC oscillator: I/O function on CLKIN pin
   633                           ;	Watchdog Timer Enable
   634                           ;	WDTE = OFF, WDT disabled
   635                           ;	Power-up Timer Enable
   636                           ;	PWRTE = OFF, PWRT disabled
   637                           ;	MCLR Pin Function Select
   638                           ;	MCLRE = ON, MCLR/VPP pin function is MCLR
   639                           ;	Flash Program Memory Code Protection
   640                           ;	CP = OFF, Program memory code protection is disabled
   641                           ;	Brown-out Reset Enable
   642                           ;	BOREN = OFF, Brown-out Reset disabled
   643                           ;	Clock Out Enable
   644                           ;	CLKOUTEN = OFF, CLKOUT function is disabled. I/O or oscillator function on the CLKOUT 
      +                          pin
   645                           ;	Internal/External Switchover Mode
   646                           ;	IESO = OFF, Internal/External Switchover Mode is disabled
   647                           ;	Fail-Safe Clock Monitor Enable
   648                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   649  8007                     	org	32775
   650  8007  09E4               	dw	2532
   651                           
   652                           ;Config register CONFIG2 @ 0x8008
   653                           ;	Flash Memory Self-Write Protection
   654                           ;	WRT = OFF, Write protection off
   655                           ;	Stack Overflow/Underflow Reset Enable
   656                           ;	STVREN = OFF, Stack Overflow or Underflow will not cause a Reset
   657                           ;	Brown-out Reset Voltage Selection
   658                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
   659                           ;	Low-Power Brown Out Reset
   660                           ;	LPBOR = OFF, Low-Power BOR is disabled
   661                           ;	Low-Voltage Programming Enable
   662                           ;	LVP = OFF, High-voltage on MCLR/VPP must be used for programming
   663  8008                     	org	32776
   664  8008  1DFF               	dw	7679

Data Sizes:
    Strings     0
    Constant    0
    Data        60
    BSS         0
    Persistent  32
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      1       1
    BANK0            80     64      64
    BANK1            80      0      60
    BANK2            80      0       0
    BANK3            80      0       0
    BANK4            80      0       0
    BANK5            80      0       0
    BANK6            16      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                65    65      0     230
                                              0 COMMON     1     1      0
                                              0 BANK0     64    64      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             1F0      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
BITCOMMON            E      0       0       1        0.0%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
COMMON               E      1       1       2        7.1%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
BITSFR2              0      0       0       3        0.0%
SFR2                 0      0       0       3        0.0%
STACK                0      0       0       3        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
ABS                  0      0      7D       4        0.0%
BITBANK0            50      0       0       5        0.0%
BITSFR4              0      0       0       5        0.0%
SFR4                 0      0       0       5        0.0%
BANK0               50     40      40       6       80.0%
BITSFR5              0      0       0       6        0.0%
SFR5                 0      0       0       6        0.0%
BITBANK1            50      0       0       7        0.0%
BITSFR6              0      0       0       7        0.0%
SFR6                 0      0       0       7        0.0%
BANK1               50      0      3C       8       75.0%
BITSFR7              0      0       0       8        0.0%
SFR7                 0      0       0       8        0.0%
BITBANK2            50      0       0       9        0.0%
BITSFR8              0      0       0       9        0.0%
SFR8                 0      0       0       9        0.0%
BANK2               50      0       0      10        0.0%
BITSFR9              0      0       0      10        0.0%
SFR9                 0      0       0      10        0.0%
BITBANK3            50      0       0      11        0.0%
BITSFR10             0      0       0      11        0.0%
SFR10                0      0       0      11        0.0%
BANK3               50      0       0      12        0.0%
BITSFR11             0      0       0      12        0.0%
SFR11                0      0       0      12        0.0%
BITBANK4            50      0       0      13        0.0%
BITSFR12             0      0       0      13        0.0%
SFR12                0      0       0      13        0.0%
BANK4               50      0       0      14        0.0%
BITSFR13             0      0       0      14        0.0%
SFR13                0      0       0      14        0.0%
BITBANK5            50      0       0      15        0.0%
BITSFR14             0      0       0      15        0.0%
SFR14                0      0       0      15        0.0%
BANK5               50      0       0      16        0.0%
BITSFR15             0      0       0      16        0.0%
SFR15                0      0       0      16        0.0%
BITBANK6            10      0       0      17        0.0%
BITSFR16             0      0       0      17        0.0%
SFR16                0      0       0      17        0.0%
BANK6               10      0       0      18        0.0%
BITSFR17             0      0       0      18        0.0%
SFR17                0      0       0      18        0.0%
BITSFR18             0      0       0      19        0.0%
SFR18                0      0       0      19        0.0%
DATA                 0      0      7D      19        0.0%
BITSFR19             0      0       0      20        0.0%
SFR19                0      0       0      20        0.0%
BITSFR20             0      0       0      21        0.0%
SFR20                0      0       0      21        0.0%
BITSFR21             0      0       0      22        0.0%
SFR21                0      0       0      22        0.0%
BITSFR22             0      0       0      23        0.0%
SFR22                0      0       0      23        0.0%
BITSFR23             0      0       0      24        0.0%
SFR23                0      0       0      24        0.0%
BITSFR24             0      0       0      25        0.0%
SFR24                0      0       0      25        0.0%
BITSFR25             0      0       0      26        0.0%
SFR25                0      0       0      26        0.0%
BITSFR26             0      0       0      27        0.0%
SFR26                0      0       0      27        0.0%
BITSFR27             0      0       0      28        0.0%
SFR27                0      0       0      28        0.0%
BITSFR28             0      0       0      29        0.0%
SFR28                0      0       0      29        0.0%
BITSFR29             0      0       0      30        0.0%
SFR29                0      0       0      30        0.0%
BITSFR30             0      0       0      31        0.0%
SFR30                0      0       0      31        0.0%
BITSFR31             0      0       0      32        0.0%
SFR31                0      0       0      32        0.0%


Microchip Technology PIC Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Fri Mar 11 15:09:54 2022

                     l29 07EF                       u60 0785                       u70 0793  
                     u80 07A1                       u90 07DD                       u91 07DC  
                     u95 07D9                      l601 07A8                      l611 07C3  
                    l603 07B0                      l613 07CB                      l615 07D0  
                    l617 07DD                      l609 07B3                      l591 0789  
                    l593 0797                      l595 07A5                      l587 0777  
                    l589 077B                      u100 07EF                      u101 07EE  
                    u105 07EB                      u117 07C6                      wreg 0009  
                   _LATA 010C                     _LATB 010D                     _LATC 010E  
                   _main 0777                     fsr0h 0005                     fsr1h 0007  
                   fsr0l 0004                     indf1 0001                     fsr1l 0006  
                   btemp 007E                     start 0002                    ?_main 0070  
                  _TRISA 008C                    _TRISB 008D                    _TRISC 008E  
                  main@a 0034                    main@b 0048                    main@c 0020  
                  main@i 005C                    main@m 005E                    wtemp0 007E  
        __initialization 07F1             __end_of_main 07F1                   ??_main 0070  
__end_of__initialization 07FD           __pcstackCOMMON 0070             __pidataBANK1 073B  
             __pmaintext 0777     end_of_initialization 07FD                  init_ram 0735  
                initloop 0736      start_initialization 07F1              __pdataBANK1 00A0  
              ___latbits 0002            __pcstackBANK0 0020                main@F3500 00A0  
              main@F3496 00C8                main@F3498 00B4  
