
Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08004400  08004400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002620  0800450c  0800450c  0000050c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08006b2c  08006b2c  00002b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bac  08006bac  0000306c  2**0
                  CONTENTS
  4 .ARM          00000000  08006bac  08006bac  0000306c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006bac  08006bac  0000306c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bac  08006bac  00002bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bb0  08006bb0  00002bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006bb4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  2000006c  08006c20  0000306c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  08006c20  00003224  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000306c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006cfb  00000000  00000000  00003095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000160d  00000000  00000000  00009d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0000b3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000052c  00000000  00000000  0000ba80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b23  00000000  00000000  0000bfac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000086c1  00000000  00000000  0000eacf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083c5e  00000000  00000000  00017190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009adee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021b4  00000000  00000000  0009ae34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0009cfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800450c <__do_global_dtors_aux>:
 800450c:	b510      	push	{r4, lr}
 800450e:	4c05      	ldr	r4, [pc, #20]	@ (8004524 <__do_global_dtors_aux+0x18>)
 8004510:	7823      	ldrb	r3, [r4, #0]
 8004512:	b933      	cbnz	r3, 8004522 <__do_global_dtors_aux+0x16>
 8004514:	4b04      	ldr	r3, [pc, #16]	@ (8004528 <__do_global_dtors_aux+0x1c>)
 8004516:	b113      	cbz	r3, 800451e <__do_global_dtors_aux+0x12>
 8004518:	4804      	ldr	r0, [pc, #16]	@ (800452c <__do_global_dtors_aux+0x20>)
 800451a:	f3af 8000 	nop.w
 800451e:	2301      	movs	r3, #1
 8004520:	7023      	strb	r3, [r4, #0]
 8004522:	bd10      	pop	{r4, pc}
 8004524:	2000006c 	.word	0x2000006c
 8004528:	00000000 	.word	0x00000000
 800452c:	08006b14 	.word	0x08006b14

08004530 <frame_dummy>:
 8004530:	b508      	push	{r3, lr}
 8004532:	4b03      	ldr	r3, [pc, #12]	@ (8004540 <frame_dummy+0x10>)
 8004534:	b11b      	cbz	r3, 800453e <frame_dummy+0xe>
 8004536:	4903      	ldr	r1, [pc, #12]	@ (8004544 <frame_dummy+0x14>)
 8004538:	4803      	ldr	r0, [pc, #12]	@ (8004548 <frame_dummy+0x18>)
 800453a:	f3af 8000 	nop.w
 800453e:	bd08      	pop	{r3, pc}
 8004540:	00000000 	.word	0x00000000
 8004544:	20000070 	.word	0x20000070
 8004548:	08006b14 	.word	0x08006b14

0800454c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004550:	f000 fa54 	bl	80049fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004554:	f000 f81e 	bl	8004594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004558:	f000 f882 	bl	8004660 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800455c:	f000 f856 	bl	800460c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Application %d:%d Started!!!\n", APP_Version[0], APP_Version[1]);
 8004560:	4b09      	ldr	r3, [pc, #36]	@ (8004588 <main+0x3c>)
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	4619      	mov	r1, r3
 8004566:	4b08      	ldr	r3, [pc, #32]	@ (8004588 <main+0x3c>)
 8004568:	785b      	ldrb	r3, [r3, #1]
 800456a:	461a      	mov	r2, r3
 800456c:	4807      	ldr	r0, [pc, #28]	@ (800458c <main+0x40>)
 800456e:	f001 fc5b 	bl	8005e28 <iprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004572:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004576:	4806      	ldr	r0, [pc, #24]	@ (8004590 <main+0x44>)
 8004578:	f000 fd46 	bl	8005008 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);							//1sec delay
 800457c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004580:	f000 fa9e 	bl	8004ac0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004584:	bf00      	nop
 8004586:	e7f4      	b.n	8004572 <main+0x26>
 8004588:	20000000 	.word	0x20000000
 800458c:	08006b2c 	.word	0x08006b2c
 8004590:	40011000 	.word	0x40011000

08004594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b090      	sub	sp, #64	@ 0x40
 8004598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800459a:	f107 0318 	add.w	r3, r7, #24
 800459e:	2228      	movs	r2, #40	@ 0x28
 80045a0:	2100      	movs	r1, #0
 80045a2:	4618      	mov	r0, r3
 80045a4:	f001 fc95 	bl	8005ed2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045a8:	1d3b      	adds	r3, r7, #4
 80045aa:	2200      	movs	r2, #0
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	605a      	str	r2, [r3, #4]
 80045b0:	609a      	str	r2, [r3, #8]
 80045b2:	60da      	str	r2, [r3, #12]
 80045b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80045b6:	2302      	movs	r3, #2
 80045b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045ba:	2301      	movs	r3, #1
 80045bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80045be:	2310      	movs	r3, #16
 80045c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80045c2:	2300      	movs	r3, #0
 80045c4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045c6:	f107 0318 	add.w	r3, r7, #24
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fd36 	bl	800503c <HAL_RCC_OscConfig>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80045d6:	f000 f895 	bl	8004704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045da:	230f      	movs	r3, #15
 80045dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80045de:	2300      	movs	r3, #0
 80045e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80045e6:	2300      	movs	r3, #0
 80045e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045ea:	2300      	movs	r3, #0
 80045ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80045ee:	1d3b      	adds	r3, r7, #4
 80045f0:	2100      	movs	r1, #0
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 ffa4 	bl	8005540 <HAL_RCC_ClockConfig>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80045fe:	f000 f881 	bl	8004704 <Error_Handler>
  }
}
 8004602:	bf00      	nop
 8004604:	3740      	adds	r7, #64	@ 0x40
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004610:	4b11      	ldr	r3, [pc, #68]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 8004612:	4a12      	ldr	r2, [pc, #72]	@ (800465c <MX_USART1_UART_Init+0x50>)
 8004614:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004616:	4b10      	ldr	r3, [pc, #64]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 8004618:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800461c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800461e:	4b0e      	ldr	r3, [pc, #56]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 8004620:	2200      	movs	r2, #0
 8004622:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004624:	4b0c      	ldr	r3, [pc, #48]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 8004626:	2200      	movs	r2, #0
 8004628:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800462a:	4b0b      	ldr	r3, [pc, #44]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 800462c:	2200      	movs	r2, #0
 800462e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004630:	4b09      	ldr	r3, [pc, #36]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 8004632:	220c      	movs	r2, #12
 8004634:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004636:	4b08      	ldr	r3, [pc, #32]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 8004638:	2200      	movs	r2, #0
 800463a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800463c:	4b06      	ldr	r3, [pc, #24]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 800463e:	2200      	movs	r2, #0
 8004640:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004642:	4805      	ldr	r0, [pc, #20]	@ (8004658 <MX_USART1_UART_Init+0x4c>)
 8004644:	f001 f90a 	bl	800585c <HAL_UART_Init>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800464e:	f000 f859 	bl	8004704 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004652:	bf00      	nop
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	20000088 	.word	0x20000088
 800465c:	40013800 	.word	0x40013800

08004660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004666:	f107 0308 	add.w	r3, r7, #8
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	605a      	str	r2, [r3, #4]
 8004670:	609a      	str	r2, [r3, #8]
 8004672:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004674:	4b18      	ldr	r3, [pc, #96]	@ (80046d8 <MX_GPIO_Init+0x78>)
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	4a17      	ldr	r2, [pc, #92]	@ (80046d8 <MX_GPIO_Init+0x78>)
 800467a:	f043 0310 	orr.w	r3, r3, #16
 800467e:	6193      	str	r3, [r2, #24]
 8004680:	4b15      	ldr	r3, [pc, #84]	@ (80046d8 <MX_GPIO_Init+0x78>)
 8004682:	699b      	ldr	r3, [r3, #24]
 8004684:	f003 0310 	and.w	r3, r3, #16
 8004688:	607b      	str	r3, [r7, #4]
 800468a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800468c:	4b12      	ldr	r3, [pc, #72]	@ (80046d8 <MX_GPIO_Init+0x78>)
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	4a11      	ldr	r2, [pc, #68]	@ (80046d8 <MX_GPIO_Init+0x78>)
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6193      	str	r3, [r2, #24]
 8004698:	4b0f      	ldr	r3, [pc, #60]	@ (80046d8 <MX_GPIO_Init+0x78>)
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	603b      	str	r3, [r7, #0]
 80046a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80046a4:	2200      	movs	r2, #0
 80046a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80046aa:	480c      	ldr	r0, [pc, #48]	@ (80046dc <MX_GPIO_Init+0x7c>)
 80046ac:	f000 fc94 	bl	8004fd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80046b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046b6:	2301      	movs	r3, #1
 80046b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ba:	2300      	movs	r3, #0
 80046bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046be:	2302      	movs	r3, #2
 80046c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046c2:	f107 0308 	add.w	r3, r7, #8
 80046c6:	4619      	mov	r1, r3
 80046c8:	4804      	ldr	r0, [pc, #16]	@ (80046dc <MX_GPIO_Init+0x7c>)
 80046ca:	f000 fb01 	bl	8004cd0 <HAL_GPIO_Init>

}
 80046ce:	bf00      	nop
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40021000 	.word	0x40021000
 80046dc:	40011000 	.word	0x40011000

080046e0 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80046e8:	1d39      	adds	r1, r7, #4
 80046ea:	f04f 33ff 	mov.w	r3, #4294967295
 80046ee:	2201      	movs	r2, #1
 80046f0:	4803      	ldr	r0, [pc, #12]	@ (8004700 <__io_putchar+0x20>)
 80046f2:	f001 f903 	bl	80058fc <HAL_UART_Transmit>

  return ch;
 80046f6:	687b      	ldr	r3, [r7, #4]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3708      	adds	r7, #8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	20000088 	.word	0x20000088

08004704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004708:	b672      	cpsid	i
}
 800470a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800470c:	bf00      	nop
 800470e:	e7fd      	b.n	800470c <Error_Handler+0x8>

08004710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004716:	4b15      	ldr	r3, [pc, #84]	@ (800476c <HAL_MspInit+0x5c>)
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	4a14      	ldr	r2, [pc, #80]	@ (800476c <HAL_MspInit+0x5c>)
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	6193      	str	r3, [r2, #24]
 8004722:	4b12      	ldr	r3, [pc, #72]	@ (800476c <HAL_MspInit+0x5c>)
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	60bb      	str	r3, [r7, #8]
 800472c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800472e:	4b0f      	ldr	r3, [pc, #60]	@ (800476c <HAL_MspInit+0x5c>)
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	4a0e      	ldr	r2, [pc, #56]	@ (800476c <HAL_MspInit+0x5c>)
 8004734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004738:	61d3      	str	r3, [r2, #28]
 800473a:	4b0c      	ldr	r3, [pc, #48]	@ (800476c <HAL_MspInit+0x5c>)
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004742:	607b      	str	r3, [r7, #4]
 8004744:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004746:	4b0a      	ldr	r3, [pc, #40]	@ (8004770 <HAL_MspInit+0x60>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	60fb      	str	r3, [r7, #12]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004752:	60fb      	str	r3, [r7, #12]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	4a04      	ldr	r2, [pc, #16]	@ (8004770 <HAL_MspInit+0x60>)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004762:	bf00      	nop
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr
 800476c:	40021000 	.word	0x40021000
 8004770:	40010000 	.word	0x40010000

08004774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004774:	b480      	push	{r7}
 8004776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004778:	bf00      	nop
 800477a:	e7fd      	b.n	8004778 <NMI_Handler+0x4>

0800477c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004780:	bf00      	nop
 8004782:	e7fd      	b.n	8004780 <HardFault_Handler+0x4>

08004784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004788:	bf00      	nop
 800478a:	e7fd      	b.n	8004788 <MemManage_Handler+0x4>

0800478c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004790:	bf00      	nop
 8004792:	e7fd      	b.n	8004790 <BusFault_Handler+0x4>

08004794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004798:	bf00      	nop
 800479a:	e7fd      	b.n	8004798 <UsageFault_Handler+0x4>

0800479c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047a0:	bf00      	nop
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047ac:	bf00      	nop
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc80      	pop	{r7}
 80047b2:	4770      	bx	lr

080047b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047b8:	bf00      	nop
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr

080047c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047c4:	f000 f960 	bl	8004a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047c8:	bf00      	nop
 80047ca:	bd80      	pop	{r7, pc}

080047cc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047d8:	2300      	movs	r3, #0
 80047da:	617b      	str	r3, [r7, #20]
 80047dc:	e00a      	b.n	80047f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80047de:	f3af 8000 	nop.w
 80047e2:	4601      	mov	r1, r0
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	60ba      	str	r2, [r7, #8]
 80047ea:	b2ca      	uxtb	r2, r1
 80047ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	3301      	adds	r3, #1
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	dbf0      	blt.n	80047de <_read+0x12>
  }

  return len;
 80047fc:	687b      	ldr	r3, [r7, #4]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3718      	adds	r7, #24
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b086      	sub	sp, #24
 800480a:	af00      	add	r7, sp, #0
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004812:	2300      	movs	r3, #0
 8004814:	617b      	str	r3, [r7, #20]
 8004816:	e009      	b.n	800482c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	1c5a      	adds	r2, r3, #1
 800481c:	60ba      	str	r2, [r7, #8]
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff ff5d 	bl	80046e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	3301      	adds	r3, #1
 800482a:	617b      	str	r3, [r7, #20]
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	429a      	cmp	r2, r3
 8004832:	dbf1      	blt.n	8004818 <_write+0x12>
  }
  return len;
 8004834:	687b      	ldr	r3, [r7, #4]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <_close>:

int _close(int file)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004846:	f04f 33ff 	mov.w	r3, #4294967295
}
 800484a:	4618      	mov	r0, r3
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr

08004854 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004864:	605a      	str	r2, [r3, #4]
  return 0;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	bc80      	pop	{r7}
 8004870:	4770      	bx	lr

08004872 <_isatty>:

int _isatty(int file)
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800487a:	2301      	movs	r3, #1
}
 800487c:	4618      	mov	r0, r3
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	bc80      	pop	{r7}
 8004884:	4770      	bx	lr

08004886 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004886:	b480      	push	{r7}
 8004888:	b085      	sub	sp, #20
 800488a:	af00      	add	r7, sp, #0
 800488c:	60f8      	str	r0, [r7, #12]
 800488e:	60b9      	str	r1, [r7, #8]
 8004890:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr
	...

080048a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80048a8:	4a14      	ldr	r2, [pc, #80]	@ (80048fc <_sbrk+0x5c>)
 80048aa:	4b15      	ldr	r3, [pc, #84]	@ (8004900 <_sbrk+0x60>)
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80048b4:	4b13      	ldr	r3, [pc, #76]	@ (8004904 <_sbrk+0x64>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d102      	bne.n	80048c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80048bc:	4b11      	ldr	r3, [pc, #68]	@ (8004904 <_sbrk+0x64>)
 80048be:	4a12      	ldr	r2, [pc, #72]	@ (8004908 <_sbrk+0x68>)
 80048c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80048c2:	4b10      	ldr	r3, [pc, #64]	@ (8004904 <_sbrk+0x64>)
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4413      	add	r3, r2
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d207      	bcs.n	80048e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80048d0:	f001 fb4e 	bl	8005f70 <__errno>
 80048d4:	4603      	mov	r3, r0
 80048d6:	220c      	movs	r2, #12
 80048d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80048da:	f04f 33ff 	mov.w	r3, #4294967295
 80048de:	e009      	b.n	80048f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80048e0:	4b08      	ldr	r3, [pc, #32]	@ (8004904 <_sbrk+0x64>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80048e6:	4b07      	ldr	r3, [pc, #28]	@ (8004904 <_sbrk+0x64>)
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4413      	add	r3, r2
 80048ee:	4a05      	ldr	r2, [pc, #20]	@ (8004904 <_sbrk+0x64>)
 80048f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80048f2:	68fb      	ldr	r3, [r7, #12]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3718      	adds	r7, #24
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20005000 	.word	0x20005000
 8004900:	00000400 	.word	0x00000400
 8004904:	200000d0 	.word	0x200000d0
 8004908:	20000228 	.word	0x20000228

0800490c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004910:	bf00      	nop
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr

08004918 <HAL_UART_MspInit>:
  /* USER CODE END USART1_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b088      	sub	sp, #32
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004920:	f107 0310 	add.w	r3, r7, #16
 8004924:	2200      	movs	r2, #0
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	605a      	str	r2, [r3, #4]
 800492a:	609a      	str	r2, [r3, #8]
 800492c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a1c      	ldr	r2, [pc, #112]	@ (80049a4 <HAL_UART_MspInit+0x8c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d131      	bne.n	800499c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004938:	4b1b      	ldr	r3, [pc, #108]	@ (80049a8 <HAL_UART_MspInit+0x90>)
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	4a1a      	ldr	r2, [pc, #104]	@ (80049a8 <HAL_UART_MspInit+0x90>)
 800493e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004942:	6193      	str	r3, [r2, #24]
 8004944:	4b18      	ldr	r3, [pc, #96]	@ (80049a8 <HAL_UART_MspInit+0x90>)
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004950:	4b15      	ldr	r3, [pc, #84]	@ (80049a8 <HAL_UART_MspInit+0x90>)
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	4a14      	ldr	r2, [pc, #80]	@ (80049a8 <HAL_UART_MspInit+0x90>)
 8004956:	f043 0304 	orr.w	r3, r3, #4
 800495a:	6193      	str	r3, [r2, #24]
 800495c:	4b12      	ldr	r3, [pc, #72]	@ (80049a8 <HAL_UART_MspInit+0x90>)
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004968:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800496c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800496e:	2302      	movs	r3, #2
 8004970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004972:	2303      	movs	r3, #3
 8004974:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004976:	f107 0310 	add.w	r3, r7, #16
 800497a:	4619      	mov	r1, r3
 800497c:	480b      	ldr	r0, [pc, #44]	@ (80049ac <HAL_UART_MspInit+0x94>)
 800497e:	f000 f9a7 	bl	8004cd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004982:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004986:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004988:	2300      	movs	r3, #0
 800498a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498c:	2300      	movs	r3, #0
 800498e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004990:	f107 0310 	add.w	r3, r7, #16
 8004994:	4619      	mov	r1, r3
 8004996:	4805      	ldr	r0, [pc, #20]	@ (80049ac <HAL_UART_MspInit+0x94>)
 8004998:	f000 f99a 	bl	8004cd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800499c:	bf00      	nop
 800499e:	3720      	adds	r7, #32
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	40013800 	.word	0x40013800
 80049a8:	40021000 	.word	0x40021000
 80049ac:	40010800 	.word	0x40010800

080049b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80049b0:	f7ff ffac 	bl	800490c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80049b4:	480b      	ldr	r0, [pc, #44]	@ (80049e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80049b6:	490c      	ldr	r1, [pc, #48]	@ (80049e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80049b8:	4a0c      	ldr	r2, [pc, #48]	@ (80049ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80049ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049bc:	e002      	b.n	80049c4 <LoopCopyDataInit>

080049be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049c2:	3304      	adds	r3, #4

080049c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049c8:	d3f9      	bcc.n	80049be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049ca:	4a09      	ldr	r2, [pc, #36]	@ (80049f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80049cc:	4c09      	ldr	r4, [pc, #36]	@ (80049f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80049ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049d0:	e001      	b.n	80049d6 <LoopFillZerobss>

080049d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049d4:	3204      	adds	r2, #4

080049d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049d8:	d3fb      	bcc.n	80049d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80049da:	f001 facf 	bl	8005f7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80049de:	f7ff fdb5 	bl	800454c <main>
  bx lr
 80049e2:	4770      	bx	lr
  ldr r0, =_sdata
 80049e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049e8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80049ec:	08006bb4 	.word	0x08006bb4
  ldr r2, =_sbss
 80049f0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80049f4:	20000224 	.word	0x20000224

080049f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80049f8:	e7fe      	b.n	80049f8 <ADC1_2_IRQHandler>
	...

080049fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a00:	4b08      	ldr	r3, [pc, #32]	@ (8004a24 <HAL_Init+0x28>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a07      	ldr	r2, [pc, #28]	@ (8004a24 <HAL_Init+0x28>)
 8004a06:	f043 0310 	orr.w	r3, r3, #16
 8004a0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a0c:	2003      	movs	r0, #3
 8004a0e:	f000 f92b 	bl	8004c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a12:	200f      	movs	r0, #15
 8004a14:	f000 f808 	bl	8004a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a18:	f7ff fe7a 	bl	8004710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	40022000 	.word	0x40022000

08004a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a30:	4b12      	ldr	r3, [pc, #72]	@ (8004a7c <HAL_InitTick+0x54>)
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	4b12      	ldr	r3, [pc, #72]	@ (8004a80 <HAL_InitTick+0x58>)
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	4619      	mov	r1, r3
 8004a3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f935 	bl	8004cb6 <HAL_SYSTICK_Config>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e00e      	b.n	8004a74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b0f      	cmp	r3, #15
 8004a5a:	d80a      	bhi.n	8004a72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	6879      	ldr	r1, [r7, #4]
 8004a60:	f04f 30ff 	mov.w	r0, #4294967295
 8004a64:	f000 f90b 	bl	8004c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a68:	4a06      	ldr	r2, [pc, #24]	@ (8004a84 <HAL_InitTick+0x5c>)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	e000      	b.n	8004a74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	20000004 	.word	0x20000004
 8004a80:	2000000c 	.word	0x2000000c
 8004a84:	20000008 	.word	0x20000008

08004a88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <HAL_IncTick+0x1c>)
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	461a      	mov	r2, r3
 8004a92:	4b05      	ldr	r3, [pc, #20]	@ (8004aa8 <HAL_IncTick+0x20>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4413      	add	r3, r2
 8004a98:	4a03      	ldr	r2, [pc, #12]	@ (8004aa8 <HAL_IncTick+0x20>)
 8004a9a:	6013      	str	r3, [r2, #0]
}
 8004a9c:	bf00      	nop
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr
 8004aa4:	2000000c 	.word	0x2000000c
 8004aa8:	200000d4 	.word	0x200000d4

08004aac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
  return uwTick;
 8004ab0:	4b02      	ldr	r3, [pc, #8]	@ (8004abc <HAL_GetTick+0x10>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr
 8004abc:	200000d4 	.word	0x200000d4

08004ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ac8:	f7ff fff0 	bl	8004aac <HAL_GetTick>
 8004acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad8:	d005      	beq.n	8004ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ada:	4b0a      	ldr	r3, [pc, #40]	@ (8004b04 <HAL_Delay+0x44>)
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004ae6:	bf00      	nop
 8004ae8:	f7ff ffe0 	bl	8004aac <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d8f7      	bhi.n	8004ae8 <HAL_Delay+0x28>
  {
  }
}
 8004af8:	bf00      	nop
 8004afa:	bf00      	nop
 8004afc:	3710      	adds	r7, #16
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	2000000c 	.word	0x2000000c

08004b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f003 0307 	and.w	r3, r3, #7
 8004b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b18:	4b0c      	ldr	r3, [pc, #48]	@ (8004b4c <__NVIC_SetPriorityGrouping+0x44>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b24:	4013      	ands	r3, r2
 8004b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b3a:	4a04      	ldr	r2, [pc, #16]	@ (8004b4c <__NVIC_SetPriorityGrouping+0x44>)
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	60d3      	str	r3, [r2, #12]
}
 8004b40:	bf00      	nop
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bc80      	pop	{r7}
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	e000ed00 	.word	0xe000ed00

08004b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b54:	4b04      	ldr	r3, [pc, #16]	@ (8004b68 <__NVIC_GetPriorityGrouping+0x18>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	0a1b      	lsrs	r3, r3, #8
 8004b5a:	f003 0307 	and.w	r3, r3, #7
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	e000ed00 	.word	0xe000ed00

08004b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	4603      	mov	r3, r0
 8004b74:	6039      	str	r1, [r7, #0]
 8004b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	db0a      	blt.n	8004b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	490c      	ldr	r1, [pc, #48]	@ (8004bb8 <__NVIC_SetPriority+0x4c>)
 8004b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b8a:	0112      	lsls	r2, r2, #4
 8004b8c:	b2d2      	uxtb	r2, r2
 8004b8e:	440b      	add	r3, r1
 8004b90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b94:	e00a      	b.n	8004bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	4908      	ldr	r1, [pc, #32]	@ (8004bbc <__NVIC_SetPriority+0x50>)
 8004b9c:	79fb      	ldrb	r3, [r7, #7]
 8004b9e:	f003 030f 	and.w	r3, r3, #15
 8004ba2:	3b04      	subs	r3, #4
 8004ba4:	0112      	lsls	r2, r2, #4
 8004ba6:	b2d2      	uxtb	r2, r2
 8004ba8:	440b      	add	r3, r1
 8004baa:	761a      	strb	r2, [r3, #24]
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	e000e100 	.word	0xe000e100
 8004bbc:	e000ed00 	.word	0xe000ed00

08004bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b089      	sub	sp, #36	@ 0x24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	f1c3 0307 	rsb	r3, r3, #7
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	bf28      	it	cs
 8004bde:	2304      	movcs	r3, #4
 8004be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	3304      	adds	r3, #4
 8004be6:	2b06      	cmp	r3, #6
 8004be8:	d902      	bls.n	8004bf0 <NVIC_EncodePriority+0x30>
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	3b03      	subs	r3, #3
 8004bee:	e000      	b.n	8004bf2 <NVIC_EncodePriority+0x32>
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfe:	43da      	mvns	r2, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	401a      	ands	r2, r3
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c08:	f04f 31ff 	mov.w	r1, #4294967295
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c12:	43d9      	mvns	r1, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c18:	4313      	orrs	r3, r2
         );
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3724      	adds	r7, #36	@ 0x24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr

08004c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c34:	d301      	bcc.n	8004c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c36:	2301      	movs	r3, #1
 8004c38:	e00f      	b.n	8004c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8004c64 <SysTick_Config+0x40>)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c42:	210f      	movs	r1, #15
 8004c44:	f04f 30ff 	mov.w	r0, #4294967295
 8004c48:	f7ff ff90 	bl	8004b6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c4c:	4b05      	ldr	r3, [pc, #20]	@ (8004c64 <SysTick_Config+0x40>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c52:	4b04      	ldr	r3, [pc, #16]	@ (8004c64 <SysTick_Config+0x40>)
 8004c54:	2207      	movs	r2, #7
 8004c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	e000e010 	.word	0xe000e010

08004c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7ff ff49 	bl	8004b08 <__NVIC_SetPriorityGrouping>
}
 8004c76:	bf00      	nop
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b086      	sub	sp, #24
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	4603      	mov	r3, r0
 8004c86:	60b9      	str	r1, [r7, #8]
 8004c88:	607a      	str	r2, [r7, #4]
 8004c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c90:	f7ff ff5e 	bl	8004b50 <__NVIC_GetPriorityGrouping>
 8004c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	68b9      	ldr	r1, [r7, #8]
 8004c9a:	6978      	ldr	r0, [r7, #20]
 8004c9c:	f7ff ff90 	bl	8004bc0 <NVIC_EncodePriority>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ca6:	4611      	mov	r1, r2
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff ff5f 	bl	8004b6c <__NVIC_SetPriority>
}
 8004cae:	bf00      	nop
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b082      	sub	sp, #8
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7ff ffb0 	bl	8004c24 <SysTick_Config>
 8004cc4:	4603      	mov	r3, r0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3708      	adds	r7, #8
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
	...

08004cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b08b      	sub	sp, #44	@ 0x2c
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ce2:	e169      	b.n	8004fb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	69fa      	ldr	r2, [r7, #28]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	f040 8158 	bne.w	8004fb2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	4a9a      	ldr	r2, [pc, #616]	@ (8004f70 <HAL_GPIO_Init+0x2a0>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d05e      	beq.n	8004dca <HAL_GPIO_Init+0xfa>
 8004d0c:	4a98      	ldr	r2, [pc, #608]	@ (8004f70 <HAL_GPIO_Init+0x2a0>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d875      	bhi.n	8004dfe <HAL_GPIO_Init+0x12e>
 8004d12:	4a98      	ldr	r2, [pc, #608]	@ (8004f74 <HAL_GPIO_Init+0x2a4>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d058      	beq.n	8004dca <HAL_GPIO_Init+0xfa>
 8004d18:	4a96      	ldr	r2, [pc, #600]	@ (8004f74 <HAL_GPIO_Init+0x2a4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d86f      	bhi.n	8004dfe <HAL_GPIO_Init+0x12e>
 8004d1e:	4a96      	ldr	r2, [pc, #600]	@ (8004f78 <HAL_GPIO_Init+0x2a8>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d052      	beq.n	8004dca <HAL_GPIO_Init+0xfa>
 8004d24:	4a94      	ldr	r2, [pc, #592]	@ (8004f78 <HAL_GPIO_Init+0x2a8>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d869      	bhi.n	8004dfe <HAL_GPIO_Init+0x12e>
 8004d2a:	4a94      	ldr	r2, [pc, #592]	@ (8004f7c <HAL_GPIO_Init+0x2ac>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d04c      	beq.n	8004dca <HAL_GPIO_Init+0xfa>
 8004d30:	4a92      	ldr	r2, [pc, #584]	@ (8004f7c <HAL_GPIO_Init+0x2ac>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d863      	bhi.n	8004dfe <HAL_GPIO_Init+0x12e>
 8004d36:	4a92      	ldr	r2, [pc, #584]	@ (8004f80 <HAL_GPIO_Init+0x2b0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d046      	beq.n	8004dca <HAL_GPIO_Init+0xfa>
 8004d3c:	4a90      	ldr	r2, [pc, #576]	@ (8004f80 <HAL_GPIO_Init+0x2b0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d85d      	bhi.n	8004dfe <HAL_GPIO_Init+0x12e>
 8004d42:	2b12      	cmp	r3, #18
 8004d44:	d82a      	bhi.n	8004d9c <HAL_GPIO_Init+0xcc>
 8004d46:	2b12      	cmp	r3, #18
 8004d48:	d859      	bhi.n	8004dfe <HAL_GPIO_Init+0x12e>
 8004d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d50 <HAL_GPIO_Init+0x80>)
 8004d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d50:	08004dcb 	.word	0x08004dcb
 8004d54:	08004da5 	.word	0x08004da5
 8004d58:	08004db7 	.word	0x08004db7
 8004d5c:	08004df9 	.word	0x08004df9
 8004d60:	08004dff 	.word	0x08004dff
 8004d64:	08004dff 	.word	0x08004dff
 8004d68:	08004dff 	.word	0x08004dff
 8004d6c:	08004dff 	.word	0x08004dff
 8004d70:	08004dff 	.word	0x08004dff
 8004d74:	08004dff 	.word	0x08004dff
 8004d78:	08004dff 	.word	0x08004dff
 8004d7c:	08004dff 	.word	0x08004dff
 8004d80:	08004dff 	.word	0x08004dff
 8004d84:	08004dff 	.word	0x08004dff
 8004d88:	08004dff 	.word	0x08004dff
 8004d8c:	08004dff 	.word	0x08004dff
 8004d90:	08004dff 	.word	0x08004dff
 8004d94:	08004dad 	.word	0x08004dad
 8004d98:	08004dc1 	.word	0x08004dc1
 8004d9c:	4a79      	ldr	r2, [pc, #484]	@ (8004f84 <HAL_GPIO_Init+0x2b4>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d013      	beq.n	8004dca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004da2:	e02c      	b.n	8004dfe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	623b      	str	r3, [r7, #32]
          break;
 8004daa:	e029      	b.n	8004e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	3304      	adds	r3, #4
 8004db2:	623b      	str	r3, [r7, #32]
          break;
 8004db4:	e024      	b.n	8004e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	3308      	adds	r3, #8
 8004dbc:	623b      	str	r3, [r7, #32]
          break;
 8004dbe:	e01f      	b.n	8004e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	330c      	adds	r3, #12
 8004dc6:	623b      	str	r3, [r7, #32]
          break;
 8004dc8:	e01a      	b.n	8004e00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d102      	bne.n	8004dd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004dd2:	2304      	movs	r3, #4
 8004dd4:	623b      	str	r3, [r7, #32]
          break;
 8004dd6:	e013      	b.n	8004e00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d105      	bne.n	8004dec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004de0:	2308      	movs	r3, #8
 8004de2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	69fa      	ldr	r2, [r7, #28]
 8004de8:	611a      	str	r2, [r3, #16]
          break;
 8004dea:	e009      	b.n	8004e00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004dec:	2308      	movs	r3, #8
 8004dee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	69fa      	ldr	r2, [r7, #28]
 8004df4:	615a      	str	r2, [r3, #20]
          break;
 8004df6:	e003      	b.n	8004e00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	623b      	str	r3, [r7, #32]
          break;
 8004dfc:	e000      	b.n	8004e00 <HAL_GPIO_Init+0x130>
          break;
 8004dfe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	2bff      	cmp	r3, #255	@ 0xff
 8004e04:	d801      	bhi.n	8004e0a <HAL_GPIO_Init+0x13a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	e001      	b.n	8004e0e <HAL_GPIO_Init+0x13e>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	2bff      	cmp	r3, #255	@ 0xff
 8004e14:	d802      	bhi.n	8004e1c <HAL_GPIO_Init+0x14c>
 8004e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	e002      	b.n	8004e22 <HAL_GPIO_Init+0x152>
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1e:	3b08      	subs	r3, #8
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	210f      	movs	r1, #15
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e30:	43db      	mvns	r3, r3
 8004e32:	401a      	ands	r2, r3
 8004e34:	6a39      	ldr	r1, [r7, #32]
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3c:	431a      	orrs	r2, r3
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f000 80b1 	beq.w	8004fb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004e50:	4b4d      	ldr	r3, [pc, #308]	@ (8004f88 <HAL_GPIO_Init+0x2b8>)
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	4a4c      	ldr	r2, [pc, #304]	@ (8004f88 <HAL_GPIO_Init+0x2b8>)
 8004e56:	f043 0301 	orr.w	r3, r3, #1
 8004e5a:	6193      	str	r3, [r2, #24]
 8004e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8004f88 <HAL_GPIO_Init+0x2b8>)
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	60bb      	str	r3, [r7, #8]
 8004e66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004e68:	4a48      	ldr	r2, [pc, #288]	@ (8004f8c <HAL_GPIO_Init+0x2bc>)
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	089b      	lsrs	r3, r3, #2
 8004e6e:	3302      	adds	r3, #2
 8004e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	f003 0303 	and.w	r3, r3, #3
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	220f      	movs	r2, #15
 8004e80:	fa02 f303 	lsl.w	r3, r2, r3
 8004e84:	43db      	mvns	r3, r3
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a40      	ldr	r2, [pc, #256]	@ (8004f90 <HAL_GPIO_Init+0x2c0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d013      	beq.n	8004ebc <HAL_GPIO_Init+0x1ec>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a3f      	ldr	r2, [pc, #252]	@ (8004f94 <HAL_GPIO_Init+0x2c4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d00d      	beq.n	8004eb8 <HAL_GPIO_Init+0x1e8>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a3e      	ldr	r2, [pc, #248]	@ (8004f98 <HAL_GPIO_Init+0x2c8>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d007      	beq.n	8004eb4 <HAL_GPIO_Init+0x1e4>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a3d      	ldr	r2, [pc, #244]	@ (8004f9c <HAL_GPIO_Init+0x2cc>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d101      	bne.n	8004eb0 <HAL_GPIO_Init+0x1e0>
 8004eac:	2303      	movs	r3, #3
 8004eae:	e006      	b.n	8004ebe <HAL_GPIO_Init+0x1ee>
 8004eb0:	2304      	movs	r3, #4
 8004eb2:	e004      	b.n	8004ebe <HAL_GPIO_Init+0x1ee>
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	e002      	b.n	8004ebe <HAL_GPIO_Init+0x1ee>
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e000      	b.n	8004ebe <HAL_GPIO_Init+0x1ee>
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ec0:	f002 0203 	and.w	r2, r2, #3
 8004ec4:	0092      	lsls	r2, r2, #2
 8004ec6:	4093      	lsls	r3, r2
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004ece:	492f      	ldr	r1, [pc, #188]	@ (8004f8c <HAL_GPIO_Init+0x2bc>)
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed2:	089b      	lsrs	r3, r3, #2
 8004ed4:	3302      	adds	r3, #2
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d006      	beq.n	8004ef6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ee8:	4b2d      	ldr	r3, [pc, #180]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004eea:	689a      	ldr	r2, [r3, #8]
 8004eec:	492c      	ldr	r1, [pc, #176]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	608b      	str	r3, [r1, #8]
 8004ef4:	e006      	b.n	8004f04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004ef8:	689a      	ldr	r2, [r3, #8]
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	43db      	mvns	r3, r3
 8004efe:	4928      	ldr	r1, [pc, #160]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f00:	4013      	ands	r3, r2
 8004f02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d006      	beq.n	8004f1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004f10:	4b23      	ldr	r3, [pc, #140]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	4922      	ldr	r1, [pc, #136]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f16:	69bb      	ldr	r3, [r7, #24]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60cb      	str	r3, [r1, #12]
 8004f1c:	e006      	b.n	8004f2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004f1e:	4b20      	ldr	r3, [pc, #128]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	43db      	mvns	r3, r3
 8004f26:	491e      	ldr	r1, [pc, #120]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f28:	4013      	ands	r3, r2
 8004f2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d006      	beq.n	8004f46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004f38:	4b19      	ldr	r3, [pc, #100]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	4918      	ldr	r1, [pc, #96]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	604b      	str	r3, [r1, #4]
 8004f44:	e006      	b.n	8004f54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004f46:	4b16      	ldr	r3, [pc, #88]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	43db      	mvns	r3, r3
 8004f4e:	4914      	ldr	r1, [pc, #80]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f50:	4013      	ands	r3, r2
 8004f52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d021      	beq.n	8004fa4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004f60:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	490e      	ldr	r1, [pc, #56]	@ (8004fa0 <HAL_GPIO_Init+0x2d0>)
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	600b      	str	r3, [r1, #0]
 8004f6c:	e021      	b.n	8004fb2 <HAL_GPIO_Init+0x2e2>
 8004f6e:	bf00      	nop
 8004f70:	10320000 	.word	0x10320000
 8004f74:	10310000 	.word	0x10310000
 8004f78:	10220000 	.word	0x10220000
 8004f7c:	10210000 	.word	0x10210000
 8004f80:	10120000 	.word	0x10120000
 8004f84:	10110000 	.word	0x10110000
 8004f88:	40021000 	.word	0x40021000
 8004f8c:	40010000 	.word	0x40010000
 8004f90:	40010800 	.word	0x40010800
 8004f94:	40010c00 	.word	0x40010c00
 8004f98:	40011000 	.word	0x40011000
 8004f9c:	40011400 	.word	0x40011400
 8004fa0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd4 <HAL_GPIO_Init+0x304>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	43db      	mvns	r3, r3
 8004fac:	4909      	ldr	r1, [pc, #36]	@ (8004fd4 <HAL_GPIO_Init+0x304>)
 8004fae:	4013      	ands	r3, r2
 8004fb0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f47f ae8e 	bne.w	8004ce4 <HAL_GPIO_Init+0x14>
  }
}
 8004fc8:	bf00      	nop
 8004fca:	bf00      	nop
 8004fcc:	372c      	adds	r7, #44	@ 0x2c
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bc80      	pop	{r7}
 8004fd2:	4770      	bx	lr
 8004fd4:	40010400 	.word	0x40010400

08004fd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	807b      	strh	r3, [r7, #2]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004fe8:	787b      	ldrb	r3, [r7, #1]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fee:	887a      	ldrh	r2, [r7, #2]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004ff4:	e003      	b.n	8004ffe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004ff6:	887b      	ldrh	r3, [r7, #2]
 8004ff8:	041a      	lsls	r2, r3, #16
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	611a      	str	r2, [r3, #16]
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	bc80      	pop	{r7}
 8005006:	4770      	bx	lr

08005008 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	460b      	mov	r3, r1
 8005012:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800501a:	887a      	ldrh	r2, [r7, #2]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	4013      	ands	r3, r2
 8005020:	041a      	lsls	r2, r3, #16
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	43d9      	mvns	r1, r3
 8005026:	887b      	ldrh	r3, [r7, #2]
 8005028:	400b      	ands	r3, r1
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	611a      	str	r2, [r3, #16]
}
 8005030:	bf00      	nop
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	bc80      	pop	{r7}
 8005038:	4770      	bx	lr
	...

0800503c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b086      	sub	sp, #24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d101      	bne.n	800504e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e272      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	f000 8087 	beq.w	800516a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800505c:	4b92      	ldr	r3, [pc, #584]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f003 030c 	and.w	r3, r3, #12
 8005064:	2b04      	cmp	r3, #4
 8005066:	d00c      	beq.n	8005082 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005068:	4b8f      	ldr	r3, [pc, #572]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f003 030c 	and.w	r3, r3, #12
 8005070:	2b08      	cmp	r3, #8
 8005072:	d112      	bne.n	800509a <HAL_RCC_OscConfig+0x5e>
 8005074:	4b8c      	ldr	r3, [pc, #560]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800507c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005080:	d10b      	bne.n	800509a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005082:	4b89      	ldr	r3, [pc, #548]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d06c      	beq.n	8005168 <HAL_RCC_OscConfig+0x12c>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d168      	bne.n	8005168 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e24c      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050a2:	d106      	bne.n	80050b2 <HAL_RCC_OscConfig+0x76>
 80050a4:	4b80      	ldr	r3, [pc, #512]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a7f      	ldr	r2, [pc, #508]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050ae:	6013      	str	r3, [r2, #0]
 80050b0:	e02e      	b.n	8005110 <HAL_RCC_OscConfig+0xd4>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10c      	bne.n	80050d4 <HAL_RCC_OscConfig+0x98>
 80050ba:	4b7b      	ldr	r3, [pc, #492]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a7a      	ldr	r2, [pc, #488]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	4b78      	ldr	r3, [pc, #480]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a77      	ldr	r2, [pc, #476]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050d0:	6013      	str	r3, [r2, #0]
 80050d2:	e01d      	b.n	8005110 <HAL_RCC_OscConfig+0xd4>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050dc:	d10c      	bne.n	80050f8 <HAL_RCC_OscConfig+0xbc>
 80050de:	4b72      	ldr	r3, [pc, #456]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a71      	ldr	r2, [pc, #452]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050e8:	6013      	str	r3, [r2, #0]
 80050ea:	4b6f      	ldr	r3, [pc, #444]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a6e      	ldr	r2, [pc, #440]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050f4:	6013      	str	r3, [r2, #0]
 80050f6:	e00b      	b.n	8005110 <HAL_RCC_OscConfig+0xd4>
 80050f8:	4b6b      	ldr	r3, [pc, #428]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a6a      	ldr	r2, [pc, #424]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80050fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005102:	6013      	str	r3, [r2, #0]
 8005104:	4b68      	ldr	r3, [pc, #416]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a67      	ldr	r2, [pc, #412]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 800510a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800510e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d013      	beq.n	8005140 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005118:	f7ff fcc8 	bl	8004aac <HAL_GetTick>
 800511c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800511e:	e008      	b.n	8005132 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005120:	f7ff fcc4 	bl	8004aac <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b64      	cmp	r3, #100	@ 0x64
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e200      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005132:	4b5d      	ldr	r3, [pc, #372]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d0f0      	beq.n	8005120 <HAL_RCC_OscConfig+0xe4>
 800513e:	e014      	b.n	800516a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005140:	f7ff fcb4 	bl	8004aac <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005146:	e008      	b.n	800515a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005148:	f7ff fcb0 	bl	8004aac <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b64      	cmp	r3, #100	@ 0x64
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e1ec      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800515a:	4b53      	ldr	r3, [pc, #332]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1f0      	bne.n	8005148 <HAL_RCC_OscConfig+0x10c>
 8005166:	e000      	b.n	800516a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005168:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d063      	beq.n	800523e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005176:	4b4c      	ldr	r3, [pc, #304]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	f003 030c 	and.w	r3, r3, #12
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00b      	beq.n	800519a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005182:	4b49      	ldr	r3, [pc, #292]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f003 030c 	and.w	r3, r3, #12
 800518a:	2b08      	cmp	r3, #8
 800518c:	d11c      	bne.n	80051c8 <HAL_RCC_OscConfig+0x18c>
 800518e:	4b46      	ldr	r3, [pc, #280]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d116      	bne.n	80051c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800519a:	4b43      	ldr	r3, [pc, #268]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d005      	beq.n	80051b2 <HAL_RCC_OscConfig+0x176>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d001      	beq.n	80051b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e1c0      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b2:	4b3d      	ldr	r3, [pc, #244]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	4939      	ldr	r1, [pc, #228]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051c6:	e03a      	b.n	800523e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d020      	beq.n	8005212 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051d0:	4b36      	ldr	r3, [pc, #216]	@ (80052ac <HAL_RCC_OscConfig+0x270>)
 80051d2:	2201      	movs	r2, #1
 80051d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d6:	f7ff fc69 	bl	8004aac <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051de:	f7ff fc65 	bl	8004aac <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e1a1      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f0:	4b2d      	ldr	r3, [pc, #180]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f0      	beq.n	80051de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051fc:	4b2a      	ldr	r3, [pc, #168]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	00db      	lsls	r3, r3, #3
 800520a:	4927      	ldr	r1, [pc, #156]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 800520c:	4313      	orrs	r3, r2
 800520e:	600b      	str	r3, [r1, #0]
 8005210:	e015      	b.n	800523e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005212:	4b26      	ldr	r3, [pc, #152]	@ (80052ac <HAL_RCC_OscConfig+0x270>)
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7ff fc48 	bl	8004aac <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005220:	f7ff fc44 	bl	8004aac <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e180      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005232:	4b1d      	ldr	r3, [pc, #116]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0308 	and.w	r3, r3, #8
 8005246:	2b00      	cmp	r3, #0
 8005248:	d03a      	beq.n	80052c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d019      	beq.n	8005286 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005252:	4b17      	ldr	r3, [pc, #92]	@ (80052b0 <HAL_RCC_OscConfig+0x274>)
 8005254:	2201      	movs	r2, #1
 8005256:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005258:	f7ff fc28 	bl	8004aac <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005260:	f7ff fc24 	bl	8004aac <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e160      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005272:	4b0d      	ldr	r3, [pc, #52]	@ (80052a8 <HAL_RCC_OscConfig+0x26c>)
 8005274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0f0      	beq.n	8005260 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800527e:	2001      	movs	r0, #1
 8005280:	f000 face 	bl	8005820 <RCC_Delay>
 8005284:	e01c      	b.n	80052c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005286:	4b0a      	ldr	r3, [pc, #40]	@ (80052b0 <HAL_RCC_OscConfig+0x274>)
 8005288:	2200      	movs	r2, #0
 800528a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800528c:	f7ff fc0e 	bl	8004aac <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005292:	e00f      	b.n	80052b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005294:	f7ff fc0a 	bl	8004aac <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d908      	bls.n	80052b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e146      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
 80052a6:	bf00      	nop
 80052a8:	40021000 	.word	0x40021000
 80052ac:	42420000 	.word	0x42420000
 80052b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052b4:	4b92      	ldr	r3, [pc, #584]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80052b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b8:	f003 0302 	and.w	r3, r3, #2
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1e9      	bne.n	8005294 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0304 	and.w	r3, r3, #4
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 80a6 	beq.w	800541a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ce:	2300      	movs	r3, #0
 80052d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052d2:	4b8b      	ldr	r3, [pc, #556]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80052d4:	69db      	ldr	r3, [r3, #28]
 80052d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10d      	bne.n	80052fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052de:	4b88      	ldr	r3, [pc, #544]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80052e0:	69db      	ldr	r3, [r3, #28]
 80052e2:	4a87      	ldr	r2, [pc, #540]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80052e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052e8:	61d3      	str	r3, [r2, #28]
 80052ea:	4b85      	ldr	r3, [pc, #532]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052f2:	60bb      	str	r3, [r7, #8]
 80052f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052f6:	2301      	movs	r3, #1
 80052f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052fa:	4b82      	ldr	r3, [pc, #520]	@ (8005504 <HAL_RCC_OscConfig+0x4c8>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005302:	2b00      	cmp	r3, #0
 8005304:	d118      	bne.n	8005338 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005306:	4b7f      	ldr	r3, [pc, #508]	@ (8005504 <HAL_RCC_OscConfig+0x4c8>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a7e      	ldr	r2, [pc, #504]	@ (8005504 <HAL_RCC_OscConfig+0x4c8>)
 800530c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005310:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005312:	f7ff fbcb 	bl	8004aac <HAL_GetTick>
 8005316:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005318:	e008      	b.n	800532c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800531a:	f7ff fbc7 	bl	8004aac <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	2b64      	cmp	r3, #100	@ 0x64
 8005326:	d901      	bls.n	800532c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e103      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800532c:	4b75      	ldr	r3, [pc, #468]	@ (8005504 <HAL_RCC_OscConfig+0x4c8>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0f0      	beq.n	800531a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d106      	bne.n	800534e <HAL_RCC_OscConfig+0x312>
 8005340:	4b6f      	ldr	r3, [pc, #444]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	4a6e      	ldr	r2, [pc, #440]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005346:	f043 0301 	orr.w	r3, r3, #1
 800534a:	6213      	str	r3, [r2, #32]
 800534c:	e02d      	b.n	80053aa <HAL_RCC_OscConfig+0x36e>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10c      	bne.n	8005370 <HAL_RCC_OscConfig+0x334>
 8005356:	4b6a      	ldr	r3, [pc, #424]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	4a69      	ldr	r2, [pc, #420]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 800535c:	f023 0301 	bic.w	r3, r3, #1
 8005360:	6213      	str	r3, [r2, #32]
 8005362:	4b67      	ldr	r3, [pc, #412]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	4a66      	ldr	r2, [pc, #408]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005368:	f023 0304 	bic.w	r3, r3, #4
 800536c:	6213      	str	r3, [r2, #32]
 800536e:	e01c      	b.n	80053aa <HAL_RCC_OscConfig+0x36e>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	2b05      	cmp	r3, #5
 8005376:	d10c      	bne.n	8005392 <HAL_RCC_OscConfig+0x356>
 8005378:	4b61      	ldr	r3, [pc, #388]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	4a60      	ldr	r2, [pc, #384]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 800537e:	f043 0304 	orr.w	r3, r3, #4
 8005382:	6213      	str	r3, [r2, #32]
 8005384:	4b5e      	ldr	r3, [pc, #376]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	4a5d      	ldr	r2, [pc, #372]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 800538a:	f043 0301 	orr.w	r3, r3, #1
 800538e:	6213      	str	r3, [r2, #32]
 8005390:	e00b      	b.n	80053aa <HAL_RCC_OscConfig+0x36e>
 8005392:	4b5b      	ldr	r3, [pc, #364]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	4a5a      	ldr	r2, [pc, #360]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005398:	f023 0301 	bic.w	r3, r3, #1
 800539c:	6213      	str	r3, [r2, #32]
 800539e:	4b58      	ldr	r3, [pc, #352]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	4a57      	ldr	r2, [pc, #348]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80053a4:	f023 0304 	bic.w	r3, r3, #4
 80053a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d015      	beq.n	80053de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053b2:	f7ff fb7b 	bl	8004aac <HAL_GetTick>
 80053b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053b8:	e00a      	b.n	80053d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ba:	f7ff fb77 	bl	8004aac <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e0b1      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053d0:	4b4b      	ldr	r3, [pc, #300]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d0ee      	beq.n	80053ba <HAL_RCC_OscConfig+0x37e>
 80053dc:	e014      	b.n	8005408 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053de:	f7ff fb65 	bl	8004aac <HAL_GetTick>
 80053e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e4:	e00a      	b.n	80053fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053e6:	f7ff fb61 	bl	8004aac <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d901      	bls.n	80053fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e09b      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053fc:	4b40      	ldr	r3, [pc, #256]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1ee      	bne.n	80053e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005408:	7dfb      	ldrb	r3, [r7, #23]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d105      	bne.n	800541a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800540e:	4b3c      	ldr	r3, [pc, #240]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005410:	69db      	ldr	r3, [r3, #28]
 8005412:	4a3b      	ldr	r2, [pc, #236]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005414:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005418:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 8087 	beq.w	8005532 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005424:	4b36      	ldr	r3, [pc, #216]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f003 030c 	and.w	r3, r3, #12
 800542c:	2b08      	cmp	r3, #8
 800542e:	d061      	beq.n	80054f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	69db      	ldr	r3, [r3, #28]
 8005434:	2b02      	cmp	r3, #2
 8005436:	d146      	bne.n	80054c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005438:	4b33      	ldr	r3, [pc, #204]	@ (8005508 <HAL_RCC_OscConfig+0x4cc>)
 800543a:	2200      	movs	r2, #0
 800543c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543e:	f7ff fb35 	bl	8004aac <HAL_GetTick>
 8005442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005444:	e008      	b.n	8005458 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005446:	f7ff fb31 	bl	8004aac <HAL_GetTick>
 800544a:	4602      	mov	r2, r0
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b02      	cmp	r3, #2
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e06d      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005458:	4b29      	ldr	r3, [pc, #164]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1f0      	bne.n	8005446 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800546c:	d108      	bne.n	8005480 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800546e:	4b24      	ldr	r3, [pc, #144]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	4921      	ldr	r1, [pc, #132]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 800547c:	4313      	orrs	r3, r2
 800547e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005480:	4b1f      	ldr	r3, [pc, #124]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a19      	ldr	r1, [r3, #32]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005490:	430b      	orrs	r3, r1
 8005492:	491b      	ldr	r1, [pc, #108]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 8005494:	4313      	orrs	r3, r2
 8005496:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005498:	4b1b      	ldr	r3, [pc, #108]	@ (8005508 <HAL_RCC_OscConfig+0x4cc>)
 800549a:	2201      	movs	r2, #1
 800549c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800549e:	f7ff fb05 	bl	8004aac <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054a4:	e008      	b.n	80054b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054a6:	f7ff fb01 	bl	8004aac <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e03d      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054b8:	4b11      	ldr	r3, [pc, #68]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0f0      	beq.n	80054a6 <HAL_RCC_OscConfig+0x46a>
 80054c4:	e035      	b.n	8005532 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c6:	4b10      	ldr	r3, [pc, #64]	@ (8005508 <HAL_RCC_OscConfig+0x4cc>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054cc:	f7ff faee 	bl	8004aac <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054d2:	e008      	b.n	80054e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054d4:	f7ff faea 	bl	8004aac <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e026      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054e6:	4b06      	ldr	r3, [pc, #24]	@ (8005500 <HAL_RCC_OscConfig+0x4c4>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1f0      	bne.n	80054d4 <HAL_RCC_OscConfig+0x498>
 80054f2:	e01e      	b.n	8005532 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	69db      	ldr	r3, [r3, #28]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d107      	bne.n	800550c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e019      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
 8005500:	40021000 	.word	0x40021000
 8005504:	40007000 	.word	0x40007000
 8005508:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800550c:	4b0b      	ldr	r3, [pc, #44]	@ (800553c <HAL_RCC_OscConfig+0x500>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	429a      	cmp	r2, r3
 800551e:	d106      	bne.n	800552e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800552a:	429a      	cmp	r2, r3
 800552c:	d001      	beq.n	8005532 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e000      	b.n	8005534 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3718      	adds	r7, #24
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	40021000 	.word	0x40021000

08005540 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d101      	bne.n	8005554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e0d0      	b.n	80056f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005554:	4b6a      	ldr	r3, [pc, #424]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0307 	and.w	r3, r3, #7
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	429a      	cmp	r2, r3
 8005560:	d910      	bls.n	8005584 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005562:	4b67      	ldr	r3, [pc, #412]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f023 0207 	bic.w	r2, r3, #7
 800556a:	4965      	ldr	r1, [pc, #404]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	4313      	orrs	r3, r2
 8005570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005572:	4b63      	ldr	r3, [pc, #396]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0307 	and.w	r3, r3, #7
 800557a:	683a      	ldr	r2, [r7, #0]
 800557c:	429a      	cmp	r2, r3
 800557e:	d001      	beq.n	8005584 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e0b8      	b.n	80056f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d020      	beq.n	80055d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b00      	cmp	r3, #0
 800559a:	d005      	beq.n	80055a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800559c:	4b59      	ldr	r3, [pc, #356]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	4a58      	ldr	r2, [pc, #352]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80055a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80055a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0308 	and.w	r3, r3, #8
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d005      	beq.n	80055c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055b4:	4b53      	ldr	r3, [pc, #332]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	4a52      	ldr	r2, [pc, #328]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80055ba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80055be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055c0:	4b50      	ldr	r3, [pc, #320]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	494d      	ldr	r1, [pc, #308]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d040      	beq.n	8005660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d107      	bne.n	80055f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055e6:	4b47      	ldr	r3, [pc, #284]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d115      	bne.n	800561e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e07f      	b.n	80056f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d107      	bne.n	800560e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055fe:	4b41      	ldr	r3, [pc, #260]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d109      	bne.n	800561e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e073      	b.n	80056f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800560e:	4b3d      	ldr	r3, [pc, #244]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e06b      	b.n	80056f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800561e:	4b39      	ldr	r3, [pc, #228]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f023 0203 	bic.w	r2, r3, #3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	4936      	ldr	r1, [pc, #216]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 800562c:	4313      	orrs	r3, r2
 800562e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005630:	f7ff fa3c 	bl	8004aac <HAL_GetTick>
 8005634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005636:	e00a      	b.n	800564e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005638:	f7ff fa38 	bl	8004aac <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005646:	4293      	cmp	r3, r2
 8005648:	d901      	bls.n	800564e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e053      	b.n	80056f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800564e:	4b2d      	ldr	r3, [pc, #180]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f003 020c 	and.w	r2, r3, #12
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	429a      	cmp	r2, r3
 800565e:	d1eb      	bne.n	8005638 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005660:	4b27      	ldr	r3, [pc, #156]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d210      	bcs.n	8005690 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800566e:	4b24      	ldr	r3, [pc, #144]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f023 0207 	bic.w	r2, r3, #7
 8005676:	4922      	ldr	r1, [pc, #136]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	4313      	orrs	r3, r2
 800567c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800567e:	4b20      	ldr	r3, [pc, #128]	@ (8005700 <HAL_RCC_ClockConfig+0x1c0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	683a      	ldr	r2, [r7, #0]
 8005688:	429a      	cmp	r2, r3
 800568a:	d001      	beq.n	8005690 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e032      	b.n	80056f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 0304 	and.w	r3, r3, #4
 8005698:	2b00      	cmp	r3, #0
 800569a:	d008      	beq.n	80056ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800569c:	4b19      	ldr	r3, [pc, #100]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	4916      	ldr	r1, [pc, #88]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d009      	beq.n	80056ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80056ba:	4b12      	ldr	r3, [pc, #72]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	490e      	ldr	r1, [pc, #56]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056ce:	f000 f821 	bl	8005714 <HAL_RCC_GetSysClockFreq>
 80056d2:	4602      	mov	r2, r0
 80056d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005704 <HAL_RCC_ClockConfig+0x1c4>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	091b      	lsrs	r3, r3, #4
 80056da:	f003 030f 	and.w	r3, r3, #15
 80056de:	490a      	ldr	r1, [pc, #40]	@ (8005708 <HAL_RCC_ClockConfig+0x1c8>)
 80056e0:	5ccb      	ldrb	r3, [r1, r3]
 80056e2:	fa22 f303 	lsr.w	r3, r2, r3
 80056e6:	4a09      	ldr	r2, [pc, #36]	@ (800570c <HAL_RCC_ClockConfig+0x1cc>)
 80056e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80056ea:	4b09      	ldr	r3, [pc, #36]	@ (8005710 <HAL_RCC_ClockConfig+0x1d0>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7ff f99a 	bl	8004a28 <HAL_InitTick>

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3710      	adds	r7, #16
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	40022000 	.word	0x40022000
 8005704:	40021000 	.word	0x40021000
 8005708:	08006b4c 	.word	0x08006b4c
 800570c:	20000004 	.word	0x20000004
 8005710:	20000008 	.word	0x20000008

08005714 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800571a:	2300      	movs	r3, #0
 800571c:	60fb      	str	r3, [r7, #12]
 800571e:	2300      	movs	r3, #0
 8005720:	60bb      	str	r3, [r7, #8]
 8005722:	2300      	movs	r3, #0
 8005724:	617b      	str	r3, [r7, #20]
 8005726:	2300      	movs	r3, #0
 8005728:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800572e:	4b1e      	ldr	r3, [pc, #120]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f003 030c 	and.w	r3, r3, #12
 800573a:	2b04      	cmp	r3, #4
 800573c:	d002      	beq.n	8005744 <HAL_RCC_GetSysClockFreq+0x30>
 800573e:	2b08      	cmp	r3, #8
 8005740:	d003      	beq.n	800574a <HAL_RCC_GetSysClockFreq+0x36>
 8005742:	e027      	b.n	8005794 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005744:	4b19      	ldr	r3, [pc, #100]	@ (80057ac <HAL_RCC_GetSysClockFreq+0x98>)
 8005746:	613b      	str	r3, [r7, #16]
      break;
 8005748:	e027      	b.n	800579a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	0c9b      	lsrs	r3, r3, #18
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	4a17      	ldr	r2, [pc, #92]	@ (80057b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005754:	5cd3      	ldrb	r3, [r2, r3]
 8005756:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d010      	beq.n	8005784 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005762:	4b11      	ldr	r3, [pc, #68]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	0c5b      	lsrs	r3, r3, #17
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	4a11      	ldr	r2, [pc, #68]	@ (80057b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800576e:	5cd3      	ldrb	r3, [r2, r3]
 8005770:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a0d      	ldr	r2, [pc, #52]	@ (80057ac <HAL_RCC_GetSysClockFreq+0x98>)
 8005776:	fb03 f202 	mul.w	r2, r3, r2
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005780:	617b      	str	r3, [r7, #20]
 8005782:	e004      	b.n	800578e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a0c      	ldr	r2, [pc, #48]	@ (80057b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005788:	fb02 f303 	mul.w	r3, r2, r3
 800578c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	613b      	str	r3, [r7, #16]
      break;
 8005792:	e002      	b.n	800579a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005794:	4b05      	ldr	r3, [pc, #20]	@ (80057ac <HAL_RCC_GetSysClockFreq+0x98>)
 8005796:	613b      	str	r3, [r7, #16]
      break;
 8005798:	bf00      	nop
    }
  }
  return sysclockfreq;
 800579a:	693b      	ldr	r3, [r7, #16]
}
 800579c:	4618      	mov	r0, r3
 800579e:	371c      	adds	r7, #28
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bc80      	pop	{r7}
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000
 80057ac:	007a1200 	.word	0x007a1200
 80057b0:	08006b64 	.word	0x08006b64
 80057b4:	08006b74 	.word	0x08006b74
 80057b8:	003d0900 	.word	0x003d0900

080057bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057c0:	4b02      	ldr	r3, [pc, #8]	@ (80057cc <HAL_RCC_GetHCLKFreq+0x10>)
 80057c2:	681b      	ldr	r3, [r3, #0]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bc80      	pop	{r7}
 80057ca:	4770      	bx	lr
 80057cc:	20000004 	.word	0x20000004

080057d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057d4:	f7ff fff2 	bl	80057bc <HAL_RCC_GetHCLKFreq>
 80057d8:	4602      	mov	r2, r0
 80057da:	4b05      	ldr	r3, [pc, #20]	@ (80057f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	0a1b      	lsrs	r3, r3, #8
 80057e0:	f003 0307 	and.w	r3, r3, #7
 80057e4:	4903      	ldr	r1, [pc, #12]	@ (80057f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057e6:	5ccb      	ldrb	r3, [r1, r3]
 80057e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	40021000 	.word	0x40021000
 80057f4:	08006b5c 	.word	0x08006b5c

080057f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80057fc:	f7ff ffde 	bl	80057bc <HAL_RCC_GetHCLKFreq>
 8005800:	4602      	mov	r2, r0
 8005802:	4b05      	ldr	r3, [pc, #20]	@ (8005818 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	0adb      	lsrs	r3, r3, #11
 8005808:	f003 0307 	and.w	r3, r3, #7
 800580c:	4903      	ldr	r1, [pc, #12]	@ (800581c <HAL_RCC_GetPCLK2Freq+0x24>)
 800580e:	5ccb      	ldrb	r3, [r1, r3]
 8005810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005814:	4618      	mov	r0, r3
 8005816:	bd80      	pop	{r7, pc}
 8005818:	40021000 	.word	0x40021000
 800581c:	08006b5c 	.word	0x08006b5c

08005820 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005828:	4b0a      	ldr	r3, [pc, #40]	@ (8005854 <RCC_Delay+0x34>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a0a      	ldr	r2, [pc, #40]	@ (8005858 <RCC_Delay+0x38>)
 800582e:	fba2 2303 	umull	r2, r3, r2, r3
 8005832:	0a5b      	lsrs	r3, r3, #9
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	fb02 f303 	mul.w	r3, r2, r3
 800583a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800583c:	bf00      	nop
  }
  while (Delay --);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	1e5a      	subs	r2, r3, #1
 8005842:	60fa      	str	r2, [r7, #12]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1f9      	bne.n	800583c <RCC_Delay+0x1c>
}
 8005848:	bf00      	nop
 800584a:	bf00      	nop
 800584c:	3714      	adds	r7, #20
 800584e:	46bd      	mov	sp, r7
 8005850:	bc80      	pop	{r7}
 8005852:	4770      	bx	lr
 8005854:	20000004 	.word	0x20000004
 8005858:	10624dd3 	.word	0x10624dd3

0800585c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e042      	b.n	80058f4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7ff f848 	bl	8004918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2224      	movs	r2, #36	@ 0x24
 800588c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68da      	ldr	r2, [r3, #12]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800589e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 f971 	bl	8005b88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	691a      	ldr	r2, [r3, #16]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	695a      	ldr	r2, [r3, #20]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80058c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68da      	ldr	r2, [r3, #12]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2220      	movs	r2, #32
 80058e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2220      	movs	r2, #32
 80058e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3708      	adds	r7, #8
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b08a      	sub	sp, #40	@ 0x28
 8005900:	af02      	add	r7, sp, #8
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	603b      	str	r3, [r7, #0]
 8005908:	4613      	mov	r3, r2
 800590a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b20      	cmp	r3, #32
 800591a:	d175      	bne.n	8005a08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d002      	beq.n	8005928 <HAL_UART_Transmit+0x2c>
 8005922:	88fb      	ldrh	r3, [r7, #6]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d101      	bne.n	800592c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e06e      	b.n	8005a0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2221      	movs	r2, #33	@ 0x21
 8005936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800593a:	f7ff f8b7 	bl	8004aac <HAL_GetTick>
 800593e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	88fa      	ldrh	r2, [r7, #6]
 8005944:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	88fa      	ldrh	r2, [r7, #6]
 800594a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005954:	d108      	bne.n	8005968 <HAL_UART_Transmit+0x6c>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d104      	bne.n	8005968 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800595e:	2300      	movs	r3, #0
 8005960:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	61bb      	str	r3, [r7, #24]
 8005966:	e003      	b.n	8005970 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800596c:	2300      	movs	r3, #0
 800596e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005970:	e02e      	b.n	80059d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	2200      	movs	r2, #0
 800597a:	2180      	movs	r1, #128	@ 0x80
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f000 f848 	bl	8005a12 <UART_WaitOnFlagUntilTimeout>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d005      	beq.n	8005994 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2220      	movs	r2, #32
 800598c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e03a      	b.n	8005a0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d10b      	bne.n	80059b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	881b      	ldrh	r3, [r3, #0]
 800599e:	461a      	mov	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	3302      	adds	r3, #2
 80059ae:	61bb      	str	r3, [r7, #24]
 80059b0:	e007      	b.n	80059c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	781a      	ldrb	r2, [r3, #0]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	3301      	adds	r3, #1
 80059c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1cb      	bne.n	8005972 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	2200      	movs	r2, #0
 80059e2:	2140      	movs	r1, #64	@ 0x40
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f000 f814 	bl	8005a12 <UART_WaitOnFlagUntilTimeout>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d005      	beq.n	80059fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e006      	b.n	8005a0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a04:	2300      	movs	r3, #0
 8005a06:	e000      	b.n	8005a0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a08:	2302      	movs	r3, #2
  }
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3720      	adds	r7, #32
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b086      	sub	sp, #24
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	60b9      	str	r1, [r7, #8]
 8005a1c:	603b      	str	r3, [r7, #0]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a22:	e03b      	b.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a24:	6a3b      	ldr	r3, [r7, #32]
 8005a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a2a:	d037      	beq.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a2c:	f7ff f83e 	bl	8004aac <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	6a3a      	ldr	r2, [r7, #32]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d302      	bcc.n	8005a42 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d101      	bne.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e03a      	b.n	8005abc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d023      	beq.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2b80      	cmp	r3, #128	@ 0x80
 8005a58:	d020      	beq.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b40      	cmp	r3, #64	@ 0x40
 8005a5e:	d01d      	beq.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0308 	and.w	r3, r3, #8
 8005a6a:	2b08      	cmp	r3, #8
 8005a6c:	d116      	bne.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	617b      	str	r3, [r7, #20]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 f81d 	bl	8005ac4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2208      	movs	r2, #8
 8005a8e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e00f      	b.n	8005abc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	bf0c      	ite	eq
 8005aac:	2301      	moveq	r3, #1
 8005aae:	2300      	movne	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	79fb      	ldrb	r3, [r7, #7]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d0b4      	beq.n	8005a24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3718      	adds	r7, #24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b095      	sub	sp, #84	@ 0x54
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	330c      	adds	r3, #12
 8005ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ad6:	e853 3f00 	ldrex	r3, [r3]
 8005ada:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ade:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005aec:	643a      	str	r2, [r7, #64]	@ 0x40
 8005aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005af2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005af4:	e841 2300 	strex	r3, r2, [r1]
 8005af8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e5      	bne.n	8005acc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	3314      	adds	r3, #20
 8005b06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b08:	6a3b      	ldr	r3, [r7, #32]
 8005b0a:	e853 3f00 	ldrex	r3, [r3]
 8005b0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	f023 0301 	bic.w	r3, r3, #1
 8005b16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3314      	adds	r3, #20
 8005b1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b28:	e841 2300 	strex	r3, r2, [r1]
 8005b2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e5      	bne.n	8005b00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d119      	bne.n	8005b70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	330c      	adds	r3, #12
 8005b42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	e853 3f00 	ldrex	r3, [r3]
 8005b4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f023 0310 	bic.w	r3, r3, #16
 8005b52:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	330c      	adds	r3, #12
 8005b5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b5c:	61ba      	str	r2, [r7, #24]
 8005b5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b60:	6979      	ldr	r1, [r7, #20]
 8005b62:	69ba      	ldr	r2, [r7, #24]
 8005b64:	e841 2300 	strex	r3, r2, [r1]
 8005b68:	613b      	str	r3, [r7, #16]
   return(result);
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e5      	bne.n	8005b3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b7e:	bf00      	nop
 8005b80:	3754      	adds	r7, #84	@ 0x54
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bc80      	pop	{r7}
 8005b86:	4770      	bx	lr

08005b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689a      	ldr	r2, [r3, #8]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005bc2:	f023 030c 	bic.w	r3, r3, #12
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6812      	ldr	r2, [r2, #0]
 8005bca:	68b9      	ldr	r1, [r7, #8]
 8005bcc:	430b      	orrs	r3, r1
 8005bce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	699a      	ldr	r2, [r3, #24]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a2c      	ldr	r2, [pc, #176]	@ (8005c9c <UART_SetConfig+0x114>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d103      	bne.n	8005bf8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005bf0:	f7ff fe02 	bl	80057f8 <HAL_RCC_GetPCLK2Freq>
 8005bf4:	60f8      	str	r0, [r7, #12]
 8005bf6:	e002      	b.n	8005bfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005bf8:	f7ff fdea 	bl	80057d0 <HAL_RCC_GetPCLK1Freq>
 8005bfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4613      	mov	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4413      	add	r3, r2
 8005c06:	009a      	lsls	r2, r3, #2
 8005c08:	441a      	add	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c14:	4a22      	ldr	r2, [pc, #136]	@ (8005ca0 <UART_SetConfig+0x118>)
 8005c16:	fba2 2303 	umull	r2, r3, r2, r3
 8005c1a:	095b      	lsrs	r3, r3, #5
 8005c1c:	0119      	lsls	r1, r3, #4
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4613      	mov	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	009a      	lsls	r2, r3, #2
 8005c28:	441a      	add	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c34:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca0 <UART_SetConfig+0x118>)
 8005c36:	fba3 0302 	umull	r0, r3, r3, r2
 8005c3a:	095b      	lsrs	r3, r3, #5
 8005c3c:	2064      	movs	r0, #100	@ 0x64
 8005c3e:	fb00 f303 	mul.w	r3, r0, r3
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	3332      	adds	r3, #50	@ 0x32
 8005c48:	4a15      	ldr	r2, [pc, #84]	@ (8005ca0 <UART_SetConfig+0x118>)
 8005c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4e:	095b      	lsrs	r3, r3, #5
 8005c50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c54:	4419      	add	r1, r3
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	009a      	lsls	r2, r3, #2
 8005c60:	441a      	add	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca0 <UART_SetConfig+0x118>)
 8005c6e:	fba3 0302 	umull	r0, r3, r3, r2
 8005c72:	095b      	lsrs	r3, r3, #5
 8005c74:	2064      	movs	r0, #100	@ 0x64
 8005c76:	fb00 f303 	mul.w	r3, r0, r3
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	011b      	lsls	r3, r3, #4
 8005c7e:	3332      	adds	r3, #50	@ 0x32
 8005c80:	4a07      	ldr	r2, [pc, #28]	@ (8005ca0 <UART_SetConfig+0x118>)
 8005c82:	fba2 2303 	umull	r2, r3, r2, r3
 8005c86:	095b      	lsrs	r3, r3, #5
 8005c88:	f003 020f 	and.w	r2, r3, #15
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	440a      	add	r2, r1
 8005c92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005c94:	bf00      	nop
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40013800 	.word	0x40013800
 8005ca0:	51eb851f 	.word	0x51eb851f

08005ca4 <std>:
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	b510      	push	{r4, lr}
 8005ca8:	4604      	mov	r4, r0
 8005caa:	e9c0 3300 	strd	r3, r3, [r0]
 8005cae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005cb2:	6083      	str	r3, [r0, #8]
 8005cb4:	8181      	strh	r1, [r0, #12]
 8005cb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005cb8:	81c2      	strh	r2, [r0, #14]
 8005cba:	6183      	str	r3, [r0, #24]
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	2208      	movs	r2, #8
 8005cc0:	305c      	adds	r0, #92	@ 0x5c
 8005cc2:	f000 f906 	bl	8005ed2 <memset>
 8005cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cfc <std+0x58>)
 8005cc8:	6224      	str	r4, [r4, #32]
 8005cca:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8005d00 <std+0x5c>)
 8005cce:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8005d04 <std+0x60>)
 8005cd2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8005d08 <std+0x64>)
 8005cd6:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8005d0c <std+0x68>)
 8005cda:	429c      	cmp	r4, r3
 8005cdc:	d006      	beq.n	8005cec <std+0x48>
 8005cde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005ce2:	4294      	cmp	r4, r2
 8005ce4:	d002      	beq.n	8005cec <std+0x48>
 8005ce6:	33d0      	adds	r3, #208	@ 0xd0
 8005ce8:	429c      	cmp	r4, r3
 8005cea:	d105      	bne.n	8005cf8 <std+0x54>
 8005cec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cf4:	f000 b966 	b.w	8005fc4 <__retarget_lock_init_recursive>
 8005cf8:	bd10      	pop	{r4, pc}
 8005cfa:	bf00      	nop
 8005cfc:	08005e4d 	.word	0x08005e4d
 8005d00:	08005e6f 	.word	0x08005e6f
 8005d04:	08005ea7 	.word	0x08005ea7
 8005d08:	08005ecb 	.word	0x08005ecb
 8005d0c:	200000d8 	.word	0x200000d8

08005d10 <stdio_exit_handler>:
 8005d10:	4a02      	ldr	r2, [pc, #8]	@ (8005d1c <stdio_exit_handler+0xc>)
 8005d12:	4903      	ldr	r1, [pc, #12]	@ (8005d20 <stdio_exit_handler+0x10>)
 8005d14:	4803      	ldr	r0, [pc, #12]	@ (8005d24 <stdio_exit_handler+0x14>)
 8005d16:	f000 b869 	b.w	8005dec <_fwalk_sglue>
 8005d1a:	bf00      	nop
 8005d1c:	20000010 	.word	0x20000010
 8005d20:	08006859 	.word	0x08006859
 8005d24:	20000020 	.word	0x20000020

08005d28 <cleanup_stdio>:
 8005d28:	6841      	ldr	r1, [r0, #4]
 8005d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d5c <cleanup_stdio+0x34>)
 8005d2c:	b510      	push	{r4, lr}
 8005d2e:	4299      	cmp	r1, r3
 8005d30:	4604      	mov	r4, r0
 8005d32:	d001      	beq.n	8005d38 <cleanup_stdio+0x10>
 8005d34:	f000 fd90 	bl	8006858 <_fflush_r>
 8005d38:	68a1      	ldr	r1, [r4, #8]
 8005d3a:	4b09      	ldr	r3, [pc, #36]	@ (8005d60 <cleanup_stdio+0x38>)
 8005d3c:	4299      	cmp	r1, r3
 8005d3e:	d002      	beq.n	8005d46 <cleanup_stdio+0x1e>
 8005d40:	4620      	mov	r0, r4
 8005d42:	f000 fd89 	bl	8006858 <_fflush_r>
 8005d46:	68e1      	ldr	r1, [r4, #12]
 8005d48:	4b06      	ldr	r3, [pc, #24]	@ (8005d64 <cleanup_stdio+0x3c>)
 8005d4a:	4299      	cmp	r1, r3
 8005d4c:	d004      	beq.n	8005d58 <cleanup_stdio+0x30>
 8005d4e:	4620      	mov	r0, r4
 8005d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d54:	f000 bd80 	b.w	8006858 <_fflush_r>
 8005d58:	bd10      	pop	{r4, pc}
 8005d5a:	bf00      	nop
 8005d5c:	200000d8 	.word	0x200000d8
 8005d60:	20000140 	.word	0x20000140
 8005d64:	200001a8 	.word	0x200001a8

08005d68 <global_stdio_init.part.0>:
 8005d68:	b510      	push	{r4, lr}
 8005d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d98 <global_stdio_init.part.0+0x30>)
 8005d6c:	4c0b      	ldr	r4, [pc, #44]	@ (8005d9c <global_stdio_init.part.0+0x34>)
 8005d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8005da0 <global_stdio_init.part.0+0x38>)
 8005d70:	4620      	mov	r0, r4
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	2104      	movs	r1, #4
 8005d76:	2200      	movs	r2, #0
 8005d78:	f7ff ff94 	bl	8005ca4 <std>
 8005d7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d80:	2201      	movs	r2, #1
 8005d82:	2109      	movs	r1, #9
 8005d84:	f7ff ff8e 	bl	8005ca4 <std>
 8005d88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d8c:	2202      	movs	r2, #2
 8005d8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d92:	2112      	movs	r1, #18
 8005d94:	f7ff bf86 	b.w	8005ca4 <std>
 8005d98:	20000210 	.word	0x20000210
 8005d9c:	200000d8 	.word	0x200000d8
 8005da0:	08005d11 	.word	0x08005d11

08005da4 <__sfp_lock_acquire>:
 8005da4:	4801      	ldr	r0, [pc, #4]	@ (8005dac <__sfp_lock_acquire+0x8>)
 8005da6:	f000 b90e 	b.w	8005fc6 <__retarget_lock_acquire_recursive>
 8005daa:	bf00      	nop
 8005dac:	20000219 	.word	0x20000219

08005db0 <__sfp_lock_release>:
 8005db0:	4801      	ldr	r0, [pc, #4]	@ (8005db8 <__sfp_lock_release+0x8>)
 8005db2:	f000 b909 	b.w	8005fc8 <__retarget_lock_release_recursive>
 8005db6:	bf00      	nop
 8005db8:	20000219 	.word	0x20000219

08005dbc <__sinit>:
 8005dbc:	b510      	push	{r4, lr}
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	f7ff fff0 	bl	8005da4 <__sfp_lock_acquire>
 8005dc4:	6a23      	ldr	r3, [r4, #32]
 8005dc6:	b11b      	cbz	r3, 8005dd0 <__sinit+0x14>
 8005dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dcc:	f7ff bff0 	b.w	8005db0 <__sfp_lock_release>
 8005dd0:	4b04      	ldr	r3, [pc, #16]	@ (8005de4 <__sinit+0x28>)
 8005dd2:	6223      	str	r3, [r4, #32]
 8005dd4:	4b04      	ldr	r3, [pc, #16]	@ (8005de8 <__sinit+0x2c>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d1f5      	bne.n	8005dc8 <__sinit+0xc>
 8005ddc:	f7ff ffc4 	bl	8005d68 <global_stdio_init.part.0>
 8005de0:	e7f2      	b.n	8005dc8 <__sinit+0xc>
 8005de2:	bf00      	nop
 8005de4:	08005d29 	.word	0x08005d29
 8005de8:	20000210 	.word	0x20000210

08005dec <_fwalk_sglue>:
 8005dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005df0:	4607      	mov	r7, r0
 8005df2:	4688      	mov	r8, r1
 8005df4:	4614      	mov	r4, r2
 8005df6:	2600      	movs	r6, #0
 8005df8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005dfc:	f1b9 0901 	subs.w	r9, r9, #1
 8005e00:	d505      	bpl.n	8005e0e <_fwalk_sglue+0x22>
 8005e02:	6824      	ldr	r4, [r4, #0]
 8005e04:	2c00      	cmp	r4, #0
 8005e06:	d1f7      	bne.n	8005df8 <_fwalk_sglue+0xc>
 8005e08:	4630      	mov	r0, r6
 8005e0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e0e:	89ab      	ldrh	r3, [r5, #12]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d907      	bls.n	8005e24 <_fwalk_sglue+0x38>
 8005e14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	d003      	beq.n	8005e24 <_fwalk_sglue+0x38>
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	4638      	mov	r0, r7
 8005e20:	47c0      	blx	r8
 8005e22:	4306      	orrs	r6, r0
 8005e24:	3568      	adds	r5, #104	@ 0x68
 8005e26:	e7e9      	b.n	8005dfc <_fwalk_sglue+0x10>

08005e28 <iprintf>:
 8005e28:	b40f      	push	{r0, r1, r2, r3}
 8005e2a:	b507      	push	{r0, r1, r2, lr}
 8005e2c:	4906      	ldr	r1, [pc, #24]	@ (8005e48 <iprintf+0x20>)
 8005e2e:	ab04      	add	r3, sp, #16
 8005e30:	6808      	ldr	r0, [r1, #0]
 8005e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e36:	6881      	ldr	r1, [r0, #8]
 8005e38:	9301      	str	r3, [sp, #4]
 8005e3a:	f000 f9e5 	bl	8006208 <_vfiprintf_r>
 8005e3e:	b003      	add	sp, #12
 8005e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e44:	b004      	add	sp, #16
 8005e46:	4770      	bx	lr
 8005e48:	2000001c 	.word	0x2000001c

08005e4c <__sread>:
 8005e4c:	b510      	push	{r4, lr}
 8005e4e:	460c      	mov	r4, r1
 8005e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e54:	f000 f868 	bl	8005f28 <_read_r>
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	bfab      	itete	ge
 8005e5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e5e:	89a3      	ldrhlt	r3, [r4, #12]
 8005e60:	181b      	addge	r3, r3, r0
 8005e62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e66:	bfac      	ite	ge
 8005e68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e6a:	81a3      	strhlt	r3, [r4, #12]
 8005e6c:	bd10      	pop	{r4, pc}

08005e6e <__swrite>:
 8005e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e72:	461f      	mov	r7, r3
 8005e74:	898b      	ldrh	r3, [r1, #12]
 8005e76:	4605      	mov	r5, r0
 8005e78:	05db      	lsls	r3, r3, #23
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	4616      	mov	r6, r2
 8005e7e:	d505      	bpl.n	8005e8c <__swrite+0x1e>
 8005e80:	2302      	movs	r3, #2
 8005e82:	2200      	movs	r2, #0
 8005e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e88:	f000 f83c 	bl	8005f04 <_lseek_r>
 8005e8c:	89a3      	ldrh	r3, [r4, #12]
 8005e8e:	4632      	mov	r2, r6
 8005e90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e94:	81a3      	strh	r3, [r4, #12]
 8005e96:	4628      	mov	r0, r5
 8005e98:	463b      	mov	r3, r7
 8005e9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ea2:	f000 b853 	b.w	8005f4c <_write_r>

08005ea6 <__sseek>:
 8005ea6:	b510      	push	{r4, lr}
 8005ea8:	460c      	mov	r4, r1
 8005eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eae:	f000 f829 	bl	8005f04 <_lseek_r>
 8005eb2:	1c43      	adds	r3, r0, #1
 8005eb4:	89a3      	ldrh	r3, [r4, #12]
 8005eb6:	bf15      	itete	ne
 8005eb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005eba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005ebe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ec2:	81a3      	strheq	r3, [r4, #12]
 8005ec4:	bf18      	it	ne
 8005ec6:	81a3      	strhne	r3, [r4, #12]
 8005ec8:	bd10      	pop	{r4, pc}

08005eca <__sclose>:
 8005eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ece:	f000 b809 	b.w	8005ee4 <_close_r>

08005ed2 <memset>:
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	4402      	add	r2, r0
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d100      	bne.n	8005edc <memset+0xa>
 8005eda:	4770      	bx	lr
 8005edc:	f803 1b01 	strb.w	r1, [r3], #1
 8005ee0:	e7f9      	b.n	8005ed6 <memset+0x4>
	...

08005ee4 <_close_r>:
 8005ee4:	b538      	push	{r3, r4, r5, lr}
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	4d05      	ldr	r5, [pc, #20]	@ (8005f00 <_close_r+0x1c>)
 8005eea:	4604      	mov	r4, r0
 8005eec:	4608      	mov	r0, r1
 8005eee:	602b      	str	r3, [r5, #0]
 8005ef0:	f7fe fca5 	bl	800483e <_close>
 8005ef4:	1c43      	adds	r3, r0, #1
 8005ef6:	d102      	bne.n	8005efe <_close_r+0x1a>
 8005ef8:	682b      	ldr	r3, [r5, #0]
 8005efa:	b103      	cbz	r3, 8005efe <_close_r+0x1a>
 8005efc:	6023      	str	r3, [r4, #0]
 8005efe:	bd38      	pop	{r3, r4, r5, pc}
 8005f00:	20000214 	.word	0x20000214

08005f04 <_lseek_r>:
 8005f04:	b538      	push	{r3, r4, r5, lr}
 8005f06:	4604      	mov	r4, r0
 8005f08:	4608      	mov	r0, r1
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	4d05      	ldr	r5, [pc, #20]	@ (8005f24 <_lseek_r+0x20>)
 8005f10:	602a      	str	r2, [r5, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	f7fe fcb7 	bl	8004886 <_lseek>
 8005f18:	1c43      	adds	r3, r0, #1
 8005f1a:	d102      	bne.n	8005f22 <_lseek_r+0x1e>
 8005f1c:	682b      	ldr	r3, [r5, #0]
 8005f1e:	b103      	cbz	r3, 8005f22 <_lseek_r+0x1e>
 8005f20:	6023      	str	r3, [r4, #0]
 8005f22:	bd38      	pop	{r3, r4, r5, pc}
 8005f24:	20000214 	.word	0x20000214

08005f28 <_read_r>:
 8005f28:	b538      	push	{r3, r4, r5, lr}
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	4608      	mov	r0, r1
 8005f2e:	4611      	mov	r1, r2
 8005f30:	2200      	movs	r2, #0
 8005f32:	4d05      	ldr	r5, [pc, #20]	@ (8005f48 <_read_r+0x20>)
 8005f34:	602a      	str	r2, [r5, #0]
 8005f36:	461a      	mov	r2, r3
 8005f38:	f7fe fc48 	bl	80047cc <_read>
 8005f3c:	1c43      	adds	r3, r0, #1
 8005f3e:	d102      	bne.n	8005f46 <_read_r+0x1e>
 8005f40:	682b      	ldr	r3, [r5, #0]
 8005f42:	b103      	cbz	r3, 8005f46 <_read_r+0x1e>
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	bd38      	pop	{r3, r4, r5, pc}
 8005f48:	20000214 	.word	0x20000214

08005f4c <_write_r>:
 8005f4c:	b538      	push	{r3, r4, r5, lr}
 8005f4e:	4604      	mov	r4, r0
 8005f50:	4608      	mov	r0, r1
 8005f52:	4611      	mov	r1, r2
 8005f54:	2200      	movs	r2, #0
 8005f56:	4d05      	ldr	r5, [pc, #20]	@ (8005f6c <_write_r+0x20>)
 8005f58:	602a      	str	r2, [r5, #0]
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	f7fe fc53 	bl	8004806 <_write>
 8005f60:	1c43      	adds	r3, r0, #1
 8005f62:	d102      	bne.n	8005f6a <_write_r+0x1e>
 8005f64:	682b      	ldr	r3, [r5, #0]
 8005f66:	b103      	cbz	r3, 8005f6a <_write_r+0x1e>
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	bd38      	pop	{r3, r4, r5, pc}
 8005f6c:	20000214 	.word	0x20000214

08005f70 <__errno>:
 8005f70:	4b01      	ldr	r3, [pc, #4]	@ (8005f78 <__errno+0x8>)
 8005f72:	6818      	ldr	r0, [r3, #0]
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	2000001c 	.word	0x2000001c

08005f7c <__libc_init_array>:
 8005f7c:	b570      	push	{r4, r5, r6, lr}
 8005f7e:	2600      	movs	r6, #0
 8005f80:	4d0c      	ldr	r5, [pc, #48]	@ (8005fb4 <__libc_init_array+0x38>)
 8005f82:	4c0d      	ldr	r4, [pc, #52]	@ (8005fb8 <__libc_init_array+0x3c>)
 8005f84:	1b64      	subs	r4, r4, r5
 8005f86:	10a4      	asrs	r4, r4, #2
 8005f88:	42a6      	cmp	r6, r4
 8005f8a:	d109      	bne.n	8005fa0 <__libc_init_array+0x24>
 8005f8c:	f000 fdc2 	bl	8006b14 <_init>
 8005f90:	2600      	movs	r6, #0
 8005f92:	4d0a      	ldr	r5, [pc, #40]	@ (8005fbc <__libc_init_array+0x40>)
 8005f94:	4c0a      	ldr	r4, [pc, #40]	@ (8005fc0 <__libc_init_array+0x44>)
 8005f96:	1b64      	subs	r4, r4, r5
 8005f98:	10a4      	asrs	r4, r4, #2
 8005f9a:	42a6      	cmp	r6, r4
 8005f9c:	d105      	bne.n	8005faa <__libc_init_array+0x2e>
 8005f9e:	bd70      	pop	{r4, r5, r6, pc}
 8005fa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa4:	4798      	blx	r3
 8005fa6:	3601      	adds	r6, #1
 8005fa8:	e7ee      	b.n	8005f88 <__libc_init_array+0xc>
 8005faa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fae:	4798      	blx	r3
 8005fb0:	3601      	adds	r6, #1
 8005fb2:	e7f2      	b.n	8005f9a <__libc_init_array+0x1e>
 8005fb4:	08006bac 	.word	0x08006bac
 8005fb8:	08006bac 	.word	0x08006bac
 8005fbc:	08006bac 	.word	0x08006bac
 8005fc0:	08006bb0 	.word	0x08006bb0

08005fc4 <__retarget_lock_init_recursive>:
 8005fc4:	4770      	bx	lr

08005fc6 <__retarget_lock_acquire_recursive>:
 8005fc6:	4770      	bx	lr

08005fc8 <__retarget_lock_release_recursive>:
 8005fc8:	4770      	bx	lr
	...

08005fcc <_free_r>:
 8005fcc:	b538      	push	{r3, r4, r5, lr}
 8005fce:	4605      	mov	r5, r0
 8005fd0:	2900      	cmp	r1, #0
 8005fd2:	d040      	beq.n	8006056 <_free_r+0x8a>
 8005fd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fd8:	1f0c      	subs	r4, r1, #4
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	bfb8      	it	lt
 8005fde:	18e4      	addlt	r4, r4, r3
 8005fe0:	f000 f8de 	bl	80061a0 <__malloc_lock>
 8005fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8006058 <_free_r+0x8c>)
 8005fe6:	6813      	ldr	r3, [r2, #0]
 8005fe8:	b933      	cbnz	r3, 8005ff8 <_free_r+0x2c>
 8005fea:	6063      	str	r3, [r4, #4]
 8005fec:	6014      	str	r4, [r2, #0]
 8005fee:	4628      	mov	r0, r5
 8005ff0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ff4:	f000 b8da 	b.w	80061ac <__malloc_unlock>
 8005ff8:	42a3      	cmp	r3, r4
 8005ffa:	d908      	bls.n	800600e <_free_r+0x42>
 8005ffc:	6820      	ldr	r0, [r4, #0]
 8005ffe:	1821      	adds	r1, r4, r0
 8006000:	428b      	cmp	r3, r1
 8006002:	bf01      	itttt	eq
 8006004:	6819      	ldreq	r1, [r3, #0]
 8006006:	685b      	ldreq	r3, [r3, #4]
 8006008:	1809      	addeq	r1, r1, r0
 800600a:	6021      	streq	r1, [r4, #0]
 800600c:	e7ed      	b.n	8005fea <_free_r+0x1e>
 800600e:	461a      	mov	r2, r3
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	b10b      	cbz	r3, 8006018 <_free_r+0x4c>
 8006014:	42a3      	cmp	r3, r4
 8006016:	d9fa      	bls.n	800600e <_free_r+0x42>
 8006018:	6811      	ldr	r1, [r2, #0]
 800601a:	1850      	adds	r0, r2, r1
 800601c:	42a0      	cmp	r0, r4
 800601e:	d10b      	bne.n	8006038 <_free_r+0x6c>
 8006020:	6820      	ldr	r0, [r4, #0]
 8006022:	4401      	add	r1, r0
 8006024:	1850      	adds	r0, r2, r1
 8006026:	4283      	cmp	r3, r0
 8006028:	6011      	str	r1, [r2, #0]
 800602a:	d1e0      	bne.n	8005fee <_free_r+0x22>
 800602c:	6818      	ldr	r0, [r3, #0]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	4408      	add	r0, r1
 8006032:	6010      	str	r0, [r2, #0]
 8006034:	6053      	str	r3, [r2, #4]
 8006036:	e7da      	b.n	8005fee <_free_r+0x22>
 8006038:	d902      	bls.n	8006040 <_free_r+0x74>
 800603a:	230c      	movs	r3, #12
 800603c:	602b      	str	r3, [r5, #0]
 800603e:	e7d6      	b.n	8005fee <_free_r+0x22>
 8006040:	6820      	ldr	r0, [r4, #0]
 8006042:	1821      	adds	r1, r4, r0
 8006044:	428b      	cmp	r3, r1
 8006046:	bf01      	itttt	eq
 8006048:	6819      	ldreq	r1, [r3, #0]
 800604a:	685b      	ldreq	r3, [r3, #4]
 800604c:	1809      	addeq	r1, r1, r0
 800604e:	6021      	streq	r1, [r4, #0]
 8006050:	6063      	str	r3, [r4, #4]
 8006052:	6054      	str	r4, [r2, #4]
 8006054:	e7cb      	b.n	8005fee <_free_r+0x22>
 8006056:	bd38      	pop	{r3, r4, r5, pc}
 8006058:	20000220 	.word	0x20000220

0800605c <sbrk_aligned>:
 800605c:	b570      	push	{r4, r5, r6, lr}
 800605e:	4e0f      	ldr	r6, [pc, #60]	@ (800609c <sbrk_aligned+0x40>)
 8006060:	460c      	mov	r4, r1
 8006062:	6831      	ldr	r1, [r6, #0]
 8006064:	4605      	mov	r5, r0
 8006066:	b911      	cbnz	r1, 800606e <sbrk_aligned+0x12>
 8006068:	f000 fcb2 	bl	80069d0 <_sbrk_r>
 800606c:	6030      	str	r0, [r6, #0]
 800606e:	4621      	mov	r1, r4
 8006070:	4628      	mov	r0, r5
 8006072:	f000 fcad 	bl	80069d0 <_sbrk_r>
 8006076:	1c43      	adds	r3, r0, #1
 8006078:	d103      	bne.n	8006082 <sbrk_aligned+0x26>
 800607a:	f04f 34ff 	mov.w	r4, #4294967295
 800607e:	4620      	mov	r0, r4
 8006080:	bd70      	pop	{r4, r5, r6, pc}
 8006082:	1cc4      	adds	r4, r0, #3
 8006084:	f024 0403 	bic.w	r4, r4, #3
 8006088:	42a0      	cmp	r0, r4
 800608a:	d0f8      	beq.n	800607e <sbrk_aligned+0x22>
 800608c:	1a21      	subs	r1, r4, r0
 800608e:	4628      	mov	r0, r5
 8006090:	f000 fc9e 	bl	80069d0 <_sbrk_r>
 8006094:	3001      	adds	r0, #1
 8006096:	d1f2      	bne.n	800607e <sbrk_aligned+0x22>
 8006098:	e7ef      	b.n	800607a <sbrk_aligned+0x1e>
 800609a:	bf00      	nop
 800609c:	2000021c 	.word	0x2000021c

080060a0 <_malloc_r>:
 80060a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060a4:	1ccd      	adds	r5, r1, #3
 80060a6:	f025 0503 	bic.w	r5, r5, #3
 80060aa:	3508      	adds	r5, #8
 80060ac:	2d0c      	cmp	r5, #12
 80060ae:	bf38      	it	cc
 80060b0:	250c      	movcc	r5, #12
 80060b2:	2d00      	cmp	r5, #0
 80060b4:	4606      	mov	r6, r0
 80060b6:	db01      	blt.n	80060bc <_malloc_r+0x1c>
 80060b8:	42a9      	cmp	r1, r5
 80060ba:	d904      	bls.n	80060c6 <_malloc_r+0x26>
 80060bc:	230c      	movs	r3, #12
 80060be:	6033      	str	r3, [r6, #0]
 80060c0:	2000      	movs	r0, #0
 80060c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800619c <_malloc_r+0xfc>
 80060ca:	f000 f869 	bl	80061a0 <__malloc_lock>
 80060ce:	f8d8 3000 	ldr.w	r3, [r8]
 80060d2:	461c      	mov	r4, r3
 80060d4:	bb44      	cbnz	r4, 8006128 <_malloc_r+0x88>
 80060d6:	4629      	mov	r1, r5
 80060d8:	4630      	mov	r0, r6
 80060da:	f7ff ffbf 	bl	800605c <sbrk_aligned>
 80060de:	1c43      	adds	r3, r0, #1
 80060e0:	4604      	mov	r4, r0
 80060e2:	d158      	bne.n	8006196 <_malloc_r+0xf6>
 80060e4:	f8d8 4000 	ldr.w	r4, [r8]
 80060e8:	4627      	mov	r7, r4
 80060ea:	2f00      	cmp	r7, #0
 80060ec:	d143      	bne.n	8006176 <_malloc_r+0xd6>
 80060ee:	2c00      	cmp	r4, #0
 80060f0:	d04b      	beq.n	800618a <_malloc_r+0xea>
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	4639      	mov	r1, r7
 80060f6:	4630      	mov	r0, r6
 80060f8:	eb04 0903 	add.w	r9, r4, r3
 80060fc:	f000 fc68 	bl	80069d0 <_sbrk_r>
 8006100:	4581      	cmp	r9, r0
 8006102:	d142      	bne.n	800618a <_malloc_r+0xea>
 8006104:	6821      	ldr	r1, [r4, #0]
 8006106:	4630      	mov	r0, r6
 8006108:	1a6d      	subs	r5, r5, r1
 800610a:	4629      	mov	r1, r5
 800610c:	f7ff ffa6 	bl	800605c <sbrk_aligned>
 8006110:	3001      	adds	r0, #1
 8006112:	d03a      	beq.n	800618a <_malloc_r+0xea>
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	442b      	add	r3, r5
 8006118:	6023      	str	r3, [r4, #0]
 800611a:	f8d8 3000 	ldr.w	r3, [r8]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	bb62      	cbnz	r2, 800617c <_malloc_r+0xdc>
 8006122:	f8c8 7000 	str.w	r7, [r8]
 8006126:	e00f      	b.n	8006148 <_malloc_r+0xa8>
 8006128:	6822      	ldr	r2, [r4, #0]
 800612a:	1b52      	subs	r2, r2, r5
 800612c:	d420      	bmi.n	8006170 <_malloc_r+0xd0>
 800612e:	2a0b      	cmp	r2, #11
 8006130:	d917      	bls.n	8006162 <_malloc_r+0xc2>
 8006132:	1961      	adds	r1, r4, r5
 8006134:	42a3      	cmp	r3, r4
 8006136:	6025      	str	r5, [r4, #0]
 8006138:	bf18      	it	ne
 800613a:	6059      	strne	r1, [r3, #4]
 800613c:	6863      	ldr	r3, [r4, #4]
 800613e:	bf08      	it	eq
 8006140:	f8c8 1000 	streq.w	r1, [r8]
 8006144:	5162      	str	r2, [r4, r5]
 8006146:	604b      	str	r3, [r1, #4]
 8006148:	4630      	mov	r0, r6
 800614a:	f000 f82f 	bl	80061ac <__malloc_unlock>
 800614e:	f104 000b 	add.w	r0, r4, #11
 8006152:	1d23      	adds	r3, r4, #4
 8006154:	f020 0007 	bic.w	r0, r0, #7
 8006158:	1ac2      	subs	r2, r0, r3
 800615a:	bf1c      	itt	ne
 800615c:	1a1b      	subne	r3, r3, r0
 800615e:	50a3      	strne	r3, [r4, r2]
 8006160:	e7af      	b.n	80060c2 <_malloc_r+0x22>
 8006162:	6862      	ldr	r2, [r4, #4]
 8006164:	42a3      	cmp	r3, r4
 8006166:	bf0c      	ite	eq
 8006168:	f8c8 2000 	streq.w	r2, [r8]
 800616c:	605a      	strne	r2, [r3, #4]
 800616e:	e7eb      	b.n	8006148 <_malloc_r+0xa8>
 8006170:	4623      	mov	r3, r4
 8006172:	6864      	ldr	r4, [r4, #4]
 8006174:	e7ae      	b.n	80060d4 <_malloc_r+0x34>
 8006176:	463c      	mov	r4, r7
 8006178:	687f      	ldr	r7, [r7, #4]
 800617a:	e7b6      	b.n	80060ea <_malloc_r+0x4a>
 800617c:	461a      	mov	r2, r3
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	42a3      	cmp	r3, r4
 8006182:	d1fb      	bne.n	800617c <_malloc_r+0xdc>
 8006184:	2300      	movs	r3, #0
 8006186:	6053      	str	r3, [r2, #4]
 8006188:	e7de      	b.n	8006148 <_malloc_r+0xa8>
 800618a:	230c      	movs	r3, #12
 800618c:	4630      	mov	r0, r6
 800618e:	6033      	str	r3, [r6, #0]
 8006190:	f000 f80c 	bl	80061ac <__malloc_unlock>
 8006194:	e794      	b.n	80060c0 <_malloc_r+0x20>
 8006196:	6005      	str	r5, [r0, #0]
 8006198:	e7d6      	b.n	8006148 <_malloc_r+0xa8>
 800619a:	bf00      	nop
 800619c:	20000220 	.word	0x20000220

080061a0 <__malloc_lock>:
 80061a0:	4801      	ldr	r0, [pc, #4]	@ (80061a8 <__malloc_lock+0x8>)
 80061a2:	f7ff bf10 	b.w	8005fc6 <__retarget_lock_acquire_recursive>
 80061a6:	bf00      	nop
 80061a8:	20000218 	.word	0x20000218

080061ac <__malloc_unlock>:
 80061ac:	4801      	ldr	r0, [pc, #4]	@ (80061b4 <__malloc_unlock+0x8>)
 80061ae:	f7ff bf0b 	b.w	8005fc8 <__retarget_lock_release_recursive>
 80061b2:	bf00      	nop
 80061b4:	20000218 	.word	0x20000218

080061b8 <__sfputc_r>:
 80061b8:	6893      	ldr	r3, [r2, #8]
 80061ba:	b410      	push	{r4}
 80061bc:	3b01      	subs	r3, #1
 80061be:	2b00      	cmp	r3, #0
 80061c0:	6093      	str	r3, [r2, #8]
 80061c2:	da07      	bge.n	80061d4 <__sfputc_r+0x1c>
 80061c4:	6994      	ldr	r4, [r2, #24]
 80061c6:	42a3      	cmp	r3, r4
 80061c8:	db01      	blt.n	80061ce <__sfputc_r+0x16>
 80061ca:	290a      	cmp	r1, #10
 80061cc:	d102      	bne.n	80061d4 <__sfputc_r+0x1c>
 80061ce:	bc10      	pop	{r4}
 80061d0:	f000 bb6a 	b.w	80068a8 <__swbuf_r>
 80061d4:	6813      	ldr	r3, [r2, #0]
 80061d6:	1c58      	adds	r0, r3, #1
 80061d8:	6010      	str	r0, [r2, #0]
 80061da:	7019      	strb	r1, [r3, #0]
 80061dc:	4608      	mov	r0, r1
 80061de:	bc10      	pop	{r4}
 80061e0:	4770      	bx	lr

080061e2 <__sfputs_r>:
 80061e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e4:	4606      	mov	r6, r0
 80061e6:	460f      	mov	r7, r1
 80061e8:	4614      	mov	r4, r2
 80061ea:	18d5      	adds	r5, r2, r3
 80061ec:	42ac      	cmp	r4, r5
 80061ee:	d101      	bne.n	80061f4 <__sfputs_r+0x12>
 80061f0:	2000      	movs	r0, #0
 80061f2:	e007      	b.n	8006204 <__sfputs_r+0x22>
 80061f4:	463a      	mov	r2, r7
 80061f6:	4630      	mov	r0, r6
 80061f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061fc:	f7ff ffdc 	bl	80061b8 <__sfputc_r>
 8006200:	1c43      	adds	r3, r0, #1
 8006202:	d1f3      	bne.n	80061ec <__sfputs_r+0xa>
 8006204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006208 <_vfiprintf_r>:
 8006208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800620c:	460d      	mov	r5, r1
 800620e:	4614      	mov	r4, r2
 8006210:	4698      	mov	r8, r3
 8006212:	4606      	mov	r6, r0
 8006214:	b09d      	sub	sp, #116	@ 0x74
 8006216:	b118      	cbz	r0, 8006220 <_vfiprintf_r+0x18>
 8006218:	6a03      	ldr	r3, [r0, #32]
 800621a:	b90b      	cbnz	r3, 8006220 <_vfiprintf_r+0x18>
 800621c:	f7ff fdce 	bl	8005dbc <__sinit>
 8006220:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006222:	07d9      	lsls	r1, r3, #31
 8006224:	d405      	bmi.n	8006232 <_vfiprintf_r+0x2a>
 8006226:	89ab      	ldrh	r3, [r5, #12]
 8006228:	059a      	lsls	r2, r3, #22
 800622a:	d402      	bmi.n	8006232 <_vfiprintf_r+0x2a>
 800622c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800622e:	f7ff feca 	bl	8005fc6 <__retarget_lock_acquire_recursive>
 8006232:	89ab      	ldrh	r3, [r5, #12]
 8006234:	071b      	lsls	r3, r3, #28
 8006236:	d501      	bpl.n	800623c <_vfiprintf_r+0x34>
 8006238:	692b      	ldr	r3, [r5, #16]
 800623a:	b99b      	cbnz	r3, 8006264 <_vfiprintf_r+0x5c>
 800623c:	4629      	mov	r1, r5
 800623e:	4630      	mov	r0, r6
 8006240:	f000 fb70 	bl	8006924 <__swsetup_r>
 8006244:	b170      	cbz	r0, 8006264 <_vfiprintf_r+0x5c>
 8006246:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006248:	07dc      	lsls	r4, r3, #31
 800624a:	d504      	bpl.n	8006256 <_vfiprintf_r+0x4e>
 800624c:	f04f 30ff 	mov.w	r0, #4294967295
 8006250:	b01d      	add	sp, #116	@ 0x74
 8006252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006256:	89ab      	ldrh	r3, [r5, #12]
 8006258:	0598      	lsls	r0, r3, #22
 800625a:	d4f7      	bmi.n	800624c <_vfiprintf_r+0x44>
 800625c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800625e:	f7ff feb3 	bl	8005fc8 <__retarget_lock_release_recursive>
 8006262:	e7f3      	b.n	800624c <_vfiprintf_r+0x44>
 8006264:	2300      	movs	r3, #0
 8006266:	9309      	str	r3, [sp, #36]	@ 0x24
 8006268:	2320      	movs	r3, #32
 800626a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800626e:	2330      	movs	r3, #48	@ 0x30
 8006270:	f04f 0901 	mov.w	r9, #1
 8006274:	f8cd 800c 	str.w	r8, [sp, #12]
 8006278:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006424 <_vfiprintf_r+0x21c>
 800627c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006280:	4623      	mov	r3, r4
 8006282:	469a      	mov	sl, r3
 8006284:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006288:	b10a      	cbz	r2, 800628e <_vfiprintf_r+0x86>
 800628a:	2a25      	cmp	r2, #37	@ 0x25
 800628c:	d1f9      	bne.n	8006282 <_vfiprintf_r+0x7a>
 800628e:	ebba 0b04 	subs.w	fp, sl, r4
 8006292:	d00b      	beq.n	80062ac <_vfiprintf_r+0xa4>
 8006294:	465b      	mov	r3, fp
 8006296:	4622      	mov	r2, r4
 8006298:	4629      	mov	r1, r5
 800629a:	4630      	mov	r0, r6
 800629c:	f7ff ffa1 	bl	80061e2 <__sfputs_r>
 80062a0:	3001      	adds	r0, #1
 80062a2:	f000 80a7 	beq.w	80063f4 <_vfiprintf_r+0x1ec>
 80062a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062a8:	445a      	add	r2, fp
 80062aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80062ac:	f89a 3000 	ldrb.w	r3, [sl]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f000 809f 	beq.w	80063f4 <_vfiprintf_r+0x1ec>
 80062b6:	2300      	movs	r3, #0
 80062b8:	f04f 32ff 	mov.w	r2, #4294967295
 80062bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062c0:	f10a 0a01 	add.w	sl, sl, #1
 80062c4:	9304      	str	r3, [sp, #16]
 80062c6:	9307      	str	r3, [sp, #28]
 80062c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80062cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80062ce:	4654      	mov	r4, sl
 80062d0:	2205      	movs	r2, #5
 80062d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062d6:	4853      	ldr	r0, [pc, #332]	@ (8006424 <_vfiprintf_r+0x21c>)
 80062d8:	f000 fb8a 	bl	80069f0 <memchr>
 80062dc:	9a04      	ldr	r2, [sp, #16]
 80062de:	b9d8      	cbnz	r0, 8006318 <_vfiprintf_r+0x110>
 80062e0:	06d1      	lsls	r1, r2, #27
 80062e2:	bf44      	itt	mi
 80062e4:	2320      	movmi	r3, #32
 80062e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062ea:	0713      	lsls	r3, r2, #28
 80062ec:	bf44      	itt	mi
 80062ee:	232b      	movmi	r3, #43	@ 0x2b
 80062f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062f4:	f89a 3000 	ldrb.w	r3, [sl]
 80062f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80062fa:	d015      	beq.n	8006328 <_vfiprintf_r+0x120>
 80062fc:	4654      	mov	r4, sl
 80062fe:	2000      	movs	r0, #0
 8006300:	f04f 0c0a 	mov.w	ip, #10
 8006304:	9a07      	ldr	r2, [sp, #28]
 8006306:	4621      	mov	r1, r4
 8006308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800630c:	3b30      	subs	r3, #48	@ 0x30
 800630e:	2b09      	cmp	r3, #9
 8006310:	d94b      	bls.n	80063aa <_vfiprintf_r+0x1a2>
 8006312:	b1b0      	cbz	r0, 8006342 <_vfiprintf_r+0x13a>
 8006314:	9207      	str	r2, [sp, #28]
 8006316:	e014      	b.n	8006342 <_vfiprintf_r+0x13a>
 8006318:	eba0 0308 	sub.w	r3, r0, r8
 800631c:	fa09 f303 	lsl.w	r3, r9, r3
 8006320:	4313      	orrs	r3, r2
 8006322:	46a2      	mov	sl, r4
 8006324:	9304      	str	r3, [sp, #16]
 8006326:	e7d2      	b.n	80062ce <_vfiprintf_r+0xc6>
 8006328:	9b03      	ldr	r3, [sp, #12]
 800632a:	1d19      	adds	r1, r3, #4
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	9103      	str	r1, [sp, #12]
 8006330:	2b00      	cmp	r3, #0
 8006332:	bfbb      	ittet	lt
 8006334:	425b      	neglt	r3, r3
 8006336:	f042 0202 	orrlt.w	r2, r2, #2
 800633a:	9307      	strge	r3, [sp, #28]
 800633c:	9307      	strlt	r3, [sp, #28]
 800633e:	bfb8      	it	lt
 8006340:	9204      	strlt	r2, [sp, #16]
 8006342:	7823      	ldrb	r3, [r4, #0]
 8006344:	2b2e      	cmp	r3, #46	@ 0x2e
 8006346:	d10a      	bne.n	800635e <_vfiprintf_r+0x156>
 8006348:	7863      	ldrb	r3, [r4, #1]
 800634a:	2b2a      	cmp	r3, #42	@ 0x2a
 800634c:	d132      	bne.n	80063b4 <_vfiprintf_r+0x1ac>
 800634e:	9b03      	ldr	r3, [sp, #12]
 8006350:	3402      	adds	r4, #2
 8006352:	1d1a      	adds	r2, r3, #4
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	9203      	str	r2, [sp, #12]
 8006358:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800635c:	9305      	str	r3, [sp, #20]
 800635e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006428 <_vfiprintf_r+0x220>
 8006362:	2203      	movs	r2, #3
 8006364:	4650      	mov	r0, sl
 8006366:	7821      	ldrb	r1, [r4, #0]
 8006368:	f000 fb42 	bl	80069f0 <memchr>
 800636c:	b138      	cbz	r0, 800637e <_vfiprintf_r+0x176>
 800636e:	2240      	movs	r2, #64	@ 0x40
 8006370:	9b04      	ldr	r3, [sp, #16]
 8006372:	eba0 000a 	sub.w	r0, r0, sl
 8006376:	4082      	lsls	r2, r0
 8006378:	4313      	orrs	r3, r2
 800637a:	3401      	adds	r4, #1
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006382:	2206      	movs	r2, #6
 8006384:	4829      	ldr	r0, [pc, #164]	@ (800642c <_vfiprintf_r+0x224>)
 8006386:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800638a:	f000 fb31 	bl	80069f0 <memchr>
 800638e:	2800      	cmp	r0, #0
 8006390:	d03f      	beq.n	8006412 <_vfiprintf_r+0x20a>
 8006392:	4b27      	ldr	r3, [pc, #156]	@ (8006430 <_vfiprintf_r+0x228>)
 8006394:	bb1b      	cbnz	r3, 80063de <_vfiprintf_r+0x1d6>
 8006396:	9b03      	ldr	r3, [sp, #12]
 8006398:	3307      	adds	r3, #7
 800639a:	f023 0307 	bic.w	r3, r3, #7
 800639e:	3308      	adds	r3, #8
 80063a0:	9303      	str	r3, [sp, #12]
 80063a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063a4:	443b      	add	r3, r7
 80063a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80063a8:	e76a      	b.n	8006280 <_vfiprintf_r+0x78>
 80063aa:	460c      	mov	r4, r1
 80063ac:	2001      	movs	r0, #1
 80063ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80063b2:	e7a8      	b.n	8006306 <_vfiprintf_r+0xfe>
 80063b4:	2300      	movs	r3, #0
 80063b6:	f04f 0c0a 	mov.w	ip, #10
 80063ba:	4619      	mov	r1, r3
 80063bc:	3401      	adds	r4, #1
 80063be:	9305      	str	r3, [sp, #20]
 80063c0:	4620      	mov	r0, r4
 80063c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063c6:	3a30      	subs	r2, #48	@ 0x30
 80063c8:	2a09      	cmp	r2, #9
 80063ca:	d903      	bls.n	80063d4 <_vfiprintf_r+0x1cc>
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d0c6      	beq.n	800635e <_vfiprintf_r+0x156>
 80063d0:	9105      	str	r1, [sp, #20]
 80063d2:	e7c4      	b.n	800635e <_vfiprintf_r+0x156>
 80063d4:	4604      	mov	r4, r0
 80063d6:	2301      	movs	r3, #1
 80063d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80063dc:	e7f0      	b.n	80063c0 <_vfiprintf_r+0x1b8>
 80063de:	ab03      	add	r3, sp, #12
 80063e0:	9300      	str	r3, [sp, #0]
 80063e2:	462a      	mov	r2, r5
 80063e4:	4630      	mov	r0, r6
 80063e6:	4b13      	ldr	r3, [pc, #76]	@ (8006434 <_vfiprintf_r+0x22c>)
 80063e8:	a904      	add	r1, sp, #16
 80063ea:	f3af 8000 	nop.w
 80063ee:	4607      	mov	r7, r0
 80063f0:	1c78      	adds	r0, r7, #1
 80063f2:	d1d6      	bne.n	80063a2 <_vfiprintf_r+0x19a>
 80063f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80063f6:	07d9      	lsls	r1, r3, #31
 80063f8:	d405      	bmi.n	8006406 <_vfiprintf_r+0x1fe>
 80063fa:	89ab      	ldrh	r3, [r5, #12]
 80063fc:	059a      	lsls	r2, r3, #22
 80063fe:	d402      	bmi.n	8006406 <_vfiprintf_r+0x1fe>
 8006400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006402:	f7ff fde1 	bl	8005fc8 <__retarget_lock_release_recursive>
 8006406:	89ab      	ldrh	r3, [r5, #12]
 8006408:	065b      	lsls	r3, r3, #25
 800640a:	f53f af1f 	bmi.w	800624c <_vfiprintf_r+0x44>
 800640e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006410:	e71e      	b.n	8006250 <_vfiprintf_r+0x48>
 8006412:	ab03      	add	r3, sp, #12
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	462a      	mov	r2, r5
 8006418:	4630      	mov	r0, r6
 800641a:	4b06      	ldr	r3, [pc, #24]	@ (8006434 <_vfiprintf_r+0x22c>)
 800641c:	a904      	add	r1, sp, #16
 800641e:	f000 f87d 	bl	800651c <_printf_i>
 8006422:	e7e4      	b.n	80063ee <_vfiprintf_r+0x1e6>
 8006424:	08006b76 	.word	0x08006b76
 8006428:	08006b7c 	.word	0x08006b7c
 800642c:	08006b80 	.word	0x08006b80
 8006430:	00000000 	.word	0x00000000
 8006434:	080061e3 	.word	0x080061e3

08006438 <_printf_common>:
 8006438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800643c:	4616      	mov	r6, r2
 800643e:	4698      	mov	r8, r3
 8006440:	688a      	ldr	r2, [r1, #8]
 8006442:	690b      	ldr	r3, [r1, #16]
 8006444:	4607      	mov	r7, r0
 8006446:	4293      	cmp	r3, r2
 8006448:	bfb8      	it	lt
 800644a:	4613      	movlt	r3, r2
 800644c:	6033      	str	r3, [r6, #0]
 800644e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006452:	460c      	mov	r4, r1
 8006454:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006458:	b10a      	cbz	r2, 800645e <_printf_common+0x26>
 800645a:	3301      	adds	r3, #1
 800645c:	6033      	str	r3, [r6, #0]
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	0699      	lsls	r1, r3, #26
 8006462:	bf42      	ittt	mi
 8006464:	6833      	ldrmi	r3, [r6, #0]
 8006466:	3302      	addmi	r3, #2
 8006468:	6033      	strmi	r3, [r6, #0]
 800646a:	6825      	ldr	r5, [r4, #0]
 800646c:	f015 0506 	ands.w	r5, r5, #6
 8006470:	d106      	bne.n	8006480 <_printf_common+0x48>
 8006472:	f104 0a19 	add.w	sl, r4, #25
 8006476:	68e3      	ldr	r3, [r4, #12]
 8006478:	6832      	ldr	r2, [r6, #0]
 800647a:	1a9b      	subs	r3, r3, r2
 800647c:	42ab      	cmp	r3, r5
 800647e:	dc2b      	bgt.n	80064d8 <_printf_common+0xa0>
 8006480:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006484:	6822      	ldr	r2, [r4, #0]
 8006486:	3b00      	subs	r3, #0
 8006488:	bf18      	it	ne
 800648a:	2301      	movne	r3, #1
 800648c:	0692      	lsls	r2, r2, #26
 800648e:	d430      	bmi.n	80064f2 <_printf_common+0xba>
 8006490:	4641      	mov	r1, r8
 8006492:	4638      	mov	r0, r7
 8006494:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006498:	47c8      	blx	r9
 800649a:	3001      	adds	r0, #1
 800649c:	d023      	beq.n	80064e6 <_printf_common+0xae>
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	6922      	ldr	r2, [r4, #16]
 80064a2:	f003 0306 	and.w	r3, r3, #6
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	bf14      	ite	ne
 80064aa:	2500      	movne	r5, #0
 80064ac:	6833      	ldreq	r3, [r6, #0]
 80064ae:	f04f 0600 	mov.w	r6, #0
 80064b2:	bf08      	it	eq
 80064b4:	68e5      	ldreq	r5, [r4, #12]
 80064b6:	f104 041a 	add.w	r4, r4, #26
 80064ba:	bf08      	it	eq
 80064bc:	1aed      	subeq	r5, r5, r3
 80064be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80064c2:	bf08      	it	eq
 80064c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064c8:	4293      	cmp	r3, r2
 80064ca:	bfc4      	itt	gt
 80064cc:	1a9b      	subgt	r3, r3, r2
 80064ce:	18ed      	addgt	r5, r5, r3
 80064d0:	42b5      	cmp	r5, r6
 80064d2:	d11a      	bne.n	800650a <_printf_common+0xd2>
 80064d4:	2000      	movs	r0, #0
 80064d6:	e008      	b.n	80064ea <_printf_common+0xb2>
 80064d8:	2301      	movs	r3, #1
 80064da:	4652      	mov	r2, sl
 80064dc:	4641      	mov	r1, r8
 80064de:	4638      	mov	r0, r7
 80064e0:	47c8      	blx	r9
 80064e2:	3001      	adds	r0, #1
 80064e4:	d103      	bne.n	80064ee <_printf_common+0xb6>
 80064e6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ee:	3501      	adds	r5, #1
 80064f0:	e7c1      	b.n	8006476 <_printf_common+0x3e>
 80064f2:	2030      	movs	r0, #48	@ 0x30
 80064f4:	18e1      	adds	r1, r4, r3
 80064f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006500:	4422      	add	r2, r4
 8006502:	3302      	adds	r3, #2
 8006504:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006508:	e7c2      	b.n	8006490 <_printf_common+0x58>
 800650a:	2301      	movs	r3, #1
 800650c:	4622      	mov	r2, r4
 800650e:	4641      	mov	r1, r8
 8006510:	4638      	mov	r0, r7
 8006512:	47c8      	blx	r9
 8006514:	3001      	adds	r0, #1
 8006516:	d0e6      	beq.n	80064e6 <_printf_common+0xae>
 8006518:	3601      	adds	r6, #1
 800651a:	e7d9      	b.n	80064d0 <_printf_common+0x98>

0800651c <_printf_i>:
 800651c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006520:	7e0f      	ldrb	r7, [r1, #24]
 8006522:	4691      	mov	r9, r2
 8006524:	2f78      	cmp	r7, #120	@ 0x78
 8006526:	4680      	mov	r8, r0
 8006528:	460c      	mov	r4, r1
 800652a:	469a      	mov	sl, r3
 800652c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800652e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006532:	d807      	bhi.n	8006544 <_printf_i+0x28>
 8006534:	2f62      	cmp	r7, #98	@ 0x62
 8006536:	d80a      	bhi.n	800654e <_printf_i+0x32>
 8006538:	2f00      	cmp	r7, #0
 800653a:	f000 80d1 	beq.w	80066e0 <_printf_i+0x1c4>
 800653e:	2f58      	cmp	r7, #88	@ 0x58
 8006540:	f000 80b8 	beq.w	80066b4 <_printf_i+0x198>
 8006544:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006548:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800654c:	e03a      	b.n	80065c4 <_printf_i+0xa8>
 800654e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006552:	2b15      	cmp	r3, #21
 8006554:	d8f6      	bhi.n	8006544 <_printf_i+0x28>
 8006556:	a101      	add	r1, pc, #4	@ (adr r1, 800655c <_printf_i+0x40>)
 8006558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800655c:	080065b5 	.word	0x080065b5
 8006560:	080065c9 	.word	0x080065c9
 8006564:	08006545 	.word	0x08006545
 8006568:	08006545 	.word	0x08006545
 800656c:	08006545 	.word	0x08006545
 8006570:	08006545 	.word	0x08006545
 8006574:	080065c9 	.word	0x080065c9
 8006578:	08006545 	.word	0x08006545
 800657c:	08006545 	.word	0x08006545
 8006580:	08006545 	.word	0x08006545
 8006584:	08006545 	.word	0x08006545
 8006588:	080066c7 	.word	0x080066c7
 800658c:	080065f3 	.word	0x080065f3
 8006590:	08006681 	.word	0x08006681
 8006594:	08006545 	.word	0x08006545
 8006598:	08006545 	.word	0x08006545
 800659c:	080066e9 	.word	0x080066e9
 80065a0:	08006545 	.word	0x08006545
 80065a4:	080065f3 	.word	0x080065f3
 80065a8:	08006545 	.word	0x08006545
 80065ac:	08006545 	.word	0x08006545
 80065b0:	08006689 	.word	0x08006689
 80065b4:	6833      	ldr	r3, [r6, #0]
 80065b6:	1d1a      	adds	r2, r3, #4
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6032      	str	r2, [r6, #0]
 80065bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065c4:	2301      	movs	r3, #1
 80065c6:	e09c      	b.n	8006702 <_printf_i+0x1e6>
 80065c8:	6833      	ldr	r3, [r6, #0]
 80065ca:	6820      	ldr	r0, [r4, #0]
 80065cc:	1d19      	adds	r1, r3, #4
 80065ce:	6031      	str	r1, [r6, #0]
 80065d0:	0606      	lsls	r6, r0, #24
 80065d2:	d501      	bpl.n	80065d8 <_printf_i+0xbc>
 80065d4:	681d      	ldr	r5, [r3, #0]
 80065d6:	e003      	b.n	80065e0 <_printf_i+0xc4>
 80065d8:	0645      	lsls	r5, r0, #25
 80065da:	d5fb      	bpl.n	80065d4 <_printf_i+0xb8>
 80065dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80065e0:	2d00      	cmp	r5, #0
 80065e2:	da03      	bge.n	80065ec <_printf_i+0xd0>
 80065e4:	232d      	movs	r3, #45	@ 0x2d
 80065e6:	426d      	negs	r5, r5
 80065e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065ec:	230a      	movs	r3, #10
 80065ee:	4858      	ldr	r0, [pc, #352]	@ (8006750 <_printf_i+0x234>)
 80065f0:	e011      	b.n	8006616 <_printf_i+0xfa>
 80065f2:	6821      	ldr	r1, [r4, #0]
 80065f4:	6833      	ldr	r3, [r6, #0]
 80065f6:	0608      	lsls	r0, r1, #24
 80065f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80065fc:	d402      	bmi.n	8006604 <_printf_i+0xe8>
 80065fe:	0649      	lsls	r1, r1, #25
 8006600:	bf48      	it	mi
 8006602:	b2ad      	uxthmi	r5, r5
 8006604:	2f6f      	cmp	r7, #111	@ 0x6f
 8006606:	6033      	str	r3, [r6, #0]
 8006608:	bf14      	ite	ne
 800660a:	230a      	movne	r3, #10
 800660c:	2308      	moveq	r3, #8
 800660e:	4850      	ldr	r0, [pc, #320]	@ (8006750 <_printf_i+0x234>)
 8006610:	2100      	movs	r1, #0
 8006612:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006616:	6866      	ldr	r6, [r4, #4]
 8006618:	2e00      	cmp	r6, #0
 800661a:	60a6      	str	r6, [r4, #8]
 800661c:	db05      	blt.n	800662a <_printf_i+0x10e>
 800661e:	6821      	ldr	r1, [r4, #0]
 8006620:	432e      	orrs	r6, r5
 8006622:	f021 0104 	bic.w	r1, r1, #4
 8006626:	6021      	str	r1, [r4, #0]
 8006628:	d04b      	beq.n	80066c2 <_printf_i+0x1a6>
 800662a:	4616      	mov	r6, r2
 800662c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006630:	fb03 5711 	mls	r7, r3, r1, r5
 8006634:	5dc7      	ldrb	r7, [r0, r7]
 8006636:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800663a:	462f      	mov	r7, r5
 800663c:	42bb      	cmp	r3, r7
 800663e:	460d      	mov	r5, r1
 8006640:	d9f4      	bls.n	800662c <_printf_i+0x110>
 8006642:	2b08      	cmp	r3, #8
 8006644:	d10b      	bne.n	800665e <_printf_i+0x142>
 8006646:	6823      	ldr	r3, [r4, #0]
 8006648:	07df      	lsls	r7, r3, #31
 800664a:	d508      	bpl.n	800665e <_printf_i+0x142>
 800664c:	6923      	ldr	r3, [r4, #16]
 800664e:	6861      	ldr	r1, [r4, #4]
 8006650:	4299      	cmp	r1, r3
 8006652:	bfde      	ittt	le
 8006654:	2330      	movle	r3, #48	@ 0x30
 8006656:	f806 3c01 	strble.w	r3, [r6, #-1]
 800665a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800665e:	1b92      	subs	r2, r2, r6
 8006660:	6122      	str	r2, [r4, #16]
 8006662:	464b      	mov	r3, r9
 8006664:	4621      	mov	r1, r4
 8006666:	4640      	mov	r0, r8
 8006668:	f8cd a000 	str.w	sl, [sp]
 800666c:	aa03      	add	r2, sp, #12
 800666e:	f7ff fee3 	bl	8006438 <_printf_common>
 8006672:	3001      	adds	r0, #1
 8006674:	d14a      	bne.n	800670c <_printf_i+0x1f0>
 8006676:	f04f 30ff 	mov.w	r0, #4294967295
 800667a:	b004      	add	sp, #16
 800667c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	f043 0320 	orr.w	r3, r3, #32
 8006686:	6023      	str	r3, [r4, #0]
 8006688:	2778      	movs	r7, #120	@ 0x78
 800668a:	4832      	ldr	r0, [pc, #200]	@ (8006754 <_printf_i+0x238>)
 800668c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006690:	6823      	ldr	r3, [r4, #0]
 8006692:	6831      	ldr	r1, [r6, #0]
 8006694:	061f      	lsls	r7, r3, #24
 8006696:	f851 5b04 	ldr.w	r5, [r1], #4
 800669a:	d402      	bmi.n	80066a2 <_printf_i+0x186>
 800669c:	065f      	lsls	r7, r3, #25
 800669e:	bf48      	it	mi
 80066a0:	b2ad      	uxthmi	r5, r5
 80066a2:	6031      	str	r1, [r6, #0]
 80066a4:	07d9      	lsls	r1, r3, #31
 80066a6:	bf44      	itt	mi
 80066a8:	f043 0320 	orrmi.w	r3, r3, #32
 80066ac:	6023      	strmi	r3, [r4, #0]
 80066ae:	b11d      	cbz	r5, 80066b8 <_printf_i+0x19c>
 80066b0:	2310      	movs	r3, #16
 80066b2:	e7ad      	b.n	8006610 <_printf_i+0xf4>
 80066b4:	4826      	ldr	r0, [pc, #152]	@ (8006750 <_printf_i+0x234>)
 80066b6:	e7e9      	b.n	800668c <_printf_i+0x170>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	f023 0320 	bic.w	r3, r3, #32
 80066be:	6023      	str	r3, [r4, #0]
 80066c0:	e7f6      	b.n	80066b0 <_printf_i+0x194>
 80066c2:	4616      	mov	r6, r2
 80066c4:	e7bd      	b.n	8006642 <_printf_i+0x126>
 80066c6:	6833      	ldr	r3, [r6, #0]
 80066c8:	6825      	ldr	r5, [r4, #0]
 80066ca:	1d18      	adds	r0, r3, #4
 80066cc:	6961      	ldr	r1, [r4, #20]
 80066ce:	6030      	str	r0, [r6, #0]
 80066d0:	062e      	lsls	r6, r5, #24
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	d501      	bpl.n	80066da <_printf_i+0x1be>
 80066d6:	6019      	str	r1, [r3, #0]
 80066d8:	e002      	b.n	80066e0 <_printf_i+0x1c4>
 80066da:	0668      	lsls	r0, r5, #25
 80066dc:	d5fb      	bpl.n	80066d6 <_printf_i+0x1ba>
 80066de:	8019      	strh	r1, [r3, #0]
 80066e0:	2300      	movs	r3, #0
 80066e2:	4616      	mov	r6, r2
 80066e4:	6123      	str	r3, [r4, #16]
 80066e6:	e7bc      	b.n	8006662 <_printf_i+0x146>
 80066e8:	6833      	ldr	r3, [r6, #0]
 80066ea:	2100      	movs	r1, #0
 80066ec:	1d1a      	adds	r2, r3, #4
 80066ee:	6032      	str	r2, [r6, #0]
 80066f0:	681e      	ldr	r6, [r3, #0]
 80066f2:	6862      	ldr	r2, [r4, #4]
 80066f4:	4630      	mov	r0, r6
 80066f6:	f000 f97b 	bl	80069f0 <memchr>
 80066fa:	b108      	cbz	r0, 8006700 <_printf_i+0x1e4>
 80066fc:	1b80      	subs	r0, r0, r6
 80066fe:	6060      	str	r0, [r4, #4]
 8006700:	6863      	ldr	r3, [r4, #4]
 8006702:	6123      	str	r3, [r4, #16]
 8006704:	2300      	movs	r3, #0
 8006706:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800670a:	e7aa      	b.n	8006662 <_printf_i+0x146>
 800670c:	4632      	mov	r2, r6
 800670e:	4649      	mov	r1, r9
 8006710:	4640      	mov	r0, r8
 8006712:	6923      	ldr	r3, [r4, #16]
 8006714:	47d0      	blx	sl
 8006716:	3001      	adds	r0, #1
 8006718:	d0ad      	beq.n	8006676 <_printf_i+0x15a>
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	079b      	lsls	r3, r3, #30
 800671e:	d413      	bmi.n	8006748 <_printf_i+0x22c>
 8006720:	68e0      	ldr	r0, [r4, #12]
 8006722:	9b03      	ldr	r3, [sp, #12]
 8006724:	4298      	cmp	r0, r3
 8006726:	bfb8      	it	lt
 8006728:	4618      	movlt	r0, r3
 800672a:	e7a6      	b.n	800667a <_printf_i+0x15e>
 800672c:	2301      	movs	r3, #1
 800672e:	4632      	mov	r2, r6
 8006730:	4649      	mov	r1, r9
 8006732:	4640      	mov	r0, r8
 8006734:	47d0      	blx	sl
 8006736:	3001      	adds	r0, #1
 8006738:	d09d      	beq.n	8006676 <_printf_i+0x15a>
 800673a:	3501      	adds	r5, #1
 800673c:	68e3      	ldr	r3, [r4, #12]
 800673e:	9903      	ldr	r1, [sp, #12]
 8006740:	1a5b      	subs	r3, r3, r1
 8006742:	42ab      	cmp	r3, r5
 8006744:	dcf2      	bgt.n	800672c <_printf_i+0x210>
 8006746:	e7eb      	b.n	8006720 <_printf_i+0x204>
 8006748:	2500      	movs	r5, #0
 800674a:	f104 0619 	add.w	r6, r4, #25
 800674e:	e7f5      	b.n	800673c <_printf_i+0x220>
 8006750:	08006b87 	.word	0x08006b87
 8006754:	08006b98 	.word	0x08006b98

08006758 <__sflush_r>:
 8006758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800675c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675e:	0716      	lsls	r6, r2, #28
 8006760:	4605      	mov	r5, r0
 8006762:	460c      	mov	r4, r1
 8006764:	d454      	bmi.n	8006810 <__sflush_r+0xb8>
 8006766:	684b      	ldr	r3, [r1, #4]
 8006768:	2b00      	cmp	r3, #0
 800676a:	dc02      	bgt.n	8006772 <__sflush_r+0x1a>
 800676c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800676e:	2b00      	cmp	r3, #0
 8006770:	dd48      	ble.n	8006804 <__sflush_r+0xac>
 8006772:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006774:	2e00      	cmp	r6, #0
 8006776:	d045      	beq.n	8006804 <__sflush_r+0xac>
 8006778:	2300      	movs	r3, #0
 800677a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800677e:	682f      	ldr	r7, [r5, #0]
 8006780:	6a21      	ldr	r1, [r4, #32]
 8006782:	602b      	str	r3, [r5, #0]
 8006784:	d030      	beq.n	80067e8 <__sflush_r+0x90>
 8006786:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006788:	89a3      	ldrh	r3, [r4, #12]
 800678a:	0759      	lsls	r1, r3, #29
 800678c:	d505      	bpl.n	800679a <__sflush_r+0x42>
 800678e:	6863      	ldr	r3, [r4, #4]
 8006790:	1ad2      	subs	r2, r2, r3
 8006792:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006794:	b10b      	cbz	r3, 800679a <__sflush_r+0x42>
 8006796:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006798:	1ad2      	subs	r2, r2, r3
 800679a:	2300      	movs	r3, #0
 800679c:	4628      	mov	r0, r5
 800679e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80067a0:	6a21      	ldr	r1, [r4, #32]
 80067a2:	47b0      	blx	r6
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	89a3      	ldrh	r3, [r4, #12]
 80067a8:	d106      	bne.n	80067b8 <__sflush_r+0x60>
 80067aa:	6829      	ldr	r1, [r5, #0]
 80067ac:	291d      	cmp	r1, #29
 80067ae:	d82b      	bhi.n	8006808 <__sflush_r+0xb0>
 80067b0:	4a28      	ldr	r2, [pc, #160]	@ (8006854 <__sflush_r+0xfc>)
 80067b2:	40ca      	lsrs	r2, r1
 80067b4:	07d6      	lsls	r6, r2, #31
 80067b6:	d527      	bpl.n	8006808 <__sflush_r+0xb0>
 80067b8:	2200      	movs	r2, #0
 80067ba:	6062      	str	r2, [r4, #4]
 80067bc:	6922      	ldr	r2, [r4, #16]
 80067be:	04d9      	lsls	r1, r3, #19
 80067c0:	6022      	str	r2, [r4, #0]
 80067c2:	d504      	bpl.n	80067ce <__sflush_r+0x76>
 80067c4:	1c42      	adds	r2, r0, #1
 80067c6:	d101      	bne.n	80067cc <__sflush_r+0x74>
 80067c8:	682b      	ldr	r3, [r5, #0]
 80067ca:	b903      	cbnz	r3, 80067ce <__sflush_r+0x76>
 80067cc:	6560      	str	r0, [r4, #84]	@ 0x54
 80067ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80067d0:	602f      	str	r7, [r5, #0]
 80067d2:	b1b9      	cbz	r1, 8006804 <__sflush_r+0xac>
 80067d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80067d8:	4299      	cmp	r1, r3
 80067da:	d002      	beq.n	80067e2 <__sflush_r+0x8a>
 80067dc:	4628      	mov	r0, r5
 80067de:	f7ff fbf5 	bl	8005fcc <_free_r>
 80067e2:	2300      	movs	r3, #0
 80067e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80067e6:	e00d      	b.n	8006804 <__sflush_r+0xac>
 80067e8:	2301      	movs	r3, #1
 80067ea:	4628      	mov	r0, r5
 80067ec:	47b0      	blx	r6
 80067ee:	4602      	mov	r2, r0
 80067f0:	1c50      	adds	r0, r2, #1
 80067f2:	d1c9      	bne.n	8006788 <__sflush_r+0x30>
 80067f4:	682b      	ldr	r3, [r5, #0]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d0c6      	beq.n	8006788 <__sflush_r+0x30>
 80067fa:	2b1d      	cmp	r3, #29
 80067fc:	d001      	beq.n	8006802 <__sflush_r+0xaa>
 80067fe:	2b16      	cmp	r3, #22
 8006800:	d11d      	bne.n	800683e <__sflush_r+0xe6>
 8006802:	602f      	str	r7, [r5, #0]
 8006804:	2000      	movs	r0, #0
 8006806:	e021      	b.n	800684c <__sflush_r+0xf4>
 8006808:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800680c:	b21b      	sxth	r3, r3
 800680e:	e01a      	b.n	8006846 <__sflush_r+0xee>
 8006810:	690f      	ldr	r7, [r1, #16]
 8006812:	2f00      	cmp	r7, #0
 8006814:	d0f6      	beq.n	8006804 <__sflush_r+0xac>
 8006816:	0793      	lsls	r3, r2, #30
 8006818:	bf18      	it	ne
 800681a:	2300      	movne	r3, #0
 800681c:	680e      	ldr	r6, [r1, #0]
 800681e:	bf08      	it	eq
 8006820:	694b      	ldreq	r3, [r1, #20]
 8006822:	1bf6      	subs	r6, r6, r7
 8006824:	600f      	str	r7, [r1, #0]
 8006826:	608b      	str	r3, [r1, #8]
 8006828:	2e00      	cmp	r6, #0
 800682a:	ddeb      	ble.n	8006804 <__sflush_r+0xac>
 800682c:	4633      	mov	r3, r6
 800682e:	463a      	mov	r2, r7
 8006830:	4628      	mov	r0, r5
 8006832:	6a21      	ldr	r1, [r4, #32]
 8006834:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006838:	47e0      	blx	ip
 800683a:	2800      	cmp	r0, #0
 800683c:	dc07      	bgt.n	800684e <__sflush_r+0xf6>
 800683e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006846:	f04f 30ff 	mov.w	r0, #4294967295
 800684a:	81a3      	strh	r3, [r4, #12]
 800684c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800684e:	4407      	add	r7, r0
 8006850:	1a36      	subs	r6, r6, r0
 8006852:	e7e9      	b.n	8006828 <__sflush_r+0xd0>
 8006854:	20400001 	.word	0x20400001

08006858 <_fflush_r>:
 8006858:	b538      	push	{r3, r4, r5, lr}
 800685a:	690b      	ldr	r3, [r1, #16]
 800685c:	4605      	mov	r5, r0
 800685e:	460c      	mov	r4, r1
 8006860:	b913      	cbnz	r3, 8006868 <_fflush_r+0x10>
 8006862:	2500      	movs	r5, #0
 8006864:	4628      	mov	r0, r5
 8006866:	bd38      	pop	{r3, r4, r5, pc}
 8006868:	b118      	cbz	r0, 8006872 <_fflush_r+0x1a>
 800686a:	6a03      	ldr	r3, [r0, #32]
 800686c:	b90b      	cbnz	r3, 8006872 <_fflush_r+0x1a>
 800686e:	f7ff faa5 	bl	8005dbc <__sinit>
 8006872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d0f3      	beq.n	8006862 <_fflush_r+0xa>
 800687a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800687c:	07d0      	lsls	r0, r2, #31
 800687e:	d404      	bmi.n	800688a <_fflush_r+0x32>
 8006880:	0599      	lsls	r1, r3, #22
 8006882:	d402      	bmi.n	800688a <_fflush_r+0x32>
 8006884:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006886:	f7ff fb9e 	bl	8005fc6 <__retarget_lock_acquire_recursive>
 800688a:	4628      	mov	r0, r5
 800688c:	4621      	mov	r1, r4
 800688e:	f7ff ff63 	bl	8006758 <__sflush_r>
 8006892:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006894:	4605      	mov	r5, r0
 8006896:	07da      	lsls	r2, r3, #31
 8006898:	d4e4      	bmi.n	8006864 <_fflush_r+0xc>
 800689a:	89a3      	ldrh	r3, [r4, #12]
 800689c:	059b      	lsls	r3, r3, #22
 800689e:	d4e1      	bmi.n	8006864 <_fflush_r+0xc>
 80068a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068a2:	f7ff fb91 	bl	8005fc8 <__retarget_lock_release_recursive>
 80068a6:	e7dd      	b.n	8006864 <_fflush_r+0xc>

080068a8 <__swbuf_r>:
 80068a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068aa:	460e      	mov	r6, r1
 80068ac:	4614      	mov	r4, r2
 80068ae:	4605      	mov	r5, r0
 80068b0:	b118      	cbz	r0, 80068ba <__swbuf_r+0x12>
 80068b2:	6a03      	ldr	r3, [r0, #32]
 80068b4:	b90b      	cbnz	r3, 80068ba <__swbuf_r+0x12>
 80068b6:	f7ff fa81 	bl	8005dbc <__sinit>
 80068ba:	69a3      	ldr	r3, [r4, #24]
 80068bc:	60a3      	str	r3, [r4, #8]
 80068be:	89a3      	ldrh	r3, [r4, #12]
 80068c0:	071a      	lsls	r2, r3, #28
 80068c2:	d501      	bpl.n	80068c8 <__swbuf_r+0x20>
 80068c4:	6923      	ldr	r3, [r4, #16]
 80068c6:	b943      	cbnz	r3, 80068da <__swbuf_r+0x32>
 80068c8:	4621      	mov	r1, r4
 80068ca:	4628      	mov	r0, r5
 80068cc:	f000 f82a 	bl	8006924 <__swsetup_r>
 80068d0:	b118      	cbz	r0, 80068da <__swbuf_r+0x32>
 80068d2:	f04f 37ff 	mov.w	r7, #4294967295
 80068d6:	4638      	mov	r0, r7
 80068d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	6922      	ldr	r2, [r4, #16]
 80068de:	b2f6      	uxtb	r6, r6
 80068e0:	1a98      	subs	r0, r3, r2
 80068e2:	6963      	ldr	r3, [r4, #20]
 80068e4:	4637      	mov	r7, r6
 80068e6:	4283      	cmp	r3, r0
 80068e8:	dc05      	bgt.n	80068f6 <__swbuf_r+0x4e>
 80068ea:	4621      	mov	r1, r4
 80068ec:	4628      	mov	r0, r5
 80068ee:	f7ff ffb3 	bl	8006858 <_fflush_r>
 80068f2:	2800      	cmp	r0, #0
 80068f4:	d1ed      	bne.n	80068d2 <__swbuf_r+0x2a>
 80068f6:	68a3      	ldr	r3, [r4, #8]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	60a3      	str	r3, [r4, #8]
 80068fc:	6823      	ldr	r3, [r4, #0]
 80068fe:	1c5a      	adds	r2, r3, #1
 8006900:	6022      	str	r2, [r4, #0]
 8006902:	701e      	strb	r6, [r3, #0]
 8006904:	6962      	ldr	r2, [r4, #20]
 8006906:	1c43      	adds	r3, r0, #1
 8006908:	429a      	cmp	r2, r3
 800690a:	d004      	beq.n	8006916 <__swbuf_r+0x6e>
 800690c:	89a3      	ldrh	r3, [r4, #12]
 800690e:	07db      	lsls	r3, r3, #31
 8006910:	d5e1      	bpl.n	80068d6 <__swbuf_r+0x2e>
 8006912:	2e0a      	cmp	r6, #10
 8006914:	d1df      	bne.n	80068d6 <__swbuf_r+0x2e>
 8006916:	4621      	mov	r1, r4
 8006918:	4628      	mov	r0, r5
 800691a:	f7ff ff9d 	bl	8006858 <_fflush_r>
 800691e:	2800      	cmp	r0, #0
 8006920:	d0d9      	beq.n	80068d6 <__swbuf_r+0x2e>
 8006922:	e7d6      	b.n	80068d2 <__swbuf_r+0x2a>

08006924 <__swsetup_r>:
 8006924:	b538      	push	{r3, r4, r5, lr}
 8006926:	4b29      	ldr	r3, [pc, #164]	@ (80069cc <__swsetup_r+0xa8>)
 8006928:	4605      	mov	r5, r0
 800692a:	6818      	ldr	r0, [r3, #0]
 800692c:	460c      	mov	r4, r1
 800692e:	b118      	cbz	r0, 8006938 <__swsetup_r+0x14>
 8006930:	6a03      	ldr	r3, [r0, #32]
 8006932:	b90b      	cbnz	r3, 8006938 <__swsetup_r+0x14>
 8006934:	f7ff fa42 	bl	8005dbc <__sinit>
 8006938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800693c:	0719      	lsls	r1, r3, #28
 800693e:	d422      	bmi.n	8006986 <__swsetup_r+0x62>
 8006940:	06da      	lsls	r2, r3, #27
 8006942:	d407      	bmi.n	8006954 <__swsetup_r+0x30>
 8006944:	2209      	movs	r2, #9
 8006946:	602a      	str	r2, [r5, #0]
 8006948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800694c:	f04f 30ff 	mov.w	r0, #4294967295
 8006950:	81a3      	strh	r3, [r4, #12]
 8006952:	e033      	b.n	80069bc <__swsetup_r+0x98>
 8006954:	0758      	lsls	r0, r3, #29
 8006956:	d512      	bpl.n	800697e <__swsetup_r+0x5a>
 8006958:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800695a:	b141      	cbz	r1, 800696e <__swsetup_r+0x4a>
 800695c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006960:	4299      	cmp	r1, r3
 8006962:	d002      	beq.n	800696a <__swsetup_r+0x46>
 8006964:	4628      	mov	r0, r5
 8006966:	f7ff fb31 	bl	8005fcc <_free_r>
 800696a:	2300      	movs	r3, #0
 800696c:	6363      	str	r3, [r4, #52]	@ 0x34
 800696e:	89a3      	ldrh	r3, [r4, #12]
 8006970:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006974:	81a3      	strh	r3, [r4, #12]
 8006976:	2300      	movs	r3, #0
 8006978:	6063      	str	r3, [r4, #4]
 800697a:	6923      	ldr	r3, [r4, #16]
 800697c:	6023      	str	r3, [r4, #0]
 800697e:	89a3      	ldrh	r3, [r4, #12]
 8006980:	f043 0308 	orr.w	r3, r3, #8
 8006984:	81a3      	strh	r3, [r4, #12]
 8006986:	6923      	ldr	r3, [r4, #16]
 8006988:	b94b      	cbnz	r3, 800699e <__swsetup_r+0x7a>
 800698a:	89a3      	ldrh	r3, [r4, #12]
 800698c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006994:	d003      	beq.n	800699e <__swsetup_r+0x7a>
 8006996:	4621      	mov	r1, r4
 8006998:	4628      	mov	r0, r5
 800699a:	f000 f85c 	bl	8006a56 <__smakebuf_r>
 800699e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069a2:	f013 0201 	ands.w	r2, r3, #1
 80069a6:	d00a      	beq.n	80069be <__swsetup_r+0x9a>
 80069a8:	2200      	movs	r2, #0
 80069aa:	60a2      	str	r2, [r4, #8]
 80069ac:	6962      	ldr	r2, [r4, #20]
 80069ae:	4252      	negs	r2, r2
 80069b0:	61a2      	str	r2, [r4, #24]
 80069b2:	6922      	ldr	r2, [r4, #16]
 80069b4:	b942      	cbnz	r2, 80069c8 <__swsetup_r+0xa4>
 80069b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80069ba:	d1c5      	bne.n	8006948 <__swsetup_r+0x24>
 80069bc:	bd38      	pop	{r3, r4, r5, pc}
 80069be:	0799      	lsls	r1, r3, #30
 80069c0:	bf58      	it	pl
 80069c2:	6962      	ldrpl	r2, [r4, #20]
 80069c4:	60a2      	str	r2, [r4, #8]
 80069c6:	e7f4      	b.n	80069b2 <__swsetup_r+0x8e>
 80069c8:	2000      	movs	r0, #0
 80069ca:	e7f7      	b.n	80069bc <__swsetup_r+0x98>
 80069cc:	2000001c 	.word	0x2000001c

080069d0 <_sbrk_r>:
 80069d0:	b538      	push	{r3, r4, r5, lr}
 80069d2:	2300      	movs	r3, #0
 80069d4:	4d05      	ldr	r5, [pc, #20]	@ (80069ec <_sbrk_r+0x1c>)
 80069d6:	4604      	mov	r4, r0
 80069d8:	4608      	mov	r0, r1
 80069da:	602b      	str	r3, [r5, #0]
 80069dc:	f7fd ff60 	bl	80048a0 <_sbrk>
 80069e0:	1c43      	adds	r3, r0, #1
 80069e2:	d102      	bne.n	80069ea <_sbrk_r+0x1a>
 80069e4:	682b      	ldr	r3, [r5, #0]
 80069e6:	b103      	cbz	r3, 80069ea <_sbrk_r+0x1a>
 80069e8:	6023      	str	r3, [r4, #0]
 80069ea:	bd38      	pop	{r3, r4, r5, pc}
 80069ec:	20000214 	.word	0x20000214

080069f0 <memchr>:
 80069f0:	4603      	mov	r3, r0
 80069f2:	b510      	push	{r4, lr}
 80069f4:	b2c9      	uxtb	r1, r1
 80069f6:	4402      	add	r2, r0
 80069f8:	4293      	cmp	r3, r2
 80069fa:	4618      	mov	r0, r3
 80069fc:	d101      	bne.n	8006a02 <memchr+0x12>
 80069fe:	2000      	movs	r0, #0
 8006a00:	e003      	b.n	8006a0a <memchr+0x1a>
 8006a02:	7804      	ldrb	r4, [r0, #0]
 8006a04:	3301      	adds	r3, #1
 8006a06:	428c      	cmp	r4, r1
 8006a08:	d1f6      	bne.n	80069f8 <memchr+0x8>
 8006a0a:	bd10      	pop	{r4, pc}

08006a0c <__swhatbuf_r>:
 8006a0c:	b570      	push	{r4, r5, r6, lr}
 8006a0e:	460c      	mov	r4, r1
 8006a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a14:	4615      	mov	r5, r2
 8006a16:	2900      	cmp	r1, #0
 8006a18:	461e      	mov	r6, r3
 8006a1a:	b096      	sub	sp, #88	@ 0x58
 8006a1c:	da0c      	bge.n	8006a38 <__swhatbuf_r+0x2c>
 8006a1e:	89a3      	ldrh	r3, [r4, #12]
 8006a20:	2100      	movs	r1, #0
 8006a22:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006a26:	bf14      	ite	ne
 8006a28:	2340      	movne	r3, #64	@ 0x40
 8006a2a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006a2e:	2000      	movs	r0, #0
 8006a30:	6031      	str	r1, [r6, #0]
 8006a32:	602b      	str	r3, [r5, #0]
 8006a34:	b016      	add	sp, #88	@ 0x58
 8006a36:	bd70      	pop	{r4, r5, r6, pc}
 8006a38:	466a      	mov	r2, sp
 8006a3a:	f000 f849 	bl	8006ad0 <_fstat_r>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	dbed      	blt.n	8006a1e <__swhatbuf_r+0x12>
 8006a42:	9901      	ldr	r1, [sp, #4]
 8006a44:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006a48:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006a4c:	4259      	negs	r1, r3
 8006a4e:	4159      	adcs	r1, r3
 8006a50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a54:	e7eb      	b.n	8006a2e <__swhatbuf_r+0x22>

08006a56 <__smakebuf_r>:
 8006a56:	898b      	ldrh	r3, [r1, #12]
 8006a58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a5a:	079d      	lsls	r5, r3, #30
 8006a5c:	4606      	mov	r6, r0
 8006a5e:	460c      	mov	r4, r1
 8006a60:	d507      	bpl.n	8006a72 <__smakebuf_r+0x1c>
 8006a62:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006a66:	6023      	str	r3, [r4, #0]
 8006a68:	6123      	str	r3, [r4, #16]
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	6163      	str	r3, [r4, #20]
 8006a6e:	b003      	add	sp, #12
 8006a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a72:	466a      	mov	r2, sp
 8006a74:	ab01      	add	r3, sp, #4
 8006a76:	f7ff ffc9 	bl	8006a0c <__swhatbuf_r>
 8006a7a:	9f00      	ldr	r7, [sp, #0]
 8006a7c:	4605      	mov	r5, r0
 8006a7e:	4639      	mov	r1, r7
 8006a80:	4630      	mov	r0, r6
 8006a82:	f7ff fb0d 	bl	80060a0 <_malloc_r>
 8006a86:	b948      	cbnz	r0, 8006a9c <__smakebuf_r+0x46>
 8006a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a8c:	059a      	lsls	r2, r3, #22
 8006a8e:	d4ee      	bmi.n	8006a6e <__smakebuf_r+0x18>
 8006a90:	f023 0303 	bic.w	r3, r3, #3
 8006a94:	f043 0302 	orr.w	r3, r3, #2
 8006a98:	81a3      	strh	r3, [r4, #12]
 8006a9a:	e7e2      	b.n	8006a62 <__smakebuf_r+0xc>
 8006a9c:	89a3      	ldrh	r3, [r4, #12]
 8006a9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006aa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aa6:	81a3      	strh	r3, [r4, #12]
 8006aa8:	9b01      	ldr	r3, [sp, #4]
 8006aaa:	6020      	str	r0, [r4, #0]
 8006aac:	b15b      	cbz	r3, 8006ac6 <__smakebuf_r+0x70>
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ab4:	f000 f81e 	bl	8006af4 <_isatty_r>
 8006ab8:	b128      	cbz	r0, 8006ac6 <__smakebuf_r+0x70>
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	f023 0303 	bic.w	r3, r3, #3
 8006ac0:	f043 0301 	orr.w	r3, r3, #1
 8006ac4:	81a3      	strh	r3, [r4, #12]
 8006ac6:	89a3      	ldrh	r3, [r4, #12]
 8006ac8:	431d      	orrs	r5, r3
 8006aca:	81a5      	strh	r5, [r4, #12]
 8006acc:	e7cf      	b.n	8006a6e <__smakebuf_r+0x18>
	...

08006ad0 <_fstat_r>:
 8006ad0:	b538      	push	{r3, r4, r5, lr}
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	4d06      	ldr	r5, [pc, #24]	@ (8006af0 <_fstat_r+0x20>)
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	4608      	mov	r0, r1
 8006ada:	4611      	mov	r1, r2
 8006adc:	602b      	str	r3, [r5, #0]
 8006ade:	f7fd feb9 	bl	8004854 <_fstat>
 8006ae2:	1c43      	adds	r3, r0, #1
 8006ae4:	d102      	bne.n	8006aec <_fstat_r+0x1c>
 8006ae6:	682b      	ldr	r3, [r5, #0]
 8006ae8:	b103      	cbz	r3, 8006aec <_fstat_r+0x1c>
 8006aea:	6023      	str	r3, [r4, #0]
 8006aec:	bd38      	pop	{r3, r4, r5, pc}
 8006aee:	bf00      	nop
 8006af0:	20000214 	.word	0x20000214

08006af4 <_isatty_r>:
 8006af4:	b538      	push	{r3, r4, r5, lr}
 8006af6:	2300      	movs	r3, #0
 8006af8:	4d05      	ldr	r5, [pc, #20]	@ (8006b10 <_isatty_r+0x1c>)
 8006afa:	4604      	mov	r4, r0
 8006afc:	4608      	mov	r0, r1
 8006afe:	602b      	str	r3, [r5, #0]
 8006b00:	f7fd feb7 	bl	8004872 <_isatty>
 8006b04:	1c43      	adds	r3, r0, #1
 8006b06:	d102      	bne.n	8006b0e <_isatty_r+0x1a>
 8006b08:	682b      	ldr	r3, [r5, #0]
 8006b0a:	b103      	cbz	r3, 8006b0e <_isatty_r+0x1a>
 8006b0c:	6023      	str	r3, [r4, #0]
 8006b0e:	bd38      	pop	{r3, r4, r5, pc}
 8006b10:	20000214 	.word	0x20000214

08006b14 <_init>:
 8006b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b16:	bf00      	nop
 8006b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b1a:	bc08      	pop	{r3}
 8006b1c:	469e      	mov	lr, r3
 8006b1e:	4770      	bx	lr

08006b20 <_fini>:
 8006b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b22:	bf00      	nop
 8006b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b26:	bc08      	pop	{r3}
 8006b28:	469e      	mov	lr, r3
 8006b2a:	4770      	bx	lr
