<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1393, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    24703, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    12243, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    11966, user inline pragmas are applied</column>
            <column name="">(4) simplification,    11826, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 3047764 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    61721, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    61724, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    61856, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    61832, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    61842, loop and instruction simplification</column>
            <column name="">(2) parallelization,    61821, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    61821, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    61821, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    61858, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    61938, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:266" col2="1393" col3="11826" col4="61832" col5="61821" col6="61938">
                    <row id="16" col0="load_E" col1="code_generated.cpp:12" col2="69" col3="29" col4="4828" col5="4827" col6="4833"/>
                    <row id="15" col0="load_A" col1="code_generated.cpp:23" col2="183" col3="59" col4="858" col5="857" col6="875"/>
                    <row id="6" col0="load_B" col1="code_generated.cpp:40" col2="69" col3="29" col4="4828" col5="4827" col6="4833"/>
                    <row id="3" col0="load_F" col1="code_generated.cpp:51" col2="69" col3="29" col4="1936" col5="1935" col6="1941"/>
                    <row id="1" col0="load_C" col1="code_generated.cpp:62" col2="107" col3="39" col4="55" col5="54" col6="64"/>
                    <row id="7" col0="load_D" col1="code_generated.cpp:75" col2="69" col3="29" col4="1936" col5="1935" col6="1941"/>
                    <row id="12" col0="load_G" col1="code_generated.cpp:86" col2="69" col3="29" col4="4270" col5="4269" col6="4275"/>
                    <row id="14" col0="task0" col1="code_generated.cpp:134" col2="57" col3="1918" col4="3813" col5="3813" col6="3820"/>
                    <row id="13" col0="task1" col1="code_generated.cpp:153" col2="90" col3="2311" col4="8807" col5="8803" col6="8813"/>
                    <row id="2" col0="task2" col1="code_generated.cpp:178" col2="57" col3="855" col4="1693" col5="1693" col6="1700"/>
                    <row id="5" col0="task3" col1="code_generated.cpp:197" col2="90" col3="2327" col4="3593" col5="3593" col6="3600"/>
                    <row id="11" col0="task4" col1="code_generated.cpp:222" col2="57" col3="1690" col4="2526" col5="2526" col6="2530"/>
                    <row id="8" col0="task5" col1="code_generated.cpp:241" col2="90" col3="2327" col4="7185" col5="7185" col6="7192"/>
                    <row id="9" col0="store_E" col1="code_generated.cpp:97" col2="69" col3="29" col4="1948" col5="1948" col6="1951"/>
                    <row id="10" col0="store_F" col1="code_generated.cpp:109" col2="69" col3="29" col4="882" col5="882" col6="885"/>
                    <row id="4" col0="store_G" col1="code_generated.cpp:121" col2="69" col3="29" col4="1726" col5="1726" col6="1729"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

