                                           AI Engine Simulator
                                     Version 2024.1 (linux64-bit)
                                     SW Build 5073938 on 2024-05-20-09:38:44
                          Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
                          Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
AIEsim feature license is found.
INFO: Executing config: ./Work/config/scsim_config.json
[INFO]: If you are running trace or profile, Xilinx recommends to use --xlopt=0. This will give a greater visibility into the design. One can verify --xlopt level in the aiecompiler command line.
profile data for cores: All
set use_simple_noc to: 1
Loading device config from: /tools/Xilinx/Vitis/2024.1/aietools/data/devices/VC1902.json
 AIE_WORK_DIR = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended/./Work
Initializing AIE driver...
Initializing ADF API...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
IP-INFO: [ps_i4_ps_main] IP loaded.
Warning: ps_lib_path is empty, And supported simulators are XSIM, RIVIERA, XCELIUM, VCS and QUESTA

Info: DEVICE FILE: /tools/Xilinx/Vitis/2024.1/aietools/data/devices/VC1902.json

Info: AIE SOLUTION FILE: ./Work/arch/aieshim_solution.aiesol
[AIESIM_OPTIONS]: aiesim_options file path aiesimulator_output/aiesim_options.txt
[INFO]: Disable Unused Tiles
[INFO]: Xpe File: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended/./Work/reports/graph.xpe
INFO  : Running AIE MTMODEL Simulation with 1 threads
ISS disables unused tiles
Optimized ISS Wrapper (R+W), r2p25
RPC SERVER MESSAGE
RPC SERVER MESSAGE iss rpc_server available on port 38969
RPC SERVER MESSAGE
INFO  : ROWS: 8 COLS: 50
Running Dispatch Server on port: 36211
Current Directory=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended
--------------------------------------------------------------------------------------------------
SLAVE STREAM INFO:  | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | S00_AXIS          | 128               | PL STREAM         | 188, 189          
                    | S01_AXIS          | 128               | PL STREAM         | 184, 185          
--------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------
MASTER STREAM INFO: | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | M00_AXIS          | 128               | PL STREAM         | 138, 139          
--------------------------------------------------------------------------------------------------
Enabled fast PM writes.
Enabled fast DM writes.
Info: (I702) default timescale unit used for tracing: 1 ps (tutorial.vcd)
[INFO]: Enabled Stream Switch Port Latency 
IP-INFO: Starting to send data from file: default case  ./data/matA0.txt
IP-INFO: AMD recommends using the CSV based file format for simulating PLIO based input and outputs which provides support for enhanced data control. For more details, please refer UG 1076 https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Simulation-Input-and-Output-Data-Streams 
IP-INFO: Starting to send data from file: default case  ./data/matB0.txt
Starting to receive data into file: aiesimulator_output/data/matC0.txt
IP-INFO: [ps_i4_ps_main] IP started.
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Disassemble command used: darts -c /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended/Work/aie/23_0/Release/23_0 -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib me -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended/Work/aie/23_0/Release/23_0.cmic2_140505656561680 -D__tct_tgt__=240112    +F
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP
me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464
Loading elfs of graph mygraph...
Initializing graph mygraph...
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Disassemble command used: darts -c /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended/Work/aie/23_0/Release/23_0 -I/tools/Xilinx/Vitis/2024.1/aietools/data/versal_prod/lib me -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_extended/Work/aie/23_0/Release/23_0.cmic2_140505656561680 -D__tct_tgt__=240112    +F : checkers_Disassemble_Elf32File
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [238464..239487] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)
MSG :   -1 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 238464 : loadprogram (elf)
Resetting cores of graph mygraph...
Configuring DMAs of graph mygraph...
Configuring PL-Interface for graph mygraph...
Set 10 iterations for the core(s) of graph mygraph
Enabling core(s) of graph mygraph
Waiting for core(s) of graph mygraph to finish execution ...
core(s) are done executing
Exiting!
Cores are done executing but the simulation will run for some more cycles to allow PLIO to be flushed
generate profile data for all cores
WRN :   -2 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : chkapi_function_profiling
WRN :   -2 : me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Execution tracing should be enabled when requesting function details : chkapi_function_profiling
generate profile data for all cores
Stopping Simulator.

Info: /OSCI/SystemC: Simulation stopped by user.
--------------------------------------------------------------------------------------------------
Port Name           | Type              | Average Throughput
--------------------------------------------------------------------------------------------------
mygraph_A_0_        | IN                | 3169.886082 MBps  
mygraph_B_0_        | IN                | 3168.316832 MBps  
mygraph_C_0_        | OUT               | 4870.624049 MBps  
--------------------------------------------------------------------------------------------------

JSON file generated successfully!
IP-INFO: deleting ip PSIP_ps_i4 
IP-INFO: deleting packet ip 
IP-INFO: deleting packet ip 
IP-INFO: deleting packet ip 
[INFO] : Simulation Finished, Sim result: 0 Total Simulation time 6826400 ps
AIEsim feature license is released.
