// Generated by CIRCT firtool-1.128.0
module Queue2_DecodePacket(	// src/main/scala/chisel3/util/Queue.scala:60:7
  input         clock,	// src/main/scala/chisel3/util/Queue.scala:60:7
                reset,	// src/main/scala/chisel3/util/Queue.scala:60:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [31:0] io_enq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_rs1Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_rs2Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_imm,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [4:0]  io_enq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_rs1Addr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [3:0]  io_enq_bits_ctrl_aluOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [1:0]  io_enq_bits_ctrl_csrOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_bits_ctrl_regWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_memEn,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_memWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [2:0]  io_enq_bits_ctrl_memFunct3,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_bits_ctrl_op1Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_op2Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isJump,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isBranch,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isEcall,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isMret,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isEbreak,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [11:0] io_enq_bits_csrAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [31:0] io_deq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_rs1Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_rs2Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_imm,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [4:0]  io_deq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_rs1Addr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [3:0]  io_deq_bits_ctrl_aluOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [1:0]  io_deq_bits_ctrl_csrOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_bits_ctrl_regWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_memEn,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_memWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [2:0]  io_deq_bits_ctrl_memFunct3,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_bits_ctrl_op1Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_op2Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isJump,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isBranch,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isEcall,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isMret,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isEbreak,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [11:0] io_deq_bits_csrAddr	// src/main/scala/chisel3/util/Queue.scala:72:14
);

  wire [232:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Queue.scala:73:91
  reg          enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Queue.scala:77:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27, :77:33, :78:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27, :77:33, :79:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Queue.scala:79:24, :103:19, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Queue.scala:60:7
    if (reset) begin	// src/main/scala/chisel3/util/Queue.scala:60:7
      enq_ptr_value <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Queue.scala:76:27
    end
    else begin	// src/main/scala/chisel3/util/Queue.scala:60:7
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Queue.scala:78:25, :102:19, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      if (do_enq)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
        enq_ptr_value <= enq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
        deq_ptr_value <= deq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_enq != do_deq)	// src/main/scala/chisel3/util/Queue.scala:76:27, :93:{15,27}, :94:16, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Queue.scala:76:27, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    end
  end // always @(posedge)
  ram_2x233 ram_ext (	// src/main/scala/chisel3/util/Queue.scala:73:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Queue.scala:60:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_pc,
        io_enq_bits_inst,
        io_enq_bits_dnpc,
        io_enq_bits_rs1Data,
        io_enq_bits_rs2Data,
        io_enq_bits_imm,
        io_enq_bits_rdAddr,
        io_enq_bits_rs1Addr,
        io_enq_bits_ctrl_aluOp,
        io_enq_bits_ctrl_csrOp,
        io_enq_bits_ctrl_regWen,
        io_enq_bits_ctrl_memEn,
        io_enq_bits_ctrl_memWen,
        io_enq_bits_ctrl_memFunct3,
        io_enq_bits_ctrl_op1Sel,
        io_enq_bits_ctrl_op2Sel,
        io_enq_bits_ctrl_isJump,
        io_enq_bits_ctrl_isBranch,
        io_enq_bits_ctrl_isEcall,
        io_enq_bits_ctrl_isMret,
        io_enq_bits_ctrl_isEbreak,
        io_enq_bits_csrAddr})	// src/main/scala/chisel3/util/Queue.scala:73:91
  );	// src/main/scala/chisel3/util/Queue.scala:73:91
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Queue.scala:60:7, :79:24, :103:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Queue.scala:60:7, :78:25, :102:19
  assign io_deq_bits_pc = _ram_ext_R0_data[232:201];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_inst = _ram_ext_R0_data[200:169];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_dnpc = _ram_ext_R0_data[168:137];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rs1Data = _ram_ext_R0_data[136:105];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rs2Data = _ram_ext_R0_data[104:73];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_imm = _ram_ext_R0_data[72:41];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rdAddr = _ram_ext_R0_data[40:36];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rs1Addr = _ram_ext_R0_data[35:31];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_aluOp = _ram_ext_R0_data[30:27];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_csrOp = _ram_ext_R0_data[26:25];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_regWen = _ram_ext_R0_data[24];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_memEn = _ram_ext_R0_data[23];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_memWen = _ram_ext_R0_data[22];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_memFunct3 = _ram_ext_R0_data[21:19];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_op1Sel = _ram_ext_R0_data[18];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_op2Sel = _ram_ext_R0_data[17];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isJump = _ram_ext_R0_data[16];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isBranch = _ram_ext_R0_data[15];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isEcall = _ram_ext_R0_data[14];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isMret = _ram_ext_R0_data[13];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isEbreak = _ram_ext_R0_data[12];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_csrAddr = _ram_ext_R0_data[11:0];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
endmodule

