Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul  3 19:29:04 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SquareRootCop_v1_0_control_sets_placed.rpt
| Design       : SquareRootCop_v1_0
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                     Enable Signal                    |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  s00_axis_aclk_IBUF_BUFG |                                                      |                                                            |                1 |              1 |
|  s00_axis_aclk_IBUF_BUFG | SquareRootCop_v1_0_S00_AXIS_inst/writes_done_i_2_n_0 | SquareRootCop_v1_0_S00_AXIS_inst/writes_done_i_1_n_0       |                1 |              1 |
|  m00_axis_aclk_IBUF_BUFG |                                                      | SquareRootCop_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              2 |
|  m00_axis_aclk_IBUF_BUFG | SquareRootCop_v1_0_M00_AXIS_inst/tx_en               | SquareRootCop_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/axi_awready0         | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/axi_arready0         | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                1 |              2 |
|  m00_axis_aclk_IBUF_BUFG |                                                      |                                                            |                1 |              5 |
|  m00_axis_aclk_IBUF_BUFG | SquareRootCop_v1_0_M00_AXIS_inst/count               | SquareRootCop_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG  |                                                      | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              6 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | SquareRootCop_v1_0_S00_AXI_inst/slv_reg_rden         | SquareRootCop_v1_0_S00_AXI_inst/axi_wready_i_1_n_0         |               10 |             32 |
+--------------------------+------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


