// Seed: 2725288975
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  type_4(
      id_1, id_1, id_0 == 1'b0 + id_0
  );
  logic id_2;
  assign id_2 = id_2 - 1;
endmodule
