\hypertarget{group___r_c_c___p_l_l___i2_s___configuration}{}\doxysection{PLL I2S Configuration}
\label{group___r_c_c___p_l_l___i2_s___configuration}\index{PLL I2S Configuration@{PLL I2S Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga3927ddd738bac3fe4d99a277e1d5830f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}}))
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the PLLI2S. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___i2_s___configuration_ga3927ddd738bac3fe4d99a277e1d5830f}\label{group___r_c_c___p_l_l___i2_s___configuration_ga3927ddd738bac3fe4d99a277e1d5830f}} 
\index{PLL I2S Configuration@{PLL I2S Configuration}!\_\_HAL\_RCC\_I2S\_CONFIG@{\_\_HAL\_RCC\_I2S\_CONFIG}}
\index{\_\_HAL\_RCC\_I2S\_CONFIG@{\_\_HAL\_RCC\_I2S\_CONFIG}!PLL I2S Configuration@{PLL I2S Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2S\_CONFIG}{\_\_HAL\_RCC\_I2S\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                             \textcolor{keywordflow}{do} \{\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{RCC\_CFGR\_I2SSRC}}); \(\backslash\)}
\DoxyCodeLine{                                             RCC-\/>CFGR |= (\_\_SOURCE\_\_);       \(\backslash\)}
\DoxyCodeLine{                                            \}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Macro to configure the I2S clock source (I2\+SCLK). 

\begin{DoxyNote}{Note}
This function must be called before enabling the I2S APB clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+} & specifies the I2S clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+PLLI2S\+: PLLI2S clock used as I2S clock source. \item RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+EXT\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as I2S clock source. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00922}{922}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}\label{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}} 
\index{PLL I2S Configuration@{PLL I2S Configuration}!\_\_HAL\_RCC\_PLLI2S\_DISABLE@{\_\_HAL\_RCC\_PLLI2S\_DISABLE}}
\index{\_\_HAL\_RCC\_PLLI2S\_DISABLE@{\_\_HAL\_RCC\_PLLI2S\_DISABLE}!PLL I2S Configuration@{PLL I2S Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLI2S\_DISABLE}{\_\_HAL\_RCC\_PLLI2S\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00930}{930}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}\label{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}} 
\index{PLL I2S Configuration@{PLL I2S Configuration}!\_\_HAL\_RCC\_PLLI2S\_ENABLE@{\_\_HAL\_RCC\_PLLI2S\_ENABLE}}
\index{\_\_HAL\_RCC\_PLLI2S\_ENABLE@{\_\_HAL\_RCC\_PLLI2S\_ENABLE}!PLL I2S Configuration@{PLL I2S Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLI2S\_ENABLE}{\_\_HAL\_RCC\_PLLI2S\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}}))}



Macros to enable or disable the PLLI2S. 

\begin{DoxyNote}{Note}
The PLLI2S is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00929}{929}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

