// Seed: 1458178710
module module_0 (
    input supply1 module_0,
    output wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri id_4,
    output wor id_5
);
  tri id_7 = id_2;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_3,
      id_4,
      id_2,
      id_4,
      id_5
  );
  assign modCall_1.type_0 = 0;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri   id_3
);
  specify
    (id_5 => id_6) = (1'b0);
  endspecify
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    output wire  id_3,
    input  wor   id_4,
    output wor   id_5,
    output wire  id_6
);
endmodule
