// Seed: 2575683244
module module_0 (
    input wor id_0
);
  logic id_2;
  ;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd30,
    parameter id_18 = 32'd62
) (
    input tri id_0,
    output wire id_1,
    input tri1 id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply0 id_7,
    output wand id_8,
    output wor id_9,
    input wire id_10,
    output logic id_11,
    input wire id_12,
    output tri0 id_13,
    output supply1 id_14,
    input supply1 _id_15,
    input tri id_16,
    input tri id_17,
    input supply0 _id_18
);
  logic [1 : id_18] id_20;
  wire  [1 : id_15] id_21;
  initial begin : LABEL_0
    id_11 = -1;
  end
  module_0 modCall_1 (id_4);
endmodule
