{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654094237557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654094237558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 09:37:17 2022 " "Processing started: Wed Jun 01 09:37:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654094237558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654094237558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_test -c memory_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_test -c memory_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654094237558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654094237965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rw_96x8_sync/rw_96x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238408 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654094238408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/rom_128x8_sync/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/rom_128x8_sync/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/rom_128x8_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238411 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/rom_128x8_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654094238411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238415 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654094238415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/trabajo/trabajos/parte_1/parte_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/trabajo/trabajos/parte_1/parte_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parte_1-condicion " "Found design unit 1: parte_1-condicion" {  } { { "../../trabajo/trabajos/parte_1/parte_1.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/trabajo/trabajos/parte_1/parte_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238417 ""} { "Info" "ISGN_ENTITY_NAME" "1 parte_1 " "Found entity 1: parte_1" {  } { { "../../trabajo/trabajos/parte_1/parte_1.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/trabajo/trabajos/parte_1/parte_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654094238417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/memory/memory_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/unicauca/circuitos_digitales_ii/proyectos2022/digital-logic-ii/memory/memory_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_test-behavioral " "Found design unit 1: memory_test-behavioral" {  } { { "../memory/memory_test.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238420 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_test " "Found entity 1: memory_test" {  } { { "../memory/memory_test.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654094238420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654094238420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_test " "Elaborating entity \"memory_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654094238458 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out memory_test.vhd(13) " "VHDL Signal Declaration warning at memory_test.vhd(13): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../memory/memory_test.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654094238460 "|memory_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SW0 memory_test.vhd(20) " "VHDL Signal Declaration warning at memory_test.vhd(20): used explicit default value for signal \"SW0\" because signal was never assigned a value" {  } { { "../memory/memory_test.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654094238461 "|memory_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SW1 memory_test.vhd(21) " "VHDL Signal Declaration warning at memory_test.vhd(21): used explicit default value for signal \"SW1\" because signal was never assigned a value" {  } { { "../memory/memory_test.vhd" "" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654094238461 "|memory_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U0 " "Elaborating entity \"memory\" for hierarchy \"memory:U0\"" {  } { { "../memory/memory_test.vhd" "U0" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654094238496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:U0\|rom_128x8_sync:ROM " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:U0\|rom_128x8_sync:ROM\"" {  } { { "../memory/memory.vhd" "ROM" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654094238501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:U0\|rw_96x8_sync:RW " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:U0\|rw_96x8_sync:RW\"" {  } { { "../memory/memory.vhd" "RW" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654094238504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parte_1 parte_1:display0 " "Elaborating entity \"parte_1\" for hierarchy \"parte_1:display0\"" {  } { { "../memory/memory_test.vhd" "display0" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654094238507 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "HEX display1 " "Port \"HEX\" does not exist in macrofunction \"display1\"" {  } { { "../memory/memory_test.vhd" "display1" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 52 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654094238535 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "HEX display0 " "Port \"HEX\" does not exist in macrofunction \"display0\"" {  } { { "../memory/memory_test.vhd" "display0" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 51 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654094238536 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "writen U0 " "Port \"writen\" does not exist in macrofunction \"U0\"" {  } { { "../memory/memory_test.vhd" "U0" { Text "C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/memory/memory_test.vhd" 47 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654094238538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1654094238546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654094238772 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 01 09:37:18 2022 " "Processing ended: Wed Jun 01 09:37:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654094238772 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654094238772 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654094238772 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654094238772 ""}
