#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000025db4d0 .scope module, "tb32reg" "tb32reg" 2 27;
 .timescale 0 0;
v0000000002637320_0 .var "clk", 0 0;
v0000000002637280_0 .var "d", 31 0;
v0000000002638b80_0 .net "q", 31 0, L_0000000002637960;  1 drivers
v0000000002637780_0 .var "reset", 0 0;
E_00000000025d97b0 .event edge, v00000000025d7540_0;
S_00000000025db650 .scope module, "R" "reg_32bit" 2 31, 2 16 0, S_00000000025db4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002638400_0 .net "clk", 0 0, v0000000002637320_0;  1 drivers
v0000000002638a40_0 .net "d", 31 0, v0000000002637280_0;  1 drivers
v00000000026371e0_0 .net "q", 31 0, L_0000000002637960;  alias, 1 drivers
v0000000002638540_0 .net "reset", 0 0, v0000000002637780_0;  1 drivers
L_0000000002637e60 .part v0000000002637280_0, 0, 4;
L_00000000026373c0 .part v0000000002637280_0, 4, 4;
L_0000000002638ae0 .part v0000000002637280_0, 8, 4;
L_0000000002638c20 .part v0000000002637280_0, 12, 4;
L_0000000002637be0 .part v0000000002637280_0, 16, 4;
L_0000000002637000 .part v0000000002637280_0, 20, 4;
L_0000000002638680 .part v0000000002637280_0, 24, 4;
LS_0000000002637960_0_0 .concat8 [ 4 4 4 4], v00000000025d7180_0, v00000000025d7720_0, v00000000025d72c0_0, v00000000025d7360_0;
LS_0000000002637960_0_4 .concat8 [ 4 4 4 4], v00000000026370a0_0, v0000000002636f60_0, v0000000002637dc0_0, v0000000002638d60_0;
L_0000000002637960 .concat8 [ 16 16 0 0], LS_0000000002637960_0_0, LS_0000000002637960_0_4;
L_0000000002638cc0 .part v0000000002637280_0, 28, 4;
S_0000000000dde1a0 .scope generate, "mux_loop[0]" "mux_loop[0]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d9af0 .param/l "j" 0 2 21, +C4<00>;
S_0000000000dde320 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000000dde1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025d7540_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v00000000025d77c0_0 .net "d", 3 0, L_0000000002637e60;  1 drivers
v00000000025d7180_0 .var "q", 3 0;
v00000000025d6f00_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
E_00000000025d93b0/0 .event negedge, v00000000025d6f00_0;
E_00000000025d93b0/1 .event posedge, v00000000025d7540_0;
E_00000000025d93b0 .event/or E_00000000025d93b0/0, E_00000000025d93b0/1;
S_0000000002592720 .scope generate, "mux_loop[4]" "mux_loop[4]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d9bf0 .param/l "j" 0 2 21, +C4<0100>;
S_00000000025928a0 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002592720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025d7680_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v00000000025d75e0_0 .net "d", 3 0, L_00000000026373c0;  1 drivers
v00000000025d7720_0 .var "q", 3 0;
v00000000025d70e0_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
S_0000000002636570 .scope generate, "mux_loop[8]" "mux_loop[8]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d9f70 .param/l "j" 0 2 21, +C4<01000>;
S_00000000026366f0 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002636570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025d6c80_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v00000000025d7860_0 .net "d", 3 0, L_0000000002638ae0;  1 drivers
v00000000025d72c0_0 .var "q", 3 0;
v00000000025d6a00_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
S_0000000002636870 .scope generate, "mux_loop[12]" "mux_loop[12]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d9270 .param/l "j" 0 2 21, +C4<01100>;
S_00000000026369f0 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002636870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025d6dc0_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v00000000025d6b40_0 .net "d", 3 0, L_0000000002638c20;  1 drivers
v00000000025d7360_0 .var "q", 3 0;
v00000000025d6be0_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
S_0000000002636b70 .scope generate, "mux_loop[16]" "mux_loop[16]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d98f0 .param/l "j" 0 2 21, +C4<010000>;
S_0000000002636cf0 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002636b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025d7400_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v00000000025d74a0_0 .net "d", 3 0, L_0000000002637be0;  1 drivers
v00000000026370a0_0 .var "q", 3 0;
v0000000002638360_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
S_0000000002639280 .scope generate, "mux_loop[20]" "mux_loop[20]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d98b0 .param/l "j" 0 2 21, +C4<010100>;
S_0000000002639400 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002639280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000026387c0_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v00000000026380e0_0 .net "d", 3 0, L_0000000002637000;  1 drivers
v0000000002636f60_0 .var "q", 3 0;
v0000000002637140_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
S_0000000002639580 .scope generate, "mux_loop[24]" "mux_loop[24]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d9370 .param/l "j" 0 2 21, +C4<011000>;
S_0000000002639700 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002639580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000026375a0_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v0000000002638860_0 .net "d", 3 0, L_0000000002638680;  1 drivers
v0000000002637dc0_0 .var "q", 3 0;
v0000000002638900_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
S_0000000002639880 .scope generate, "mux_loop[28]" "mux_loop[28]" 2 21, 2 21 0, S_00000000025db650;
 .timescale 0 0;
P_00000000025d97f0 .param/l "j" 0 2 21, +C4<011100>;
S_000000000263a4d0 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002639880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000026389a0_0 .net "clk", 0 0, v0000000002637320_0;  alias, 1 drivers
v00000000026378c0_0 .net "d", 3 0, L_0000000002638cc0;  1 drivers
v0000000002638d60_0 .var "q", 3 0;
v00000000026385e0_0 .net "reset", 0 0, v0000000002637780_0;  alias, 1 drivers
    .scope S_0000000000dde320;
T_0 ;
    %wait E_00000000025d93b0;
    %load/vec4 v00000000025d6f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000000025d77c0_0;
    %store/vec4 v00000000025d7180_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025d7180_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000025928a0;
T_1 ;
    %wait E_00000000025d93b0;
    %load/vec4 v00000000025d70e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000025d75e0_0;
    %store/vec4 v00000000025d7720_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025d7720_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000026366f0;
T_2 ;
    %wait E_00000000025d93b0;
    %load/vec4 v00000000025d6a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000025d7860_0;
    %store/vec4 v00000000025d72c0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025d72c0_0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000026369f0;
T_3 ;
    %wait E_00000000025d93b0;
    %load/vec4 v00000000025d6be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000025d6b40_0;
    %store/vec4 v00000000025d7360_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025d7360_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002636cf0;
T_4 ;
    %wait E_00000000025d93b0;
    %load/vec4 v0000000002638360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000025d74a0_0;
    %store/vec4 v00000000026370a0_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000026370a0_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002639400;
T_5 ;
    %wait E_00000000025d93b0;
    %load/vec4 v0000000002637140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000026380e0_0;
    %store/vec4 v0000000002636f60_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002636f60_0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002639700;
T_6 ;
    %wait E_00000000025d93b0;
    %load/vec4 v0000000002638900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000002638860_0;
    %store/vec4 v0000000002637dc0_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002637dc0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000263a4d0;
T_7 ;
    %wait E_00000000025d93b0;
    %load/vec4 v00000000026385e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000026378c0_0;
    %store/vec4 v0000000002638d60_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002638d60_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000025db4d0;
T_8 ;
    %wait E_00000000025d97b0;
    %delay 5, 0;
    %load/vec4 v0000000002637320_0;
    %inv;
    %assign/vec4 v0000000002637320_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000025db4d0;
T_9 ;
    %vpi_call 2 37 "$monitor", " ", $time, "clk=%b out=%b inp=%b reset=%b", v0000000002637320_0, v0000000002637280_0, v0000000002638b80_0, v0000000002637780_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000000025db4d0;
T_10 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002637320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002637780_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002637280_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002637780_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002637780_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 2947526575, 0, 32;
    %store/vec4 v0000000002637280_0, 0, 32;
    %delay 200, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dff.v";
