// Seed: 2874552355
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_4 = 32'd60
) (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 _id_3,
    input wand _id_4,
    output tri1 id_5,
    output logic id_6
);
  tri0 [id_4 : id_3] id_8, id_9;
  wire id_10;
  always if ("") id_6 <= id_3;
  logic id_11;
  assign id_9 = -1 & id_3;
  module_0 modCall_1 (
      id_11,
      id_9,
      id_8
  );
  assign id_9 = -1;
endmodule
