{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 13:06:40 2009 " "Info: Processing started: Wed Sep 02 13:06:40 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cyclone_PLL -c cyclone_PLL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cyclone_PLL -c cyclone_PLL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 register cnt_100m\[4\] register cnt_100m\[26\] 4.193 ns " "Info: Slack time is 4.193 ns for clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" between source register \"cnt_100m\[4\]\" and destination register \"cnt_100m\[26\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "172.21 MHz 5.807 ns " "Info: Fmax is 172.21 MHz (period= 5.807 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.739 ns + Largest register register " "Info: + Largest register to register requirement is 9.739 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.167 ns " "Info: + Latch edge is 8.167 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 10.000 ns -1.833 ns  50 " "Info: Clock period of Destination clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.833 ns " "Info: - Launch edge is -1.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 10.000 ns -1.833 ns  50 " "Info: Clock period of Source clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 destination 2.266 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 27; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.711 ns) 2.266 ns cnt_100m\[26\] 2 REG LC_X9_Y3_N9 3 " "Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X9_Y3_N9; Fanout = 3; REG Node = 'cnt_100m\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.38 % ) " "Info: Total cell delay = 0.711 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 68.62 % ) " "Info: Total interconnect delay = 1.555 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[26] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 source 2.266 ns - Longest register " "Info: - Longest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" to source register is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 27; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.711 ns) 2.266 ns cnt_100m\[4\] 2 REG LC_X8_Y4_N2 4 " "Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X8_Y4_N2; Fanout = 4; REG Node = 'cnt_100m\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[4] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.38 % ) " "Info: Total cell delay = 0.711 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 68.62 % ) " "Info: Total interconnect delay = 1.555 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[4] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[26] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[4] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[26] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[4] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.546 ns - Longest register register " "Info: - Longest register to register delay is 5.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_100m\[4\] 1 REG LC_X8_Y4_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N2; Fanout = 4; REG Node = 'cnt_100m\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_100m[4] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.590 ns) 1.873 ns Equal0~6 2 COMB LC_X8_Y5_N7 1 " "Info: 2: + IC(1.283 ns) + CELL(0.590 ns) = 1.873 ns; Loc. = LC_X8_Y5_N7; Fanout = 1; COMB Node = 'Equal0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { cnt_100m[4] Equal0~6 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.590 ns) 2.916 ns Equal0~7 3 COMB LC_X8_Y5_N9 13 " "Info: 3: + IC(0.453 ns) + CELL(0.590 ns) = 2.916 ns; Loc. = LC_X8_Y5_N9; Fanout = 13; COMB Node = 'Equal0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Equal0~6 Equal0~7 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.738 ns) 5.546 ns cnt_100m\[26\] 4 REG LC_X9_Y3_N9 3 " "Info: 4: + IC(1.892 ns) + CELL(0.738 ns) = 5.546 ns; Loc. = LC_X9_Y3_N9; Fanout = 3; REG Node = 'cnt_100m\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { Equal0~7 cnt_100m[26] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 34.58 % ) " "Info: Total cell delay = 1.918 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.628 ns ( 65.42 % ) " "Info: Total interconnect delay = 3.628 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { cnt_100m[4] Equal0~6 Equal0~7 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { cnt_100m[4] {} Equal0~6 {} Equal0~7 {} cnt_100m[26] {} } { 0.000ns 1.283ns 0.453ns 1.892ns } { 0.000ns 0.590ns 0.590ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[26] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[4] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { cnt_100m[4] Equal0~6 Equal0~7 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { cnt_100m[4] {} Equal0~6 {} Equal0~7 {} cnt_100m[26] {} } { 0.000ns 1.283ns 0.453ns 1.892ns } { 0.000ns 0.590ns 0.590ns 0.738ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 register cnt_25m\[9\] register cnt_25m\[20\] 31.957 ns " "Info: Slack time is 31.957 ns for clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" between source register \"cnt_25m\[9\]\" and destination register \"cnt_25m\[20\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "124.33 MHz 8.043 ns " "Info: Fmax is 124.33 MHz (period= 8.043 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.714 ns + Largest register register " "Info: + Largest register to register requirement is 39.714 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.167 ns " "Info: + Latch edge is 38.167 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 40.000 ns -1.833 ns  50 " "Info: Clock period of Destination clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.833 ns " "Info: - Launch edge is -1.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 40.000 ns -1.833 ns  50 " "Info: Clock period of Source clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns + Largest " "Info: + Largest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 destination 2.279 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" to destination register is 2.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 25; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.711 ns) 2.279 ns cnt_25m\[20\] 2 REG LC_X18_Y4_N5 4 " "Info: 2: + IC(1.568 ns) + CELL(0.711 ns) = 2.279 ns; Loc. = LC_X18_Y4_N5; Fanout = 4; REG Node = 'cnt_25m\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[20] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.20 % ) " "Info: Total cell delay = 0.711 ns ( 31.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns ( 68.80 % ) " "Info: Total interconnect delay = 1.568 ns ( 68.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[20] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 source 2.304 ns - Longest register " "Info: - Longest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" to source register is 2.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 25; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.711 ns) 2.304 ns cnt_25m\[9\] 2 REG LC_X7_Y9_N2 4 " "Info: 2: + IC(1.593 ns) + CELL(0.711 ns) = 2.304 ns; Loc. = LC_X7_Y9_N2; Fanout = 4; REG Node = 'cnt_25m\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[9] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 30.86 % ) " "Info: Total cell delay = 0.711 ns ( 30.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 69.14 % ) " "Info: Total interconnect delay = 1.593 ns ( 69.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[9] {} } { 0.000ns 1.593ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[20] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[9] {} } { 0.000ns 1.593ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns - " "Info: - Micro setup delay of destination is 0.037 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[20] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[9] {} } { 0.000ns 1.593ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.757 ns - Longest register register " "Info: - Longest register to register delay is 7.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_25m\[9\] 1 REG LC_X7_Y9_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y9_N2; Fanout = 4; REG Node = 'cnt_25m\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_25m[9] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.846 ns) + CELL(0.590 ns) 3.436 ns Equal1~3 2 COMB LC_X16_Y3_N6 1 " "Info: 2: + IC(2.846 ns) + CELL(0.590 ns) = 3.436 ns; Loc. = LC_X16_Y3_N6; Fanout = 1; COMB Node = 'Equal1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { cnt_25m[9] Equal1~3 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 4.454 ns Equal1~4 3 COMB LC_X16_Y3_N5 1 " "Info: 3: + IC(0.428 ns) + CELL(0.590 ns) = 4.454 ns; Loc. = LC_X16_Y3_N5; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Equal1~3 Equal1~4 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.442 ns) 5.306 ns Equal1~7 4 COMB LC_X16_Y3_N7 13 " "Info: 4: + IC(0.410 ns) + CELL(0.442 ns) = 5.306 ns; Loc. = LC_X16_Y3_N7; Fanout = 13; COMB Node = 'Equal1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Equal1~4 Equal1~7 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.738 ns) 7.757 ns cnt_25m\[20\] 5 REG LC_X18_Y4_N5 4 " "Info: 5: + IC(1.713 ns) + CELL(0.738 ns) = 7.757 ns; Loc. = LC_X18_Y4_N5; Fanout = 4; REG Node = 'cnt_25m\[20\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { Equal1~7 cnt_25m[20] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 30.42 % ) " "Info: Total cell delay = 2.360 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.397 ns ( 69.58 % ) " "Info: Total interconnect delay = 5.397 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { cnt_25m[9] Equal1~3 Equal1~4 Equal1~7 cnt_25m[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { cnt_25m[9] {} Equal1~3 {} Equal1~4 {} Equal1~7 {} cnt_25m[20] {} } { 0.000ns 2.846ns 0.428ns 0.410ns 1.713ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[20] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.304 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[9] {} } { 0.000ns 1.593ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { cnt_25m[9] Equal1~3 Equal1~4 Equal1~7 cnt_25m[20] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { cnt_25m[9] {} Equal1~3 {} Equal1~4 {} Equal1~7 {} cnt_25m[20] {} } { 0.000ns 2.846ns 0.428ns 0.410ns 1.713ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.738ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 register cnt_100m\[10\] register cnt_100m\[16\] 1.4 ns " "Info: Minimum slack time is 1.4 ns for clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" between source register \"cnt_100m\[10\]\" and destination register \"cnt_100m\[16\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.191 ns + Shortest register register " "Info: + Shortest register to register delay is 1.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_100m\[10\] 1 REG LC_X8_Y5_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N1; Fanout = 4; REG Node = 'cnt_100m\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_100m[10] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns Equal0~5 2 COMB LC_X8_Y5_N1 13 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X8_Y5_N1; Fanout = 13; COMB Node = 'Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { cnt_100m[10] Equal0~5 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.309 ns) 1.191 ns cnt_100m\[16\] 3 REG LC_X8_Y5_N6 4 " "Info: 3: + IC(0.504 ns) + CELL(0.309 ns) = 1.191 ns; Loc. = LC_X8_Y5_N6; Fanout = 4; REG Node = 'cnt_100m\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Equal0~5 cnt_100m[16] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.687 ns ( 57.68 % ) " "Info: Total cell delay = 0.687 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.504 ns ( 42.32 % ) " "Info: Total interconnect delay = 0.504 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { cnt_100m[10] Equal0~5 cnt_100m[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.191 ns" { cnt_100m[10] {} Equal0~5 {} cnt_100m[16] {} } { 0.000ns 0.000ns 0.504ns } { 0.000ns 0.378ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.209 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.209 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.833 ns " "Info: + Latch edge is -1.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 10.000 ns -1.833 ns  50 " "Info: Clock period of Destination clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.833 ns " "Info: - Launch edge is -1.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 10.000 ns -1.833 ns  50 " "Info: Clock period of Source clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 destination 2.266 ns + Longest register " "Info: + Longest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 27; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.711 ns) 2.266 ns cnt_100m\[16\] 2 REG LC_X8_Y5_N6 4 " "Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X8_Y5_N6; Fanout = 4; REG Node = 'cnt_100m\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[16] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.38 % ) " "Info: Total cell delay = 0.711 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 68.62 % ) " "Info: Total interconnect delay = 1.555 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[16] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 source 2.266 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" to source register is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 27; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.711 ns) 2.266 ns cnt_100m\[10\] 2 REG LC_X8_Y5_N1 4 " "Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X8_Y5_N1; Fanout = 4; REG Node = 'cnt_100m\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[10] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.38 % ) " "Info: Total cell delay = 0.711 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 68.62 % ) " "Info: Total interconnect delay = 1.555 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[10] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[16] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[10] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[16] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[10] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { cnt_100m[10] Equal0~5 cnt_100m[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.191 ns" { cnt_100m[10] {} Equal0~5 {} cnt_100m[16] {} } { 0.000ns 0.000ns 0.504ns } { 0.000ns 0.378ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[16] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[10] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 register cnt_25m\[1\] register cnt_25m\[1\] 1.882 ns " "Info: Minimum slack time is 1.882 ns for clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" between source register \"cnt_25m\[1\]\" and destination register \"cnt_25m\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.673 ns + Shortest register register " "Info: + Shortest register to register delay is 1.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_25m\[1\] 1 REG LC_X17_Y4_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N1; Fanout = 3; REG Node = 'cnt_25m\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_25m[1] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.590 ns) 1.120 ns Add1~118 2 COMB LC_X17_Y4_N4 1 " "Info: 2: + IC(0.530 ns) + CELL(0.590 ns) = 1.120 ns; Loc. = LC_X17_Y4_N4; Fanout = 1; COMB Node = 'Add1~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { cnt_25m[1] Add1~118 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.115 ns) 1.673 ns cnt_25m\[1\] 3 REG LC_X17_Y4_N1 3 " "Info: 3: + IC(0.438 ns) + CELL(0.115 ns) = 1.673 ns; Loc. = LC_X17_Y4_N1; Fanout = 3; REG Node = 'cnt_25m\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Add1~118 cnt_25m[1] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.705 ns ( 42.14 % ) " "Info: Total cell delay = 0.705 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 57.86 % ) " "Info: Total interconnect delay = 0.968 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { cnt_25m[1] Add1~118 cnt_25m[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.673 ns" { cnt_25m[1] {} Add1~118 {} cnt_25m[1] {} } { 0.000ns 0.530ns 0.438ns } { 0.000ns 0.590ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.209 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.209 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.833 ns " "Info: + Latch edge is -1.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 40.000 ns -1.833 ns  50 " "Info: Clock period of Destination clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.833 ns " "Info: - Launch edge is -1.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 40.000 ns -1.833 ns  50 " "Info: Clock period of Source clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 destination 2.279 ns + Longest register " "Info: + Longest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" to destination register is 2.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 25; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.711 ns) 2.279 ns cnt_25m\[1\] 2 REG LC_X17_Y4_N1 3 " "Info: 2: + IC(1.568 ns) + CELL(0.711 ns) = 2.279 ns; Loc. = LC_X17_Y4_N1; Fanout = 3; REG Node = 'cnt_25m\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[1] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.20 % ) " "Info: Total cell delay = 0.711 ns ( 31.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns ( 68.80 % ) " "Info: Total interconnect delay = 1.568 ns ( 68.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 source 2.279 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1\" to source register is 2.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 25; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.711 ns) 2.279 ns cnt_25m\[1\] 2 REG LC_X17_Y4_N1 3 " "Info: 2: + IC(1.568 ns) + CELL(0.711 ns) = 2.279 ns; Loc. = LC_X17_Y4_N1; Fanout = 3; REG Node = 'cnt_25m\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[1] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.20 % ) " "Info: Total cell delay = 0.711 ns ( 31.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns ( 68.80 % ) " "Info: Total interconnect delay = 1.568 ns ( 68.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { cnt_25m[1] Add1~118 cnt_25m[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.673 ns" { cnt_25m[1] {} Add1~118 {} cnt_25m[1] {} } { 0.000ns 0.530ns 0.438ns } { 0.000ns 0.590ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 cnt_25m[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk1 {} cnt_25m[1] {} } { 0.000ns 1.568ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led0 cnt_100m\[26\] 4.948 ns register " "Info: tco from clock \"clk\" to destination pin \"led0\" through register \"cnt_100m\[26\]\" is 4.948 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 -1.833 ns + " "Info: + Offset between input clock \"clk\" and output clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" is -1.833 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 22 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 source 2.266 ns + Longest register " "Info: + Longest clock path from clock \"PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0\" to source register is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 27; CLK Node = 'PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.711 ns) 2.266 ns cnt_100m\[26\] 2 REG LC_X9_Y3_N9 3 " "Info: 2: + IC(1.555 ns) + CELL(0.711 ns) = 2.266 ns; Loc. = LC_X9_Y3_N9; Fanout = 3; REG Node = 'cnt_100m\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 31.38 % ) " "Info: Total cell delay = 0.711 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 68.62 % ) " "Info: Total interconnect delay = 1.555 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[26] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.291 ns + Longest register pin " "Info: + Longest register to pin delay is 4.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_100m\[26\] 1 REG LC_X9_Y3_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y3_N9; Fanout = 3; REG Node = 'cnt_100m\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_100m[26] } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(2.108 ns) 4.291 ns led0 2 PIN PIN_56 0 " "Info: 2: + IC(2.183 ns) + CELL(2.108 ns) = 4.291 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'led0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { cnt_100m[26] led0 } "NODE_NAME" } } { "cyclone_PLL_top.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex8_9_PLL/ex8_cyclone_PLL_Test2/cyclone_PLL_top.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 49.13 % ) " "Info: Total cell delay = 2.108 ns ( 49.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 50.87 % ) " "Info: Total interconnect delay = 2.183 ns ( 50.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { cnt_100m[26] led0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { cnt_100m[26] {} led0 {} } { 0.000ns 2.183ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 cnt_100m[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|_clk0 {} cnt_100m[26] {} } { 0.000ns 1.555ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { cnt_100m[26] led0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { cnt_100m[26] {} led0 {} } { 0.000ns 2.183ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 13:06:41 2009 " "Info: Processing ended: Wed Sep 02 13:06:41 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
