Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 24 09:11:24 2018
| Host         : DESKTOP-148T5M7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file effectiveModule_timing_summary_routed.rpt -pb effectiveModule_timing_summary_routed.pb -rpx effectiveModule_timing_summary_routed.rpx -warn_on_violation
| Design       : effectiveModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: elevator/S0_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: elevator/S1_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: elevator/S2_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: elevator/S3_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/elOut/curE_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/elOut/curE_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/elOut/curE_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f1Out/curF_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f1Out/curF_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f1Out/curF_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f1Out/curF_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f2Out/curF_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f2Out/curF_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f2Out/curF_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f2Out/curF_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f3Out/curF_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f3Out/curF_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f3Out/curF_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/bigLogic/f3Out/curF_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/movementDirection/ms250_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count100_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count10_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count2_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/count3_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: elevator/myClock/countSeconds_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.877        0.000                      0                  564        0.145        0.000                      0                  564        4.500        0.000                       0                   310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.877        0.000                      0                  564        0.145        0.000                      0                  564        4.500        0.000                       0                   310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.952ns (20.551%)  route 3.680ns (79.449%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.982     9.709    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.436    14.777    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[0]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429    14.586    elevator/myClock/count10_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.952ns (20.551%)  route 3.680ns (79.449%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.982     9.709    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.436    14.777    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[1]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429    14.586    elevator/myClock/count10_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.952ns (20.551%)  route 3.680ns (79.449%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.982     9.709    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.436    14.777    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[2]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429    14.586    elevator/myClock/count10_reg[2]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.952ns (20.551%)  route 3.680ns (79.449%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.982     9.709    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.436    14.777    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  elevator/myClock/count10_reg[3]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429    14.586    elevator/myClock/count10_reg[3]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.952ns (21.195%)  route 3.540ns (78.805%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.841     9.568    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.437    14.778    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[4]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    elevator/myClock/count10_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.952ns (21.195%)  route 3.540ns (78.805%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.841     9.568    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.437    14.778    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[5]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    elevator/myClock/count10_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.952ns (21.195%)  route 3.540ns (78.805%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.841     9.568    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.437    14.778    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[6]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    elevator/myClock/count10_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.952ns (21.195%)  route 3.540ns (78.805%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.841     9.568    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.437    14.778    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  elevator/myClock/count10_reg[7]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    elevator/myClock/count10_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.258%)  route 3.526ns (78.742%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.828     9.555    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.439    14.780    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[10]/C
                         clock pessimism              0.296    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X11Y28         FDRE (Setup_fdre_C_R)       -0.429    14.612    elevator/myClock/count10_reg[10]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 elevator/myClock/count10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elevator/myClock/count10_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.258%)  route 3.526ns (78.742%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.555     5.076    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  elevator/myClock/count10_reg[11]/Q
                         net (fo=3, routed)           1.016     6.548    elevator/myClock/count10_reg[11]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     6.672 r  elevator/myClock/count10[0]_i_8/O
                         net (fo=1, routed)           0.563     7.235    elevator/myClock/count10[0]_i_8_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.359 r  elevator/myClock/count10[0]_i_7/O
                         net (fo=1, routed)           0.670     8.029    elevator/myClock/count10[0]_i_7_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  elevator/myClock/count10[0]_i_3/O
                         net (fo=1, routed)           0.449     8.602    elevator/myClock/count10[0]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.726 r  elevator/myClock/count10[0]_i_1/O
                         net (fo=30, routed)          0.828     9.555    elevator/myClock/count10[0]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.439    14.780    elevator/myClock/clk_in_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  elevator/myClock/count10_reg[11]/C
                         clock pessimism              0.296    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X11Y28         FDRE (Setup_fdre_C_R)       -0.429    14.612    elevator/myClock/count10_reg[11]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.079     1.669    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.075     1.524    keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.112     1.702    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.747 r  keypad4X4_inst0/value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    keypad4X4_inst0/row_encoded[0]
    SLICE_X12Y45         FDRE                                         r  keypad4X4_inst0/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X12Y45         FDRE                                         r  keypad4X4_inst0/value_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.121     1.583    keypad4X4_inst0/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.065%)  route 0.114ns (37.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.114     1.704    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.749 r  keypad4X4_inst0/value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.749    keypad4X4_inst0/row_encoded[1]
    SLICE_X12Y45         FDRE                                         r  keypad4X4_inst0/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X12Y45         FDRE                                         r  keypad4X4_inst0/value_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120     1.582    keypad4X4_inst0/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X8Y46          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.059     1.656    keypad4X4_inst0/finish_del
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.098     1.754 r  keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.754    keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X8Y46          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.120     1.569    keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.310%)  route 0.144ns (43.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X9Y45          FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  keypad4X4_inst0/count_deb_reg[5]/Q
                         net (fo=3, routed)           0.144     1.734    keypad4X4_inst0/count_deb_reg__0[5]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  keypad4X4_inst0/finish_i_1/O
                         net (fo=1, routed)           0.000     1.779    keypad4X4_inst0/finish_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  keypad4X4_inst0/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X8Y45          FDRE                                         r  keypad4X4_inst0/finish_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.121     1.583    keypad4X4_inst0/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 myDisplay/op_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myDisplay/op_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.591     1.474    myDisplay/clk
    SLICE_X2Y36          FDRE                                         r  myDisplay/op_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  myDisplay/op_count_reg[2]/Q
                         net (fo=11, routed)          0.088     1.711    myDisplay/op_count_reg_n_0_[2]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.098     1.809 r  myDisplay/op_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    myDisplay/data0[6]
    SLICE_X2Y36          FDRE                                         r  myDisplay/op_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.861     1.988    myDisplay/clk
    SLICE_X2Y36          FDRE                                         r  myDisplay/op_count_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121     1.595    myDisplay/op_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_del_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X8Y45          FDRE                                         r  keypad4X4_inst0/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  keypad4X4_inst0/finish_reg/Q
                         net (fo=2, routed)           0.128     1.741    keypad4X4_inst0/finish
    SLICE_X8Y46          FDRE                                         r  keypad4X4_inst0/finish_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X8Y46          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.060     1.525    keypad4X4_inst0/finish_del_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/clk_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.565     1.448    keypad4X4_inst0/clk
    SLICE_X11Y40         FDRE                                         r  keypad4X4_inst0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  keypad4X4_inst0/count_reg[5]/Q
                         net (fo=3, routed)           0.066     1.655    keypad4X4_inst0/count_reg[5]
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.700 r  keypad4X4_inst0/clk_en2_i_2/O
                         net (fo=1, routed)           0.056     1.756    keypad4X4_inst0/clk_en2_i_2_n_0
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  keypad4X4_inst0/clk_en2_i_1/O
                         net (fo=1, routed)           0.000     1.801    keypad4X4_inst0/p_0_in
    SLICE_X10Y40         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.835     1.962    keypad4X4_inst0/clk
    SLICE_X10Y40         FDRE                                         r  keypad4X4_inst0/clk_en2_reg/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.120     1.581    keypad4X4_inst0/clk_en2_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.063%)  route 0.167ns (46.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X9Y44          FDRE                                         r  keypad4X4_inst0/count_deb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  keypad4X4_inst0/count_deb_reg[0]/Q
                         net (fo=8, routed)           0.167     1.757    keypad4X4_inst0/count_deb_reg__0[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.048     1.805 r  keypad4X4_inst0/count_deb[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    keypad4X4_inst0/p_0_in__0[2]
    SLICE_X9Y45          FDRE                                         r  keypad4X4_inst0/count_deb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X9Y45          FDRE                                         r  keypad4X4_inst0/count_deb_reg[2]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.107     1.572    keypad4X4_inst0/count_deb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (69.982%)  route 0.097ns (30.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.566     1.449    keypad4X4_inst0/clk
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.128     1.577 f  keypad4X4_inst0/FSM_onehot_row_reg[2]/Q
                         net (fo=6, routed)           0.097     1.674    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.099     1.773 r  keypad4X4_inst0/FSM_onehot_row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    keypad4X4_inst0/FSM_onehot_row[1]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.836     1.963    keypad4X4_inst0/clk
    SLICE_X13Y45         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X13Y45         FDRE (Hold_fdre_C_D)         0.091     1.540    keypad4X4_inst0/FSM_onehot_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45    decF1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45    decF2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45    decF3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y45    elevator/bigLogic/f2Out/curF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y28    elevator/movementDirection/ms250_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y28    elevator/movementDirection/ms250_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    elevator/movementDirection/ms250_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    elevator/movementDirection/ms250_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    elevator/movementDirection/ms250_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y45    elevator/bigLogic/f2Out/curF_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28    elevator/movementDirection/ms250_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28    elevator/movementDirection/ms250_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    elevator/movementDirection/ms250_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y28   elevator/myClock/count100_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y28   elevator/myClock/count100_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    decF1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    decF2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    decF3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    elevator/movementDirection/ms250_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    elevator/movementDirection/ms250_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    elevator/movementDirection/ms250_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y29   elevator/myClock/count100_reg[13]/C



