
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	401908 <tigetstr@plt+0x5e8>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <dcgettext@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <errx@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <iswprint@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <printf@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <__errno_location@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <getenv@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	stp	x29, x30, [sp, #-96]!
  401334:	mov	x29, sp
  401338:	stp	x19, x20, [sp, #16]
  40133c:	adrp	x19, 402000 <tigetstr@plt+0xce0>
  401340:	add	x19, x19, #0x6ce
  401344:	stp	x21, x22, [sp, #32]
  401348:	mov	w21, w0
  40134c:	mov	x22, x1
  401350:	mov	w0, #0x6                   	// #6
  401354:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401358:	add	x1, x1, #0x8cc
  40135c:	stp	x23, x24, [sp, #48]
  401360:	adrp	x20, 402000 <tigetstr@plt+0xce0>
  401364:	stp	x25, x26, [sp, #64]
  401368:	bl	401300 <setlocale@plt>
  40136c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401370:	add	x1, x1, #0x6bc
  401374:	mov	x0, x19
  401378:	bl	401160 <bindtextdomain@plt>
  40137c:	adrp	x23, 402000 <tigetstr@plt+0xce0>
  401380:	mov	x0, x19
  401384:	adrp	x19, 401000 <_exit@plt-0x80>
  401388:	bl	401210 <textdomain@plt>
  40138c:	add	x19, x19, #0x9e4
  401390:	adrp	x0, 401000 <_exit@plt-0x80>
  401394:	add	x0, x0, #0xa60
  401398:	bl	402620 <tigetstr@plt+0x1300>
  40139c:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  4013a0:	mov	x1, x19
  4013a4:	mov	w0, #0x2                   	// #2
  4013a8:	bl	401120 <signal@plt>
  4013ac:	add	x23, x23, #0x980
  4013b0:	mov	x1, x19
  4013b4:	mov	w0, #0xf                   	// #15
  4013b8:	bl	401120 <signal@plt>
  4013bc:	add	x20, x20, #0x865
  4013c0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4013c4:	add	x25, x25, #0x1a0
  4013c8:	add	x0, x0, #0x6d9
  4013cc:	bl	4012d0 <getenv@plt>
  4013d0:	mov	x19, x0
  4013d4:	mov	w24, #0x0                   	// #0
  4013d8:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  4013dc:	mov	x3, x23
  4013e0:	mov	x2, x20
  4013e4:	mov	x1, x22
  4013e8:	mov	w0, w21
  4013ec:	mov	x4, #0x0                   	// #0
  4013f0:	bl	401220 <getopt_long@plt>
  4013f4:	cmn	w0, #0x1
  4013f8:	b.ne	401640 <tigetstr@plt+0x320>  // b.any
  4013fc:	add	x2, sp, #0x5c
  401400:	mov	x0, x19
  401404:	mov	w1, #0x1                   	// #1
  401408:	bl	4010c0 <setupterm@plt>
  40140c:	ldr	w0, [sp, #92]
  401410:	cbz	w0, 401434 <tigetstr@plt+0x114>
  401414:	cmp	w0, #0x1
  401418:	b.eq	401468 <tigetstr@plt+0x148>  // b.none
  40141c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401420:	add	x1, x1, #0x86d
  401424:	mov	w2, #0x5                   	// #5
  401428:	mov	x0, #0x0                   	// #0
  40142c:	bl	401280 <dcgettext@plt>
  401430:	bl	401260 <warnx@plt>
  401434:	cbz	w24, 401454 <tigetstr@plt+0x134>
  401438:	mov	w2, #0x5                   	// #5
  40143c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401440:	mov	x0, #0x0                   	// #0
  401444:	add	x1, x1, #0x886
  401448:	bl	401280 <dcgettext@plt>
  40144c:	mov	x1, x19
  401450:	bl	401260 <warnx@plt>
  401454:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401458:	mov	x2, #0x0                   	// #0
  40145c:	add	x0, x0, #0x8b7
  401460:	mov	w1, #0x1                   	// #1
  401464:	bl	4010c0 <setupterm@plt>
  401468:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  40146c:	add	x19, x19, #0x1a0
  401470:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401474:	add	x0, x0, #0x8bc
  401478:	bl	401320 <tigetstr@plt>
  40147c:	str	x0, [x19, #136]
  401480:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401484:	add	x0, x0, #0x8c1
  401488:	bl	401320 <tigetstr@plt>
  40148c:	str	x0, [x19, #120]
  401490:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401494:	add	x0, x0, #0x8c6
  401498:	bl	401320 <tigetstr@plt>
  40149c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4014a0:	cmp	x0, #0x0
  4014a4:	add	x1, x1, #0x8cb
  4014a8:	csel	x0, x1, x0, eq  // eq = none
  4014ac:	str	x0, [x19, #96]
  4014b0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014b4:	add	x0, x0, #0x8cd
  4014b8:	bl	401320 <tigetstr@plt>
  4014bc:	str	x0, [x19, #80]
  4014c0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014c4:	add	x0, x0, #0x8d2
  4014c8:	bl	401320 <tigetstr@plt>
  4014cc:	str	x0, [x19, #152]
  4014d0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014d4:	add	x0, x0, #0x8d7
  4014d8:	bl	401320 <tigetstr@plt>
  4014dc:	str	x0, [x19, #56]
  4014e0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014e4:	add	x0, x0, #0x8dc
  4014e8:	bl	401320 <tigetstr@plt>
  4014ec:	str	x0, [x19, #32]
  4014f0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014f4:	add	x0, x0, #0x8e1
  4014f8:	bl	401320 <tigetstr@plt>
  4014fc:	str	x0, [x19, #64]
  401500:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401504:	add	x0, x0, #0x8e5
  401508:	bl	401320 <tigetstr@plt>
  40150c:	str	x0, [x19, #72]
  401510:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401514:	add	x0, x0, #0x8ea
  401518:	bl	401320 <tigetstr@plt>
  40151c:	str	x0, [x19, #48]
  401520:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401524:	add	x0, x0, #0x8ee
  401528:	bl	401320 <tigetstr@plt>
  40152c:	str	x0, [x19, #40]
  401530:	ldr	x1, [x19, #72]
  401534:	cbnz	x1, 401544 <tigetstr@plt+0x224>
  401538:	ldr	x1, [x19, #48]
  40153c:	cbz	x1, 4018ac <tigetstr@plt+0x58c>
  401540:	str	x1, [x19, #72]
  401544:	ldr	x1, [x19, #56]
  401548:	cbnz	x1, 401560 <tigetstr@plt+0x240>
  40154c:	ldr	x1, [x19, #80]
  401550:	cbz	x1, 401560 <tigetstr@plt+0x240>
  401554:	str	x1, [x19, #56]
  401558:	ldr	x1, [x19, #152]
  40155c:	str	x1, [x19, #32]
  401560:	ldr	x1, [x19, #64]
  401564:	cbnz	x1, 401574 <tigetstr@plt+0x254>
  401568:	ldr	x1, [x19, #80]
  40156c:	cbz	x1, 401574 <tigetstr@plt+0x254>
  401570:	str	x1, [x19, #64]
  401574:	ldr	x1, [x19, #48]
  401578:	cbnz	x1, 401588 <tigetstr@plt+0x268>
  40157c:	ldr	x1, [x19, #80]
  401580:	cbz	x1, 401588 <tigetstr@plt+0x268>
  401584:	str	x1, [x19, #48]
  401588:	cbnz	x0, 401598 <tigetstr@plt+0x278>
  40158c:	ldr	x0, [x19, #152]
  401590:	cbz	x0, 401598 <tigetstr@plt+0x278>
  401594:	str	x0, [x19, #40]
  401598:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40159c:	add	x0, x0, #0x8f3
  4015a0:	bl	401320 <tigetstr@plt>
  4015a4:	str	x0, [x19, #104]
  4015a8:	cbz	x0, 401834 <tigetstr@plt+0x514>
  4015ac:	ldr	x0, [x19, #56]
  4015b0:	cmp	x0, #0x0
  4015b4:	cset	w0, eq  // eq = none
  4015b8:	str	w0, [x19, #88]
  4015bc:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015c0:	add	x0, x0, #0x8f6
  4015c4:	bl	401190 <tigetflag@plt>
  4015c8:	cbz	w0, 40183c <tigetstr@plt+0x51c>
  4015cc:	ldr	x0, [x19, #72]
  4015d0:	cbnz	x0, 40183c <tigetstr@plt+0x51c>
  4015d4:	mov	w0, #0x1                   	// #1
  4015d8:	str	w0, [x19, #128]
  4015dc:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  4015e0:	bl	401c24 <tigetstr@plt+0x904>
  4015e4:	ldr	w0, [x20, #376]
  4015e8:	cmp	w0, w21
  4015ec:	b.eq	401860 <tigetstr@plt+0x540>  // b.none
  4015f0:	adrp	x24, 402000 <tigetstr@plt+0xce0>
  4015f4:	add	x20, x20, #0x178
  4015f8:	add	x24, x24, #0x662
  4015fc:	ldr	w0, [x20]
  401600:	cmp	w0, w21
  401604:	b.ge	40186c <tigetstr@plt+0x54c>  // b.tcont
  401608:	ldr	x0, [x22, w0, sxtw #3]
  40160c:	mov	x1, x24
  401610:	bl	401140 <fopen@plt>
  401614:	mov	x23, x0
  401618:	cbnz	x0, 401890 <tigetstr@plt+0x570>
  40161c:	mov	w2, #0x5                   	// #5
  401620:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401624:	add	x1, x1, #0x8f9
  401628:	bl	401280 <dcgettext@plt>
  40162c:	ldrsw	x1, [x20]
  401630:	ldr	x2, [x22, x1, lsl #3]
  401634:	mov	x1, x0
  401638:	mov	w0, #0x1                   	// #1
  40163c:	bl	4012f0 <err@plt>
  401640:	cmp	w0, #0x68
  401644:	b.eq	4016ec <tigetstr@plt+0x3cc>  // b.none
  401648:	b.gt	401694 <tigetstr@plt+0x374>
  40164c:	cmp	w0, #0x54
  401650:	b.eq	4016a4 <tigetstr@plt+0x384>  // b.none
  401654:	cmp	w0, #0x56
  401658:	b.eq	4016bc <tigetstr@plt+0x39c>  // b.none
  40165c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401660:	mov	w2, #0x5                   	// #5
  401664:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401668:	add	x1, x1, #0x83e
  40166c:	ldr	x19, [x0, #360]
  401670:	mov	x0, #0x0                   	// #0
  401674:	bl	401280 <dcgettext@plt>
  401678:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  40167c:	ldr	x2, [x1, #400]
  401680:	mov	x1, x0
  401684:	mov	x0, x19
  401688:	bl	4012e0 <fprintf@plt>
  40168c:	mov	w0, #0x1                   	// #1
  401690:	b	4016e8 <tigetstr@plt+0x3c8>
  401694:	cmp	w0, #0x69
  401698:	b.eq	4016b0 <tigetstr@plt+0x390>  // b.none
  40169c:	cmp	w0, #0x74
  4016a0:	b.ne	40165c <tigetstr@plt+0x33c>  // b.any
  4016a4:	ldr	x19, [x26, #368]
  4016a8:	mov	w24, #0x1                   	// #1
  4016ac:	b	4013dc <tigetstr@plt+0xbc>
  4016b0:	mov	w0, #0x1                   	// #1
  4016b4:	str	w0, [x25, #24]
  4016b8:	b	4013dc <tigetstr@plt+0xbc>
  4016bc:	mov	w2, #0x5                   	// #5
  4016c0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4016c4:	mov	x0, #0x0                   	// #0
  4016c8:	add	x1, x1, #0x6de
  4016cc:	bl	401280 <dcgettext@plt>
  4016d0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4016d4:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  4016d8:	add	x2, x2, #0x6ea
  4016dc:	ldr	x1, [x1, #400]
  4016e0:	bl	4012b0 <printf@plt>
  4016e4:	mov	w0, #0x0                   	// #0
  4016e8:	bl	4010a0 <exit@plt>
  4016ec:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4016f0:	mov	w2, #0x5                   	// #5
  4016f4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4016f8:	add	x1, x1, #0x6fc
  4016fc:	ldr	x19, [x0, #384]
  401700:	mov	x0, #0x0                   	// #0
  401704:	bl	401280 <dcgettext@plt>
  401708:	mov	x1, x19
  40170c:	bl	401090 <fputs@plt>
  401710:	mov	w2, #0x5                   	// #5
  401714:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401718:	mov	x0, #0x0                   	// #0
  40171c:	add	x1, x1, #0x705
  401720:	bl	401280 <dcgettext@plt>
  401724:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401728:	ldr	x2, [x1, #400]
  40172c:	mov	x1, x0
  401730:	mov	x0, x19
  401734:	bl	4012e0 <fprintf@plt>
  401738:	mov	x1, x19
  40173c:	mov	w0, #0xa                   	// #10
  401740:	bl	4010f0 <fputc@plt>
  401744:	mov	w2, #0x5                   	// #5
  401748:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40174c:	mov	x0, #0x0                   	// #0
  401750:	add	x1, x1, #0x721
  401754:	bl	401280 <dcgettext@plt>
  401758:	mov	x1, x19
  40175c:	bl	401090 <fputs@plt>
  401760:	mov	w2, #0x5                   	// #5
  401764:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401768:	mov	x0, #0x0                   	// #0
  40176c:	add	x1, x1, #0x732
  401770:	bl	401280 <dcgettext@plt>
  401774:	mov	x1, x19
  401778:	bl	401090 <fputs@plt>
  40177c:	mov	w2, #0x5                   	// #5
  401780:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401784:	mov	x0, #0x0                   	// #0
  401788:	add	x1, x1, #0x73d
  40178c:	bl	401280 <dcgettext@plt>
  401790:	mov	x1, x19
  401794:	bl	401090 <fputs@plt>
  401798:	mov	w2, #0x5                   	// #5
  40179c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4017a0:	mov	x0, #0x0                   	// #0
  4017a4:	add	x1, x1, #0x783
  4017a8:	bl	401280 <dcgettext@plt>
  4017ac:	mov	x1, x19
  4017b0:	bl	401090 <fputs@plt>
  4017b4:	mov	x1, x19
  4017b8:	mov	w0, #0xa                   	// #10
  4017bc:	bl	4010f0 <fputc@plt>
  4017c0:	mov	w2, #0x5                   	// #5
  4017c4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4017c8:	mov	x0, #0x0                   	// #0
  4017cc:	add	x1, x1, #0x7cf
  4017d0:	bl	401280 <dcgettext@plt>
  4017d4:	mov	x19, x0
  4017d8:	mov	w2, #0x5                   	// #5
  4017dc:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4017e0:	mov	x0, #0x0                   	// #0
  4017e4:	add	x1, x1, #0x7e1
  4017e8:	bl	401280 <dcgettext@plt>
  4017ec:	mov	x4, x0
  4017f0:	adrp	x3, 402000 <tigetstr@plt+0xce0>
  4017f4:	add	x3, x3, #0x7f1
  4017f8:	mov	x2, x19
  4017fc:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401800:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401804:	add	x1, x1, #0x800
  401808:	add	x0, x0, #0x80c
  40180c:	bl	4012b0 <printf@plt>
  401810:	mov	w2, #0x5                   	// #5
  401814:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401818:	mov	x0, #0x0                   	// #0
  40181c:	add	x1, x1, #0x81d
  401820:	bl	401280 <dcgettext@plt>
  401824:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401828:	add	x1, x1, #0x838
  40182c:	bl	4012b0 <printf@plt>
  401830:	b	4016e4 <tigetstr@plt+0x3c4>
  401834:	mov	w0, #0x0                   	// #0
  401838:	b	4015b8 <tigetstr@plt+0x298>
  40183c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401840:	add	x0, x0, #0x8de
  401844:	bl	401190 <tigetflag@plt>
  401848:	cbz	w0, 4015dc <tigetstr@plt+0x2bc>
  40184c:	ldr	x0, [x19, #56]
  401850:	cbnz	x0, 4015dc <tigetstr@plt+0x2bc>
  401854:	ldr	x0, [x19, #104]
  401858:	cbnz	x0, 4015dc <tigetstr@plt+0x2bc>
  40185c:	b	4015d4 <tigetstr@plt+0x2b4>
  401860:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401864:	ldr	x0, [x0, #392]
  401868:	bl	402198 <tigetstr@plt+0xe78>
  40186c:	ldr	x0, [x19, #8]
  401870:	bl	401240 <free@plt>
  401874:	mov	w0, #0x0                   	// #0
  401878:	ldp	x19, x20, [sp, #16]
  40187c:	ldp	x21, x22, [sp, #32]
  401880:	ldp	x23, x24, [sp, #48]
  401884:	ldp	x25, x26, [sp, #64]
  401888:	ldp	x29, x30, [sp], #96
  40188c:	ret
  401890:	bl	402198 <tigetstr@plt+0xe78>
  401894:	mov	x0, x23
  401898:	bl	401130 <fclose@plt>
  40189c:	ldr	w0, [x20]
  4018a0:	add	w0, w0, #0x1
  4018a4:	str	w0, [x20]
  4018a8:	b	4015fc <tigetstr@plt+0x2dc>
  4018ac:	ldr	x1, [x19, #80]
  4018b0:	cbnz	x1, 401540 <tigetstr@plt+0x220>
  4018b4:	b	401544 <tigetstr@plt+0x224>
  4018b8:	mov	x29, #0x0                   	// #0
  4018bc:	mov	x30, #0x0                   	// #0
  4018c0:	mov	x5, x0
  4018c4:	ldr	x1, [sp]
  4018c8:	add	x2, sp, #0x8
  4018cc:	mov	x6, sp
  4018d0:	movz	x0, #0x0, lsl #48
  4018d4:	movk	x0, #0x0, lsl #32
  4018d8:	movk	x0, #0x40, lsl #16
  4018dc:	movk	x0, #0x1330
  4018e0:	movz	x3, #0x0, lsl #48
  4018e4:	movk	x3, #0x0, lsl #32
  4018e8:	movk	x3, #0x40, lsl #16
  4018ec:	movk	x3, #0x2598
  4018f0:	movz	x4, #0x0, lsl #48
  4018f4:	movk	x4, #0x0, lsl #32
  4018f8:	movk	x4, #0x40, lsl #16
  4018fc:	movk	x4, #0x2618
  401900:	bl	401180 <__libc_start_main@plt>
  401904:	bl	401200 <abort@plt>
  401908:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  40190c:	ldr	x0, [x0, #4064]
  401910:	cbz	x0, 401918 <tigetstr@plt+0x5f8>
  401914:	b	4011e0 <__gmon_start__@plt>
  401918:	ret
  40191c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401920:	add	x1, x0, #0x168
  401924:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401928:	add	x0, x0, #0x168
  40192c:	cmp	x1, x0
  401930:	b.eq	40195c <tigetstr@plt+0x63c>  // b.none
  401934:	sub	sp, sp, #0x10
  401938:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40193c:	ldr	x1, [x1, #1608]
  401940:	str	x1, [sp, #8]
  401944:	cbz	x1, 401954 <tigetstr@plt+0x634>
  401948:	mov	x16, x1
  40194c:	add	sp, sp, #0x10
  401950:	br	x16
  401954:	add	sp, sp, #0x10
  401958:	ret
  40195c:	ret
  401960:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401964:	add	x1, x0, #0x168
  401968:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40196c:	add	x0, x0, #0x168
  401970:	sub	x1, x1, x0
  401974:	mov	x2, #0x2                   	// #2
  401978:	asr	x1, x1, #3
  40197c:	sdiv	x1, x1, x2
  401980:	cbz	x1, 4019ac <tigetstr@plt+0x68c>
  401984:	sub	sp, sp, #0x10
  401988:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  40198c:	ldr	x2, [x2, #1616]
  401990:	str	x2, [sp, #8]
  401994:	cbz	x2, 4019a4 <tigetstr@plt+0x684>
  401998:	mov	x16, x2
  40199c:	add	sp, sp, #0x10
  4019a0:	br	x16
  4019a4:	add	sp, sp, #0x10
  4019a8:	ret
  4019ac:	ret
  4019b0:	stp	x29, x30, [sp, #-32]!
  4019b4:	mov	x29, sp
  4019b8:	str	x19, [sp, #16]
  4019bc:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  4019c0:	ldrb	w0, [x19, #408]
  4019c4:	cbnz	w0, 4019d4 <tigetstr@plt+0x6b4>
  4019c8:	bl	40191c <tigetstr@plt+0x5fc>
  4019cc:	mov	w0, #0x1                   	// #1
  4019d0:	strb	w0, [x19, #408]
  4019d4:	ldr	x19, [sp, #16]
  4019d8:	ldp	x29, x30, [sp], #32
  4019dc:	ret
  4019e0:	b	401960 <tigetstr@plt+0x640>
  4019e4:	stp	x29, x30, [sp, #-16]!
  4019e8:	mov	w0, #0x0                   	// #0
  4019ec:	mov	x29, sp
  4019f0:	bl	401080 <_exit@plt>
  4019f4:	stp	x29, x30, [sp, #-32]!
  4019f8:	mov	x29, sp
  4019fc:	stp	x19, x20, [sp, #16]
  401a00:	mov	x19, x0
  401a04:	bl	4012c0 <__errno_location@plt>
  401a08:	str	wzr, [x0]
  401a0c:	mov	x20, x0
  401a10:	mov	x0, x19
  401a14:	bl	401310 <ferror@plt>
  401a18:	cbz	w0, 401a34 <tigetstr@plt+0x714>
  401a1c:	ldr	w0, [x20]
  401a20:	cmp	w0, #0x9
  401a24:	csetm	w0, ne  // ne = any
  401a28:	ldp	x19, x20, [sp, #16]
  401a2c:	ldp	x29, x30, [sp], #32
  401a30:	ret
  401a34:	mov	x0, x19
  401a38:	bl	401250 <fflush@plt>
  401a3c:	cbnz	w0, 401a1c <tigetstr@plt+0x6fc>
  401a40:	mov	x0, x19
  401a44:	bl	401110 <fileno@plt>
  401a48:	tbnz	w0, #31, 401a1c <tigetstr@plt+0x6fc>
  401a4c:	bl	4010b0 <dup@plt>
  401a50:	tbnz	w0, #31, 401a1c <tigetstr@plt+0x6fc>
  401a54:	bl	4011d0 <close@plt>
  401a58:	cbz	w0, 401a28 <tigetstr@plt+0x708>
  401a5c:	b	401a1c <tigetstr@plt+0x6fc>
  401a60:	stp	x29, x30, [sp, #-16]!
  401a64:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401a68:	mov	x29, sp
  401a6c:	ldr	x0, [x0, #384]
  401a70:	bl	4019f4 <tigetstr@plt+0x6d4>
  401a74:	cbz	w0, 401abc <tigetstr@plt+0x79c>
  401a78:	bl	4012c0 <__errno_location@plt>
  401a7c:	ldr	w0, [x0]
  401a80:	cmp	w0, #0x20
  401a84:	b.eq	401abc <tigetstr@plt+0x79c>  // b.none
  401a88:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401a8c:	mov	w2, #0x5                   	// #5
  401a90:	add	x1, x1, #0x658
  401a94:	cbz	w0, 401aac <tigetstr@plt+0x78c>
  401a98:	mov	x0, #0x0                   	// #0
  401a9c:	bl	401280 <dcgettext@plt>
  401aa0:	bl	401230 <warn@plt>
  401aa4:	mov	w0, #0x1                   	// #1
  401aa8:	bl	401080 <_exit@plt>
  401aac:	mov	x0, #0x0                   	// #0
  401ab0:	bl	401280 <dcgettext@plt>
  401ab4:	bl	401260 <warnx@plt>
  401ab8:	b	401aa4 <tigetstr@plt+0x784>
  401abc:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401ac0:	ldr	x0, [x0, #360]
  401ac4:	bl	4019f4 <tigetstr@plt+0x6d4>
  401ac8:	cbnz	w0, 401aa4 <tigetstr@plt+0x784>
  401acc:	ldp	x29, x30, [sp], #16
  401ad0:	ret
  401ad4:	stp	x29, x30, [sp, #-32]!
  401ad8:	mov	x29, sp
  401adc:	stp	x19, x20, [sp, #16]
  401ae0:	mov	x20, x0
  401ae4:	mov	x19, x1
  401ae8:	bl	4011b0 <calloc@plt>
  401aec:	cbnz	x0, 401b08 <tigetstr@plt+0x7e8>
  401af0:	cbz	x20, 401b08 <tigetstr@plt+0x7e8>
  401af4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401af8:	mov	x2, x19
  401afc:	add	x1, x1, #0x664
  401b00:	mov	w0, #0x1                   	// #1
  401b04:	bl	4012f0 <err@plt>
  401b08:	ldp	x19, x20, [sp, #16]
  401b0c:	ldp	x29, x30, [sp], #32
  401b10:	ret
  401b14:	stp	x29, x30, [sp, #-32]!
  401b18:	mov	x29, sp
  401b1c:	str	x19, [sp, #16]
  401b20:	mov	w19, w0
  401b24:	bl	401100 <putwchar@plt>
  401b28:	cmn	w0, #0x1
  401b2c:	csinv	w0, w19, wzr, ne  // ne = any
  401b30:	ldr	x19, [sp, #16]
  401b34:	ldp	x29, x30, [sp], #32
  401b38:	ret
  401b3c:	stp	x29, x30, [sp, #-64]!
  401b40:	mov	x29, sp
  401b44:	stp	x19, x20, [sp, #16]
  401b48:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401b4c:	str	w0, [x20, #416]
  401b50:	add	x20, x20, #0x1a0
  401b54:	stp	x21, x22, [sp, #32]
  401b58:	mov	w21, w0
  401b5c:	mov	w22, #0x7fffffff            	// #2147483647
  401b60:	stp	x23, x24, [sp, #48]
  401b64:	mov	w23, #0x3ffffffe            	// #1073741822
  401b68:	mov	w24, #0xc                   	// #12
  401b6c:	ldr	w0, [x20, #4]
  401b70:	cmp	w0, w21
  401b74:	b.le	401b8c <tigetstr@plt+0x86c>
  401b78:	ldp	x19, x20, [sp, #16]
  401b7c:	ldp	x21, x22, [sp, #32]
  401b80:	ldp	x23, x24, [sp, #48]
  401b84:	ldp	x29, x30, [sp], #64
  401b88:	ret
  401b8c:	cmp	w0, w22
  401b90:	b.ne	401bb4 <tigetstr@plt+0x894>  // b.any
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401b9c:	mov	x0, #0x0                   	// #0
  401ba0:	add	x1, x1, #0x67e
  401ba4:	bl	401280 <dcgettext@plt>
  401ba8:	mov	x1, x0
  401bac:	mov	w0, #0x1                   	// #1
  401bb0:	bl	401290 <errx@plt>
  401bb4:	cmp	w0, w23
  401bb8:	lsl	w19, w0, #1
  401bbc:	csel	w19, w19, w22, le
  401bc0:	str	w19, [x20, #4]
  401bc4:	ldr	x0, [x20, #8]
  401bc8:	smull	x19, w19, w24
  401bcc:	mov	x1, x19
  401bd0:	bl	4011c0 <realloc@plt>
  401bd4:	cmp	x0, #0x0
  401bd8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  401bdc:	b.eq	401bf4 <tigetstr@plt+0x8d4>  // b.none
  401be0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401be4:	mov	x2, x19
  401be8:	add	x1, x1, #0x664
  401bec:	mov	w0, #0x1                   	// #1
  401bf0:	bl	4012f0 <err@plt>
  401bf4:	str	x0, [x20, #8]
  401bf8:	b	401b6c <tigetstr@plt+0x84c>
  401bfc:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  401c00:	add	x3, x2, #0x1a0
  401c04:	str	w0, [x3, #16]
  401c08:	tbz	w0, #31, 401c14 <tigetstr@plt+0x8f4>
  401c0c:	str	wzr, [x3, #16]
  401c10:	ret
  401c14:	ldr	w2, [x2, #416]
  401c18:	cmp	w0, w2
  401c1c:	b.le	401c10 <tigetstr@plt+0x8f0>
  401c20:	b	401b3c <tigetstr@plt+0x81c>
  401c24:	stp	x29, x30, [sp, #-32]!
  401c28:	mov	x29, sp
  401c2c:	stp	x19, x20, [sp, #16]
  401c30:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401c34:	add	x19, x20, #0x1a0
  401c38:	ldr	x0, [x19, #8]
  401c3c:	cbnz	x0, 401c7c <tigetstr@plt+0x95c>
  401c40:	mov	w0, #0x2000                	// #8192
  401c44:	mov	x1, #0xc                   	// #12
  401c48:	str	w0, [x19, #4]
  401c4c:	mov	x0, #0x2000                	// #8192
  401c50:	bl	401ad4 <tigetstr@plt+0x7b4>
  401c54:	str	x0, [x19, #8]
  401c58:	mov	w0, #0x0                   	// #0
  401c5c:	bl	401bfc <tigetstr@plt+0x8dc>
  401c60:	ldr	w0, [x19, #20]
  401c64:	str	wzr, [x20, #416]
  401c68:	and	w0, w0, #0x1
  401c6c:	str	w0, [x19, #20]
  401c70:	ldp	x19, x20, [sp, #16]
  401c74:	ldp	x29, x30, [sp], #32
  401c78:	ret
  401c7c:	ldr	w2, [x20, #416]
  401c80:	mov	w1, #0xc                   	// #12
  401c84:	smull	x2, w2, w1
  401c88:	mov	w1, #0x0                   	// #0
  401c8c:	bl	4011a0 <memset@plt>
  401c90:	b	401c58 <tigetstr@plt+0x938>
  401c94:	cbz	x0, 401ca8 <tigetstr@plt+0x988>
  401c98:	adrp	x2, 401000 <_exit@plt-0x80>
  401c9c:	mov	w1, #0x1                   	// #1
  401ca0:	add	x2, x2, #0xb14
  401ca4:	b	4010d0 <tputs@plt>
  401ca8:	ret
  401cac:	stp	x29, x30, [sp, #-32]!
  401cb0:	mov	x29, sp
  401cb4:	stp	x19, x20, [sp, #16]
  401cb8:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401cbc:	add	x19, x19, #0x1a0
  401cc0:	mov	w20, w0
  401cc4:	ldr	w0, [x19, #24]
  401cc8:	cbnz	w0, 401d18 <tigetstr@plt+0x9f8>
  401ccc:	ldr	w0, [x19, #28]
  401cd0:	cbz	w0, 401ce0 <tigetstr@plt+0x9c0>
  401cd4:	cbz	w20, 401d00 <tigetstr@plt+0x9e0>
  401cd8:	mov	w0, #0x0                   	// #0
  401cdc:	bl	401cac <tigetstr@plt+0x98c>
  401ce0:	cmp	w20, #0x10
  401ce4:	b.hi	401d58 <tigetstr@plt+0xa38>  // b.pmore
  401ce8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401cec:	add	x0, x0, #0x920
  401cf0:	ldrb	w0, [x0, w20, uxtw]
  401cf4:	adr	x1, 401d00 <tigetstr@plt+0x9e0>
  401cf8:	add	x0, x1, w0, sxtb #2
  401cfc:	br	x0
  401d00:	ldr	w0, [x19, #28]
  401d04:	cbz	w0, 401d18 <tigetstr@plt+0x9f8>
  401d08:	cmp	w0, #0x8
  401d0c:	b.ne	401d28 <tigetstr@plt+0xa08>  // b.any
  401d10:	ldr	x0, [x19, #32]
  401d14:	bl	401c94 <tigetstr@plt+0x974>
  401d18:	str	w20, [x19, #28]
  401d1c:	ldp	x19, x20, [sp, #16]
  401d20:	ldp	x29, x30, [sp], #32
  401d24:	ret
  401d28:	ldr	x0, [x19, #40]
  401d2c:	b	401d14 <tigetstr@plt+0x9f4>
  401d30:	ldr	x0, [x19, #48]
  401d34:	b	401d14 <tigetstr@plt+0x9f4>
  401d38:	ldr	x0, [x19, #56]
  401d3c:	bl	401c94 <tigetstr@plt+0x974>
  401d40:	ldr	x0, [x19, #64]
  401d44:	b	401d14 <tigetstr@plt+0x9f4>
  401d48:	ldr	x0, [x19, #56]
  401d4c:	b	401d14 <tigetstr@plt+0x9f4>
  401d50:	ldr	x0, [x19, #72]
  401d54:	b	401d14 <tigetstr@plt+0x9f4>
  401d58:	ldr	x0, [x19, #80]
  401d5c:	b	401d14 <tigetstr@plt+0x9f4>
  401d60:	stp	x29, x30, [sp, #-48]!
  401d64:	mov	x29, sp
  401d68:	stp	x19, x20, [sp, #16]
  401d6c:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401d70:	add	x19, x19, #0x1a0
  401d74:	mov	w20, w1
  401d78:	str	x21, [sp, #32]
  401d7c:	bl	401100 <putwchar@plt>
  401d80:	ldr	w0, [x19, #88]
  401d84:	cbz	w0, 401d90 <tigetstr@plt+0xa70>
  401d88:	ldr	w0, [x19, #28]
  401d8c:	tbnz	w0, #3, 401dd0 <tigetstr@plt+0xab0>
  401d90:	ldp	x19, x20, [sp, #16]
  401d94:	ldr	x21, [sp, #32]
  401d98:	ldp	x29, x30, [sp], #48
  401d9c:	ret
  401da0:	ldr	x0, [x19, #96]
  401da4:	add	w21, w21, #0x1
  401da8:	bl	401c94 <tigetstr@plt+0x974>
  401dac:	cmp	w20, w21
  401db0:	b.gt	401da0 <tigetstr@plt+0xa80>
  401db4:	mov	w21, #0x0                   	// #0
  401db8:	cmp	w20, w21
  401dbc:	b.le	401d90 <tigetstr@plt+0xa70>
  401dc0:	ldr	x0, [x19, #104]
  401dc4:	add	w21, w21, #0x1
  401dc8:	bl	401c94 <tigetstr@plt+0x974>
  401dcc:	b	401db8 <tigetstr@plt+0xa98>
  401dd0:	mov	w21, #0x0                   	// #0
  401dd4:	b	401dac <tigetstr@plt+0xa8c>
  401dd8:	stp	x29, x30, [sp, #-80]!
  401ddc:	mov	x29, sp
  401de0:	stp	x19, x20, [sp, #16]
  401de4:	mov	w20, #0x0                   	// #0
  401de8:	stp	x21, x22, [sp, #32]
  401dec:	adrp	x22, 414000 <tigetstr@plt+0x12ce0>
  401df0:	add	x19, x22, #0x1a0
  401df4:	stp	x23, x24, [sp, #48]
  401df8:	mov	w23, #0x0                   	// #0
  401dfc:	mov	w24, #0x0                   	// #0
  401e00:	str	x25, [sp, #64]
  401e04:	mov	w25, #0xc                   	// #12
  401e08:	ldr	w0, [x19]
  401e0c:	cmp	w0, w20
  401e10:	b.gt	401f80 <tigetstr@plt+0xc60>
  401e14:	cbz	w24, 401e20 <tigetstr@plt+0xb00>
  401e18:	mov	w0, #0x0                   	// #0
  401e1c:	bl	401cac <tigetstr@plt+0x98c>
  401e20:	ldr	w0, [x19, #128]
  401e24:	cbz	w0, 401ea4 <tigetstr@plt+0xb84>
  401e28:	cbz	w23, 401ea4 <tigetstr@plt+0xb84>
  401e2c:	ldr	w25, [x22, #416]
  401e30:	mov	x1, #0x4                   	// #4
  401e34:	mov	w24, #0x0                   	// #0
  401e38:	add	w0, w25, #0x1
  401e3c:	sxtw	x0, w0
  401e40:	bl	401ad4 <tigetstr@plt+0x7b4>
  401e44:	ldr	x2, [x19, #8]
  401e48:	mov	x21, x0
  401e4c:	mov	x20, x0
  401e50:	mov	w4, #0xc                   	// #12
  401e54:	mov	w0, #0x0                   	// #0
  401e58:	mov	w5, #0x5f                  	// #95
  401e5c:	mov	w6, #0x20                  	// #32
  401e60:	cmp	w25, w0
  401e64:	b.gt	402000 <tigetstr@plt+0xce0>
  401e68:	mov	w0, #0xd                   	// #13
  401e6c:	bl	401100 <putwchar@plt>
  401e70:	mov	w0, #0x20                  	// #32
  401e74:	str	w0, [x20]
  401e78:	str	wzr, [x20]
  401e7c:	ldr	w0, [x20, #-4]!
  401e80:	cmp	w0, #0x20
  401e84:	b.eq	401e78 <tigetstr@plt+0xb58>  // b.none
  401e88:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401e8c:	ldr	x1, [x0, #384]
  401e90:	mov	x0, x21
  401e94:	bl	401270 <fputws@plt>
  401e98:	cbnz	w24, 402058 <tigetstr@plt+0xd38>
  401e9c:	mov	x0, x21
  401ea0:	bl	401240 <free@plt>
  401ea4:	mov	w0, #0xa                   	// #10
  401ea8:	bl	401100 <putwchar@plt>
  401eac:	ldr	w0, [x19, #24]
  401eb0:	cbz	w0, 401f4c <tigetstr@plt+0xc2c>
  401eb4:	cbz	w23, 401f4c <tigetstr@plt+0xc2c>
  401eb8:	ldr	w21, [x22, #416]
  401ebc:	mov	x1, #0x4                   	// #4
  401ec0:	add	w0, w21, #0x1
  401ec4:	sxtw	x0, w0
  401ec8:	bl	401ad4 <tigetstr@plt+0x7b4>
  401ecc:	ldr	x3, [x19, #8]
  401ed0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401ed4:	add	x1, x1, #0x934
  401ed8:	mov	x20, x0
  401edc:	mov	x4, #0xc                   	// #12
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	mov	w5, #0x58                  	// #88
  401ee8:	mov	w6, #0x21                  	// #33
  401eec:	mov	w7, #0x5f                  	// #95
  401ef0:	mov	w8, #0x76                  	// #118
  401ef4:	mov	w9, #0x5e                  	// #94
  401ef8:	mov	w10, #0x67                  	// #103
  401efc:	mov	w11, #0x20                  	// #32
  401f00:	cmp	w21, w0
  401f04:	b.gt	4020b0 <tigetstr@plt+0xd90>
  401f08:	cmp	w21, #0x0
  401f0c:	mov	w1, #0x20                  	// #32
  401f10:	csel	w21, w21, wzr, ge  // ge = tcont
  401f14:	add	x0, x20, w21, sxtw #2
  401f18:	str	w1, [x20, w21, sxtw #2]
  401f1c:	str	wzr, [x0]
  401f20:	ldr	w1, [x0, #-4]!
  401f24:	cmp	w1, #0x20
  401f28:	b.eq	401f1c <tigetstr@plt+0xbfc>  // b.none
  401f2c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401f30:	ldr	x1, [x0, #384]
  401f34:	mov	x0, x20
  401f38:	bl	401270 <fputws@plt>
  401f3c:	mov	w0, #0xa                   	// #10
  401f40:	bl	401100 <putwchar@plt>
  401f44:	mov	x0, x20
  401f48:	bl	401240 <free@plt>
  401f4c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401f50:	ldr	x0, [x0, #384]
  401f54:	bl	401250 <fflush@plt>
  401f58:	ldr	w0, [x19, #112]
  401f5c:	cbz	w0, 401f68 <tigetstr@plt+0xc48>
  401f60:	sub	w0, w0, #0x1
  401f64:	str	w0, [x19, #112]
  401f68:	ldp	x19, x20, [sp, #16]
  401f6c:	ldp	x21, x22, [sp, #32]
  401f70:	ldp	x23, x24, [sp, #48]
  401f74:	ldr	x25, [sp, #64]
  401f78:	ldp	x29, x30, [sp], #80
  401f7c:	b	401c24 <tigetstr@plt+0x904>
  401f80:	smull	x21, w20, w25
  401f84:	ldr	x0, [x19, #8]
  401f88:	ldrsb	w0, [x0, x21]
  401f8c:	cmp	w0, w24
  401f90:	b.eq	401fa4 <tigetstr@plt+0xc84>  // b.none
  401f94:	bl	401cac <tigetstr@plt+0x98c>
  401f98:	add	w23, w23, #0x1
  401f9c:	ldr	x0, [x19, #8]
  401fa0:	ldrsb	w24, [x0, x21]
  401fa4:	ldr	x1, [x19, #8]
  401fa8:	add	x1, x1, x21
  401fac:	ldr	w0, [x1, #4]
  401fb0:	cbnz	w0, 401ff8 <tigetstr@plt+0xcd8>
  401fb4:	ldr	w0, [x19, #112]
  401fb8:	cbz	w0, 401fe8 <tigetstr@plt+0xcc8>
  401fbc:	ldr	x0, [x19, #120]
  401fc0:	bl	401c94 <tigetstr@plt+0x974>
  401fc4:	ldr	x0, [x19, #8]
  401fc8:	add	x21, x0, x21
  401fcc:	ldr	w0, [x21, #8]
  401fd0:	cmp	w0, #0x1
  401fd4:	b.le	401fe0 <tigetstr@plt+0xcc0>
  401fd8:	sub	w0, w0, #0x1
  401fdc:	add	w20, w20, w0
  401fe0:	add	w20, w20, #0x1
  401fe4:	b	401e08 <tigetstr@plt+0xae8>
  401fe8:	mov	w1, #0x1                   	// #1
  401fec:	mov	w0, #0x20                  	// #32
  401ff0:	bl	401d60 <tigetstr@plt+0xa40>
  401ff4:	b	401fc4 <tigetstr@plt+0xca4>
  401ff8:	ldr	w1, [x1, #8]
  401ffc:	b	401ff0 <tigetstr@plt+0xcd0>
  402000:	smull	x3, w0, w4
  402004:	add	x20, x20, #0x4
  402008:	add	x1, x2, x3
  40200c:	ldrsb	w3, [x2, x3]
  402010:	cmp	w3, #0x8
  402014:	b.eq	40202c <tigetstr@plt+0xd0c>  // b.none
  402018:	cmp	w3, #0x10
  40201c:	b.eq	402034 <tigetstr@plt+0xd14>  // b.none
  402020:	stur	w6, [x20, #-4]
  402024:	add	w0, w0, #0x1
  402028:	b	401e60 <tigetstr@plt+0xb40>
  40202c:	stur	w5, [x20, #-4]
  402030:	b	402024 <tigetstr@plt+0xd04>
  402034:	ldr	w3, [x1, #4]
  402038:	stur	w3, [x20, #-4]
  40203c:	ldr	w1, [x1, #8]
  402040:	cmp	w1, #0x1
  402044:	b.le	402050 <tigetstr@plt+0xd30>
  402048:	sub	w1, w1, #0x1
  40204c:	add	w0, w0, w1
  402050:	mov	w24, #0x1                   	// #1
  402054:	b	402024 <tigetstr@plt+0xd04>
  402058:	mov	x20, x21
  40205c:	mov	w24, #0x20                  	// #32
  402060:	mov	w0, #0xd                   	// #13
  402064:	bl	401100 <putwchar@plt>
  402068:	ldr	w0, [x20]
  40206c:	cbnz	w0, 40209c <tigetstr@plt+0xd7c>
  402070:	mov	x20, x21
  402074:	mov	w24, #0x20                  	// #32
  402078:	mov	w0, #0xd                   	// #13
  40207c:	bl	401100 <putwchar@plt>
  402080:	ldr	w0, [x20]
  402084:	cbz	w0, 401e9c <tigetstr@plt+0xb7c>
  402088:	cmp	w0, #0x5f
  40208c:	add	x20, x20, #0x4
  402090:	csel	w0, w0, w24, ne  // ne = any
  402094:	bl	401100 <putwchar@plt>
  402098:	b	402080 <tigetstr@plt+0xd60>
  40209c:	cmp	w0, #0x5f
  4020a0:	add	x20, x20, #0x4
  4020a4:	csel	w0, w0, w24, ne  // ne = any
  4020a8:	bl	401100 <putwchar@plt>
  4020ac:	b	402068 <tigetstr@plt+0xd48>
  4020b0:	mul	x2, x0, x4
  4020b4:	ldrsb	w2, [x3, x2]
  4020b8:	cmp	w2, #0x10
  4020bc:	b.hi	402104 <tigetstr@plt+0xde4>  // b.pmore
  4020c0:	ldrb	w2, [x1, w2, uxtw]
  4020c4:	adr	x12, 4020d0 <tigetstr@plt+0xdb0>
  4020c8:	add	x2, x12, w2, sxtb #2
  4020cc:	br	x2
  4020d0:	str	w11, [x20, x0, lsl #2]
  4020d4:	add	x0, x0, #0x1
  4020d8:	b	401f00 <tigetstr@plt+0xbe0>
  4020dc:	str	w10, [x20, x0, lsl #2]
  4020e0:	b	4020d4 <tigetstr@plt+0xdb4>
  4020e4:	str	w9, [x20, x0, lsl #2]
  4020e8:	b	4020d4 <tigetstr@plt+0xdb4>
  4020ec:	str	w8, [x20, x0, lsl #2]
  4020f0:	b	4020d4 <tigetstr@plt+0xdb4>
  4020f4:	str	w7, [x20, x0, lsl #2]
  4020f8:	b	4020d4 <tigetstr@plt+0xdb4>
  4020fc:	str	w6, [x20, x0, lsl #2]
  402100:	b	4020d4 <tigetstr@plt+0xdb4>
  402104:	str	w5, [x20, x0, lsl #2]
  402108:	b	4020d4 <tigetstr@plt+0xdb4>
  40210c:	stp	x29, x30, [sp, #-48]!
  402110:	mov	x29, sp
  402114:	stp	x19, x20, [sp, #16]
  402118:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  40211c:	add	x0, x19, #0x1a0
  402120:	str	x21, [sp, #32]
  402124:	ldr	w20, [x19, #416]
  402128:	ldr	w21, [x0, #16]
  40212c:	bl	401dd8 <tigetstr@plt+0xab8>
  402130:	mov	w0, w21
  402134:	bl	401bfc <tigetstr@plt+0x8dc>
  402138:	str	w20, [x19, #416]
  40213c:	ldp	x19, x20, [sp, #16]
  402140:	ldr	x21, [sp, #32]
  402144:	ldp	x29, x30, [sp], #48
  402148:	ret
  40214c:	stp	x29, x30, [sp, #-32]!
  402150:	mov	x29, sp
  402154:	str	x19, [sp, #16]
  402158:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  40215c:	add	x19, x19, #0x1a0
  402160:	ldr	w0, [x19, #112]
  402164:	add	w0, w0, #0x1
  402168:	str	w0, [x19, #112]
  40216c:	bl	40210c <tigetstr@plt+0xdec>
  402170:	ldr	x0, [x19, #136]
  402174:	bl	401c94 <tigetstr@plt+0x974>
  402178:	ldr	x0, [x19, #136]
  40217c:	bl	401c94 <tigetstr@plt+0x974>
  402180:	ldr	w0, [x19, #112]
  402184:	add	w0, w0, #0x1
  402188:	str	w0, [x19, #112]
  40218c:	ldr	x19, [sp, #16]
  402190:	ldp	x29, x30, [sp], #32
  402194:	ret
  402198:	stp	x29, x30, [sp, #-80]!
  40219c:	mov	x29, sp
  4021a0:	stp	x19, x20, [sp, #16]
  4021a4:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  4021a8:	add	x19, x19, #0x1a0
  4021ac:	stp	x21, x22, [sp, #32]
  4021b0:	mov	x22, x0
  4021b4:	stp	x23, x24, [sp, #48]
  4021b8:	mov	x24, #0x5f                  	// #95
  4021bc:	mov	x23, #0xc                   	// #12
  4021c0:	movk	x24, #0x1, lsl #32
  4021c4:	str	x25, [sp, #64]
  4021c8:	mov	x0, x22
  4021cc:	bl	4011f0 <getwc@plt>
  4021d0:	mov	w21, w0
  4021d4:	cmn	w0, #0x1
  4021d8:	b.ne	402200 <tigetstr@plt+0xee0>  // b.any
  4021dc:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4021e0:	ldr	w0, [x0, #416]
  4021e4:	cbz	w0, 40257c <tigetstr@plt+0x125c>
  4021e8:	ldp	x19, x20, [sp, #16]
  4021ec:	ldp	x21, x22, [sp, #32]
  4021f0:	ldp	x23, x24, [sp, #48]
  4021f4:	ldr	x25, [sp, #64]
  4021f8:	ldp	x29, x30, [sp], #80
  4021fc:	b	401dd8 <tigetstr@plt+0xab8>
  402200:	cmp	w21, #0x20
  402204:	b.hi	402234 <tigetstr@plt+0xf14>  // b.pmore
  402208:	cmp	w21, #0x7
  40220c:	b.ls	40223c <tigetstr@plt+0xf1c>  // b.plast
  402210:	sub	w1, w21, #0x8
  402214:	cmp	w1, #0x18
  402218:	b.hi	40223c <tigetstr@plt+0xf1c>  // b.pmore
  40221c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  402220:	add	x0, x0, #0x948
  402224:	ldrh	w0, [x0, w1, uxtw #1]
  402228:	adr	x1, 402234 <tigetstr@plt+0xf14>
  40222c:	add	x0, x1, w0, sxth #2
  402230:	br	x0
  402234:	cmp	w21, #0x5f
  402238:	b.eq	4023d8 <tigetstr@plt+0x10b8>  // b.none
  40223c:	mov	w0, w21
  402240:	bl	4012a0 <iswprint@plt>
  402244:	cbz	w0, 4021c8 <tigetstr@plt+0xea8>
  402248:	mov	w0, w21
  40224c:	bl	401150 <wcwidth@plt>
  402250:	ldr	w25, [x19, #16]
  402254:	mov	w20, w0
  402258:	add	w0, w25, w0
  40225c:	bl	401b3c <tigetstr@plt+0x81c>
  402260:	ldr	x0, [x19, #8]
  402264:	mov	w1, #0xc                   	// #12
  402268:	ldrsb	w2, [x19, #20]
  40226c:	smaddl	x1, w25, w1, x0
  402270:	ldr	w0, [x1, #4]
  402274:	cbnz	w0, 4024d4 <tigetstr@plt+0x11b4>
  402278:	mov	x0, #0x0                   	// #0
  40227c:	str	w21, [x1, #4]
  402280:	cmp	w20, w0
  402284:	b.gt	4024b8 <tigetstr@plt+0x1198>
  402288:	mov	w0, #0x1                   	// #1
  40228c:	mov	w2, #0xffffffff            	// #-1
  402290:	str	w20, [x1, #8]
  402294:	add	x1, x1, #0xc
  402298:	cmp	w0, w20
  40229c:	b.lt	4024c8 <tigetstr@plt+0x11a8>  // b.tstop
  4022a0:	add	w0, w25, w20
  4022a4:	b	4022b0 <tigetstr@plt+0xf90>
  4022a8:	ldr	w0, [x19, #16]
  4022ac:	sub	w0, w0, #0x1
  4022b0:	bl	401bfc <tigetstr@plt+0x8dc>
  4022b4:	b	4021c8 <tigetstr@plt+0xea8>
  4022b8:	ldr	w0, [x19, #16]
  4022bc:	add	w0, w0, #0x8
  4022c0:	and	w0, w0, #0xfffffff8
  4022c4:	b	4022b0 <tigetstr@plt+0xf90>
  4022c8:	mov	w0, #0x0                   	// #0
  4022cc:	b	4022b0 <tigetstr@plt+0xf90>
  4022d0:	ldr	w0, [x19, #20]
  4022d4:	orr	w0, w0, #0x1
  4022d8:	str	w0, [x19, #20]
  4022dc:	b	4021c8 <tigetstr@plt+0xea8>
  4022e0:	ldr	w0, [x19, #20]
  4022e4:	and	w0, w0, #0xfffffffe
  4022e8:	b	4022d8 <tigetstr@plt+0xfb8>
  4022ec:	mov	x0, x22
  4022f0:	bl	4011f0 <getwc@plt>
  4022f4:	cmp	w0, #0x38
  4022f8:	b.eq	402314 <tigetstr@plt+0xff4>  // b.none
  4022fc:	cmp	w0, #0x39
  402300:	b.eq	402358 <tigetstr@plt+0x1038>  // b.none
  402304:	cmp	w0, #0x37
  402308:	b.ne	40239c <tigetstr@plt+0x107c>  // b.any
  40230c:	bl	40214c <tigetstr@plt+0xe2c>
  402310:	b	4021c8 <tigetstr@plt+0xea8>
  402314:	ldr	w0, [x19, #144]
  402318:	cmp	w0, #0x0
  40231c:	cbnz	w0, 402338 <tigetstr@plt+0x1018>
  402320:	ldr	w0, [x19, #20]
  402324:	orr	w0, w0, #0x2
  402328:	str	w0, [x19, #20]
  40232c:	mov	w0, #0xffffffff            	// #-1
  402330:	str	w0, [x19, #144]
  402334:	b	4021c8 <tigetstr@plt+0xea8>
  402338:	b.le	402350 <tigetstr@plt+0x1030>
  40233c:	ldr	w1, [x19, #20]
  402340:	sub	w0, w0, #0x1
  402344:	and	w1, w1, #0xfffffffb
  402348:	str	w1, [x19, #20]
  40234c:	b	402330 <tigetstr@plt+0x1010>
  402350:	str	wzr, [x19, #144]
  402354:	b	40230c <tigetstr@plt+0xfec>
  402358:	ldr	w0, [x19, #144]
  40235c:	cmp	w0, #0x0
  402360:	cbnz	w0, 402378 <tigetstr@plt+0x1058>
  402364:	ldr	w0, [x19, #20]
  402368:	orr	w0, w0, #0x4
  40236c:	str	w0, [x19, #20]
  402370:	mov	w0, #0x1                   	// #1
  402374:	b	402330 <tigetstr@plt+0x1010>
  402378:	b.ge	402390 <tigetstr@plt+0x1070>  // b.tcont
  40237c:	ldr	w1, [x19, #20]
  402380:	add	w0, w0, #0x1
  402384:	and	w1, w1, #0xfffffffd
  402388:	str	w1, [x19, #20]
  40238c:	b	402330 <tigetstr@plt+0x1010>
  402390:	str	wzr, [x19, #144]
  402394:	bl	40210c <tigetstr@plt+0xdec>
  402398:	b	4021c8 <tigetstr@plt+0xea8>
  40239c:	mov	x1, x22
  4023a0:	bl	401170 <ungetwc@plt>
  4023a4:	mov	x0, x22
  4023a8:	bl	4011f0 <getwc@plt>
  4023ac:	mov	w19, w0
  4023b0:	mov	w2, #0x5                   	// #5
  4023b4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4023b8:	mov	x0, #0x0                   	// #0
  4023bc:	add	x1, x1, #0x693
  4023c0:	bl	401280 <dcgettext@plt>
  4023c4:	mov	x1, x0
  4023c8:	mov	w3, w19
  4023cc:	mov	w2, #0x1b                  	// #27
  4023d0:	mov	w0, #0x1                   	// #1
  4023d4:	bl	401290 <errx@plt>
  4023d8:	ldr	w0, [x19, #16]
  4023dc:	mov	w2, #0xc                   	// #12
  4023e0:	ldr	x3, [x19, #8]
  4023e4:	sxtw	x1, w0
  4023e8:	smaddl	x0, w0, w2, x3
  4023ec:	ldp	w4, w2, [x0, #4]
  4023f0:	cbnz	w4, 4023f8 <tigetstr@plt+0x10d8>
  4023f4:	tbz	w2, #31, 402490 <tigetstr@plt+0x1170>
  4023f8:	add	x5, x3, #0x8
  4023fc:	mov	w2, #0x0                   	// #0
  402400:	mul	x0, x1, x23
  402404:	mov	w4, w1
  402408:	cmp	w1, #0x0
  40240c:	ldr	w0, [x5, x0]
  402410:	b.gt	40245c <tigetstr@plt+0x113c>
  402414:	cbz	w2, 40241c <tigetstr@plt+0x10fc>
  402418:	str	w1, [x19, #16]
  40241c:	ldr	w4, [x19, #16]
  402420:	mov	w1, #0x0                   	// #0
  402424:	ldrsb	w6, [x19, #20]
  402428:	sxtw	x2, w4
  40242c:	sub	w5, w2, w4
  402430:	cmp	w0, w5
  402434:	b.gt	402470 <tigetstr@plt+0x1150>
  402438:	cmp	w0, #0x0
  40243c:	csel	w0, w0, wzr, ge  // ge = tcont
  402440:	add	w0, w0, w4
  402444:	cbz	w1, 40244c <tigetstr@plt+0x112c>
  402448:	str	w0, [x19, #16]
  40244c:	ldr	w0, [x19, #16]
  402450:	b	4022b0 <tigetstr@plt+0xf90>
  402454:	mov	w2, #0x1                   	// #1
  402458:	b	402400 <tigetstr@plt+0x10e0>
  40245c:	sub	x1, x1, #0x1
  402460:	tbnz	w0, #31, 402454 <tigetstr@plt+0x1134>
  402464:	cbz	w2, 40241c <tigetstr@plt+0x10fc>
  402468:	str	w4, [x19, #16]
  40246c:	b	40241c <tigetstr@plt+0x10fc>
  402470:	mul	x5, x2, x23
  402474:	add	x2, x2, #0x1
  402478:	ldrb	w1, [x3, x5]
  40247c:	orr	w1, w6, w1
  402480:	orr	w1, w1, #0x8
  402484:	strb	w1, [x3, x5]
  402488:	mov	w1, #0x1                   	// #1
  40248c:	b	40242c <tigetstr@plt+0x110c>
  402490:	stur	x24, [x0, #4]
  402494:	ldr	w0, [x19, #16]
  402498:	add	w0, w0, #0x1
  40249c:	b	4022b0 <tigetstr@plt+0xf90>
  4024a0:	bl	401dd8 <tigetstr@plt+0xab8>
  4024a4:	b	4021c8 <tigetstr@plt+0xea8>
  4024a8:	bl	401dd8 <tigetstr@plt+0xab8>
  4024ac:	mov	w0, #0xc                   	// #12
  4024b0:	bl	401100 <putwchar@plt>
  4024b4:	b	4021c8 <tigetstr@plt+0xea8>
  4024b8:	mul	x3, x0, x23
  4024bc:	add	x0, x0, #0x1
  4024c0:	strb	w2, [x1, x3]
  4024c4:	b	402280 <tigetstr@plt+0xf60>
  4024c8:	add	w0, w0, #0x1
  4024cc:	str	w2, [x1, #8]
  4024d0:	b	402294 <tigetstr@plt+0xf74>
  4024d4:	cmp	w0, #0x5f
  4024d8:	b.ne	402530 <tigetstr@plt+0x1210>  // b.any
  4024dc:	mov	x3, x1
  4024e0:	mov	x5, x1
  4024e4:	mov	w4, #0x0                   	// #0
  4024e8:	str	w21, [x1, #4]
  4024ec:	cmp	w4, w20
  4024f0:	b.lt	402518 <tigetstr@plt+0x11f8>  // b.tstop
  4024f4:	mov	w0, #0x1                   	// #1
  4024f8:	str	w20, [x1, #8]
  4024fc:	mov	w1, #0xffffffff            	// #-1
  402500:	add	x3, x3, #0xc
  402504:	cmp	w0, w20
  402508:	b.ge	4022a0 <tigetstr@plt+0xf80>  // b.tcont
  40250c:	add	w0, w0, #0x1
  402510:	str	w1, [x3, #8]
  402514:	b	402500 <tigetstr@plt+0x11e0>
  402518:	ldrb	w0, [x5]
  40251c:	add	w4, w4, #0x1
  402520:	orr	w0, w2, w0
  402524:	orr	w0, w0, #0x8
  402528:	strb	w0, [x5], #12
  40252c:	b	4024ec <tigetstr@plt+0x11cc>
  402530:	cmp	w0, w21
  402534:	b.ne	40255c <tigetstr@plt+0x123c>  // b.any
  402538:	mov	w3, #0x0                   	// #0
  40253c:	cmp	w3, w20
  402540:	b.ge	4022a0 <tigetstr@plt+0xf80>  // b.tcont
  402544:	ldrb	w0, [x1]
  402548:	add	w3, w3, #0x1
  40254c:	orr	w0, w2, w0
  402550:	orr	w0, w0, #0x10
  402554:	strb	w0, [x1], #12
  402558:	b	40253c <tigetstr@plt+0x121c>
  40255c:	ldr	w20, [x1, #8]
  402560:	mov	x0, #0x0                   	// #0
  402564:	cmp	w20, w0
  402568:	b.le	4022a0 <tigetstr@plt+0xf80>
  40256c:	mul	x3, x0, x23
  402570:	add	x0, x0, #0x1
  402574:	strb	w2, [x1, x3]
  402578:	b	402564 <tigetstr@plt+0x1244>
  40257c:	ldp	x19, x20, [sp, #16]
  402580:	ldp	x21, x22, [sp, #32]
  402584:	ldp	x23, x24, [sp, #48]
  402588:	ldr	x25, [sp, #64]
  40258c:	ldp	x29, x30, [sp], #80
  402590:	ret
  402594:	nop
  402598:	stp	x29, x30, [sp, #-64]!
  40259c:	mov	x29, sp
  4025a0:	stp	x19, x20, [sp, #16]
  4025a4:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  4025a8:	add	x20, x20, #0xde0
  4025ac:	stp	x21, x22, [sp, #32]
  4025b0:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  4025b4:	add	x21, x21, #0xdd8
  4025b8:	sub	x20, x20, x21
  4025bc:	mov	w22, w0
  4025c0:	stp	x23, x24, [sp, #48]
  4025c4:	mov	x23, x1
  4025c8:	mov	x24, x2
  4025cc:	bl	401040 <_exit@plt-0x40>
  4025d0:	cmp	xzr, x20, asr #3
  4025d4:	b.eq	402600 <tigetstr@plt+0x12e0>  // b.none
  4025d8:	asr	x20, x20, #3
  4025dc:	mov	x19, #0x0                   	// #0
  4025e0:	ldr	x3, [x21, x19, lsl #3]
  4025e4:	mov	x2, x24
  4025e8:	add	x19, x19, #0x1
  4025ec:	mov	x1, x23
  4025f0:	mov	w0, w22
  4025f4:	blr	x3
  4025f8:	cmp	x20, x19
  4025fc:	b.ne	4025e0 <tigetstr@plt+0x12c0>  // b.any
  402600:	ldp	x19, x20, [sp, #16]
  402604:	ldp	x21, x22, [sp, #32]
  402608:	ldp	x23, x24, [sp, #48]
  40260c:	ldp	x29, x30, [sp], #64
  402610:	ret
  402614:	nop
  402618:	ret
  40261c:	nop
  402620:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  402624:	mov	x1, #0x0                   	// #0
  402628:	ldr	x2, [x2, #352]
  40262c:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000402630 <.fini>:
  402630:	stp	x29, x30, [sp, #-16]!
  402634:	mov	x29, sp
  402638:	ldp	x29, x30, [sp], #16
  40263c:	ret
