# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps source_work.tb_usb_ahb_soc 
# Start time: 14:58:21 on Nov 27,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/ahb_lite_bus_cdl.sv(96): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Note: (vopt-143) Recognized 1 FSM in module "tx_fsm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "protocol_controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "RX_ControlFSM(fast)".
# ** Warning: source/RX_timer.sv(98): (vopt-2685) [TFMPC] - Too few port connections for 'counter_25'.  Expected 7, found 6.
# ** Warning: source/RX_timer.sv(98): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
# ** Warning: source/RX_timer.sv(110): (vopt-2685) [TFMPC] - Too few port connections for 'counter_8'.  Expected 7, found 6.
# ** Warning: source/RX_timer.sv(110): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
# ** Note: (vopt-143) Recognized 1 FSM in module "RX_timer(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "RX_bit_stuff_detector(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "bit_stuffer(fast)".
# ** Warning: source/usb_tx.sv(33): (vopt-2685) [TFMPC] - Too few port connections for 'TIM1'.  Expected 9, found 8.
# ** Warning: source/usb_tx.sv(33): (vopt-2718) [TFMPC] - Missing connection for port 'bit_count'.
# ** Note: (vopt-143) Recognized 1 FSM in module "clr_trans_size_fsm(fast)".
# Loading sv_std.std
# Loading work.tb_usb_ahb_soc(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.usb_ahb_soc(fast)
# Loading work.ahb_slave(fast)
# Loading work.clr_trans_size_fsm(fast)
# Loading work.ahb_addr_dec(fast)
# Loading work.protocol_controller(fast)
# Loading work.data_buffer(fast)
# Loading work.USB_RX(fast)
# Loading work.RX_ControlFSM(fast)
# Loading work.RX_SR(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.RX_byte_counter(fast)
# Loading work.flex_counter(fast)
# Loading work.RX_timer(fast)
# Loading work.flex_counter(fast__1)
# Loading work.RX_bit_stuff_detector(fast)
# Loading work.RX_decoder(fast)
# Loading work.crc_16bit_chk(fast)
# Loading work.crc_5bit_chk(fast)
# Loading work.usb_tx(fast)
# Loading work.pts_8_bit(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.tx_timer(fast)
# Loading work.counter25(fast)
# Loading work.bit_stuffer(fast)
# Loading work.crc_16_bit_gen(fast)
# Loading work.tx_fsm(fast)
# Loading work.encoder(fast)
source ryan.do
run 1 us
add wave -position 30  sim:/tb_usb_ahb_soc/DUT/RXBLOCK/decoder/value
add wave -position 31  sim:/tb_usb_ahb_soc/DUT/RXBLOCK/decoder/next_value
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_usb_ahb_soc(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.usb_ahb_soc(fast)
# Loading work.ahb_slave(fast)
# Loading work.clr_trans_size_fsm(fast)
# Loading work.ahb_addr_dec(fast)
# Loading work.protocol_controller(fast)
# Loading work.data_buffer(fast)
# Loading work.USB_RX(fast)
# Loading work.RX_ControlFSM(fast)
# Loading work.RX_SR(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.RX_byte_counter(fast)
# Loading work.flex_counter(fast)
# Loading work.RX_timer(fast)
# Loading work.flex_counter(fast__1)
# Loading work.RX_bit_stuff_detector(fast)
# Loading work.RX_decoder(fast)
# Loading work.crc_16bit_chk(fast)
# Loading work.crc_5bit_chk(fast)
# Loading work.usb_tx(fast)
# Loading work.pts_8_bit(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.tx_timer(fast)
# Loading work.counter25(fast)
# Loading work.bit_stuffer(fast)
# Loading work.crc_16_bit_gen(fast)
# Loading work.tx_fsm(fast)
# Loading work.encoder(fast)
run 5 us
# Causality operation skipped due to absence of debug database file
vlog -sv -work source_work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/RX_timer.sv
# QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
# Start time: 15:10:12 on Nov 27,2019
# vlog -reportprogress 300 -sv -work source_work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/RX_timer.sv 
# -- Compiling module RX_timer
# 
# Top level modules:
# 	RX_timer
# End time: 15:10:12 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/RX_timer.sv(98): (vopt-2685) [TFMPC] - Too few port connections for 'counter_25'.  Expected 7, found 6.
# ** Warning: /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/RX_timer.sv(98): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
# ** Warning: /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/RX_timer.sv(110): (vopt-2685) [TFMPC] - Too few port connections for 'counter_8'.  Expected 7, found 6.
# ** Warning: /home/ecegrid/a/mg133/ece337/CDL/ece337_CDL/source/RX_timer.sv(110): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
# ** Note: (vopt-143) Recognized 1 FSM in module "RX_timer(fast)".
# Loading sv_std.std
# Loading work.tb_usb_ahb_soc(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.usb_ahb_soc(fast)
# Loading work.ahb_slave(fast)
# Loading work.clr_trans_size_fsm(fast)
# Loading work.ahb_addr_dec(fast)
# Loading work.protocol_controller(fast)
# Loading work.data_buffer(fast)
# Loading work.USB_RX(fast)
# Loading work.RX_ControlFSM(fast)
# Loading work.RX_SR(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.RX_byte_counter(fast)
# Loading work.flex_counter(fast)
# Loading work.RX_timer(fast)
# Loading work.flex_counter(fast__1)
# Loading work.RX_bit_stuff_detector(fast)
# Loading work.RX_decoder(fast)
# Loading work.crc_16bit_chk(fast)
# Loading work.crc_5bit_chk(fast)
# Loading work.usb_tx(fast)
# Loading work.pts_8_bit(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.tx_timer(fast)
# Loading work.counter25(fast)
# Loading work.bit_stuffer(fast)
# Loading work.crc_16_bit_gen(fast)
# Loading work.tx_fsm(fast)
# Loading work.encoder(fast)
run 1 us
run 20 us
