// Seed: 289120042
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd86,
    parameter id_20 = 32'd69
) (
    input supply1 id_0,
    input supply0 _id_1,
    output supply1 id_2[1 'b0 : id_20],
    output tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    output supply0 id_9,
    output tri id_10,
    input wor id_11
    , id_26,
    output wand id_12,
    output supply0 id_13,
    input wor void id_14,
    output wand id_15,
    output supply1 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wire id_19,
    output tri1 _id_20,
    output wand id_21,
    input uwire id_22,
    input wor id_23,
    input tri0 id_24
);
  wire id_27;
  integer id_28;
  ;
  wire [id_1 : -1] id_29;
  wire id_30;
  module_0 modCall_1 (
      id_30,
      id_28,
      id_28
  );
endmodule
