
---------- Begin Simulation Statistics ----------
final_tick                                  515385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43385                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159340                       # Number of bytes of host memory used
host_op_rate                                    43484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.79                       # Real time elapsed on the host
host_tick_rate                              136143861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      164228                       # Number of instructions simulated
sim_ops                                        164610                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000515                       # Number of seconds simulated
sim_ticks                                   515385000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22341                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.004524                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.995476                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1026107.000009                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15920                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6421                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4662.999991                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98834                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98834                       # number of integer instructions
system.cpu00.num_int_register_reads            120829                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64480                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36556                       # number of memory refs
system.cpu00.num_store_insts                    16267                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62915     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15970     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2331500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2331500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2331500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     513053500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2331500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             848                       # Number of branches fetched
system.cpu01.committedInsts                      4516                       # Number of instructions committed
system.cpu01.committedOps                        4522                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.977935                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.022065                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             22744.001956                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          444                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       404                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1008025.998044                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4444                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4444                       # number of integer instructions
system.cpu01.num_int_register_reads              5123                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3292                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1103                       # Number of load instructions
system.cpu01.num_mem_refs                        1640                       # number of memory refs
system.cpu01.num_store_insts                      537                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu01.op_class::IntAlu                    2871     63.46%     63.68% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::MemRead                   1107     24.47%     88.22% # Class of executed instruction
system.cpu01.op_class::MemWrite                   521     11.52%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4524                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      101376500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    101376500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    101376500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     414008500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    101376500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             847                       # Number of branches fetched
system.cpu02.committedInsts                      4509                       # Number of instructions committed
system.cpu02.committedOps                        4515                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.980389                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.019611                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1030769                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             20213.982350                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          444                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       403                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1010555.017650                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4437                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4437                       # number of integer instructions
system.cpu02.num_int_register_reads              5115                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3285                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1100                       # Number of load instructions
system.cpu02.num_mem_refs                        1637                       # number of memory refs
system.cpu02.num_store_insts                      537                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2867     63.47%     63.69% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu02.op_class::MemRead                   1104     24.44%     88.20% # Class of executed instruction
system.cpu02.op_class::MemWrite                   521     11.53%     99.73% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4517                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       95757000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     95757000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     95757000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     419628000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     95757000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             845                       # Number of branches fetched
system.cpu03.committedInsts                      4470                       # Number of instructions committed
system.cpu03.committedOps                        4476                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.980206                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.019794                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1030769                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             20402.982166                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          430                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       415                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1010366.017834                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4384                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4384                       # number of integer instructions
system.cpu03.num_int_register_reads              5058                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3250                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1090                       # Number of load instructions
system.cpu03.num_mem_refs                        1621                       # number of memory refs
system.cpu03.num_store_insts                      531                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2844     63.51%     63.73% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu03.op_class::MemRead                   1094     24.43%     88.23% # Class of executed instruction
system.cpu03.op_class::MemWrite                   515     11.50%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4478                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       88589000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     88589000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     88589000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     426796000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     88589000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             842                       # Number of branches fetched
system.cpu04.committedInsts                      4445                       # Number of instructions committed
system.cpu04.committedOps                        4451                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.979860                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.020140                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             20760.001960                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          426                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       416                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1010009.998040                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4357                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4357                       # number of integer instructions
system.cpu04.num_int_register_reads              5027                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3230                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1085                       # Number of load instructions
system.cpu04.num_mem_refs                        1613                       # number of memory refs
system.cpu04.num_store_insts                      528                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2827     63.49%     63.71% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu04.op_class::MemRead                   1089     24.46%     88.23% # Class of executed instruction
system.cpu04.op_class::MemWrite                   512     11.50%     99.73% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4453                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       81436500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     81436500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     81436500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     433948500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     81436500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             848                       # Number of branches fetched
system.cpu05.committedInsts                      4484                       # Number of instructions committed
system.cpu05.committedOps                        4490                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.980213                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.019787                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1030769                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             20395.982173                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          432                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       416                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1010373.017827                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4398                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4398                       # number of integer instructions
system.cpu05.num_int_register_reads              5075                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3260                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1095                       # Number of load instructions
system.cpu05.num_mem_refs                        1627                       # number of memory refs
system.cpu05.num_store_insts                      532                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2852     63.49%     63.71% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu05.op_class::MemRead                   1099     24.47%     88.25% # Class of executed instruction
system.cpu05.op_class::MemWrite                   516     11.49%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4492                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       74847500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     74847500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     74847500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     440537500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     74847500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             842                       # Number of branches fetched
system.cpu06.committedInsts                      4450                       # Number of instructions committed
system.cpu06.committedOps                        4456                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.980734                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.019266                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             19859.001961                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          426                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       416                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1010910.998039                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4362                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4362                       # number of integer instructions
system.cpu06.num_int_register_reads              5033                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3234                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1086                       # Number of load instructions
system.cpu06.num_mem_refs                        1615                       # number of memory refs
system.cpu06.num_store_insts                      529                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2830     63.48%     63.71% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu06.op_class::MemRead                   1090     24.45%     88.22% # Class of executed instruction
system.cpu06.op_class::MemWrite                   513     11.51%     99.73% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4458                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       68100000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     68100000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     68100000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     447285000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     68100000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             832                       # Number of branches fetched
system.cpu07.committedInsts                      4392                       # Number of instructions committed
system.cpu07.committedOps                        4398                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.980821                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.019179                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             19769.001962                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          422                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       410                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1011000.998038                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4306                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4306                       # number of integer instructions
system.cpu07.num_int_register_reads              4968                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3191                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1070                       # Number of load instructions
system.cpu07.num_mem_refs                        1592                       # number of memory refs
system.cpu07.num_store_insts                      522                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2795     63.52%     63.75% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.05%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::MemRead                   1074     24.41%     88.23% # Class of executed instruction
system.cpu07.op_class::MemWrite                   506     11.50%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4400                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       59579500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     59579500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     59579500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     455805500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     59579500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             814                       # Number of branches fetched
system.cpu08.committedInsts                      4296                       # Number of instructions committed
system.cpu08.committedOps                        4302                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.980935                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.019065                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             19652.001962                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       401                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1011117.998038                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4212                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4212                       # number of integer instructions
system.cpu08.num_int_register_reads              4860                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3120                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1046                       # Number of load instructions
system.cpu08.num_mem_refs                        1558                       # number of memory refs
system.cpu08.num_store_insts                      512                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2733     63.50%     63.73% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.05%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::MemRead                   1050     24.40%     88.20% # Class of executed instruction
system.cpu08.op_class::MemWrite                   496     11.52%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4304                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       52825500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     52825500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     52825500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     462559500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     52825500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             815                       # Number of branches fetched
system.cpu09.committedInsts                      4294                       # Number of instructions committed
system.cpu09.committedOps                        4300                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.980948                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.019052                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1030769                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             19637.982910                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          410                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       405                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1011131.017090                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4206                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4206                       # number of integer instructions
system.cpu09.num_int_register_reads              4855                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3117                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1046                       # Number of load instructions
system.cpu09.num_mem_refs                        1557                       # number of memory refs
system.cpu09.num_store_insts                      511                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2732     63.51%     63.74% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.05%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::MemRead                   1050     24.41%     88.21% # Class of executed instruction
system.cpu09.op_class::MemWrite                   495     11.51%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4302                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       44855000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     44855000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     44855000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     470530000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     44855000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             797                       # Number of branches fetched
system.cpu10.committedInsts                      4209                       # Number of instructions committed
system.cpu10.committedOps                        4215                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.982048                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.017952                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             18504.001964                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          403                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       394                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1012265.998036                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4125                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4125                       # number of integer instructions
system.cpu10.num_int_register_reads              4762                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3056                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1024                       # Number of load instructions
system.cpu10.num_mem_refs                        1527                       # number of memory refs
system.cpu10.num_store_insts                      503                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2677     63.48%     63.72% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::MemRead                   1028     24.38%     88.17% # Class of executed instruction
system.cpu10.op_class::MemWrite                   487     11.55%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4217                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       38544000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     38544000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     38544000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     476841000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     38544000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             786                       # Number of branches fetched
system.cpu11.committedInsts                      4147                       # Number of instructions committed
system.cpu11.committedOps                        4153                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.982031                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.017969                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1030769                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             18521.983995                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          396                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       390                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1012247.016005                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4063                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4063                       # number of integer instructions
system.cpu11.num_int_register_reads              4690                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3009                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1010                       # Number of load instructions
system.cpu11.num_mem_refs                        1507                       # number of memory refs
system.cpu11.num_store_insts                      497                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2635     63.42%     63.66% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu11.op_class::MemRead                   1014     24.40%     88.13% # Class of executed instruction
system.cpu11.op_class::MemWrite                   481     11.58%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4155                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       29998000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     29998000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     29998000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     485387000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     29998000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             767                       # Number of branches fetched
system.cpu12.committedInsts                      4044                       # Number of instructions committed
system.cpu12.committedOps                        4050                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982580                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017420                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             17956.001965                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          389                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       378                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1012813.998035                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                3965                       # Number of integer alu accesses
system.cpu12.num_int_insts                       3965                       # number of integer instructions
system.cpu12.num_int_register_reads              4574                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             2934                       # number of times the integer registers were written
system.cpu12.num_load_insts                       983                       # Number of load instructions
system.cpu12.num_mem_refs                        1468                       # number of memory refs
system.cpu12.num_store_insts                      485                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2571     63.45%     63.70% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu12.op_class::MemRead                    987     24.36%     88.13% # Class of executed instruction
system.cpu12.op_class::MemWrite                   469     11.57%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4052                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       23390000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     23390000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     23390000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     491995000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     23390000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             758                       # Number of branches fetched
system.cpu13.committedInsts                      3994                       # Number of instructions committed
system.cpu13.committedOps                        4000                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.982940                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.017060                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1030769                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             17584.984906                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          384                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       374                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1013184.015094                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                3915                       # Number of integer alu accesses
system.cpu13.num_int_insts                       3915                       # number of integer instructions
system.cpu13.num_int_register_reads              4521                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2895                       # number of times the integer registers were written
system.cpu13.num_load_insts                       972                       # Number of load instructions
system.cpu13.num_mem_refs                        1453                       # number of memory refs
system.cpu13.num_store_insts                      481                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2536     63.37%     63.62% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.64% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.69% # Class of executed instruction
system.cpu13.op_class::MemRead                    976     24.39%     88.08% # Class of executed instruction
system.cpu13.op_class::MemWrite                   465     11.62%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4002                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       16851000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     16851000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     16851000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     498534000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16851000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             744                       # Number of branches fetched
system.cpu14.committedInsts                      3944                       # Number of instructions committed
system.cpu14.committedOps                        3950                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.983163                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.016837                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1030770                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             17355.001966                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          378                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       366                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1013414.998034                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3870                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3870                       # number of integer instructions
system.cpu14.num_int_register_reads              4467                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2863                       # number of times the integer registers were written
system.cpu14.num_load_insts                       961                       # Number of load instructions
system.cpu14.num_mem_refs                        1438                       # number of memory refs
system.cpu14.num_store_insts                      477                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2501     63.28%     63.54% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.03%     63.56% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::MemRead                    965     24.42%     88.03% # Class of executed instruction
system.cpu14.op_class::MemWrite                   461     11.66%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     3952                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       10078000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     10078000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     10078000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     505307000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     10078000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             813                       # Number of branches fetched
system.cpu15.committedInsts                      4033                       # Number of instructions committed
system.cpu15.committedOps                        4038                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.980699                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.019301                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1030769                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             19894.982660                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          454                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       359                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1010874.017340                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3968                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3968                       # number of integer instructions
system.cpu15.num_int_register_reads              4549                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2925                       # number of times the integer registers were written
system.cpu15.num_load_insts                       914                       # Number of load instructions
system.cpu15.num_mem_refs                        1367                       # number of memory refs
system.cpu15.num_store_insts                      453                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.57%      0.57% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2662     65.65%     66.21% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     66.24% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.29% # Class of executed instruction
system.cpu15.op_class::MemRead                    917     22.61%     88.90% # Class of executed instruction
system.cpu15.op_class::MemWrite                   438     10.80%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4055                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     515385000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1002572.83                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               45887.30                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    27137.30                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       63.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    63.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.49                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     63082938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             63082938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     63082938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            63082938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          251                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   129.529880                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   105.804110                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   105.073622                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          128     51.00%     51.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           91     36.25%     87.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           25      9.96%     97.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            4      1.59%     98.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      0.80%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          251                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32512                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          508                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     45887.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 63082937.997807458043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     23310750                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1139                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          508                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                508                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   50.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  508                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        508                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                50.59                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     257                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2540000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    509307000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               23310750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    13785750                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             9801720                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      142921800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           503.509735                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2808500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     44585500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    131528000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7444250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    313418750                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  375705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       50509920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        15118620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             259501365                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           488395500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            11514000                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1085280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      157906530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           520.098082                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1769000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      9512750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    130759750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10411750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    346291750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1376160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       50208960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2106300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         3939720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             268050750                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           480119750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    958807.55                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               44166.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    25416.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       65.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    65.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.51                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     65690697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             65690697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     65814876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            65814876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1       124179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              124179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          245                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   138.187755                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   113.122006                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   109.540534                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          108     44.08%     44.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          106     43.27%     87.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           20      8.16%     95.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            6      2.45%     97.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            4      1.63%     99.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          245                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33856                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          529                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     44166.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 65690697.245748318732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     23364250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1185                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   53.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              84                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    528                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  529                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        529                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                53.69                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     284                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2645000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    508168000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               23364250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    13445500                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            10201290                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      144870630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           508.705376                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2374000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     16120000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     30195500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    141105250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7884250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    317706000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1536480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  364320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       54189120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        10560540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             262179120                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           488500500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            11503170                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1063860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      164529930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           523.443901                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      2040000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      8444750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    117086750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     10341750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    360831750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1460640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  565455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       44965920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2113440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         4235760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             269775135                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           485496750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    964622.16                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               46090.61                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    27340.61                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       65.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    65.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.51                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     65442339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             65442339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     65566518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            65566518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       124179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              124179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          262                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   128.732824                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   104.961075                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   105.777677                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          136     51.91%     51.91% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255           93     35.50%     87.40% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           27     10.31%     97.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511            2      0.76%     98.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            3      1.15%     99.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          262                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33728                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33728                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          527                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     46090.61                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33728                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 65442339.222134903073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     24289750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1175                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   50.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               34                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              17                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    525                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  527                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        527                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                50.28                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     265                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2635000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    509320500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               24289750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    14408500                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             9732180                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      143679900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           492.523531                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2235000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     14691750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     69485250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    105847750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      8019250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    315106000                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1428960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  364320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       40650240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1720740                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        20542980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             253839240                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           490439000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            11511150                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      160610040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           520.170552                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       856000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      8996750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    126186500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     10459000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    352246750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1049760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  629970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       48459360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2042040                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         3263580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             268088100                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           486301000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    933906.42                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               47873.39                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    29123.39                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       67.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    67.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.01                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.53                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     67553382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             67553382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     67677561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            67677561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3       124179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total              124179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          257                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   135.221790                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   108.429480                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   112.408372                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          129     50.19%     50.19% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           61     23.74%     73.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           32     12.45%     86.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           16      6.23%     92.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            9      3.50%     96.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            1      0.39%     96.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            2      0.78%     97.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            3      1.17%     98.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            1      0.39%     98.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            1      0.39%     99.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-831            2      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          257                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34752                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34816                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                     64                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3           64                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          544                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     47785.39                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34752                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 67429203.411042228341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     25995250                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3            1                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3         0.00                       # Per-master write average memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1208                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          544                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                544                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3            1                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   52.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               82                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               19                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    541                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  544                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        544                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                52.67                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     286                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2715000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    508979000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               25995250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    15814000                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             9741300                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      137402490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           492.898396                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2596500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     64853500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    123739000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      8074000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    301302000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1577280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       47515680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        19983120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             254032440                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           485667000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            11654220                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      165285750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           522.360924                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1661500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     11155750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    112747000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     10677750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    362503000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1229280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       43299840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         4392120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             269216985                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           481604250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           17                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.Data::total            3                      
system.ruby.Directory_Controller.Fetch   |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.Fetch::total         2108                      
system.ruby.Directory_Controller.I.Fetch |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2108                      
system.ruby.Directory_Controller.IM.Memory_Data |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2108                      
system.ruby.Directory_Controller.M.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           17                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.M.Data::total            3                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            3                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            3                      
system.ruby.Directory_Controller.Memory_Data |         508     24.10%     24.10% |         529     25.09%     49.19% |         527     25.00%     74.19% |         544     25.81%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2108                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       201803                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      201803    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       201803                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       206902                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.540865                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.097985                      
system.ruby.IFETCH.latency_hist_seqr::stdev    17.280640                      
system.ruby.IFETCH.latency_hist_seqr     |      205891     99.51%     99.51% |         974      0.47%     99.98% |           5      0.00%     99.98% |           7      0.00%     99.99% |           3      0.00%     99.99% |           5      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          17      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       206902                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5099                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    63.523632                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    44.389400                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    91.136293                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4088     80.17%     80.17% |         974     19.10%     99.27% |           5      0.10%     99.37% |           7      0.14%     99.51% |           3      0.06%     99.57% |           5      0.10%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |          17      0.33%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5099                      
system.ruby.L1Cache_Controller.Ack       |           3      4.35%      4.35% |           2      2.90%      7.25% |           4      5.80%     13.04% |           3      4.35%     17.39% |           3      4.35%     21.74% |           4      5.80%     27.54% |           3      4.35%     31.88% |           5      7.25%     39.13% |           7     10.14%     49.28% |           3      4.35%     53.62% |           3      4.35%     57.97% |           3      4.35%     62.32% |           3      4.35%     66.67% |           3      4.35%     71.01% |           6      8.70%     79.71% |          14     20.29%    100.00%
system.ruby.L1Cache_Controller.Ack::total           69                      
system.ruby.L1Cache_Controller.Ack_all   |           3      5.08%      5.08% |           2      3.39%      8.47% |           4      6.78%     15.25% |           3      5.08%     20.34% |           3      5.08%     25.42% |           4      6.78%     32.20% |           3      5.08%     37.29% |           4      6.78%     44.07% |           5      8.47%     52.54% |           3      5.08%     57.63% |           3      5.08%     62.71% |           3      5.08%     67.80% |           3      5.08%     72.88% |           3      5.08%     77.97% |           5      8.47%     86.44% |           8     13.56%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           59                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            5                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.74%      2.74% |           4      5.48%      8.22% |           8     10.96%     19.18% |           4      5.48%     24.66% |           3      4.11%     28.77% |           4      5.48%     34.25% |           6      8.22%     42.47% |           5      6.85%     49.32% |           6      8.22%     57.53% |           4      5.48%     63.01% |           3      4.11%     67.12% |           3      4.11%     71.23% |           5      6.85%     78.08% |           3      4.11%     82.19% |           5      6.85%     89.04% |           8     10.96%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           73                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3880     95.76%     95.76% |          16      0.39%     96.15% |          10      0.25%     96.40% |          11      0.27%     96.67% |          13      0.32%     96.99% |          12      0.30%     97.29% |          11      0.27%     97.56% |          11      0.27%     97.83% |           9      0.22%     98.05% |          12      0.30%     98.35% |          12      0.30%     98.64% |          12      0.30%     98.94% |           9      0.22%     99.16% |          10      0.25%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4052                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6116     85.36%     85.36% |          65      0.91%     86.27% |          66      0.92%     87.19% |          70      0.98%     88.16% |          72      1.00%     89.17% |          71      0.99%     90.16% |          70      0.98%     91.14% |          70      0.98%     92.11% |          70      0.98%     93.09% |          72      1.00%     94.10% |          72      1.00%     95.10% |          71      0.99%     96.09% |          70      0.98%     97.07% |          71      0.99%     98.06% |          67      0.94%     99.00% |          72      1.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7165                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           4     50.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3188     97.11%     97.11% |           6      0.18%     97.29% |           6      0.18%     97.47% |           6      0.18%     97.65% |           7      0.21%     97.87% |           7      0.21%     98.08% |           6      0.18%     98.26% |           6      0.18%     98.45% |           6      0.18%     98.63% |           6      0.18%     98.81% |           6      0.18%     98.99% |           7      0.21%     99.21% |           6      0.18%     99.39% |           5      0.15%     99.54% |           7      0.21%     99.76% |           8      0.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3283                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7354     96.76%     96.76% |          24      0.32%     97.08% |          17      0.22%     97.30% |          14      0.18%     97.49% |          19      0.25%     97.74% |          20      0.26%     98.00% |          14      0.18%     98.18% |          16      0.21%     98.39% |           9      0.12%     98.51% |          15      0.20%     98.71% |          16      0.21%     98.92% |          19      0.25%     99.17% |          11      0.14%     99.32% |          14      0.18%     99.50% |          20      0.26%     99.76% |          18      0.24%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7600                      
system.ruby.L1Cache_Controller.E.Store   |         599     92.58%     92.58% |           4      0.62%     93.20% |           2      0.31%     93.51% |           4      0.62%     94.13% |           4      0.62%     94.74% |           3      0.46%     95.21% |           3      0.46%     95.67% |           3      0.46%     96.14% |           2      0.31%     96.45% |           4      0.62%     97.06% |           4      0.62%     97.68% |           3      0.46%     98.15% |           2      0.31%     98.45% |           3      0.46%     98.92% |           4      0.62%     99.54% |           3      0.46%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          647                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          26     32.50%     32.50% |           6      7.50%     40.00% |           3      3.75%     43.75% |           3      3.75%     47.50% |           2      2.50%     50.00% |           5      6.25%     56.25% |           5      6.25%     62.50% |           4      5.00%     67.50% |           2      2.50%     70.00% |           3      3.75%     73.75% |           2      2.50%     76.25% |           5      6.25%     82.50% |           2      2.50%     85.00% |           6      7.50%     92.50% |           2      2.50%     95.00% |           4      5.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           80                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           6      7.69%      7.69% |           6      7.69%     15.38% |           6      7.69%     23.08% |           6      7.69%     30.77% |           3      3.85%     34.62% |           4      5.13%     39.74% |           4      5.13%     44.87% |           6      7.69%     52.56% |           6      7.69%     60.26% |           6      7.69%     67.95% |           3      3.85%     71.79% |           6      7.69%     79.49% |           2      2.56%     82.05% |           6      7.69%     89.74% |           8     10.26%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           78                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     38.64%     38.64% |           2      4.55%     43.18% |           1      2.27%     45.45% |           2      4.55%     50.00% |           2      4.55%     54.55% |           1      2.27%     56.82% |           3      6.82%     63.64% |           3      6.82%     70.45% |           2      4.55%     75.00% |           3      6.82%     81.82% |           3      6.82%     88.64% |           1      2.27%     90.91% |           2      4.55%     95.45% |           1      2.27%     97.73% |           1      2.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           44                      
system.ruby.L1Cache_Controller.I.LL      |           1     11.11%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           1     11.11%     33.33% |           1     11.11%     44.44% |           1     11.11%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           1     11.11%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            9                      
system.ruby.L1Cache_Controller.I.Load    |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           2      9.52%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           1      4.76%     76.19% |           5     23.81%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           21                      
system.ruby.L1Cache_Controller.I.Store   |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            4                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     83.08%     83.08% |           0      0.00%     83.08% |           1      1.54%     84.62% |           1      1.54%     86.15% |           1      1.54%     87.69% |           1      1.54%     89.23% |           1      1.54%     90.77% |           0      0.00%     90.77% |           0      0.00%     90.77% |           1      1.54%     92.31% |           1      1.54%     93.85% |           1      1.54%     95.38% |           1      1.54%     96.92% |           1      1.54%     98.46% |           0      0.00%     98.46% |           1      1.54%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           65                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1619     84.63%     84.63% |          20      1.05%     85.68% |          19      0.99%     86.67% |          19      0.99%     87.66% |          20      1.05%     88.71% |          20      1.05%     89.75% |          20      1.05%     90.80% |          20      1.05%     91.85% |          20      1.05%     92.89% |          20      1.05%     93.94% |          20      1.05%     94.98% |          20      1.05%     96.03% |          19      0.99%     97.02% |          19      0.99%     98.01% |          18      0.94%     98.95% |          20      1.05%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1913                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.74%      2.74% |           4      5.48%      8.22% |           8     10.96%     19.18% |           4      5.48%     24.66% |           3      4.11%     28.77% |           4      5.48%     34.25% |           6      8.22%     42.47% |           5      6.85%     49.32% |           6      8.22%     57.53% |           4      5.48%     63.01% |           3      4.11%     67.12% |           3      4.11%     71.23% |           5      6.85%     78.08% |           3      4.11%     82.19% |           5      6.85%     89.04% |           8     10.96%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           73                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3880     95.76%     95.76% |          16      0.39%     96.15% |          10      0.25%     96.40% |          11      0.27%     96.67% |          13      0.32%     96.99% |          12      0.30%     97.29% |          11      0.27%     97.56% |          11      0.27%     97.83% |           9      0.22%     98.05% |          12      0.30%     98.35% |          12      0.30%     98.64% |          12      0.30%     98.94% |           9      0.22%     99.16% |          10      0.25%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4052                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4443     85.76%     85.76% |          45      0.87%     86.62% |          45      0.87%     87.49% |          49      0.95%     88.44% |          50      0.97%     89.40% |          49      0.95%     90.35% |          49      0.95%     91.30% |          50      0.97%     92.26% |          50      0.97%     93.23% |          51      0.98%     94.21% |          50      0.97%     95.17% |          49      0.95%     96.12% |          50      0.97%     97.09% |          51      0.98%     98.07% |          49      0.95%     99.02% |          51      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5181                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            6                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            6                      
system.ruby.L1Cache_Controller.Ifetch    |      124193     60.03%     60.03% |        5810      2.81%     62.83% |        5801      2.80%     65.64% |        5764      2.79%     68.42% |        5730      2.77%     71.19% |        5780      2.79%     73.99% |        5737      2.77%     76.76% |        5662      2.74%     79.50% |        5537      2.68%     82.17% |        5537      2.68%     84.85% |        5428      2.62%     87.47% |        5346      2.58%     90.05% |        5208      2.52%     92.57% |        5145      2.49%     95.06% |        5078      2.45%     97.51% |        5146      2.49%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       206902                      
system.ruby.L1Cache_Controller.Inv       |          32     36.78%     36.78% |           4      4.60%     41.38% |           3      3.45%     44.83% |           5      5.75%     50.57% |           3      3.45%     54.02% |           4      4.60%     58.62% |           5      5.75%     64.37% |           4      4.60%     68.97% |           3      3.45%     72.41% |           4      4.60%     77.01% |           3      3.45%     80.46% |           4      4.60%     85.06% |           3      3.45%     88.51% |           5      5.75%     94.25% |           2      2.30%     96.55% |           3      3.45%    100.00%
system.ruby.L1Cache_Controller.Inv::total           87                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           3     25.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.35%      4.35% |           1      4.35%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           0      0.00%     60.87% |           9     39.13%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           23                      
system.ruby.L1Cache_Controller.L.Load    |         319     87.88%     87.88% |           2      0.55%     88.43% |           2      0.55%     88.98% |           2      0.55%     89.53% |           2      0.55%     90.08% |           2      0.55%     90.63% |           2      0.55%     91.18% |           2      0.55%     91.74% |           2      0.55%     92.29% |           2      0.55%     92.84% |           2      0.55%     93.39% |           2      0.55%     93.94% |           2      0.55%     94.49% |           2      0.55%     95.04% |           2      0.55%     95.59% |          16      4.41%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          363                      
system.ruby.L1Cache_Controller.L.Store   |         571     84.84%     84.84% |           5      0.74%     85.59% |           5      0.74%     86.33% |           5      0.74%     87.07% |           6      0.89%     87.96% |           6      0.89%     88.86% |           6      0.89%     89.75% |           6      0.89%     90.64% |           6      0.89%     91.53% |           6      0.89%     92.42% |           6      0.89%     93.31% |           6      0.89%     94.21% |           6      0.89%     95.10% |           6      0.89%     95.99% |           6      0.89%     96.88% |          21      3.12%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          673                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9963     92.85%     92.85% |          51      0.48%     93.33% |          49      0.46%     93.78% |          49      0.46%     94.24% |          53      0.49%     94.73% |          52      0.48%     95.22% |          52      0.48%     95.70% |          52      0.48%     96.19% |          51      0.48%     96.66% |          53      0.49%     97.16% |          52      0.48%     97.64% |          51      0.48%     98.12% |          49      0.46%     98.57% |          49      0.46%     99.03% |          51      0.48%     99.51% |          53      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10730                      
system.ruby.L1Cache_Controller.LL        |         256     73.99%     73.99% |           5      1.45%     75.43% |           5      1.45%     76.88% |           5      1.45%     78.32% |           5      1.45%     79.77% |           5      1.45%     81.21% |           5      1.45%     82.66% |           5      1.45%     84.10% |           5      1.45%     85.55% |           5      1.45%     86.99% |           5      1.45%     88.44% |           5      1.45%     89.88% |           5      1.45%     91.33% |           5      1.45%     92.77% |           4      1.16%     93.93% |          21      6.07%    100.00%
system.ruby.L1Cache_Controller.LL::total          346                      
system.ruby.L1Cache_Controller.Load      |       20033     56.38%     56.38% |        1098      3.09%     59.47% |        1096      3.08%     62.56% |        1085      3.05%     65.61% |        1080      3.04%     68.65% |        1091      3.07%     71.72% |        1081      3.04%     74.76% |        1065      3.00%     77.76% |        1041      2.93%     80.69% |        1041      2.93%     83.62% |        1019      2.87%     86.49% |        1005      2.83%     89.32% |         978      2.75%     92.07% |         967      2.72%     94.79% |         957      2.69%     97.49% |         893      2.51%    100.00%
system.ruby.L1Cache_Controller.Load::total        35530                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          25     39.06%     39.06% |           2      3.12%     42.19% |           2      3.12%     45.31% |           3      4.69%     50.00% |           2      3.12%     53.12% |           3      4.69%     57.81% |           4      6.25%     64.06% |           3      4.69%     68.75% |           2      3.12%     71.88% |           3      4.69%     76.56% |           2      3.12%     79.69% |           3      4.69%     84.38% |           2      3.12%     87.50% |           4      6.25%     93.75% |           2      3.12%     96.88% |           2      3.12%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           64                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           4      7.69%      7.69% |           4      7.69%     15.38% |           4      7.69%     23.08% |           4      7.69%     30.77% |           2      3.85%     34.62% |           3      5.77%     40.38% |           3      5.77%     46.15% |           4      7.69%     53.85% |           4      7.69%     61.54% |           4      7.69%     69.23% |           2      3.85%     73.08% |           4      7.69%     80.77% |           1      1.92%     82.69% |           4      7.69%     90.38% |           5      9.62%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           52                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2331     92.10%     92.10% |          13      0.51%     92.61% |          12      0.47%     93.09% |          11      0.43%     93.52% |          15      0.59%     94.11% |          14      0.55%     94.67% |          14      0.55%     95.22% |          13      0.51%     95.73% |          14      0.55%     96.29% |          14      0.55%     96.84% |          13      0.51%     97.35% |          14      0.55%     97.91% |          11      0.43%     98.34% |          13      0.51%     98.85% |          14      0.55%     99.41% |          15      0.59%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2531                      
system.ruby.L1Cache_Controller.M.LL      |         110     76.39%     76.39% |           2      1.39%     77.78% |           2      1.39%     79.17% |           2      1.39%     80.56% |           2      1.39%     81.94% |           2      1.39%     83.33% |           2      1.39%     84.72% |           2      1.39%     86.11% |           2      1.39%     87.50% |           2      1.39%     88.89% |           2      1.39%     90.28% |           2      1.39%     91.67% |           2      1.39%     93.06% |           2      1.39%     94.44% |           2      1.39%     95.83% |           6      4.17%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          144                      
system.ruby.L1Cache_Controller.M.Load    |        8437     37.23%     37.23% |        1017      4.49%     41.72% |        1015      4.48%     46.19% |        1001      4.42%     50.61% |         991      4.37%     54.98% |        1003      4.43%     59.41% |         996      4.39%     63.80% |         979      4.32%     68.12% |         955      4.21%     72.34% |         954      4.21%     76.55% |         934      4.12%     80.67% |         922      4.07%     84.74% |         902      3.98%     88.72% |         887      3.91%     92.63% |         876      3.87%     96.50% |         794      3.50%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22663                      
system.ruby.L1Cache_Controller.M.Store   |       13475     65.31%     65.31% |         507      2.46%     67.77% |         508      2.46%     70.23% |         501      2.43%     72.66% |         496      2.40%     75.06% |         500      2.42%     77.48% |         498      2.41%     79.90% |         491      2.38%     82.28% |         481      2.33%     84.61% |         480      2.33%     86.93% |         471      2.28%     89.22% |         466      2.26%     91.47% |         456      2.21%     93.68% |         451      2.19%     95.87% |         446      2.16%     98.03% |         406      1.97%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20633                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5518     94.93%     94.93% |          19      0.33%     95.25% |          18      0.31%     95.56% |          17      0.29%     95.85% |          22      0.38%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.94% |          19      0.33%     97.26% |          20      0.34%     97.61% |          20      0.34%     97.95% |          19      0.33%     98.28% |          21      0.36%     98.64% |          17      0.29%     98.93% |          18      0.31%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5813                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4437     87.02%     87.02% |          44      0.86%     87.88% |          44      0.86%     88.74% |          44      0.86%     89.61% |          44      0.86%     90.47% |          44      0.86%     91.33% |          44      0.86%     92.19% |          44      0.86%     93.06% |          44      0.86%     93.92% |          44      0.86%     94.78% |          44      0.86%     95.65% |          44      0.86%     96.51% |          44      0.86%     97.37% |          44      0.86%     98.23% |          44      0.86%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |          12     92.31%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           13                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     92.72%     92.72% |          20      0.48%     93.20% |          19      0.45%     93.65% |          19      0.45%     94.11% |          22      0.52%     94.63% |          21      0.50%     95.13% |          21      0.50%     95.63% |          21      0.50%     96.14% |          20      0.48%     96.61% |          22      0.52%     97.14% |          21      0.50%     97.64% |          20      0.48%     98.12% |          19      0.45%     98.57% |          19      0.45%     99.02% |          21      0.50%     99.52% |          20      0.48%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4192                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119756     59.34%     59.34% |        5766      2.86%     62.20% |        5757      2.85%     65.05% |        5720      2.83%     67.89% |        5686      2.82%     70.71% |        5736      2.84%     73.55% |        5693      2.82%     76.37% |        5618      2.78%     79.15% |        5493      2.72%     81.87% |        5493      2.72%     84.60% |        5384      2.67%     87.26% |        5302      2.63%     89.89% |        5164      2.56%     92.45% |        5101      2.53%     94.98% |        5034      2.49%     97.47% |        5100      2.53%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       201803                      
system.ruby.L1Cache_Controller.S.Inv     |          20     33.33%     33.33% |           2      3.33%     36.67% |           2      3.33%     40.00% |           3      5.00%     45.00% |           2      3.33%     48.33% |           3      5.00%     53.33% |           4      6.67%     60.00% |           3      5.00%     65.00% |           2      3.33%     68.33% |           4      6.67%     75.00% |           2      3.33%     78.33% |           3      5.00%     83.33% |           2      3.33%     86.67% |           5      8.33%     95.00% |           2      3.33%     98.33% |           1      1.67%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           60                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4427     90.87%     90.87% |          30      0.62%     91.48% |          30      0.62%     92.10% |          30      0.62%     92.71% |          29      0.60%     93.31% |          30      0.62%     93.92% |          29      0.60%     94.52% |          30      0.62%     95.14% |          29      0.60%     95.73% |          30      0.62%     96.35% |          30      0.62%     96.96% |          29      0.60%     97.56% |          30      0.62%     98.17% |          30      0.62%     98.79% |          29      0.60%     99.38% |          30      0.62%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4872                      
system.ruby.L1Cache_Controller.S.LL      |           1      3.85%      3.85% |           1      3.85%      7.69% |           1      3.85%     11.54% |           1      3.85%     15.38% |           1      3.85%     19.23% |           1      3.85%     23.08% |           2      7.69%     30.77% |           2      7.69%     38.46% |           2      7.69%     46.15% |           1      3.85%     50.00% |           1      3.85%     53.85% |           1      3.85%     57.69% |           2      7.69%     65.38% |           1      3.85%     69.23% |           2      7.69%     76.92% |           6     23.08%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           26                      
system.ruby.L1Cache_Controller.S.Load    |          35      5.07%      5.07% |          34      4.92%      9.99% |          42      6.08%     16.06% |          47      6.80%     22.87% |          45      6.51%     29.38% |          44      6.37%     35.75% |          47      6.80%     42.55% |          46      6.66%     49.20% |          54      7.81%     57.02% |          47      6.80%     63.82% |          45      6.51%     70.33% |          41      5.93%     76.27% |          43      6.22%     82.49% |          44      6.37%     88.86% |          37      5.35%     94.21% |          40      5.79%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          691                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.71%      5.71% |           1      2.86%      8.57% |           3      8.57%     17.14% |           2      5.71%     22.86% |           2      5.71%     28.57% |           3      8.57%     37.14% |           2      5.71%     42.86% |           2      5.71%     48.57% |           3      8.57%     57.14% |           2      5.71%     62.86% |           2      5.71%     68.57% |           2      5.71%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           3      8.57%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           35                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.45%      3.45% |           1      3.45%      6.90% |           1      3.45%     10.34% |           1      3.45%     13.79% |           1      3.45%     17.24% |           1      3.45%     20.69% |           1      3.45%     24.14% |           2      6.90%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           1      3.45%     48.28% |           1      3.45%     51.72% |           3     10.34%     62.07% |          11     37.93%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      4.35%      4.35% |           1      4.35%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           2      8.70%     39.13% |           2      8.70%     47.83% |           1      4.35%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           1      4.35%     69.57% |           2      8.70%     78.26% |           5     21.74%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.56%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           3      8.33%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           36                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.56%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           3      8.33%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           36                      
system.ruby.L1Cache_Controller.Store     |       16266     68.05%     68.05% |         537      2.25%     70.30% |         537      2.25%     72.55% |         531      2.22%     74.77% |         528      2.21%     76.98% |         532      2.23%     79.20% |         529      2.21%     81.42% |         522      2.18%     83.60% |         512      2.14%     85.74% |         512      2.14%     87.88% |         503      2.10%     89.99% |         497      2.08%     92.07% |         485      2.03%     94.10% |         481      2.01%     96.11% |         477      2.00%     98.10% |         453      1.90%    100.00%
system.ruby.L1Cache_Controller.Store::total        23902                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5519     94.93%     94.93% |          19      0.33%     95.25% |          18      0.31%     95.56% |          17      0.29%     95.85% |          22      0.38%     96.23% |          21      0.36%     96.59% |          20      0.34%     96.94% |          19      0.33%     97.27% |          20      0.34%     97.61% |          20      0.34%     97.95% |          19      0.33%     98.28% |          21      0.36%     98.64% |          17      0.29%     98.93% |          18      0.31%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5814                      
system.ruby.L2Cache_Controller.Ack_all   |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           12                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         368      6.04%      6.04% |         570      9.36%     15.40% |         323      5.30%     20.71% |         410      6.73%     27.44% |         584      9.59%     37.03% |         485      7.97%     45.00% |         244      4.01%     49.01% |         294      4.83%     53.83% |         220      3.61%     57.45% |         206      3.38%     60.83% |         302      4.96%     65.79% |         309      5.07%     70.87% |         600      9.85%     80.72% |         556      9.13%     89.85% |         358      5.88%     95.73% |         260      4.27%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6089                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      5.88%      5.88% |           2     11.76%     17.65% |           4     23.53%     41.18% |           0      0.00%     41.18% |           0      0.00%     41.18% |           7     41.18%     82.35% |           0      0.00%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           0      0.00%     88.24% |           0      0.00%     88.24% |           2     11.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           17                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.99%      5.99% |          60      5.99%     11.99% |          62      6.19%     18.18% |          56      5.59%     23.78% |          56      5.59%     29.37% |          62      6.19%     35.56% |          56      5.59%     41.16% |          71      7.09%     48.25% |          64      6.39%     54.65% |          66      6.59%     61.24% |          68      6.79%     68.03% |          81      8.09%     76.12% |          61      6.09%     82.22% |          58      5.79%     88.01% |          61      6.09%     94.11% |          59      5.89%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1001                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.17%      7.17% |          24      8.19%     15.36% |          16      5.46%     20.82% |          19      6.48%     27.30% |          20      6.83%     34.13% |          17      5.80%     39.93% |          12      4.10%     44.03% |          14      4.78%     48.81% |          19      6.48%     55.29% |          17      5.80%     61.09% |          19      6.48%     67.58% |          23      7.85%     75.43% |          21      7.17%     82.59% |          19      6.48%     89.08% |          17      5.80%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          293                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           12                      
system.ruby.L2Cache_Controller.L1_GETS   |         234      5.49%      5.49% |         426      9.99%     15.48% |         211      4.95%     20.43% |         321      7.53%     27.95% |         505     11.84%     39.80% |         359      8.42%     48.22% |         152      3.56%     51.78% |         197      4.62%     56.40% |         126      2.95%     59.36% |         145      3.40%     62.76% |         221      5.18%     67.94% |         230      5.39%     73.33% |         390      9.15%     82.48% |         415      9.73%     92.21% |         154      3.61%     95.83% |         178      4.17%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4264                      
system.ruby.L2Cache_Controller.L1_GETX   |         138      6.80%      6.80% |         164      8.09%     14.89% |         112      5.52%     20.41% |          90      4.44%     24.85% |          79      3.90%     28.75% |         128      6.31%     35.06% |          92      4.54%     39.60% |         115      5.67%     45.27% |          96      4.73%     50.00% |          61      3.01%     53.01% |         100      4.93%     57.94% |          97      4.78%     62.72% |         210     10.36%     73.08% |         143      7.05%     80.13% |         218     10.75%     90.88% |         185      9.12%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2028                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.61%      5.61% |         270      5.30%     10.90% |         486      9.53%     20.44% |         209      4.10%     24.53% |         159      3.12%     27.65% |         448      8.79%     36.44% |         269      5.28%     41.71% |         315      6.18%     47.89% |         276      5.41%     53.30% |         317      6.22%     59.52% |         284      5.57%     65.09% |         271      5.31%     70.41% |         191      3.75%     74.15% |         469      9.20%     83.35% |         559     10.96%     94.31% |         290      5.69%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5099                      
system.ruby.L2Cache_Controller.L1_PUTX   |         324      5.57%      5.57% |         551      9.48%     15.05% |         295      5.07%     20.12% |         403      6.93%     27.06% |         572      9.84%     36.89% |         475      8.17%     45.06% |         234      4.02%     49.09% |         283      4.87%     53.96% |         214      3.68%     57.64% |         203      3.49%     61.13% |         298      5.13%     66.25% |         288      4.95%     71.21% |         573      9.86%     81.06% |         533      9.17%     90.23% |         347      5.97%     96.20% |         221      3.80%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5814                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     26.23%     26.23% |           0      0.00%     26.23% |          15     24.59%     50.82% |           0      0.00%     50.82% |           0      0.00%     50.82% |           0      0.00%     50.82% |           2      3.28%     54.10% |           0      0.00%     54.10% |           0      0.00%     54.10% |           0      0.00%     54.10% |           0      0.00%     54.10% |           1      1.64%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           1      1.64%     57.38% |          26     42.62%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           61                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1      5.56%      5.56% |           6     33.33%     38.89% |           1      5.56%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           1      5.56%     50.00% |           3     16.67%     66.67% |           0      0.00%     66.67% |           4     22.22%     88.89% |           2     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           18                      
system.ruby.L2Cache_Controller.M.L1_GETS |         193      5.13%      5.13% |         382     10.16%     15.30% |         180      4.79%     20.09% |         301      8.01%     28.09% |         485     12.90%     40.99% |         340      9.04%     50.04% |         138      3.67%     53.71% |         165      4.39%     58.10% |         105      2.79%     60.89% |         128      3.41%     64.30% |         183      4.87%     69.17% |         188      5.00%     74.17% |         369      9.82%     83.99% |         394     10.48%     94.47% |         122      3.25%     97.71% |          86      2.29%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3759                      
system.ruby.L2Cache_Controller.M.L1_GETX |          65      5.92%      5.92% |          78      7.10%     13.02% |          51      4.64%     17.67% |          58      5.28%     22.95% |          43      3.92%     26.87% |          98      8.93%     35.79% |          60      5.46%     41.26% |          77      7.01%     48.27% |          67      6.10%     54.37% |          32      2.91%     57.29% |          24      2.19%     59.47% |          38      3.46%     62.93% |         147     13.39%     76.32% |          81      7.38%     83.70% |         128     11.66%     95.36% |          51      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1098                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            5                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     26.03%     26.03% |           1      1.37%     27.40% |          15     20.55%     47.95% |           1      1.37%     49.32% |           0      0.00%     49.32% |           1      1.37%     50.68% |           2      2.74%     53.42% |           1      1.37%     54.79% |           1      1.37%     56.16% |           0      0.00%     56.16% |           2      2.74%     58.90% |           2      2.74%     61.64% |           0      0.00%     61.64% |           2      2.74%     64.38% |           2      2.74%     67.12% |          24     32.88%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           73                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.73%     22.73% |          14     21.21%     43.94% |           0      0.00%     43.94% |           3      4.55%     48.48% |           7     10.61%     59.09% |           3      4.55%     63.64% |           4      6.06%     69.70% |           7     10.61%     80.30% |           1      1.52%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |          12     18.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           66                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         324      5.57%      5.57% |         551      9.48%     15.05% |         295      5.07%     20.13% |         403      6.93%     27.06% |         572      9.84%     36.90% |         475      8.17%     45.07% |         234      4.03%     49.10% |         283      4.87%     53.97% |         214      3.68%     57.65% |         203      3.49%     61.14% |         297      5.11%     66.25% |         288      4.95%     71.20% |         573      9.86%     81.06% |         533      9.17%     90.23% |         347      5.97%     96.20% |         221      3.80%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5813                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           9     25.00%     25.00% |           0      0.00%     25.00% |           4     11.11%     36.11% |           0      0.00%     36.11% |           0      0.00%     36.11% |           0      0.00%     36.11% |           2      5.56%     41.67% |           1      2.78%     44.44% |           1      2.78%     47.22% |           0      0.00%     47.22% |           1      2.78%     50.00% |           1      2.78%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |          17     47.22%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           36                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            7                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           2     10.53%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           1      5.26%     15.79% |           0      0.00%     15.79% |           0      0.00%     15.79% |           0      0.00%     15.79% |           0      0.00%     15.79% |          16     84.21%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           19                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |          10     23.26%     23.26% |           1      2.33%     25.58% |           4      9.30%     34.88% |           1      2.33%     37.21% |           0      0.00%     37.21% |           0      0.00%     37.21% |           2      4.65%     41.86% |           1      2.33%     44.19% |           1      2.33%     46.51% |           0      0.00%     46.51% |           2      4.65%     51.16% |           2      4.65%     55.81% |           0      0.00%     55.81% |           1      2.33%     58.14% |           1      2.33%     60.47% |          17     39.53%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           43                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           9     31.03%     31.03% |           0      0.00%     31.03% |          11     37.93%     68.97% |           0      0.00%     68.97% |           0      0.00%     68.97% |           1      3.45%     72.41% |           0      0.00%     72.41% |           0      0.00%     72.41% |           0      0.00%     72.41% |           0      0.00%     72.41% |           0      0.00%     72.41% |           0      0.00%     72.41% |           0      0.00%     72.41% |           0      0.00%     72.41% |           1      3.45%     75.86% |           7     24.14%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           29                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            1                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         351      5.82%      5.82% |         570      9.45%     15.27% |         308      5.11%     20.38% |         410      6.80%     27.18% |         584      9.68%     36.87% |         485      8.04%     44.91% |         242      4.01%     48.92% |         294      4.88%     53.80% |         220      3.65%     57.45% |         206      3.42%     60.86% |         302      5.01%     65.87% |         308      5.11%     70.98% |         600      9.95%     80.93% |         556      9.22%     90.15% |         357      5.92%     96.07% |         237      3.93%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6030                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           3     13.04%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |          18     78.26%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           23                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          22    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           22                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           9     30.00%     30.00% |           0      0.00%     30.00% |          11     36.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1      3.33%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1      3.33%     73.33% |           1      3.33%     76.67% |           7     23.33%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           30                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           2     10.00%     10.00% |           6     30.00%     40.00% |           1      5.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           0      0.00%     65.00% |           4     20.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           20                      
system.ruby.L2Cache_Controller.Mem_Ack   |           2     10.00%     10.00% |           6     30.00%     40.00% |           1      5.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      5.00%     50.00% |           3     15.00%     65.00% |           0      0.00%     65.00% |           4     20.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           20                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.55%      6.55% |         156      7.40%     13.95% |         139      6.59%     20.54% |         104      4.93%     25.47% |         105      4.98%     30.46% |         106      5.03%     35.48% |          96      4.55%     40.04% |         116      5.50%     45.54% |         111      5.27%     50.81% |         112      5.31%     56.12% |         163      7.73%     63.85% |         163      7.73%     71.58% |         145      6.88%     78.46% |         139      6.59%     85.06% |         168      7.97%     93.03% |         147      6.97%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2108                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.14%      7.14% |          24      8.16%     15.31% |          16      5.44%     20.75% |          19      6.46%     27.21% |          20      6.80%     34.01% |          17      5.78%     39.80% |          12      4.08%     43.88% |          15      5.10%     48.98% |          19      6.46%     55.44% |          17      5.78%     61.22% |          19      6.46%     67.69% |          23      7.82%     75.51% |          21      7.14%     82.65% |          19      6.46%     89.12% |          17      5.78%     94.90% |          15      5.10%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          294                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      6.00%      6.00% |          60      6.00%     12.00% |          62      6.20%     18.20% |          56      5.60%     23.80% |          56      5.60%     29.40% |          62      6.20%     35.60% |          56      5.60%     41.20% |          70      7.00%     48.20% |          64      6.40%     54.60% |          66      6.60%     61.20% |          68      6.80%     68.00% |          81      8.10%     76.10% |          61      6.10%     82.20% |          58      5.80%     88.00% |          61      6.10%     94.10% |          59      5.90%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1000                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.16%      1.16% |          14     16.28%     17.44% |           0      0.00%     17.44% |           0      0.00%     17.44% |           0      0.00%     17.44% |           1      1.16%     18.60% |           0      0.00%     18.60% |          15     17.44%     36.05% |           1      1.16%     37.21% |           0      0.00%     37.21% |          15     17.44%     54.65% |          15     17.44%     72.09% |           0      0.00%     72.09% |           0      0.00%     72.09% |          13     15.12%     87.21% |          11     12.79%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           86                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         225      5.51%      5.51% |         208      5.10%     10.61% |         420     10.29%     20.90% |         153      3.75%     24.64% |         103      2.52%     27.17% |         379      9.28%     36.45% |         213      5.22%     41.67% |         244      5.98%     47.65% |         212      5.19%     52.84% |         251      6.15%     58.99% |         216      5.29%     64.28% |         188      4.61%     68.89% |         130      3.18%     72.07% |         411     10.07%     82.14% |         498     12.20%     94.34% |         231      5.66%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4082                      
system.ruby.L2Cache_Controller.SS.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     29.63%     29.63% |           0      0.00%     29.63% |          15     27.78%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |           2      3.70%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           1      1.85%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           1      1.85%     64.81% |          19     35.19%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           54                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           12                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     28.81%     28.81% |           0      0.00%     28.81% |          15     25.42%     54.24% |           0      0.00%     54.24% |           0      0.00%     54.24% |           0      0.00%     54.24% |           2      3.39%     57.63% |           0      0.00%     57.63% |           0      0.00%     57.63% |           0      0.00%     57.63% |           0      0.00%     57.63% |           1      1.69%     59.32% |           0      0.00%     59.32% |           0      0.00%     59.32% |           1      1.69%     61.02% |          23     38.98%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           59                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            7                      
system.ruby.L2Cache_Controller.Unblock   |          19     26.03%     26.03% |           1      1.37%     27.40% |          15     20.55%     47.95% |           1      1.37%     49.32% |           0      0.00%     49.32% |           1      1.37%     50.68% |           2      2.74%     53.42% |           1      1.37%     54.79% |           1      1.37%     56.16% |           0      0.00%     56.16% |           2      2.74%     58.90% |           2      2.74%     61.64% |           0      0.00%     61.64% |           2      2.74%     64.38% |           2      2.74%     67.12% |          24     32.88%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           73                      
system.ruby.L2Cache_Controller.WB_Data   |          18     27.27%     27.27% |           0      0.00%     27.27% |          15     22.73%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      1.52%     51.52% |           2      3.03%     54.55% |           1      1.52%     56.06% |           1      1.52%     57.58% |           0      0.00%     57.58% |           1      1.52%     59.09% |           2      3.03%     62.12% |           0      0.00%     62.12% |           0      0.00%     62.12% |           1      1.52%     63.64% |          24     36.36%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           66                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            8                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        31317                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       31317    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        31317                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        35530                      
system.ruby.LD.latency_hist_seqr::mean       7.587307                      
system.ruby.LD.latency_hist_seqr::gmean      1.578895                      
system.ruby.LD.latency_hist_seqr::stdev     29.102726                      
system.ruby.LD.latency_hist_seqr         |       35218     99.12%     99.12% |         296      0.83%     99.95% |           3      0.01%     99.96% |           2      0.01%     99.97% |           2      0.01%     99.97% |           0      0.00%     99.97% |           1      0.00%     99.98% |           1      0.00%     99.98% |           1      0.00%     99.98% |           6      0.02%    100.00%
system.ruby.LD.latency_hist_seqr::total         35530                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4213                      
system.ruby.LD.miss_latency_hist_seqr::mean    56.553525                      
system.ruby.LD.miss_latency_hist_seqr::gmean    47.075649                      
system.ruby.LD.miss_latency_hist_seqr::stdev    66.508989                      
system.ruby.LD.miss_latency_hist_seqr    |        3901     92.59%     92.59% |         296      7.03%     99.62% |           3      0.07%     99.69% |           2      0.05%     99.74% |           2      0.05%     99.79% |           0      0.00%     99.79% |           1      0.02%     99.81% |           1      0.02%     99.83% |           1      0.02%     99.86% |           6      0.14%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4213                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          258                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         258    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          258                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          346                      
system.ruby.Load_Linked.latency_hist_seqr::mean    33.763006                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.991494                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   110.373340                      
system.ruby.Load_Linked.latency_hist_seqr |         328     94.80%     94.80% |           5      1.45%     96.24% |           5      1.45%     97.69% |           2      0.58%     98.27% |           2      0.58%     98.84% |           2      0.58%     99.42% |           1      0.29%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          346                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           88                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   129.818182                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    74.320024                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   189.190748                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          70     79.55%     79.55% |           5      5.68%     85.23% |           5      5.68%     90.91% |           2      2.27%     93.18% |           2      2.27%     95.45% |           2      2.27%     97.73% |           1      1.14%     98.86% |           1      1.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           88                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21623                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21623    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21623                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23572                      
system.ruby.ST.latency_hist_seqr::mean      10.410105                      
system.ruby.ST.latency_hist_seqr::gmean      1.435584                      
system.ruby.ST.latency_hist_seqr::stdev     50.207163                      
system.ruby.ST.latency_hist_seqr         |       23527     99.81%     99.81% |          11      0.05%     99.86% |          18      0.08%     99.93% |           0      0.00%     99.93% |          15      0.06%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23572                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         1949                      
system.ruby.ST.miss_latency_hist_seqr::mean   114.809646                      
system.ruby.ST.miss_latency_hist_seqr::gmean    79.280488                      
system.ruby.ST.miss_latency_hist_seqr::stdev   136.431927                      
system.ruby.ST.miss_latency_hist_seqr    |        1904     97.69%     97.69% |          11      0.56%     98.26% |          18      0.92%     99.18% |           0      0.00%     99.18% |          15      0.77%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1949                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  43002                       # delay histogram for all message
system.ruby.delayHist::mean                 14.509139                       # delay histogram for all message
system.ruby.delayHist::gmean                12.794710                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.795273                       # delay histogram for all message
system.ruby.delayHist                    |       30216     70.27%     70.27% |        9954     23.15%     93.41% |        2811      6.54%     99.95% |          17      0.04%     99.99% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    43002                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23325                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        15.251618                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.741615                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.758388                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       16690     71.55%     71.55% |        3818     16.37%     87.92% |        2799     12.00%     99.92% |          14      0.06%     99.98% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23325                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19451                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.669837                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.904361                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.287374                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1534      7.89%      7.89% |       11786     60.59%     68.48% |        6059     31.15%     99.63% |          58      0.30%     99.93% |           6      0.03%     99.96% |           5      0.03%     99.98% |           2      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19451                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           226                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        10.115044                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        9.428800                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        3.950251                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          40     17.70%     17.70% |         111     49.12%     66.81% |          55     24.34%     91.15% |          15      6.64%     97.79% |           3      1.33%     99.12% |           0      0.00%     99.12% |           1      0.44%     99.56% |           1      0.44%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             226                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5533.115535                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000496                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.662388                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000635                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.662873                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   585.607370                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000513                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7385.948852                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000522                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.571679                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000666                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.572164                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  1197.010502                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000511                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7247.686194                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000515                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.933545                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000661                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.934030                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   516.110786                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5410.899617                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000532                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.850597                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000688                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.851082                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   419.130852                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       255331                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      255331    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       255331                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36555                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30991                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5564                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124193                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119756                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4437                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.155976                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.654365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.102119                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4582.918588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1348.651023                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000415                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   638.282062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.015060                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8384.299112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.031666                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62520.469167                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005392                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.738545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1640                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1597                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5810                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5766                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.007228                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   109.382307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000553                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   319.542188                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   961.193098                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   280.247787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1658.645006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13721.718813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   109.344956                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1527                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1481                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5428                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5384                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.006747                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    46.368735                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000557                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   184.781282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   582.647936                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    78.648973                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   813.277950                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5742.906872                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    46.333325                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1507                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1462                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5346                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5302                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.006648                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    38.086577                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    97.820102                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   558.911314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    69.032861                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   729.539582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4679.624086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    38.051167                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1468                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1425                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5208                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5164                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.006477                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    31.401283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000498                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   135.105821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   344.205799                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    52.245411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   529.827718                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3817.076671                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    31.358112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1453                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1410                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5145                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5101                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.006401                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    24.877520                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   166.233982                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   277.372269                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    40.592957                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   456.626620                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2998.302358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    24.836288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1438                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1393                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5078                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5034                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.006321                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    18.195137                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    63.782926                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   164.415452                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    21.872971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   338.561964                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  2133.830169                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    18.155846                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1367                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1313                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           54                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5146                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         5100                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.006319                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.650068                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   159.215467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   203.327141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    16.038497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   165.054784                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001490                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1023.607717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.610777                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1638                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1594                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5801                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5757                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.007217                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   102.703320                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000555                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   239.548591                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time   962.724474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   261.753846                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1838.251992                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12943.737305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   102.667909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1621                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1577                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5764                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5720                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.007165                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    95.840974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000555                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   210.244770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1085.549161                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   182.600388                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1896.315394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12052.318271                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    95.805079                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1613                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1566                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         5730                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5686                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.007124                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    89.075158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   355.301378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   765.349696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   167.509727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1139.424913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11163.382816                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    89.035867                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1628                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1581                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5780                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5736                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.007187                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    82.506283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000592                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   277.973264                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   842.470200                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   155.340184                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1199.699745                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10331.755976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    82.468932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1615                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1569                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5737                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5693                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.007133                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    75.699720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   232.809964                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   816.838392                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   138.919450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1222.982834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9484.730938                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    75.663825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1592                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1546                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5662                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5618                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.007037                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.389913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000568                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   228.649943                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   860.237504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   124.241103                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1185.051478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8425.732327                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.354503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1558                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1512                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5537                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5493                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.006883                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    60.780776                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   217.148347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   603.485267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   108.675070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time   878.841553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7582.370570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    60.741485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1558                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1511                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5537                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5493                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.006883                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    53.041417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000584                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   117.754205                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   621.233650                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    96.282393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   846.973149                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6593.781459                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    53.004066                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.003958                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   101.320373                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000968                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7081.186873                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          674                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          501                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          173                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001418                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   764.650698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7277.379539                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3150.244962                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.847017                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   103.688505                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001457                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9380.572798                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          682                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          173                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002089                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   799.772986                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7274.985215                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000554                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4081.865502                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.206195                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    51.971343                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000936                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 11204.805665                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          603                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          438                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001309                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   704.708616                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8129.767553                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000295                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6786.023554                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.633284                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   107.850928                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000939                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 12713.385614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          597                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          430                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          167                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001337                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   797.225861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000166                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7861.909541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000302                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7879.032663                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000281                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.387613                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001323                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 11408.199703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          791                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          646                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          145                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001956                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   736.119599                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9646.385224                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6003.614290                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000270                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.730076                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   101.575037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001513                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9960.507672                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1027                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          886                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002379                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   841.150305                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9872.791216                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6877.207814                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.563210                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   101.361119                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001241                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 12453.728283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          762                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          170                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001994                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   802.832833                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000169                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7183.187337                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7815.475319                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000285                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.837539                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   102.598544                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.010043                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 12521.580953                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           94                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          585                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          402                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          183                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           19                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001267                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   755.262086                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000166                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7863.189187                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000276                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8574.356550                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000270                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.986418                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   109.356598                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001086                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8980.298730                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          824                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          666                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          158                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001763                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   770.289687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000150                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10399.777839                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5048.893549                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.816642                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   101.395559                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000992                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 10352.210965                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          620                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          512                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001485                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   764.254878                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  9907.640887                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000399                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5973.929202                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.041047                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    81.009828                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001276                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8733.324116                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          631                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001887                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   758.904024                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8185.561282                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000567                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4064.394585                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.894031                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    74.609274                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001368                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8167.373902                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          935                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          818                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          117                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.002229                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   787.779039                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8018.099092                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000471                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5026.020356                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.092911                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   101.316977                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000727                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 10877.830665                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          515                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          413                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          102                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001148                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   768.042823                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9010.577538                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5976.022292                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   990.868962                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    66.255810                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000883                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10785.233848                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          627                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          501                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          126                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001418                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   758.665851                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8892.889779                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6762.474651                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.438284                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    59.689844                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000691                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8228.747464                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          385                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001065                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   717.380211                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9203.440628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4937.933297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.260747                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000704                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10159.235341                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          411                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001108                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   711.612192                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  9007.211598                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5861.482193                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         266680                      
system.ruby.latency_hist_seqr::mean          3.947375                      
system.ruby.latency_hist_seqr::gmean         1.181464                      
system.ruby.latency_hist_seqr::stdev        24.315448                      
system.ruby.latency_hist_seqr            |      266569     99.96%     99.96% |          35      0.01%     99.97% |          32      0.01%     99.98% |           4      0.00%     99.99% |          39      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           266680                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11349                      
system.ruby.miss_latency_hist_seqr::mean    70.257732                      
system.ruby.miss_latency_hist_seqr::gmean    50.320469                      
system.ruby.miss_latency_hist_seqr::stdev    96.443280                      
system.ruby.miss_latency_hist_seqr       |       11238     99.02%     99.02% |          35      0.31%     99.33% |          32      0.28%     99.61% |           4      0.04%     99.65% |          39      0.34%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11349                      
system.ruby.network.average_flit_latency    13.829447                      
system.ruby.network.average_flit_network_latency    11.337993                      
system.ruby.network.average_flit_queueing_latency     2.491454                      
system.ruby.network.average_flit_vnet_latency |   13.091614                       |   10.883473                       |    8.490451                      
system.ruby.network.average_flit_vqueue_latency |    4.716346                       |    1.728318                       |    1.020977                      
system.ruby.network.average_hops             2.858171                      
system.ruby.network.average_packet_latency    14.921316                      
system.ruby.network.average_packet_network_latency    11.482229                      
system.ruby.network.average_packet_queueing_latency     3.439087                      
system.ruby.network.average_packet_vnet_latency |   11.354522                       |   12.590160                       |    8.490451                      
system.ruby.network.average_packet_vqueue_latency |    6.143376                       |    1.555904                       |    1.020977                      
system.ruby.network.avg_link_utilization     0.514553                      
system.ruby.network.avg_vc_load          |    0.138767     26.97%     26.97% |    0.346431     67.33%     94.30% |    0.029355      5.70%    100.00%
system.ruby.network.avg_vc_load::total       0.514553                      
system.ruby.network.ext_in_link_utilization       109174                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       109174                      
system.ruby.network.flit_network_latency |      384828                       |      798749                       |       54237                      
system.ruby.network.flit_queueing_latency |      138637                       |      126843                       |        6522                      
system.ruby.network.flits_injected       |       29395     26.92%     26.92% |       73391     67.22%     94.15% |        6388      5.85%    100.00%
system.ruby.network.flits_injected::total       109174                      
system.ruby.network.flits_received       |       29395     26.92%     26.92% |       73391     67.22%     94.15% |        6388      5.85%    100.00%
system.ruby.network.flits_received::total       109174                      
system.ruby.network.int_link_utilization       312038                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      218813                       |      245143                       |       54237                      
system.ruby.network.packet_queueing_latency |      118389                       |       30295                       |        6522                      
system.ruby.network.packets_injected     |       19271     42.70%     42.70% |       19471     43.14%     85.85% |        6388     14.15%    100.00%
system.ruby.network.packets_injected::total        45130                      
system.ruby.network.packets_received     |       19271     42.70%     42.70% |       19471     43.14%     85.85% |        6388     14.15%    100.00%
system.ruby.network.packets_received::total        45130                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        91589                      
system.ruby.network.routers00.buffer_writes        91589                      
system.ruby.network.routers00.crossbar_activity        91589                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        91608                      
system.ruby.network.routers00.sw_output_arbiter_activity        91589                      
system.ruby.network.routers01.buffer_reads        40222                      
system.ruby.network.routers01.buffer_writes        40222                      
system.ruby.network.routers01.crossbar_activity        40222                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        40259                      
system.ruby.network.routers01.sw_output_arbiter_activity        40222                      
system.ruby.network.routers02.buffer_reads        26587                      
system.ruby.network.routers02.buffer_writes        26587                      
system.ruby.network.routers02.crossbar_activity        26587                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26615                      
system.ruby.network.routers02.sw_output_arbiter_activity        26587                      
system.ruby.network.routers03.buffer_reads        15223                      
system.ruby.network.routers03.buffer_writes        15223                      
system.ruby.network.routers03.crossbar_activity        15223                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15228                      
system.ruby.network.routers03.sw_output_arbiter_activity        15223                      
system.ruby.network.routers04.buffer_reads        51361                      
system.ruby.network.routers04.buffer_writes        51361                      
system.ruby.network.routers04.crossbar_activity        51361                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        51376                      
system.ruby.network.routers04.sw_output_arbiter_activity        51361                      
system.ruby.network.routers05.buffer_reads        20931                      
system.ruby.network.routers05.buffer_writes        20931                      
system.ruby.network.routers05.crossbar_activity        20931                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20945                      
system.ruby.network.routers05.sw_output_arbiter_activity        20931                      
system.ruby.network.routers06.buffer_reads        14853                      
system.ruby.network.routers06.buffer_writes        14853                      
system.ruby.network.routers06.crossbar_activity        14853                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14874                      
system.ruby.network.routers06.sw_output_arbiter_activity        14853                      
system.ruby.network.routers07.buffer_reads        11713                      
system.ruby.network.routers07.buffer_writes        11713                      
system.ruby.network.routers07.crossbar_activity        11713                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11721                      
system.ruby.network.routers07.sw_output_arbiter_activity        11713                      
system.ruby.network.routers08.buffer_reads        34714                      
system.ruby.network.routers08.buffer_writes        34714                      
system.ruby.network.routers08.crossbar_activity        34714                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        34720                      
system.ruby.network.routers08.sw_output_arbiter_activity        34714                      
system.ruby.network.routers09.buffer_reads        16275                      
system.ruby.network.routers09.buffer_writes        16275                      
system.ruby.network.routers09.crossbar_activity        16275                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16286                      
system.ruby.network.routers09.sw_output_arbiter_activity        16275                      
system.ruby.network.routers10.buffer_reads        14836                      
system.ruby.network.routers10.buffer_writes        14836                      
system.ruby.network.routers10.crossbar_activity        14836                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        14849                      
system.ruby.network.routers10.sw_output_arbiter_activity        14836                      
system.ruby.network.routers11.buffer_reads        10977                      
system.ruby.network.routers11.buffer_writes        10977                      
system.ruby.network.routers11.crossbar_activity        10977                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10982                      
system.ruby.network.routers11.sw_output_arbiter_activity        10977                      
system.ruby.network.routers12.buffer_reads        24639                      
system.ruby.network.routers12.buffer_writes        24639                      
system.ruby.network.routers12.crossbar_activity        24639                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24640                      
system.ruby.network.routers12.sw_output_arbiter_activity        24639                      
system.ruby.network.routers13.buffer_reads        20842                      
system.ruby.network.routers13.buffer_writes        20842                      
system.ruby.network.routers13.crossbar_activity        20842                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        20849                      
system.ruby.network.routers13.sw_output_arbiter_activity        20842                      
system.ruby.network.routers14.buffer_reads        16065                      
system.ruby.network.routers14.buffer_writes        16065                      
system.ruby.network.routers14.crossbar_activity        16065                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        16071                      
system.ruby.network.routers14.sw_output_arbiter_activity        16065                      
system.ruby.network.routers15.buffer_reads        10385                      
system.ruby.network.routers15.buffer_writes        10385                      
system.ruby.network.routers15.crossbar_activity        10385                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10396                      
system.ruby.network.routers15.sw_output_arbiter_activity        10385                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       266689                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      266689    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       266689                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    515385000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
