$date
  Thu Oct  3 14:39:32 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_rg_4 $end
$var reg 1 ! clk $end
$var reg 1 " clear $end
$var reg 4 # d[3:0] $end
$var reg 4 $ q[3:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & clear $end
$var reg 4 ' d[3:0] $end
$var reg 4 ( q[3:0] $end
$var reg 4 ) q_i[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
bUUUU #
bUUUU $
0%
0&
bUUUU '
bUUUU (
b0000 )
#10000000
1!
b0000 $
1%
b0000 (
#20000000
0!
1"
b1010 #
0%
1&
b1010 '
#30000000
1!
b1100 #
1%
b1100 '
b1100 )
#40000000
0!
0"
b1100 $
0%
0&
b1100 (
b0000 )
#50000000
1!
1"
b0111 #
b0000 $
1%
1&
b0111 '
b0000 (
b0111 )
#60000000
0!
b0111 $
0%
b0111 (
#70000000
1!
1%
#80000000
0!
0%
#90000000
1!
1%
#100000000
