// Seed: 3253854356
module module_0 ();
  reg  id_2;
  wire id_3 = 1 != id_2;
  wand id_4;
  assign id_1 = id_2;
  initial begin
    assert (1);
    id_1 <= id_1;
    id_2 <= id_4 - 1;
  end
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    output tri1 id_6
    , id_17,
    input supply0 id_7,
    input wor id_8,
    output wor id_9,
    input tri0 id_10,
    input supply0 id_11,
    output tri id_12,
    input tri0 id_13,
    input supply0 id_14,
    output supply1 id_15
);
  always @(id_11 or id_5) id_3 = $display(1'b0, id_14) == 1'b0;
  module_0();
  assign id_6 = id_5 ? 1 : 1;
  assign id_4 = 1'b0;
endmodule
