verilog work "ipcore_dir/transceiver/src/transceiver_tx_ll_datapath.v"
verilog work "ipcore_dir/transceiver/src/transceiver_tx_ll_control.v"
verilog work "ipcore_dir/transceiver/src/transceiver_sym_gen.v"
verilog work "ipcore_dir/transceiver/src/transceiver_sym_dec.v"
verilog work "ipcore_dir/transceiver/src/transceiver_rx_ll_pdu_datapath.v"
verilog work "ipcore_dir/transceiver/src/transceiver_lane_init_sm.v"
verilog work "ipcore_dir/transceiver/src/transceiver_idle_and_ver_gen.v"
verilog work "ipcore_dir/transceiver/src/transceiver_err_detect.v"
verilog work "ipcore_dir/transceiver/src/transceiver_chbond_count_dec.v"
verilog work "ipcore_dir/transceiver/src/transceiver_channel_init_sm.v"
verilog work "ipcore_dir/transceiver/src/transceiver_channel_err_detect.v"
verilog work "ipcore_dir/transceiver/example_design/gt/transceiver_tile.v"
verilog work "ipcore_dir/transceiver/src/transceiver_tx_ll.v"
verilog work "ipcore_dir/transceiver/src/transceiver_rx_ll.v"
verilog work "ipcore_dir/transceiver/src/transceiver_global_logic.v"
verilog work "ipcore_dir/transceiver/src/transceiver_aurora_lane.v"
verilog work "ipcore_dir/transceiver/example_design/gt/transceiver_transceiver_wrapper.v"
verilog work "ipcore_dir/transceiver/example_design/transceiver_reset_logic.v"
verilog work "ipcore_dir/transceiver/example_design/traffic_gen_check/transceiver_frame_gen.v"
verilog work "ipcore_dir/transceiver/example_design/traffic_gen_check/transceiver_frame_check.v"
verilog work "ipcore_dir/transceiver/example_design/clock_module/transceiver_clock_module.v"
verilog work "ipcore_dir/transceiver/example_design/cc_manager/transceiver_standard_cc_module.v"
verilog work "ipcore_dir/transceiver.v"
verilog work "ipcore_dir/transceiver/example_design/transceiver_example_design.v"
verilog work "PLL.v"
verilog work "main.v"
