// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/27/2024 17:27:04"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	clock,
	din,
	run,
	resetn,
	q,
	r0t,
	r1t,
	r2t,
	r3t,
	r4t,
	r5t,
	r6t,
	r7t,
	At,
	Gt,
	r0_int,
	r1_int,
	r2_int,
	r3_int,
	r4_int,
	r5_int,
	r6_int,
	r7_int,
	r0_outt,
	r1_outt,
	r2_outt,
	r3_outt,
	r4_outt,
	r5_outt,
	r6_outt,
	r7_outt,
	g_outt,
	dinoutt,
	a_int,
	g_int,
	add_subt,
	donet,
	addsub_outt,
	somat,
	comparacaot,
	zerot,
	maior_menort,
	buswiret,
	irt);
input 	clock;
input 	[15:0] din;
input 	run;
input 	resetn;
output 	[15:0] q;
output 	[15:0] r0t;
output 	[15:0] r1t;
output 	[15:0] r2t;
output 	[15:0] r3t;
output 	[15:0] r4t;
output 	[15:0] r5t;
output 	[15:0] r6t;
output 	[15:0] r7t;
output 	[15:0] At;
output 	[15:0] Gt;
output 	r0_int;
output 	r1_int;
output 	r2_int;
output 	r3_int;
output 	r4_int;
output 	r5_int;
output 	r6_int;
output 	r7_int;
output 	r0_outt;
output 	r1_outt;
output 	r2_outt;
output 	r3_outt;
output 	r4_outt;
output 	r5_outt;
output 	r6_outt;
output 	r7_outt;
output 	g_outt;
output 	dinoutt;
output 	a_int;
output 	g_int;
output 	add_subt;
output 	donet;
output 	[15:0] addsub_outt;
output 	somat;
output 	comparacaot;
output 	zerot;
output 	maior_menort;
output 	[15:0] buswiret;
output 	[9:0] irt;

// Design Ports Information
// q[0]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[1]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[3]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[4]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[6]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[7]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[8]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[9]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[10]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[11]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[12]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[13]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[14]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[15]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[0]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[1]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[3]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[4]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[5]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[7]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[8]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[9]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[10]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[11]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[12]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[13]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[14]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[1]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[2]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[3]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[5]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[7]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[8]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[9]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[10]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[11]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[12]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[13]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[14]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[15]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[0]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[1]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[4]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[5]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[6]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[7]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[8]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[10]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[11]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[12]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[13]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[14]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[15]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[0]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[1]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[2]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[3]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[4]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[5]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[7]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[8]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[9]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[10]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[11]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[12]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[13]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[14]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[15]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[1]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[3]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[4]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[5]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[6]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[7]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[8]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[9]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[10]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[11]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[13]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[14]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[15]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[1]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[2]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[3]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[4]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[5]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[6]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[7]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[8]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[9]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[10]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[11]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[12]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[13]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[14]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[15]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[0]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[1]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[3]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[4]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[5]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[6]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[7]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[8]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[9]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[10]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[11]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[12]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[13]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[14]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[15]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[0]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[1]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[2]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[3]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[4]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[5]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[6]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[7]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[9]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[10]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[11]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[12]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[13]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[14]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[15]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[0]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[1]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[2]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[3]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[5]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[6]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[7]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[8]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[9]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[10]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[11]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[12]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[13]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[14]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[15]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[0]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[1]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[2]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[3]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[7]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[8]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[9]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[10]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[12]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[13]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[14]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[15]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0_int	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1_int	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2_int	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3_int	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4_int	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5_int	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6_int	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7_int	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0_outt	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1_outt	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2_outt	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3_outt	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4_outt	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5_outt	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6_outt	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7_outt	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g_outt	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dinoutt	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a_int	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g_int	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_subt	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// donet	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[0]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[2]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[5]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[7]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[8]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[10]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[11]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[12]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[13]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[14]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[15]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// somat	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// comparacaot	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// zerot	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maior_menort	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[0]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[3]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[4]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[6]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[7]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[8]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[9]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[10]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[11]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[12]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[13]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[14]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[15]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[0]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[2]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[3]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[4]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[7]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[8]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[9]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// din[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[3]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[4]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[5]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[6]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[7]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[8]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[9]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[10]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[11]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[12]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[13]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[14]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[15]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// run	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v.sdo");
// synopsys translate_on

wire \addSub|Add0~72_combout ;
wire \addSub|Add0~76_combout ;
wire \mux_inst|Selector1~2_combout ;
wire \mux_inst|Selector3~0_combout ;
wire \mux_inst|Selector7~0_combout ;
wire \mux_inst|Selector7~2_combout ;
wire \mux_inst|Selector9~2_combout ;
wire \mux_inst|Selector12~2_combout ;
wire \mux_inst|Selector15~2_combout ;
wire \ctrl|r1_out~0_combout ;
wire \addSub|Equal0~2_combout ;
wire \addSub|Add0~51_combout ;
wire \addSub|Add0~55_combout ;
wire \addSub|Add0~91_combout ;
wire \run~combout ;
wire \reg7|Add0~0_combout ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \reg7|Add0~1 ;
wire \reg7|Add0~2_combout ;
wire \reg7|Q[0]~0_combout ;
wire \memoria~3_combout ;
wire \ctrl|Selector30~0_combout ;
wire \ctrl|Tstate.T1~regout ;
wire \ctrl|Selector31~0_combout ;
wire \ctrl|Selector31~1_combout ;
wire \ctrl|Tstate.T2~regout ;
wire \ctrl|Selector32~0_combout ;
wire \ctrl|Selector32~1_combout ;
wire \ctrl|Tstate.T3~regout ;
wire \memoria~0_combout ;
wire \ctrl|Selector28~0_combout ;
wire \ctrl|Selector28~1_combout ;
wire \ctrl|done~feeder_combout ;
wire \ctrl|done~regout ;
wire \ctrl|Tstate~14_combout ;
wire \ctrl|Selector29~2_combout ;
wire \ctrl|Selector29~3_combout ;
wire \ctrl|Tstate.000~regout ;
wire \ctrl|Selector19~0_combout ;
wire \ctrl|Selector19~1_combout ;
wire \ctrl|r1_out~regout ;
wire \ctrl|dinout~0_combout ;
wire \memoria~2_combout ;
wire \ctrl|Selector20~0_combout ;
wire \ctrl|Selector20~1_combout ;
wire \ctrl|r0_out~regout ;
wire \ctrl|Selector18~0_combout ;
wire \ctrl|r2_out~regout ;
wire \mux_inst|always0~0_combout ;
wire \ctrl|Selector27~7_combout ;
wire \ctrl|g_out~regout ;
wire \mux_inst|always0~2_combout ;
wire \mux_inst|always0~2clkctrl_outclk ;
wire \mux_inst|always0~1_combout ;
wire \ctrl|Selector25~0_combout ;
wire \ctrl|r2_in~regout ;
wire \ctrl|dinout~1_combout ;
wire \ctrl|dinout~regout ;
wire \ctrl|Tstate~13_combout ;
wire \ctrl|Selector26~2_combout ;
wire \ctrl|Selector27~4_combout ;
wire \ctrl|Selector26~3_combout ;
wire \ctrl|r1_in~regout ;
wire \mux_inst|Selector1~0_combout ;
wire \ctrl|g_in~4_combout ;
wire \ctrl|add_sub~0_combout ;
wire \ctrl|add_sub~regout ;
wire \addSub|Add0~33_combout ;
wire \addSub|Add0~35_cout ;
wire \addSub|Add0~36_combout ;
wire \ctrl|zero~4_combout ;
wire \ctrl|zero~regout ;
wire \ctrl|soma~0_combout ;
wire \ctrl|soma~regout ;
wire \addSub|always0~1_combout ;
wire \addSub|always0~1clkctrl_outclk ;
wire \ctrl|Selector27~5_combout ;
wire \ctrl|Selector27~6_combout ;
wire \ctrl|r0_in~regout ;
wire \mux_inst|Selector13~2_combout ;
wire \mux_inst|Selector13~0_combout ;
wire \mux_inst|Selector13~1_combout ;
wire \mux_inst|Selector13~3_combout ;
wire \addSub|always0~0_combout ;
wire \addSub|Add0~86_combout ;
wire \addSub|Add0~87_combout ;
wire \addSub|Add0~79_combout ;
wire \addSub|Add0~75_combout ;
wire \ctrl|a_in~4_combout ;
wire \ctrl|a_in~regout ;
wire \addSub|Add0~70_combout ;
wire \addSub|Add0~107_combout ;
wire \ctrl|g_in~5_combout ;
wire \ctrl|g_in~regout ;
wire \mux_inst|Selector9~0_combout ;
wire \mux_inst|Selector9~1_combout ;
wire \mux_inst|Selector9~3_combout ;
wire \addSub|Add0~71_combout ;
wire \mux_inst|Selector8~2_combout ;
wire \mux_inst|Selector8~0_combout ;
wire \mux_inst|Selector8~1_combout ;
wire \mux_inst|Selector8~3_combout ;
wire \addSub|Add0~67_combout ;
wire \addSub|Add0~62_combout ;
wire \addSub|Add0~59_combout ;
wire \mux_inst|Selector5~2_combout ;
wire \reg1|data_out[5]~feeder_combout ;
wire \mux_inst|Selector5~0_combout ;
wire \addSub|Add0~54_combout ;
wire \mux_inst|Selector4~2_combout ;
wire \mux_inst|Selector4~0_combout ;
wire \mux_inst|Selector3~2_combout ;
wire \mux_inst|Selector2~2_combout ;
wire \mux_inst|Selector2~0_combout ;
wire \mux_inst|Selector0~2_combout ;
wire \reg1|data_out[1]~feeder_combout ;
wire \mux_inst|Selector0~0_combout ;
wire \addSub|Add0~37 ;
wire \addSub|Add0~40_combout ;
wire \addSub|Add0~38_combout ;
wire \addSub|Add0~99_combout ;
wire \mux_inst|Selector0~1_combout ;
wire \mux_inst|Selector0~3_combout ;
wire \addSub|Add0~39_combout ;
wire \addSub|Add0~41 ;
wire \addSub|Add0~44_combout ;
wire \addSub|Add0~42_combout ;
wire \addSub|Add0~100_combout ;
wire \mux_inst|Selector2~1_combout ;
wire \mux_inst|Selector2~3_combout ;
wire \addSub|Add0~43_combout ;
wire \addSub|Add0~45 ;
wire \addSub|Add0~48_combout ;
wire \addSub|Add0~46_combout ;
wire \addSub|Add0~101_combout ;
wire \mux_inst|Selector3~1_combout ;
wire \mux_inst|Selector3~3_combout ;
wire \addSub|Add0~47_combout ;
wire \addSub|Add0~49 ;
wire \addSub|Add0~52_combout ;
wire \addSub|Add0~50_combout ;
wire \addSub|Add0~102_combout ;
wire \mux_inst|Selector4~1_combout ;
wire \mux_inst|Selector4~3_combout ;
wire \addSub|Add0~53 ;
wire \addSub|Add0~56_combout ;
wire \addSub|Add0~103_combout ;
wire \mux_inst|Selector5~1_combout ;
wire \mux_inst|Selector5~3_combout ;
wire \addSub|Add0~57 ;
wire \addSub|Add0~61 ;
wire \addSub|Add0~64_combout ;
wire \addSub|Add0~105_combout ;
wire \regG|data_out[7]~feeder_combout ;
wire \mux_inst|Selector7~1_combout ;
wire \mux_inst|Selector7~3_combout ;
wire \addSub|Add0~63_combout ;
wire \addSub|Add0~65 ;
wire \addSub|Add0~69 ;
wire \addSub|Add0~73 ;
wire \addSub|Add0~77 ;
wire \addSub|Add0~81 ;
wire \addSub|Add0~84_combout ;
wire \addSub|Add0~82_combout ;
wire \addSub|Add0~110_combout ;
wire \reg1|data_out[12]~feeder_combout ;
wire \mux_inst|Selector12~0_combout ;
wire \mux_inst|Selector12~1_combout ;
wire \mux_inst|Selector12~3_combout ;
wire \addSub|Add0~83_combout ;
wire \addSub|Add0~85 ;
wire \addSub|Add0~88_combout ;
wire \addSub|Add0~111_combout ;
wire \reg2|data_out[15]~feeder_combout ;
wire \mux_inst|Selector15~0_combout ;
wire \mux_inst|Selector15~1_combout ;
wire \mux_inst|Selector15~3_combout ;
wire \addSub|Add0~95_combout ;
wire \mux_inst|Selector14~2_combout ;
wire \reg1|data_out[14]~feeder_combout ;
wire \mux_inst|Selector14~0_combout ;
wire \mux_inst|Selector14~1_combout ;
wire \mux_inst|Selector14~3_combout ;
wire \regA|data_out[14]~feeder_combout ;
wire \addSub|Add0~89 ;
wire \addSub|Add0~93 ;
wire \addSub|Add0~96_combout ;
wire \addSub|Add0~94_combout ;
wire \addSub|Add0~113_combout ;
wire \addSub|Equal0~3_combout ;
wire \addSub|Add0~60_combout ;
wire \reg0|data_out[6]~feeder_combout ;
wire \mux_inst|Selector6~2_combout ;
wire \reg1|data_out[6]~feeder_combout ;
wire \mux_inst|Selector6~0_combout ;
wire \mux_inst|Selector6~1_combout ;
wire \mux_inst|Selector6~3_combout ;
wire \addSub|Add0~58_combout ;
wire \addSub|Add0~104_combout ;
wire \regG|data_out[6]~feeder_combout ;
wire \addSub|Equal0~1_combout ;
wire \addSub|Equal0~0_combout ;
wire \addSub|Equal0~4_combout ;
wire \addSub|Add0~32_combout ;
wire \addSub|Add0~98_combout ;
wire \mux_inst|Selector1~1_combout ;
wire \mux_inst|Selector1~3_combout ;
wire \reg0|data_out[10]~feeder_combout ;
wire \mux_inst|Selector10~2_combout ;
wire \mux_inst|Selector10~0_combout ;
wire \mux_inst|Selector10~1_combout ;
wire \mux_inst|Selector10~3_combout ;
wire \mux_inst|Selector11~2_combout ;
wire \mux_inst|Selector11~0_combout ;
wire \addSub|Add0~80_combout ;
wire \addSub|Add0~78_combout ;
wire \addSub|Add0~109_combout ;
wire \mux_inst|Selector11~1_combout ;
wire \mux_inst|Selector11~3_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \reg0|data_out[0]~feeder_combout ;
wire \reg0|data_out[15]~feeder_combout ;
wire \reg1|data_out[3]~feeder_combout ;
wire \reg2|data_out[1]~feeder_combout ;
wire \reg2|data_out[3]~feeder_combout ;
wire \reg7|Add0~3 ;
wire \reg7|Add0~4_combout ;
wire \reg7|Add0~5 ;
wire \reg7|Add0~6_combout ;
wire \reg7|Add0~7 ;
wire \reg7|Add0~8_combout ;
wire \reg7|Add0~9 ;
wire \reg7|Add0~10_combout ;
wire \reg7|Add0~11 ;
wire \reg7|Add0~12_combout ;
wire \reg7|Add0~13 ;
wire \reg7|Add0~14_combout ;
wire \reg7|Add0~15 ;
wire \reg7|Add0~16_combout ;
wire \reg7|Add0~17 ;
wire \reg7|Add0~18_combout ;
wire \reg7|Add0~19 ;
wire \reg7|Add0~20_combout ;
wire \reg7|Add0~21 ;
wire \reg7|Add0~22_combout ;
wire \reg7|Add0~23 ;
wire \reg7|Add0~24_combout ;
wire \reg7|Add0~25 ;
wire \reg7|Add0~26_combout ;
wire \reg7|Add0~27 ;
wire \reg7|Add0~28_combout ;
wire \regA|data_out[0]~feeder_combout ;
wire \addSub|Add0~66_combout ;
wire \addSub|Add0~68_combout ;
wire \addSub|Add0~106_combout ;
wire \addSub|Add0~74_combout ;
wire \addSub|Add0~108_combout ;
wire \addSub|Add0~92_combout ;
wire \addSub|Add0~90_combout ;
wire \addSub|Add0~112_combout ;
wire \memoria~1_combout ;
wire [15:0] \reg1|data_out ;
wire [15:0] \reg2|data_out ;
wire [15:0] \regA|data_out ;
wire [15:0] \regG|data_out ;
wire [15:0] \reg0|data_out ;
wire [15:0] \reg7|Q ;
wire [15:0] \mux_inst|buswires ;
wire [15:0] \addSub|data_out ;
wire [15:0] \din~combout ;


// Location: LCCOMB_X49_Y26_N4
cycloneii_lcell_comb \addSub|Add0~72 (
// Equation(s):
// \addSub|Add0~72_combout  = ((\regA|data_out [9] $ (\addSub|Add0~71_combout  $ (!\addSub|Add0~69 )))) # (GND)
// \addSub|Add0~73  = CARRY((\regA|data_out [9] & ((\addSub|Add0~71_combout ) # (!\addSub|Add0~69 ))) # (!\regA|data_out [9] & (\addSub|Add0~71_combout  & !\addSub|Add0~69 )))

	.dataa(\regA|data_out [9]),
	.datab(\addSub|Add0~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~69 ),
	.combout(\addSub|Add0~72_combout ),
	.cout(\addSub|Add0~73 ));
// synopsys translate_off
defparam \addSub|Add0~72 .lut_mask = 16'h698E;
defparam \addSub|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneii_lcell_comb \addSub|Add0~76 (
// Equation(s):
// \addSub|Add0~76_combout  = (\regA|data_out [10] & ((\addSub|Add0~75_combout  & (\addSub|Add0~73  & VCC)) # (!\addSub|Add0~75_combout  & (!\addSub|Add0~73 )))) # (!\regA|data_out [10] & ((\addSub|Add0~75_combout  & (!\addSub|Add0~73 )) # 
// (!\addSub|Add0~75_combout  & ((\addSub|Add0~73 ) # (GND)))))
// \addSub|Add0~77  = CARRY((\regA|data_out [10] & (!\addSub|Add0~75_combout  & !\addSub|Add0~73 )) # (!\regA|data_out [10] & ((!\addSub|Add0~73 ) # (!\addSub|Add0~75_combout ))))

	.dataa(\regA|data_out [10]),
	.datab(\addSub|Add0~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~73 ),
	.combout(\addSub|Add0~76_combout ),
	.cout(\addSub|Add0~77 ));
// synopsys translate_off
defparam \addSub|Add0~76 .lut_mask = 16'h9617;
defparam \addSub|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneii_lcell_comb \mux_inst|Selector1~2 (
// Equation(s):
// \mux_inst|Selector1~2_combout  = (\ctrl|dinout~regout  & (\din~combout [0])) # (!\ctrl|dinout~regout  & (((\reg0|data_out [0] & \ctrl|r0_out~regout ))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [0]),
	.datac(\reg0|data_out [0]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~2 .lut_mask = 16'hD888;
defparam \mux_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \mux_inst|Selector3~0 (
// Equation(s):
// \mux_inst|Selector3~0_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & (\ctrl|r1_out~regout  & \reg1|data_out [3])))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\ctrl|r1_out~regout ),
	.datad(\reg1|data_out [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~0 .lut_mask = 16'h1000;
defparam \mux_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
cycloneii_lcell_comb \mux_inst|Selector7~0 (
// Equation(s):
// \mux_inst|Selector7~0_combout  = (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (\reg1|data_out [7] & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg1|data_out [7]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~0 .lut_mask = 16'h0040;
defparam \mux_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \mux_inst|Selector7~2 (
// Equation(s):
// \mux_inst|Selector7~2_combout  = (\ctrl|dinout~regout  & (((\din~combout [7])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & ((\reg0|data_out [7]))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\din~combout [7]),
	.datad(\reg0|data_out [7]),
	.cin(gnd),
	.combout(\mux_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~2 .lut_mask = 16'hE2C0;
defparam \mux_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneii_lcell_comb \mux_inst|Selector9~2 (
// Equation(s):
// \mux_inst|Selector9~2_combout  = (\ctrl|dinout~regout  & (\din~combout [9])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [9]))))

	.dataa(\din~combout [9]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg0|data_out [9]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~2 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneii_lcell_comb \mux_inst|Selector12~2 (
// Equation(s):
// \mux_inst|Selector12~2_combout  = (\ctrl|dinout~regout  & (\din~combout [12])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [12]))))

	.dataa(\din~combout [12]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [12]),
	.cin(gnd),
	.combout(\mux_inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~2 .lut_mask = 16'hACA0;
defparam \mux_inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneii_lcell_comb \mux_inst|Selector15~2 (
// Equation(s):
// \mux_inst|Selector15~2_combout  = (\ctrl|dinout~regout  & (((\din~combout [15])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & ((\reg0|data_out [15]))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\din~combout [15]),
	.datac(\reg0|data_out [15]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~2 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneii_lcell_comb \ctrl|r1_out~0 (
// Equation(s):
// \ctrl|r1_out~0_combout  = (\reg7|Q [1] & ((\reg7|Q [2]))) # (!\reg7|Q [1] & ((\reg7|Q [0]) # (!\reg7|Q [2])))

	.dataa(vcc),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|r1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_out~0 .lut_mask = 16'hFC0F;
defparam \ctrl|r1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneii_lcell_comb \addSub|Equal0~2 (
// Equation(s):
// \addSub|Equal0~2_combout  = (!\regG|data_out [10] & (!\regG|data_out [9] & (!\regG|data_out [8] & !\regG|data_out [11])))

	.dataa(\regG|data_out [10]),
	.datab(\regG|data_out [9]),
	.datac(\regG|data_out [8]),
	.datad(\regG|data_out [11]),
	.cin(gnd),
	.combout(\addSub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Equal0~2 .lut_mask = 16'h0001;
defparam \addSub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneii_lcell_comb \addSub|Add0~51 (
// Equation(s):
// \addSub|Add0~51_combout  = \mux_inst|buswires [4] $ (\ctrl|add_sub~regout )

	.dataa(\mux_inst|buswires [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~51 .lut_mask = 16'h55AA;
defparam \addSub|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneii_lcell_comb \addSub|Add0~55 (
// Equation(s):
// \addSub|Add0~55_combout  = \mux_inst|buswires [5] $ (\ctrl|add_sub~regout )

	.dataa(\mux_inst|buswires [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~55 .lut_mask = 16'h55AA;
defparam \addSub|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneii_lcell_comb \addSub|Add0~91 (
// Equation(s):
// \addSub|Add0~91_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|add_sub~regout ),
	.datad(\mux_inst|buswires [14]),
	.cin(gnd),
	.combout(\addSub|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~91 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[0]));
// synopsys translate_off
defparam \din[0]~I .input_async_reset = "none";
defparam \din[0]~I .input_power_up = "low";
defparam \din[0]~I .input_register_mode = "none";
defparam \din[0]~I .input_sync_reset = "none";
defparam \din[0]~I .oe_async_reset = "none";
defparam \din[0]~I .oe_power_up = "low";
defparam \din[0]~I .oe_register_mode = "none";
defparam \din[0]~I .oe_sync_reset = "none";
defparam \din[0]~I .operation_mode = "input";
defparam \din[0]~I .output_async_reset = "none";
defparam \din[0]~I .output_power_up = "low";
defparam \din[0]~I .output_register_mode = "none";
defparam \din[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[7]));
// synopsys translate_off
defparam \din[7]~I .input_async_reset = "none";
defparam \din[7]~I .input_power_up = "low";
defparam \din[7]~I .input_register_mode = "none";
defparam \din[7]~I .input_sync_reset = "none";
defparam \din[7]~I .oe_async_reset = "none";
defparam \din[7]~I .oe_power_up = "low";
defparam \din[7]~I .oe_register_mode = "none";
defparam \din[7]~I .oe_sync_reset = "none";
defparam \din[7]~I .operation_mode = "input";
defparam \din[7]~I .output_async_reset = "none";
defparam \din[7]~I .output_power_up = "low";
defparam \din[7]~I .output_register_mode = "none";
defparam \din[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[8]));
// synopsys translate_off
defparam \din[8]~I .input_async_reset = "none";
defparam \din[8]~I .input_power_up = "low";
defparam \din[8]~I .input_register_mode = "none";
defparam \din[8]~I .input_sync_reset = "none";
defparam \din[8]~I .oe_async_reset = "none";
defparam \din[8]~I .oe_power_up = "low";
defparam \din[8]~I .oe_register_mode = "none";
defparam \din[8]~I .oe_sync_reset = "none";
defparam \din[8]~I .operation_mode = "input";
defparam \din[8]~I .output_async_reset = "none";
defparam \din[8]~I .output_power_up = "low";
defparam \din[8]~I .output_register_mode = "none";
defparam \din[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[9]));
// synopsys translate_off
defparam \din[9]~I .input_async_reset = "none";
defparam \din[9]~I .input_power_up = "low";
defparam \din[9]~I .input_register_mode = "none";
defparam \din[9]~I .input_sync_reset = "none";
defparam \din[9]~I .oe_async_reset = "none";
defparam \din[9]~I .oe_power_up = "low";
defparam \din[9]~I .oe_register_mode = "none";
defparam \din[9]~I .oe_sync_reset = "none";
defparam \din[9]~I .operation_mode = "input";
defparam \din[9]~I .output_async_reset = "none";
defparam \din[9]~I .output_power_up = "low";
defparam \din[9]~I .output_register_mode = "none";
defparam \din[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[12]));
// synopsys translate_off
defparam \din[12]~I .input_async_reset = "none";
defparam \din[12]~I .input_power_up = "low";
defparam \din[12]~I .input_register_mode = "none";
defparam \din[12]~I .input_sync_reset = "none";
defparam \din[12]~I .oe_async_reset = "none";
defparam \din[12]~I .oe_power_up = "low";
defparam \din[12]~I .oe_register_mode = "none";
defparam \din[12]~I .oe_sync_reset = "none";
defparam \din[12]~I .operation_mode = "input";
defparam \din[12]~I .output_async_reset = "none";
defparam \din[12]~I .output_power_up = "low";
defparam \din[12]~I .output_register_mode = "none";
defparam \din[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[13]));
// synopsys translate_off
defparam \din[13]~I .input_async_reset = "none";
defparam \din[13]~I .input_power_up = "low";
defparam \din[13]~I .input_register_mode = "none";
defparam \din[13]~I .input_sync_reset = "none";
defparam \din[13]~I .oe_async_reset = "none";
defparam \din[13]~I .oe_power_up = "low";
defparam \din[13]~I .oe_register_mode = "none";
defparam \din[13]~I .oe_sync_reset = "none";
defparam \din[13]~I .operation_mode = "input";
defparam \din[13]~I .output_async_reset = "none";
defparam \din[13]~I .output_power_up = "low";
defparam \din[13]~I .output_register_mode = "none";
defparam \din[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[15]));
// synopsys translate_off
defparam \din[15]~I .input_async_reset = "none";
defparam \din[15]~I .input_power_up = "low";
defparam \din[15]~I .input_register_mode = "none";
defparam \din[15]~I .input_sync_reset = "none";
defparam \din[15]~I .oe_async_reset = "none";
defparam \din[15]~I .oe_power_up = "low";
defparam \din[15]~I .oe_register_mode = "none";
defparam \din[15]~I .oe_sync_reset = "none";
defparam \din[15]~I .operation_mode = "input";
defparam \din[15]~I .output_async_reset = "none";
defparam \din[15]~I .output_power_up = "low";
defparam \din[15]~I .output_register_mode = "none";
defparam \din[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(run));
// synopsys translate_off
defparam \run~I .input_async_reset = "none";
defparam \run~I .input_power_up = "low";
defparam \run~I .input_register_mode = "none";
defparam \run~I .input_sync_reset = "none";
defparam \run~I .oe_async_reset = "none";
defparam \run~I .oe_power_up = "low";
defparam \run~I .oe_register_mode = "none";
defparam \run~I .oe_sync_reset = "none";
defparam \run~I .operation_mode = "input";
defparam \run~I .output_async_reset = "none";
defparam \run~I .output_power_up = "low";
defparam \run~I .output_register_mode = "none";
defparam \run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneii_lcell_comb \reg7|Add0~0 (
// Equation(s):
// \reg7|Add0~0_combout  = (\reg7|Q [0] & (\reg7|Q [1] $ (VCC))) # (!\reg7|Q [0] & (\reg7|Q [1] & VCC))
// \reg7|Add0~1  = CARRY((\reg7|Q [0] & \reg7|Q [1]))

	.dataa(\reg7|Q [0]),
	.datab(\reg7|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg7|Add0~0_combout ),
	.cout(\reg7|Add0~1 ));
// synopsys translate_off
defparam \reg7|Add0~0 .lut_mask = 16'h6688;
defparam \reg7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X53_Y27_N31
cycloneii_lcell_ff \reg7|Q[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\reg7|Add0~0_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [1]));

// Location: LCCOMB_X53_Y27_N2
cycloneii_lcell_comb \reg7|Add0~2 (
// Equation(s):
// \reg7|Add0~2_combout  = (\reg7|Q [2] & (!\reg7|Add0~1 )) # (!\reg7|Q [2] & ((\reg7|Add0~1 ) # (GND)))
// \reg7|Add0~3  = CARRY((!\reg7|Add0~1 ) # (!\reg7|Q [2]))

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~1 ),
	.combout(\reg7|Add0~2_combout ),
	.cout(\reg7|Add0~3 ));
// synopsys translate_off
defparam \reg7|Add0~2 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N3
cycloneii_lcell_ff \reg7|Q[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [2]));

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \reg7|Q[0]~0 (
// Equation(s):
// \reg7|Q[0]~0_combout  = !\reg7|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\reg7|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg7|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg7|Q[0]~0 .lut_mask = 16'h0F0F;
defparam \reg7|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N31
cycloneii_lcell_ff \reg7|Q[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[0]~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [0]));

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \memoria~3 (
// Equation(s):
// \memoria~3_combout  = (\reg7|Q [2] & (!\reg7|Q [1] & !\reg7|Q [0])) # (!\reg7|Q [2] & (\reg7|Q [1]))

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [0]),
	.cin(gnd),
	.combout(\memoria~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoria~3 .lut_mask = 16'h303C;
defparam \memoria~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneii_lcell_comb \ctrl|Selector30~0 (
// Equation(s):
// \ctrl|Selector30~0_combout  = (\ctrl|done~regout  & (((\run~combout )))) # (!\ctrl|done~regout  & ((\run~combout  & (!\ctrl|Tstate.000~regout )) # (!\run~combout  & ((\ctrl|Tstate.T1~regout )))))

	.dataa(\ctrl|Tstate.000~regout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector30~0 .lut_mask = 16'hDD30;
defparam \ctrl|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N13
cycloneii_lcell_ff \ctrl|Tstate.T1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T1~regout ));

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \ctrl|Selector31~0 (
// Equation(s):
// \ctrl|Selector31~0_combout  = (\ctrl|Tstate.T1~regout  & (\run~combout  $ ((\ctrl|done~regout )))) # (!\ctrl|Tstate.T1~regout  & (!\run~combout  & ((\ctrl|Tstate.T2~regout ))))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate.T1~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~0 .lut_mask = 16'h5948;
defparam \ctrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \ctrl|Selector31~1 (
// Equation(s):
// \ctrl|Selector31~1_combout  = (!\ctrl|done~regout  & (!\resetn~combout  & \ctrl|Selector31~0_combout ))

	.dataa(\ctrl|done~regout ),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\ctrl|Selector31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~1 .lut_mask = 16'h0500;
defparam \ctrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N3
cycloneii_lcell_ff \ctrl|Tstate.T2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T2~regout ));

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \ctrl|Selector32~0 (
// Equation(s):
// \ctrl|Selector32~0_combout  = (\ctrl|Tstate.T2~regout  & (\run~combout  $ (((\ctrl|done~regout ))))) # (!\ctrl|Tstate.T2~regout  & (!\run~combout  & (\ctrl|Tstate.T3~regout )))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate.T3~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector32~0 .lut_mask = 16'h5A44;
defparam \ctrl|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \ctrl|Selector32~1 (
// Equation(s):
// \ctrl|Selector32~1_combout  = (!\ctrl|done~regout  & (!\resetn~combout  & \ctrl|Selector32~0_combout ))

	.dataa(\ctrl|done~regout ),
	.datab(\resetn~combout ),
	.datac(\ctrl|Selector32~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector32~1 .lut_mask = 16'h1010;
defparam \ctrl|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N19
cycloneii_lcell_ff \ctrl|Tstate.T3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector32~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T3~regout ));

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \memoria~0 (
// Equation(s):
// \memoria~0_combout  = (!\reg7|Q [0] & (!\reg7|Q [1] & \reg7|Q [2]))

	.dataa(vcc),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\memoria~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoria~0 .lut_mask = 16'h0300;
defparam \memoria~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \ctrl|Selector28~0 (
// Equation(s):
// \ctrl|Selector28~0_combout  = (\ctrl|done~regout  & (((!\memoria~0_combout )))) # (!\ctrl|done~regout  & ((\memoria~0_combout  & ((\ctrl|Tstate.T3~regout ))) # (!\memoria~0_combout  & (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|Tstate.000~regout ),
	.datab(\ctrl|Tstate.T3~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\memoria~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~0 .lut_mask = 16'h0CF5;
defparam \ctrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \ctrl|Selector28~1 (
// Equation(s):
// \ctrl|Selector28~1_combout  = (\run~combout  & ((\memoria~3_combout  & (\ctrl|Tstate~13_combout )) # (!\memoria~3_combout  & ((\ctrl|Selector28~0_combout )))))

	.dataa(\ctrl|Tstate~13_combout ),
	.datab(\run~combout ),
	.datac(\memoria~3_combout ),
	.datad(\ctrl|Selector28~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~1 .lut_mask = 16'h8C80;
defparam \ctrl|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \ctrl|done~feeder (
// Equation(s):
// \ctrl|done~feeder_combout  = \ctrl|Selector28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|Selector28~1_combout ),
	.cin(gnd),
	.combout(\ctrl|done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|done~feeder .lut_mask = 16'hFF00;
defparam \ctrl|done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N17
cycloneii_lcell_ff \ctrl|done (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|done~feeder_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\resetn~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|done~regout ));

// Location: LCCOMB_X50_Y27_N6
cycloneii_lcell_comb \ctrl|Tstate~14 (
// Equation(s):
// \ctrl|Tstate~14_combout  = (\ctrl|Tstate.T1~regout  & !\ctrl|done~regout )

	.dataa(\ctrl|Tstate.T1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~14 .lut_mask = 16'h00AA;
defparam \ctrl|Tstate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \ctrl|Selector29~2 (
// Equation(s):
// \ctrl|Selector29~2_combout  = (\ctrl|Tstate.T3~regout  & ((\ctrl|done~regout  $ (\run~combout )))) # (!\ctrl|Tstate.T3~regout  & (!\run~combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|Tstate.000~regout ),
	.datab(\ctrl|Tstate.T3~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~2 .lut_mask = 16'h0CF1;
defparam \ctrl|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \ctrl|Selector29~3 (
// Equation(s):
// \ctrl|Selector29~3_combout  = (!\resetn~combout  & !\ctrl|Selector29~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\ctrl|Selector29~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~3 .lut_mask = 16'h000F;
defparam \ctrl|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N13
cycloneii_lcell_ff \ctrl|Tstate.000 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector29~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.000~regout ));

// Location: LCCOMB_X50_Y27_N2
cycloneii_lcell_comb \ctrl|Selector19~0 (
// Equation(s):
// \ctrl|Selector19~0_combout  = (\reg7|Q [1] & (!\reg7|Q [2] & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\reg7|Q [1]),
	.datab(\ctrl|Tstate.000~regout ),
	.datac(\reg7|Q [2]),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~0 .lut_mask = 16'h0A02;
defparam \ctrl|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneii_lcell_comb \ctrl|Selector19~1 (
// Equation(s):
// \ctrl|Selector19~1_combout  = (\run~combout  & ((\ctrl|Selector19~0_combout ) # ((\ctrl|Tstate~14_combout  & \memoria~0_combout ))))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~14_combout ),
	.datac(\memoria~0_combout ),
	.datad(\ctrl|Selector19~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~1 .lut_mask = 16'hAA80;
defparam \ctrl|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N15
cycloneii_lcell_ff \ctrl|r1_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector19~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_out~regout ));

// Location: LCCOMB_X50_Y27_N26
cycloneii_lcell_comb \ctrl|dinout~0 (
// Equation(s):
// \ctrl|dinout~0_combout  = (\run~combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout )))

	.dataa(vcc),
	.datab(\run~combout ),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|dinout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|dinout~0 .lut_mask = 16'hCC0C;
defparam \ctrl|dinout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneii_lcell_comb \memoria~2 (
// Equation(s):
// \memoria~2_combout  = (\reg7|Q [2]) # (\reg7|Add0~0_combout )

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(vcc),
	.datad(\reg7|Add0~0_combout ),
	.cin(gnd),
	.combout(\memoria~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoria~2 .lut_mask = 16'hFFCC;
defparam \memoria~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
cycloneii_lcell_comb \ctrl|Selector20~0 (
// Equation(s):
// \ctrl|Selector20~0_combout  = (\run~combout  & (\ctrl|Tstate~14_combout  & (\memoria~3_combout  & !\memoria~0_combout )))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~14_combout ),
	.datac(\memoria~3_combout ),
	.datad(\memoria~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~0 .lut_mask = 16'h0080;
defparam \ctrl|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
cycloneii_lcell_comb \ctrl|Selector20~1 (
// Equation(s):
// \ctrl|Selector20~1_combout  = (\ctrl|Selector20~0_combout ) # ((\ctrl|r1_out~0_combout  & (\ctrl|dinout~0_combout  & \memoria~2_combout )))

	.dataa(\ctrl|r1_out~0_combout ),
	.datab(\ctrl|dinout~0_combout ),
	.datac(\memoria~2_combout ),
	.datad(\ctrl|Selector20~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~1 .lut_mask = 16'hFF80;
defparam \ctrl|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N3
cycloneii_lcell_ff \ctrl|r0_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_out~regout ));

// Location: LCCOMB_X47_Y25_N24
cycloneii_lcell_comb \ctrl|Selector18~0 (
// Equation(s):
// \ctrl|Selector18~0_combout  = (\memoria~0_combout  & (\ctrl|dinout~0_combout  & ((\memoria~2_combout ) # (!\memoria~3_combout ))))

	.dataa(\memoria~0_combout ),
	.datab(\ctrl|dinout~0_combout ),
	.datac(\memoria~2_combout ),
	.datad(\memoria~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~0 .lut_mask = 16'h8088;
defparam \ctrl|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N25
cycloneii_lcell_ff \ctrl|r2_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_out~regout ));

// Location: LCCOMB_X48_Y27_N16
cycloneii_lcell_comb \mux_inst|always0~0 (
// Equation(s):
// \mux_inst|always0~0_combout  = (!\ctrl|dinout~regout  & (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & !\ctrl|r2_out~regout )))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~0 .lut_mask = 16'h0001;
defparam \mux_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
cycloneii_lcell_comb \ctrl|Selector27~7 (
// Equation(s):
// \ctrl|Selector27~7_combout  = (\memoria~3_combout  & (\run~combout  & (!\ctrl|done~regout  & \ctrl|Tstate.T2~regout )))

	.dataa(\memoria~3_combout ),
	.datab(\run~combout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~7 .lut_mask = 16'h0800;
defparam \ctrl|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N19
cycloneii_lcell_ff \ctrl|g_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector27~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_out~regout ));

// Location: LCCOMB_X48_Y29_N20
cycloneii_lcell_comb \mux_inst|always0~2 (
// Equation(s):
// \mux_inst|always0~2_combout  = (\ctrl|g_out~regout ) # (!\mux_inst|always0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\ctrl|g_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~2 .lut_mask = 16'hFF0F;
defparam \mux_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \mux_inst|always0~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\mux_inst|always0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_inst|always0~2clkctrl_outclk ));
// synopsys translate_off
defparam \mux_inst|always0~2clkctrl .clock_type = "global clock";
defparam \mux_inst|always0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneii_lcell_comb \mux_inst|always0~1 (
// Equation(s):
// \mux_inst|always0~1_combout  = (!\ctrl|dinout~regout  & (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~1 .lut_mask = 16'h0004;
defparam \mux_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneii_lcell_comb \ctrl|Selector25~0 (
// Equation(s):
// \ctrl|Selector25~0_combout  = (\ctrl|Tstate~13_combout  & (\run~combout  & (!\ctrl|Tstate.T3~regout  & \memoria~0_combout )))

	.dataa(\ctrl|Tstate~13_combout ),
	.datab(\run~combout ),
	.datac(\ctrl|Tstate.T3~regout ),
	.datad(\memoria~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector25~0 .lut_mask = 16'h0800;
defparam \ctrl|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N23
cycloneii_lcell_ff \ctrl|r2_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_in~regout ));

// Location: LCFF_X48_Y27_N27
cycloneii_lcell_ff \reg2|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [0]));

// Location: LCCOMB_X50_Y27_N16
cycloneii_lcell_comb \ctrl|dinout~1 (
// Equation(s):
// \ctrl|dinout~1_combout  = (!\reg7|Q [0] & (\ctrl|dinout~0_combout  & (!\reg7|Q [1] & !\reg7|Q [2])))

	.dataa(\reg7|Q [0]),
	.datab(\ctrl|dinout~0_combout ),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|dinout~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|dinout~1 .lut_mask = 16'h0004;
defparam \ctrl|dinout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N17
cycloneii_lcell_ff \ctrl|dinout (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|dinout~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|dinout~regout ));

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \ctrl|Tstate~13 (
// Equation(s):
// \ctrl|Tstate~13_combout  = (!\ctrl|done~regout  & \ctrl|Tstate.T2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~13 .lut_mask = 16'h0F00;
defparam \ctrl|Tstate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneii_lcell_comb \ctrl|Selector26~2 (
// Equation(s):
// \ctrl|Selector26~2_combout  = (!\reg7|Q [2] & ((\reg7|Q [1] & (\ctrl|Tstate~13_combout )) # (!\reg7|Q [1] & ((\reg7|Q [0])))))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [2]),
	.datac(\ctrl|Tstate~13_combout ),
	.datad(\reg7|Q [0]),
	.cin(gnd),
	.combout(\ctrl|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~2 .lut_mask = 16'h3120;
defparam \ctrl|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneii_lcell_comb \ctrl|Selector27~4 (
// Equation(s):
// \ctrl|Selector27~4_combout  = (\run~combout  & ((\ctrl|Tstate~13_combout  & ((\memoria~3_combout ))) # (!\ctrl|Tstate~13_combout  & (!\ctrl|Tstate~14_combout ))))

	.dataa(\ctrl|Tstate~14_combout ),
	.datab(\run~combout ),
	.datac(\ctrl|Tstate~13_combout ),
	.datad(\memoria~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~4 .lut_mask = 16'hC404;
defparam \ctrl|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneii_lcell_comb \ctrl|Selector26~3 (
// Equation(s):
// \ctrl|Selector26~3_combout  = (\ctrl|Selector26~2_combout  & (\ctrl|Selector27~4_combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.T3~regout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|Tstate.T3~regout ),
	.datac(\ctrl|Selector26~2_combout ),
	.datad(\ctrl|Selector27~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~3 .lut_mask = 16'hB000;
defparam \ctrl|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N21
cycloneii_lcell_ff \ctrl|r1_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector26~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_in~regout ));

// Location: LCFF_X48_Y27_N5
cycloneii_lcell_ff \reg1|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [0]));

// Location: LCCOMB_X48_Y27_N4
cycloneii_lcell_comb \mux_inst|Selector1~0 (
// Equation(s):
// \mux_inst|Selector1~0_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & (\reg1|data_out [0] & \ctrl|r1_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\reg1|data_out [0]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~0 .lut_mask = 16'h1000;
defparam \mux_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneii_lcell_comb \ctrl|g_in~4 (
// Equation(s):
// \ctrl|g_in~4_combout  = (\ctrl|Tstate.T1~regout  & (\run~combout  & !\ctrl|done~regout ))

	.dataa(\ctrl|Tstate.T1~regout ),
	.datab(\run~combout ),
	.datac(vcc),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|g_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_in~4 .lut_mask = 16'h0088;
defparam \ctrl|g_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneii_lcell_comb \ctrl|add_sub~0 (
// Equation(s):
// \ctrl|add_sub~0_combout  = (\reg7|Q [1] & (!\reg7|Q [2] & (\ctrl|g_in~4_combout  & \reg7|Q [0])))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [2]),
	.datac(\ctrl|g_in~4_combout ),
	.datad(\reg7|Q [0]),
	.cin(gnd),
	.combout(\ctrl|add_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|add_sub~0 .lut_mask = 16'h2000;
defparam \ctrl|add_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N31
cycloneii_lcell_ff \ctrl|add_sub (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|add_sub~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|add_sub~regout ));

// Location: LCCOMB_X49_Y27_N14
cycloneii_lcell_comb \addSub|Add0~33 (
// Equation(s):
// \addSub|Add0~33_combout  = \mux_inst|buswires [0] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [0]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~33 .lut_mask = 16'h33CC;
defparam \addSub|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneii_lcell_comb \addSub|Add0~35 (
// Equation(s):
// \addSub|Add0~35_cout  = CARRY(\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\addSub|Add0~35_cout ));
// synopsys translate_off
defparam \addSub|Add0~35 .lut_mask = 16'h00CC;
defparam \addSub|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneii_lcell_comb \addSub|Add0~36 (
// Equation(s):
// \addSub|Add0~36_combout  = (\regA|data_out [0] & ((\addSub|Add0~33_combout  & (\addSub|Add0~35_cout  & VCC)) # (!\addSub|Add0~33_combout  & (!\addSub|Add0~35_cout )))) # (!\regA|data_out [0] & ((\addSub|Add0~33_combout  & (!\addSub|Add0~35_cout )) # 
// (!\addSub|Add0~33_combout  & ((\addSub|Add0~35_cout ) # (GND)))))
// \addSub|Add0~37  = CARRY((\regA|data_out [0] & (!\addSub|Add0~33_combout  & !\addSub|Add0~35_cout )) # (!\regA|data_out [0] & ((!\addSub|Add0~35_cout ) # (!\addSub|Add0~33_combout ))))

	.dataa(\regA|data_out [0]),
	.datab(\addSub|Add0~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~35_cout ),
	.combout(\addSub|Add0~36_combout ),
	.cout(\addSub|Add0~37 ));
// synopsys translate_off
defparam \addSub|Add0~36 .lut_mask = 16'h9617;
defparam \addSub|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \ctrl|zero~4 (
// Equation(s):
// \ctrl|zero~4_combout  = (!\reg7|Q [0] & (!\reg7|Q [1] & (\ctrl|g_in~4_combout  & \reg7|Q [2])))

	.dataa(\reg7|Q [0]),
	.datab(\reg7|Q [1]),
	.datac(\ctrl|g_in~4_combout ),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|zero~4 .lut_mask = 16'h1000;
defparam \ctrl|zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N13
cycloneii_lcell_ff \ctrl|zero (
	.clk(\clock~combout ),
	.datain(\ctrl|zero~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|zero~regout ));

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \ctrl|soma~0 (
// Equation(s):
// \ctrl|soma~0_combout  = (\ctrl|g_in~4_combout  & (\memoria~3_combout  & !\memoria~0_combout ))

	.dataa(vcc),
	.datab(\ctrl|g_in~4_combout ),
	.datac(\memoria~3_combout ),
	.datad(\memoria~0_combout ),
	.cin(gnd),
	.combout(\ctrl|soma~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|soma~0 .lut_mask = 16'h00C0;
defparam \ctrl|soma~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N15
cycloneii_lcell_ff \ctrl|soma (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|soma~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|soma~regout ));

// Location: LCCOMB_X49_Y28_N2
cycloneii_lcell_comb \addSub|always0~1 (
// Equation(s):
// \addSub|always0~1_combout  = (\ctrl|soma~regout ) # (\ctrl|zero~regout )

	.dataa(vcc),
	.datab(\ctrl|soma~regout ),
	.datac(vcc),
	.datad(\ctrl|zero~regout ),
	.cin(gnd),
	.combout(\addSub|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|always0~1 .lut_mask = 16'hFFCC;
defparam \addSub|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \addSub|always0~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\addSub|always0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\addSub|always0~1clkctrl_outclk ));
// synopsys translate_off
defparam \addSub|always0~1clkctrl .clock_type = "global clock";
defparam \addSub|always0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneii_lcell_comb \ctrl|Selector27~5 (
// Equation(s):
// \ctrl|Selector27~5_combout  = \reg7|Q [2] $ (((!\reg7|Q [0] & !\reg7|Q [1])))

	.dataa(vcc),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~5 .lut_mask = 16'hFC03;
defparam \ctrl|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneii_lcell_comb \ctrl|Selector27~6 (
// Equation(s):
// \ctrl|Selector27~6_combout  = (\ctrl|Selector27~5_combout  & (\ctrl|Selector27~4_combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.T3~regout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|Tstate.T3~regout ),
	.datac(\ctrl|Selector27~5_combout ),
	.datad(\ctrl|Selector27~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~6 .lut_mask = 16'hB000;
defparam \ctrl|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N19
cycloneii_lcell_ff \ctrl|r0_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector27~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_in~regout ));

// Location: LCFF_X48_Y29_N27
cycloneii_lcell_ff \reg0|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [13]));

// Location: LCCOMB_X48_Y29_N8
cycloneii_lcell_comb \mux_inst|Selector13~2 (
// Equation(s):
// \mux_inst|Selector13~2_combout  = (\ctrl|dinout~regout  & (\din~combout [13])) # (!\ctrl|dinout~regout  & (((\reg0|data_out [13] & \ctrl|r0_out~regout ))))

	.dataa(\din~combout [13]),
	.datab(\reg0|data_out [13]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~2 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N13
cycloneii_lcell_ff \reg2|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [13]));

// Location: LCFF_X47_Y25_N5
cycloneii_lcell_ff \reg1|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [13]));

// Location: LCCOMB_X47_Y25_N4
cycloneii_lcell_comb \mux_inst|Selector13~0 (
// Equation(s):
// \mux_inst|Selector13~0_combout  = (!\ctrl|dinout~regout  & (!\ctrl|r0_out~regout  & (\reg1|data_out [13] & \ctrl|r1_out~regout )))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [13]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~0 .lut_mask = 16'h1000;
defparam \mux_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneii_lcell_comb \mux_inst|Selector13~1 (
// Equation(s):
// \mux_inst|Selector13~1_combout  = (\mux_inst|Selector13~0_combout ) # ((\regG|data_out [13] & (\ctrl|g_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\regG|data_out [13]),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\mux_inst|Selector13~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~1 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneii_lcell_comb \mux_inst|Selector13~3 (
// Equation(s):
// \mux_inst|Selector13~3_combout  = (\mux_inst|Selector13~2_combout ) # ((\mux_inst|Selector13~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [13])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector13~2_combout ),
	.datac(\reg2|data_out [13]),
	.datad(\mux_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneii_lcell_comb \mux_inst|buswires[13] (
// Equation(s):
// \mux_inst|buswires [13] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector13~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [13]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [13]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector13~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [13]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[13] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneii_lcell_comb \addSub|always0~0 (
// Equation(s):
// \addSub|always0~0_combout  = (!\ctrl|soma~regout  & \ctrl|zero~regout )

	.dataa(vcc),
	.datab(\ctrl|soma~regout ),
	.datac(vcc),
	.datad(\ctrl|zero~regout ),
	.cin(gnd),
	.combout(\addSub|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|always0~0 .lut_mask = 16'h3300;
defparam \addSub|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneii_lcell_comb \addSub|Add0~86 (
// Equation(s):
// \addSub|Add0~86_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & (\regA|data_out [13])) # (!\addSub|Equal0~4_combout  & ((\mux_inst|buswires [13])))))

	.dataa(\regA|data_out [13]),
	.datab(\mux_inst|buswires [13]),
	.datac(\addSub|Equal0~4_combout ),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~86 .lut_mask = 16'hAC00;
defparam \addSub|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneii_lcell_comb \addSub|Add0~87 (
// Equation(s):
// \addSub|Add0~87_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|add_sub~regout ),
	.datad(\mux_inst|buswires [13]),
	.cin(gnd),
	.combout(\addSub|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~87 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N23
cycloneii_lcell_ff \reg2|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [12]));

// Location: LCCOMB_X49_Y26_N22
cycloneii_lcell_comb \addSub|Add0~79 (
// Equation(s):
// \addSub|Add0~79_combout  = \mux_inst|buswires [11] $ (\ctrl|add_sub~regout )

	.dataa(\mux_inst|buswires [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~79 .lut_mask = 16'h55AA;
defparam \addSub|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneii_lcell_comb \addSub|Add0~75 (
// Equation(s):
// \addSub|Add0~75_combout  = \mux_inst|buswires [10] $ (\ctrl|add_sub~regout )

	.dataa(\mux_inst|buswires [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~75 .lut_mask = 16'h55AA;
defparam \addSub|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N1
cycloneii_lcell_ff \reg2|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [9]));

// Location: LCCOMB_X50_Y27_N24
cycloneii_lcell_comb \ctrl|a_in~4 (
// Equation(s):
// \ctrl|a_in~4_combout  = (\ctrl|dinout~0_combout  & ((\reg7|Q [1] & ((!\reg7|Q [2]))) # (!\reg7|Q [1] & (!\reg7|Q [0] & \reg7|Q [2]))))

	.dataa(\reg7|Q [0]),
	.datab(\ctrl|dinout~0_combout ),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|a_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|a_in~4 .lut_mask = 16'h04C0;
defparam \ctrl|a_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N25
cycloneii_lcell_ff \ctrl|a_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|a_in~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|a_in~regout ));

// Location: LCFF_X49_Y26_N23
cycloneii_lcell_ff \regA|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [9]));

// Location: LCCOMB_X48_Y28_N18
cycloneii_lcell_comb \addSub|Add0~70 (
// Equation(s):
// \addSub|Add0~70_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [9]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [9]))))

	.dataa(\mux_inst|buswires [9]),
	.datab(\regA|data_out [9]),
	.datac(\addSub|always0~0_combout ),
	.datad(\addSub|Equal0~4_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~70 .lut_mask = 16'hC0A0;
defparam \addSub|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneii_lcell_comb \addSub|Add0~107 (
// Equation(s):
// \addSub|Add0~107_combout  = (\addSub|Add0~70_combout ) # ((\addSub|Add0~72_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\addSub|Add0~72_combout ),
	.datab(\ctrl|zero~regout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~70_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~107 .lut_mask = 16'hFFA2;
defparam \addSub|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneii_lcell_comb \addSub|data_out[9] (
// Equation(s):
// \addSub|data_out [9] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~107_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [9]))

	.dataa(\addSub|data_out [9]),
	.datab(vcc),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~107_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [9]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[9] .lut_mask = 16'hFA0A;
defparam \addSub|data_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneii_lcell_comb \ctrl|g_in~5 (
// Equation(s):
// \ctrl|g_in~5_combout  = (\ctrl|g_in~4_combout  & ((\reg7|Q [1] & (!\reg7|Q [2])) # (!\reg7|Q [1] & (\reg7|Q [2] & !\reg7|Q [0]))))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [2]),
	.datac(\ctrl|g_in~4_combout ),
	.datad(\reg7|Q [0]),
	.cin(gnd),
	.combout(\ctrl|g_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_in~5 .lut_mask = 16'h2060;
defparam \ctrl|g_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N11
cycloneii_lcell_ff \ctrl|g_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|g_in~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_in~regout ));

// Location: LCFF_X48_Y26_N15
cycloneii_lcell_ff \regG|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [9]));

// Location: LCFF_X47_Y25_N11
cycloneii_lcell_ff \reg1|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [9]));

// Location: LCCOMB_X47_Y25_N10
cycloneii_lcell_comb \mux_inst|Selector9~0 (
// Equation(s):
// \mux_inst|Selector9~0_combout  = (!\ctrl|dinout~regout  & (!\ctrl|r0_out~regout  & (\reg1|data_out [9] & \ctrl|r1_out~regout )))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [9]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~0 .lut_mask = 16'h1000;
defparam \mux_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneii_lcell_comb \mux_inst|Selector9~1 (
// Equation(s):
// \mux_inst|Selector9~1_combout  = (\mux_inst|Selector9~0_combout ) # ((\ctrl|g_out~regout  & (\regG|data_out [9] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|g_out~regout ),
	.datab(\regG|data_out [9]),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\mux_inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~1 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneii_lcell_comb \mux_inst|Selector9~3 (
// Equation(s):
// \mux_inst|Selector9~3_combout  = (\mux_inst|Selector9~2_combout ) # ((\mux_inst|Selector9~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [9])))

	.dataa(\mux_inst|Selector9~2_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg2|data_out [9]),
	.datad(\mux_inst|Selector9~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~3 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneii_lcell_comb \mux_inst|buswires[9] (
// Equation(s):
// \mux_inst|buswires [9] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector9~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [9]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [9]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector9~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [9]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[9] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneii_lcell_comb \addSub|Add0~71 (
// Equation(s):
// \addSub|Add0~71_combout  = \mux_inst|buswires [9] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [9]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~71 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N31
cycloneii_lcell_ff \reg0|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [8]));

// Location: LCCOMB_X48_Y25_N30
cycloneii_lcell_comb \mux_inst|Selector8~2 (
// Equation(s):
// \mux_inst|Selector8~2_combout  = (\ctrl|dinout~regout  & (\din~combout [8])) # (!\ctrl|dinout~regout  & (((\reg0|data_out [8] & \ctrl|r0_out~regout ))))

	.dataa(\din~combout [8]),
	.datab(\ctrl|dinout~regout ),
	.datac(\reg0|data_out [8]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~2 .lut_mask = 16'hB888;
defparam \mux_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N23
cycloneii_lcell_ff \reg2|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [8]));

// Location: LCFF_X47_Y25_N27
cycloneii_lcell_ff \reg1|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [8]));

// Location: LCCOMB_X47_Y25_N20
cycloneii_lcell_comb \mux_inst|Selector8~0 (
// Equation(s):
// \mux_inst|Selector8~0_combout  = (!\ctrl|dinout~regout  & (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & \reg1|data_out [8])))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg1|data_out [8]),
	.cin(gnd),
	.combout(\mux_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~0 .lut_mask = 16'h0400;
defparam \mux_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneii_lcell_comb \mux_inst|Selector8~1 (
// Equation(s):
// \mux_inst|Selector8~1_combout  = (\mux_inst|Selector8~0_combout ) # ((\regG|data_out [8] & (\ctrl|g_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\regG|data_out [8]),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|Selector8~0_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneii_lcell_comb \mux_inst|Selector8~3 (
// Equation(s):
// \mux_inst|Selector8~3_combout  = (\mux_inst|Selector8~2_combout ) # ((\mux_inst|Selector8~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [8])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector8~2_combout ),
	.datac(\reg2|data_out [8]),
	.datad(\mux_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneii_lcell_comb \mux_inst|buswires[8] (
// Equation(s):
// \mux_inst|buswires [8] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector8~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [8]))

	.dataa(\mux_inst|buswires [8]),
	.datab(vcc),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector8~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [8]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[8] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneii_lcell_comb \addSub|Add0~67 (
// Equation(s):
// \addSub|Add0~67_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|add_sub~regout ),
	.datad(\mux_inst|buswires [8]),
	.cin(gnd),
	.combout(\addSub|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~67 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N21
cycloneii_lcell_ff \reg2|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [7]));

// Location: LCCOMB_X48_Y28_N8
cycloneii_lcell_comb \addSub|Add0~62 (
// Equation(s):
// \addSub|Add0~62_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & (\regA|data_out [7])) # (!\addSub|Equal0~4_combout  & ((\mux_inst|buswires [7])))))

	.dataa(\regA|data_out [7]),
	.datab(\mux_inst|buswires [7]),
	.datac(\addSub|always0~0_combout ),
	.datad(\addSub|Equal0~4_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~62 .lut_mask = 16'hA0C0;
defparam \addSub|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneii_lcell_comb \addSub|Add0~59 (
// Equation(s):
// \addSub|Add0~59_combout  = \mux_inst|buswires [6] $ (\ctrl|add_sub~regout )

	.dataa(\mux_inst|buswires [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~59 .lut_mask = 16'h55AA;
defparam \addSub|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[5]));
// synopsys translate_off
defparam \din[5]~I .input_async_reset = "none";
defparam \din[5]~I .input_power_up = "low";
defparam \din[5]~I .input_register_mode = "none";
defparam \din[5]~I .input_sync_reset = "none";
defparam \din[5]~I .oe_async_reset = "none";
defparam \din[5]~I .oe_power_up = "low";
defparam \din[5]~I .oe_register_mode = "none";
defparam \din[5]~I .oe_sync_reset = "none";
defparam \din[5]~I .operation_mode = "input";
defparam \din[5]~I .output_async_reset = "none";
defparam \din[5]~I .output_power_up = "low";
defparam \din[5]~I .output_register_mode = "none";
defparam \din[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y27_N1
cycloneii_lcell_ff \reg0|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [5]));

// Location: LCCOMB_X48_Y27_N14
cycloneii_lcell_comb \mux_inst|Selector5~2 (
// Equation(s):
// \mux_inst|Selector5~2_combout  = (\ctrl|dinout~regout  & (\din~combout [5])) # (!\ctrl|dinout~regout  & (((\reg0|data_out [5] & \ctrl|r0_out~regout ))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [5]),
	.datac(\reg0|data_out [5]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~2 .lut_mask = 16'hD888;
defparam \mux_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N29
cycloneii_lcell_ff \reg2|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [5]));

// Location: LCCOMB_X47_Y27_N22
cycloneii_lcell_comb \reg1|data_out[5]~feeder (
// Equation(s):
// \reg1|data_out[5]~feeder_combout  = \mux_inst|buswires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [5]),
	.cin(gnd),
	.combout(\reg1|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N23
cycloneii_lcell_ff \reg1|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [5]));

// Location: LCCOMB_X47_Y27_N16
cycloneii_lcell_comb \mux_inst|Selector5~0 (
// Equation(s):
// \mux_inst|Selector5~0_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [5])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [5]),
	.cin(gnd),
	.combout(\mux_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~0 .lut_mask = 16'h0200;
defparam \mux_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneii_lcell_comb \addSub|Add0~54 (
// Equation(s):
// \addSub|Add0~54_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [5]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [5]))))

	.dataa(\mux_inst|buswires [5]),
	.datab(\regA|data_out [5]),
	.datac(\addSub|always0~0_combout ),
	.datad(\addSub|Equal0~4_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~54 .lut_mask = 16'hC0A0;
defparam \addSub|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[4]));
// synopsys translate_off
defparam \din[4]~I .input_async_reset = "none";
defparam \din[4]~I .input_power_up = "low";
defparam \din[4]~I .input_register_mode = "none";
defparam \din[4]~I .input_sync_reset = "none";
defparam \din[4]~I .oe_async_reset = "none";
defparam \din[4]~I .oe_power_up = "low";
defparam \din[4]~I .oe_register_mode = "none";
defparam \din[4]~I .oe_sync_reset = "none";
defparam \din[4]~I .operation_mode = "input";
defparam \din[4]~I .output_async_reset = "none";
defparam \din[4]~I .output_power_up = "low";
defparam \din[4]~I .output_register_mode = "none";
defparam \din[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y27_N19
cycloneii_lcell_ff \reg0|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [4]));

// Location: LCCOMB_X48_Y27_N8
cycloneii_lcell_comb \mux_inst|Selector4~2 (
// Equation(s):
// \mux_inst|Selector4~2_combout  = (\ctrl|dinout~regout  & (((\din~combout [4])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & ((\reg0|data_out [4]))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\din~combout [4]),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [4]),
	.cin(gnd),
	.combout(\mux_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~2 .lut_mask = 16'hCAC0;
defparam \mux_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N1
cycloneii_lcell_ff \reg2|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [4]));

// Location: LCFF_X47_Y27_N1
cycloneii_lcell_ff \reg1|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [4]));

// Location: LCCOMB_X47_Y27_N20
cycloneii_lcell_comb \mux_inst|Selector4~0 (
// Equation(s):
// \mux_inst|Selector4~0_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [4])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [4]),
	.cin(gnd),
	.combout(\mux_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~0 .lut_mask = 16'h0200;
defparam \mux_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[3]));
// synopsys translate_off
defparam \din[3]~I .input_async_reset = "none";
defparam \din[3]~I .input_power_up = "low";
defparam \din[3]~I .input_register_mode = "none";
defparam \din[3]~I .input_sync_reset = "none";
defparam \din[3]~I .oe_async_reset = "none";
defparam \din[3]~I .oe_power_up = "low";
defparam \din[3]~I .oe_register_mode = "none";
defparam \din[3]~I .oe_sync_reset = "none";
defparam \din[3]~I .operation_mode = "input";
defparam \din[3]~I .output_async_reset = "none";
defparam \din[3]~I .output_power_up = "low";
defparam \din[3]~I .output_register_mode = "none";
defparam \din[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y25_N3
cycloneii_lcell_ff \reg0|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [3]));

// Location: LCCOMB_X49_Y25_N8
cycloneii_lcell_comb \mux_inst|Selector3~2 (
// Equation(s):
// \mux_inst|Selector3~2_combout  = (\ctrl|dinout~regout  & (\din~combout [3])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [3]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [3]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~2 .lut_mask = 16'hD888;
defparam \mux_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[2]));
// synopsys translate_off
defparam \din[2]~I .input_async_reset = "none";
defparam \din[2]~I .input_power_up = "low";
defparam \din[2]~I .input_register_mode = "none";
defparam \din[2]~I .input_sync_reset = "none";
defparam \din[2]~I .oe_async_reset = "none";
defparam \din[2]~I .oe_power_up = "low";
defparam \din[2]~I .oe_register_mode = "none";
defparam \din[2]~I .oe_sync_reset = "none";
defparam \din[2]~I .operation_mode = "input";
defparam \din[2]~I .output_async_reset = "none";
defparam \din[2]~I .output_power_up = "low";
defparam \din[2]~I .output_register_mode = "none";
defparam \din[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y27_N11
cycloneii_lcell_ff \reg0|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [2]));

// Location: LCCOMB_X47_Y27_N26
cycloneii_lcell_comb \mux_inst|Selector2~2 (
// Equation(s):
// \mux_inst|Selector2~2_combout  = (\ctrl|dinout~regout  & (((\din~combout [2])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & ((\reg0|data_out [2]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\din~combout [2]),
	.datad(\reg0|data_out [2]),
	.cin(gnd),
	.combout(\mux_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~2 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N23
cycloneii_lcell_ff \reg2|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [2]));

// Location: LCFF_X48_Y27_N25
cycloneii_lcell_ff \reg1|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [2]));

// Location: LCCOMB_X48_Y27_N24
cycloneii_lcell_comb \mux_inst|Selector2~0 (
// Equation(s):
// \mux_inst|Selector2~0_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & (\reg1|data_out [2] & \ctrl|r1_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\reg1|data_out [2]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~0 .lut_mask = 16'h1000;
defparam \mux_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[1]));
// synopsys translate_off
defparam \din[1]~I .input_async_reset = "none";
defparam \din[1]~I .input_power_up = "low";
defparam \din[1]~I .input_register_mode = "none";
defparam \din[1]~I .input_sync_reset = "none";
defparam \din[1]~I .oe_async_reset = "none";
defparam \din[1]~I .oe_power_up = "low";
defparam \din[1]~I .oe_register_mode = "none";
defparam \din[1]~I .oe_sync_reset = "none";
defparam \din[1]~I .operation_mode = "input";
defparam \din[1]~I .output_async_reset = "none";
defparam \din[1]~I .output_power_up = "low";
defparam \din[1]~I .output_register_mode = "none";
defparam \din[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y25_N9
cycloneii_lcell_ff \reg0|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [1]));

// Location: LCCOMB_X49_Y25_N4
cycloneii_lcell_comb \mux_inst|Selector0~2 (
// Equation(s):
// \mux_inst|Selector0~2_combout  = (\ctrl|dinout~regout  & (\din~combout [1])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [1]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [1]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [1]),
	.cin(gnd),
	.combout(\mux_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~2 .lut_mask = 16'hD888;
defparam \mux_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneii_lcell_comb \reg1|data_out[1]~feeder (
// Equation(s):
// \reg1|data_out[1]~feeder_combout  = \mux_inst|buswires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [1]),
	.cin(gnd),
	.combout(\reg1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N1
cycloneii_lcell_ff \reg1|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [1]));

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \mux_inst|Selector0~0 (
// Equation(s):
// \mux_inst|Selector0~0_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & (\ctrl|r1_out~regout  & \reg1|data_out [1])))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\ctrl|r1_out~regout ),
	.datad(\reg1|data_out [1]),
	.cin(gnd),
	.combout(\mux_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~0 .lut_mask = 16'h1000;
defparam \mux_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneii_lcell_comb \addSub|Add0~40 (
// Equation(s):
// \addSub|Add0~40_combout  = ((\regA|data_out [1] $ (\addSub|Add0~39_combout  $ (!\addSub|Add0~37 )))) # (GND)
// \addSub|Add0~41  = CARRY((\regA|data_out [1] & ((\addSub|Add0~39_combout ) # (!\addSub|Add0~37 ))) # (!\regA|data_out [1] & (\addSub|Add0~39_combout  & !\addSub|Add0~37 )))

	.dataa(\regA|data_out [1]),
	.datab(\addSub|Add0~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~37 ),
	.combout(\addSub|Add0~40_combout ),
	.cout(\addSub|Add0~41 ));
// synopsys translate_off
defparam \addSub|Add0~40 .lut_mask = 16'h698E;
defparam \addSub|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y27_N5
cycloneii_lcell_ff \regA|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [1]));

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \addSub|Add0~38 (
// Equation(s):
// \addSub|Add0~38_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [1]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [1]))))

	.dataa(\mux_inst|buswires [1]),
	.datab(\addSub|Equal0~4_combout ),
	.datac(\regA|data_out [1]),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~38 .lut_mask = 16'hE200;
defparam \addSub|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneii_lcell_comb \addSub|Add0~99 (
// Equation(s):
// \addSub|Add0~99_combout  = (\addSub|Add0~38_combout ) # ((\addSub|Add0~40_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~40_combout ),
	.datad(\addSub|Add0~38_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~99 .lut_mask = 16'hFFB0;
defparam \addSub|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneii_lcell_comb \addSub|data_out[1] (
// Equation(s):
// \addSub|data_out [1] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~99_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [1]))

	.dataa(\addSub|data_out [1]),
	.datab(\addSub|Add0~99_combout ),
	.datac(vcc),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [1]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[1] .lut_mask = 16'hCCAA;
defparam \addSub|data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N9
cycloneii_lcell_ff \regG|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [1]));

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \mux_inst|Selector0~1 (
// Equation(s):
// \mux_inst|Selector0~1_combout  = (\mux_inst|Selector0~0_combout ) # ((\ctrl|g_out~regout  & (\regG|data_out [1] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|g_out~regout ),
	.datab(\mux_inst|Selector0~0_combout ),
	.datac(\regG|data_out [1]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~1 .lut_mask = 16'hECCC;
defparam \mux_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \mux_inst|Selector0~3 (
// Equation(s):
// \mux_inst|Selector0~3_combout  = (\mux_inst|Selector0~2_combout ) # ((\mux_inst|Selector0~1_combout ) # ((\reg2|data_out [1] & \mux_inst|always0~1_combout )))

	.dataa(\reg2|data_out [1]),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\mux_inst|Selector0~2_combout ),
	.datad(\mux_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \mux_inst|buswires[1] (
// Equation(s):
// \mux_inst|buswires [1] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector0~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [1]))

	.dataa(\mux_inst|buswires [1]),
	.datab(vcc),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector0~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [1]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[1] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneii_lcell_comb \addSub|Add0~39 (
// Equation(s):
// \addSub|Add0~39_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [1])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [1]),
	.cin(gnd),
	.combout(\addSub|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~39 .lut_mask = 16'h33CC;
defparam \addSub|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneii_lcell_comb \addSub|Add0~44 (
// Equation(s):
// \addSub|Add0~44_combout  = (\regA|data_out [2] & ((\addSub|Add0~43_combout  & (\addSub|Add0~41  & VCC)) # (!\addSub|Add0~43_combout  & (!\addSub|Add0~41 )))) # (!\regA|data_out [2] & ((\addSub|Add0~43_combout  & (!\addSub|Add0~41 )) # 
// (!\addSub|Add0~43_combout  & ((\addSub|Add0~41 ) # (GND)))))
// \addSub|Add0~45  = CARRY((\regA|data_out [2] & (!\addSub|Add0~43_combout  & !\addSub|Add0~41 )) # (!\regA|data_out [2] & ((!\addSub|Add0~41 ) # (!\addSub|Add0~43_combout ))))

	.dataa(\regA|data_out [2]),
	.datab(\addSub|Add0~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~41 ),
	.combout(\addSub|Add0~44_combout ),
	.cout(\addSub|Add0~45 ));
// synopsys translate_off
defparam \addSub|Add0~44 .lut_mask = 16'h9617;
defparam \addSub|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y27_N15
cycloneii_lcell_ff \regA|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [2]));

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \addSub|Add0~42 (
// Equation(s):
// \addSub|Add0~42_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [2]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [2]))))

	.dataa(\mux_inst|buswires [2]),
	.datab(\addSub|Equal0~4_combout ),
	.datac(\regA|data_out [2]),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~42 .lut_mask = 16'hE200;
defparam \addSub|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneii_lcell_comb \addSub|Add0~100 (
// Equation(s):
// \addSub|Add0~100_combout  = (\addSub|Add0~42_combout ) # ((\addSub|Add0~44_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|zero~regout ),
	.datab(\addSub|Add0~44_combout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~42_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~100 .lut_mask = 16'hFFC4;
defparam \addSub|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \addSub|data_out[2] (
// Equation(s):
// \addSub|data_out [2] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|Add0~100_combout )) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|data_out [2])))

	.dataa(vcc),
	.datab(\addSub|Add0~100_combout ),
	.datac(\addSub|data_out [2]),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [2]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[2] .lut_mask = 16'hCCF0;
defparam \addSub|data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N7
cycloneii_lcell_ff \regG|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|data_out [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [2]));

// Location: LCCOMB_X48_Y27_N2
cycloneii_lcell_comb \mux_inst|Selector2~1 (
// Equation(s):
// \mux_inst|Selector2~1_combout  = (\mux_inst|Selector2~0_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [2])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|Selector2~0_combout ),
	.datad(\regG|data_out [2]),
	.cin(gnd),
	.combout(\mux_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneii_lcell_comb \mux_inst|Selector2~3 (
// Equation(s):
// \mux_inst|Selector2~3_combout  = (\mux_inst|Selector2~2_combout ) # ((\mux_inst|Selector2~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [2])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector2~2_combout ),
	.datac(\reg2|data_out [2]),
	.datad(\mux_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneii_lcell_comb \mux_inst|buswires[2] (
// Equation(s):
// \mux_inst|buswires [2] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector2~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [2]))

	.dataa(\mux_inst|buswires [2]),
	.datab(vcc),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector2~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [2]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[2] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneii_lcell_comb \addSub|Add0~43 (
// Equation(s):
// \addSub|Add0~43_combout  = \mux_inst|buswires [2] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [2]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~43 .lut_mask = 16'h33CC;
defparam \addSub|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneii_lcell_comb \addSub|Add0~48 (
// Equation(s):
// \addSub|Add0~48_combout  = ((\regA|data_out [3] $ (\addSub|Add0~47_combout  $ (!\addSub|Add0~45 )))) # (GND)
// \addSub|Add0~49  = CARRY((\regA|data_out [3] & ((\addSub|Add0~47_combout ) # (!\addSub|Add0~45 ))) # (!\regA|data_out [3] & (\addSub|Add0~47_combout  & !\addSub|Add0~45 )))

	.dataa(\regA|data_out [3]),
	.datab(\addSub|Add0~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~45 ),
	.combout(\addSub|Add0~48_combout ),
	.cout(\addSub|Add0~49 ));
// synopsys translate_off
defparam \addSub|Add0~48 .lut_mask = 16'h698E;
defparam \addSub|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y27_N9
cycloneii_lcell_ff \regA|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [3]));

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \addSub|Add0~46 (
// Equation(s):
// \addSub|Add0~46_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [3]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [3]))))

	.dataa(\mux_inst|buswires [3]),
	.datab(\addSub|Equal0~4_combout ),
	.datac(\regA|data_out [3]),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~46 .lut_mask = 16'hE200;
defparam \addSub|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneii_lcell_comb \addSub|Add0~101 (
// Equation(s):
// \addSub|Add0~101_combout  = (\addSub|Add0~46_combout ) # ((\addSub|Add0~48_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|zero~regout ),
	.datab(\ctrl|soma~regout ),
	.datac(\addSub|Add0~48_combout ),
	.datad(\addSub|Add0~46_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~101 .lut_mask = 16'hFFD0;
defparam \addSub|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneii_lcell_comb \addSub|data_out[3] (
// Equation(s):
// \addSub|data_out [3] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~101_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [3]))

	.dataa(vcc),
	.datab(\addSub|data_out [3]),
	.datac(\addSub|Add0~101_combout ),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [3]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[3] .lut_mask = 16'hF0CC;
defparam \addSub|data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N3
cycloneii_lcell_ff \regG|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|data_out [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [3]));

// Location: LCCOMB_X49_Y25_N2
cycloneii_lcell_comb \mux_inst|Selector3~1 (
// Equation(s):
// \mux_inst|Selector3~1_combout  = (\mux_inst|Selector3~0_combout ) # ((\ctrl|g_out~regout  & (\regG|data_out [3] & \mux_inst|always0~0_combout )))

	.dataa(\mux_inst|Selector3~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(\regG|data_out [3]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~1 .lut_mask = 16'hEAAA;
defparam \mux_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneii_lcell_comb \mux_inst|Selector3~3 (
// Equation(s):
// \mux_inst|Selector3~3_combout  = (\mux_inst|Selector3~2_combout ) # ((\mux_inst|Selector3~1_combout ) # ((\reg2|data_out [3] & \mux_inst|always0~1_combout )))

	.dataa(\reg2|data_out [3]),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\mux_inst|Selector3~2_combout ),
	.datad(\mux_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneii_lcell_comb \mux_inst|buswires[3] (
// Equation(s):
// \mux_inst|buswires [3] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector3~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [3]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [3]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector3~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [3]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[3] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneii_lcell_comb \addSub|Add0~47 (
// Equation(s):
// \addSub|Add0~47_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [3])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [3]),
	.cin(gnd),
	.combout(\addSub|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~47 .lut_mask = 16'h33CC;
defparam \addSub|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneii_lcell_comb \addSub|Add0~52 (
// Equation(s):
// \addSub|Add0~52_combout  = (\addSub|Add0~51_combout  & ((\regA|data_out [4] & (\addSub|Add0~49  & VCC)) # (!\regA|data_out [4] & (!\addSub|Add0~49 )))) # (!\addSub|Add0~51_combout  & ((\regA|data_out [4] & (!\addSub|Add0~49 )) # (!\regA|data_out [4] & 
// ((\addSub|Add0~49 ) # (GND)))))
// \addSub|Add0~53  = CARRY((\addSub|Add0~51_combout  & (!\regA|data_out [4] & !\addSub|Add0~49 )) # (!\addSub|Add0~51_combout  & ((!\addSub|Add0~49 ) # (!\regA|data_out [4]))))

	.dataa(\addSub|Add0~51_combout ),
	.datab(\regA|data_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~49 ),
	.combout(\addSub|Add0~52_combout ),
	.cout(\addSub|Add0~53 ));
// synopsys translate_off
defparam \addSub|Add0~52 .lut_mask = 16'h9617;
defparam \addSub|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneii_lcell_comb \addSub|Add0~50 (
// Equation(s):
// \addSub|Add0~50_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & (\regA|data_out [4])) # (!\addSub|Equal0~4_combout  & ((\mux_inst|buswires [4])))))

	.dataa(\regA|data_out [4]),
	.datab(\mux_inst|buswires [4]),
	.datac(\addSub|always0~0_combout ),
	.datad(\addSub|Equal0~4_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~50 .lut_mask = 16'hA0C0;
defparam \addSub|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneii_lcell_comb \addSub|Add0~102 (
// Equation(s):
// \addSub|Add0~102_combout  = (\addSub|Add0~50_combout ) # ((\addSub|Add0~52_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~52_combout ),
	.datad(\addSub|Add0~50_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~102 .lut_mask = 16'hFFB0;
defparam \addSub|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneii_lcell_comb \addSub|data_out[4] (
// Equation(s):
// \addSub|data_out [4] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~102_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [4]))

	.dataa(vcc),
	.datab(\addSub|data_out [4]),
	.datac(\addSub|Add0~102_combout ),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [4]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[4] .lut_mask = 16'hF0CC;
defparam \addSub|data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N21
cycloneii_lcell_ff \regG|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [4]));

// Location: LCCOMB_X47_Y27_N18
cycloneii_lcell_comb \mux_inst|Selector4~1 (
// Equation(s):
// \mux_inst|Selector4~1_combout  = (\mux_inst|Selector4~0_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [4])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|Selector4~0_combout ),
	.datad(\regG|data_out [4]),
	.cin(gnd),
	.combout(\mux_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneii_lcell_comb \mux_inst|Selector4~3 (
// Equation(s):
// \mux_inst|Selector4~3_combout  = (\mux_inst|Selector4~2_combout ) # ((\mux_inst|Selector4~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [4])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector4~2_combout ),
	.datac(\reg2|data_out [4]),
	.datad(\mux_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneii_lcell_comb \mux_inst|buswires[4] (
// Equation(s):
// \mux_inst|buswires [4] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector4~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [4]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [4]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [4]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[4] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N3
cycloneii_lcell_ff \regA|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [4]));

// Location: LCCOMB_X49_Y27_N28
cycloneii_lcell_comb \addSub|Add0~56 (
// Equation(s):
// \addSub|Add0~56_combout  = ((\addSub|Add0~55_combout  $ (\regA|data_out [5] $ (!\addSub|Add0~53 )))) # (GND)
// \addSub|Add0~57  = CARRY((\addSub|Add0~55_combout  & ((\regA|data_out [5]) # (!\addSub|Add0~53 ))) # (!\addSub|Add0~55_combout  & (\regA|data_out [5] & !\addSub|Add0~53 )))

	.dataa(\addSub|Add0~55_combout ),
	.datab(\regA|data_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~53 ),
	.combout(\addSub|Add0~56_combout ),
	.cout(\addSub|Add0~57 ));
// synopsys translate_off
defparam \addSub|Add0~56 .lut_mask = 16'h698E;
defparam \addSub|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneii_lcell_comb \addSub|Add0~103 (
// Equation(s):
// \addSub|Add0~103_combout  = (\addSub|Add0~54_combout ) # ((\addSub|Add0~56_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~54_combout ),
	.datad(\addSub|Add0~56_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~103 .lut_mask = 16'hFBF0;
defparam \addSub|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneii_lcell_comb \addSub|data_out[5] (
// Equation(s):
// \addSub|data_out [5] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~103_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [5]))

	.dataa(vcc),
	.datab(\addSub|data_out [5]),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~103_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [5]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[5] .lut_mask = 16'hFC0C;
defparam \addSub|data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N23
cycloneii_lcell_ff \regG|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [5]));

// Location: LCCOMB_X47_Y27_N14
cycloneii_lcell_comb \mux_inst|Selector5~1 (
// Equation(s):
// \mux_inst|Selector5~1_combout  = (\mux_inst|Selector5~0_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [5])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|Selector5~0_combout ),
	.datad(\regG|data_out [5]),
	.cin(gnd),
	.combout(\mux_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneii_lcell_comb \mux_inst|Selector5~3 (
// Equation(s):
// \mux_inst|Selector5~3_combout  = (\mux_inst|Selector5~2_combout ) # ((\mux_inst|Selector5~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [5])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector5~2_combout ),
	.datac(\reg2|data_out [5]),
	.datad(\mux_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneii_lcell_comb \mux_inst|buswires[5] (
// Equation(s):
// \mux_inst|buswires [5] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector5~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [5]))

	.dataa(\mux_inst|buswires [5]),
	.datab(vcc),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector5~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [5]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[5] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N13
cycloneii_lcell_ff \regA|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [5]));

// Location: LCCOMB_X49_Y27_N30
cycloneii_lcell_comb \addSub|Add0~60 (
// Equation(s):
// \addSub|Add0~60_combout  = (\regA|data_out [6] & ((\addSub|Add0~59_combout  & (\addSub|Add0~57  & VCC)) # (!\addSub|Add0~59_combout  & (!\addSub|Add0~57 )))) # (!\regA|data_out [6] & ((\addSub|Add0~59_combout  & (!\addSub|Add0~57 )) # 
// (!\addSub|Add0~59_combout  & ((\addSub|Add0~57 ) # (GND)))))
// \addSub|Add0~61  = CARRY((\regA|data_out [6] & (!\addSub|Add0~59_combout  & !\addSub|Add0~57 )) # (!\regA|data_out [6] & ((!\addSub|Add0~57 ) # (!\addSub|Add0~59_combout ))))

	.dataa(\regA|data_out [6]),
	.datab(\addSub|Add0~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~57 ),
	.combout(\addSub|Add0~60_combout ),
	.cout(\addSub|Add0~61 ));
// synopsys translate_off
defparam \addSub|Add0~60 .lut_mask = 16'h9617;
defparam \addSub|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneii_lcell_comb \addSub|Add0~64 (
// Equation(s):
// \addSub|Add0~64_combout  = ((\regA|data_out [7] $ (\addSub|Add0~63_combout  $ (!\addSub|Add0~61 )))) # (GND)
// \addSub|Add0~65  = CARRY((\regA|data_out [7] & ((\addSub|Add0~63_combout ) # (!\addSub|Add0~61 ))) # (!\regA|data_out [7] & (\addSub|Add0~63_combout  & !\addSub|Add0~61 )))

	.dataa(\regA|data_out [7]),
	.datab(\addSub|Add0~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~61 ),
	.combout(\addSub|Add0~64_combout ),
	.cout(\addSub|Add0~65 ));
// synopsys translate_off
defparam \addSub|Add0~64 .lut_mask = 16'h698E;
defparam \addSub|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneii_lcell_comb \addSub|Add0~105 (
// Equation(s):
// \addSub|Add0~105_combout  = (\addSub|Add0~62_combout ) # ((\addSub|Add0~64_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~62_combout ),
	.datad(\addSub|Add0~64_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~105 .lut_mask = 16'hFBF0;
defparam \addSub|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneii_lcell_comb \addSub|data_out[7] (
// Equation(s):
// \addSub|data_out [7] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~105_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [7]))

	.dataa(\addSub|data_out [7]),
	.datab(vcc),
	.datac(\addSub|Add0~105_combout ),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [7]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[7] .lut_mask = 16'hF0AA;
defparam \addSub|data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneii_lcell_comb \regG|data_out[7]~feeder (
// Equation(s):
// \regG|data_out[7]~feeder_combout  = \addSub|data_out [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addSub|data_out [7]),
	.cin(gnd),
	.combout(\regG|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regG|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \regG|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N3
cycloneii_lcell_ff \regG|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regG|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [7]));

// Location: LCCOMB_X48_Y25_N0
cycloneii_lcell_comb \mux_inst|Selector7~1 (
// Equation(s):
// \mux_inst|Selector7~1_combout  = (\mux_inst|Selector7~0_combout ) # ((\ctrl|g_out~regout  & (\regG|data_out [7] & \mux_inst|always0~0_combout )))

	.dataa(\mux_inst|Selector7~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(\regG|data_out [7]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~1 .lut_mask = 16'hEAAA;
defparam \mux_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N20
cycloneii_lcell_comb \mux_inst|Selector7~3 (
// Equation(s):
// \mux_inst|Selector7~3_combout  = (\mux_inst|Selector7~2_combout ) # ((\mux_inst|Selector7~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [7])))

	.dataa(\mux_inst|Selector7~2_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg2|data_out [7]),
	.datad(\mux_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~3 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneii_lcell_comb \mux_inst|buswires[7] (
// Equation(s):
// \mux_inst|buswires [7] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector7~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [7]))

	.dataa(\mux_inst|buswires [7]),
	.datab(vcc),
	.datac(\mux_inst|Selector7~3_combout ),
	.datad(\mux_inst|always0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [7]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[7] .lut_mask = 16'hF0AA;
defparam \mux_inst|buswires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneii_lcell_comb \addSub|Add0~63 (
// Equation(s):
// \addSub|Add0~63_combout  = \mux_inst|buswires [7] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [7]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~63 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneii_lcell_comb \addSub|Add0~68 (
// Equation(s):
// \addSub|Add0~68_combout  = (\regA|data_out [8] & ((\addSub|Add0~67_combout  & (\addSub|Add0~65  & VCC)) # (!\addSub|Add0~67_combout  & (!\addSub|Add0~65 )))) # (!\regA|data_out [8] & ((\addSub|Add0~67_combout  & (!\addSub|Add0~65 )) # 
// (!\addSub|Add0~67_combout  & ((\addSub|Add0~65 ) # (GND)))))
// \addSub|Add0~69  = CARRY((\regA|data_out [8] & (!\addSub|Add0~67_combout  & !\addSub|Add0~65 )) # (!\regA|data_out [8] & ((!\addSub|Add0~65 ) # (!\addSub|Add0~67_combout ))))

	.dataa(\regA|data_out [8]),
	.datab(\addSub|Add0~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~65 ),
	.combout(\addSub|Add0~68_combout ),
	.cout(\addSub|Add0~69 ));
// synopsys translate_off
defparam \addSub|Add0~68 .lut_mask = 16'h9617;
defparam \addSub|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneii_lcell_comb \addSub|Add0~80 (
// Equation(s):
// \addSub|Add0~80_combout  = ((\regA|data_out [11] $ (\addSub|Add0~79_combout  $ (!\addSub|Add0~77 )))) # (GND)
// \addSub|Add0~81  = CARRY((\regA|data_out [11] & ((\addSub|Add0~79_combout ) # (!\addSub|Add0~77 ))) # (!\regA|data_out [11] & (\addSub|Add0~79_combout  & !\addSub|Add0~77 )))

	.dataa(\regA|data_out [11]),
	.datab(\addSub|Add0~79_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~77 ),
	.combout(\addSub|Add0~80_combout ),
	.cout(\addSub|Add0~81 ));
// synopsys translate_off
defparam \addSub|Add0~80 .lut_mask = 16'h698E;
defparam \addSub|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneii_lcell_comb \addSub|Add0~84 (
// Equation(s):
// \addSub|Add0~84_combout  = (\regA|data_out [12] & ((\addSub|Add0~83_combout  & (\addSub|Add0~81  & VCC)) # (!\addSub|Add0~83_combout  & (!\addSub|Add0~81 )))) # (!\regA|data_out [12] & ((\addSub|Add0~83_combout  & (!\addSub|Add0~81 )) # 
// (!\addSub|Add0~83_combout  & ((\addSub|Add0~81 ) # (GND)))))
// \addSub|Add0~85  = CARRY((\regA|data_out [12] & (!\addSub|Add0~83_combout  & !\addSub|Add0~81 )) # (!\regA|data_out [12] & ((!\addSub|Add0~81 ) # (!\addSub|Add0~83_combout ))))

	.dataa(\regA|data_out [12]),
	.datab(\addSub|Add0~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~81 ),
	.combout(\addSub|Add0~84_combout ),
	.cout(\addSub|Add0~85 ));
// synopsys translate_off
defparam \addSub|Add0~84 .lut_mask = 16'h9617;
defparam \addSub|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y26_N11
cycloneii_lcell_ff \regA|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [12]));

// Location: LCCOMB_X47_Y26_N2
cycloneii_lcell_comb \addSub|Add0~82 (
// Equation(s):
// \addSub|Add0~82_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [12]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [12]))))

	.dataa(\mux_inst|buswires [12]),
	.datab(\regA|data_out [12]),
	.datac(\addSub|always0~0_combout ),
	.datad(\addSub|Equal0~4_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~82 .lut_mask = 16'hC0A0;
defparam \addSub|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneii_lcell_comb \addSub|Add0~110 (
// Equation(s):
// \addSub|Add0~110_combout  = (\addSub|Add0~82_combout ) # ((\addSub|Add0~84_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~84_combout ),
	.datad(\addSub|Add0~82_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~110 .lut_mask = 16'hFFB0;
defparam \addSub|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneii_lcell_comb \addSub|data_out[12] (
// Equation(s):
// \addSub|data_out [12] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~110_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [12]))

	.dataa(vcc),
	.datab(\addSub|data_out [12]),
	.datac(\addSub|Add0~110_combout ),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [12]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[12] .lut_mask = 16'hF0CC;
defparam \addSub|data_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N9
cycloneii_lcell_ff \regG|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|data_out [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [12]));

// Location: LCCOMB_X47_Y25_N30
cycloneii_lcell_comb \reg1|data_out[12]~feeder (
// Equation(s):
// \reg1|data_out[12]~feeder_combout  = \mux_inst|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [12]),
	.cin(gnd),
	.combout(\reg1|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N31
cycloneii_lcell_ff \reg1|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [12]));

// Location: LCCOMB_X47_Y25_N0
cycloneii_lcell_comb \mux_inst|Selector12~0 (
// Equation(s):
// \mux_inst|Selector12~0_combout  = (!\ctrl|dinout~regout  & (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & \reg1|data_out [12])))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg1|data_out [12]),
	.cin(gnd),
	.combout(\mux_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~0 .lut_mask = 16'h0400;
defparam \mux_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneii_lcell_comb \mux_inst|Selector12~1 (
// Equation(s):
// \mux_inst|Selector12~1_combout  = (\mux_inst|Selector12~0_combout ) # ((\ctrl|g_out~regout  & (\regG|data_out [12] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|g_out~regout ),
	.datab(\regG|data_out [12]),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\mux_inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~1 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneii_lcell_comb \mux_inst|Selector12~3 (
// Equation(s):
// \mux_inst|Selector12~3_combout  = (\mux_inst|Selector12~2_combout ) # ((\mux_inst|Selector12~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [12])))

	.dataa(\mux_inst|Selector12~2_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg2|data_out [12]),
	.datad(\mux_inst|Selector12~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~3 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
cycloneii_lcell_comb \mux_inst|buswires[12] (
// Equation(s):
// \mux_inst|buswires [12] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector12~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [12]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [12]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector12~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [12]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[12] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneii_lcell_comb \addSub|Add0~83 (
// Equation(s):
// \addSub|Add0~83_combout  = \mux_inst|buswires [12] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [12]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~83 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneii_lcell_comb \addSub|Add0~88 (
// Equation(s):
// \addSub|Add0~88_combout  = ((\regA|data_out [13] $ (\addSub|Add0~87_combout  $ (!\addSub|Add0~85 )))) # (GND)
// \addSub|Add0~89  = CARRY((\regA|data_out [13] & ((\addSub|Add0~87_combout ) # (!\addSub|Add0~85 ))) # (!\regA|data_out [13] & (\addSub|Add0~87_combout  & !\addSub|Add0~85 )))

	.dataa(\regA|data_out [13]),
	.datab(\addSub|Add0~87_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~85 ),
	.combout(\addSub|Add0~88_combout ),
	.cout(\addSub|Add0~89 ));
// synopsys translate_off
defparam \addSub|Add0~88 .lut_mask = 16'h698E;
defparam \addSub|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
cycloneii_lcell_comb \addSub|Add0~111 (
// Equation(s):
// \addSub|Add0~111_combout  = (\addSub|Add0~86_combout ) # ((\addSub|Add0~88_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~86_combout ),
	.datad(\addSub|Add0~88_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~111 .lut_mask = 16'hFBF0;
defparam \addSub|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneii_lcell_comb \addSub|data_out[13] (
// Equation(s):
// \addSub|data_out [13] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~111_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [13]))

	.dataa(\addSub|data_out [13]),
	.datab(vcc),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~111_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [13]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[13] .lut_mask = 16'hFA0A;
defparam \addSub|data_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N31
cycloneii_lcell_ff \regG|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [13]));

// Location: LCCOMB_X48_Y24_N22
cycloneii_lcell_comb \reg2|data_out[15]~feeder (
// Equation(s):
// \reg2|data_out[15]~feeder_combout  = \mux_inst|buswires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [15]),
	.cin(gnd),
	.combout(\reg2|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N23
cycloneii_lcell_ff \reg2|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [15]));

// Location: LCFF_X47_Y25_N17
cycloneii_lcell_ff \reg1|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [15]));

// Location: LCCOMB_X47_Y25_N16
cycloneii_lcell_comb \mux_inst|Selector15~0 (
// Equation(s):
// \mux_inst|Selector15~0_combout  = (!\ctrl|dinout~regout  & (!\ctrl|r0_out~regout  & (\reg1|data_out [15] & \ctrl|r1_out~regout )))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [15]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~0 .lut_mask = 16'h1000;
defparam \mux_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneii_lcell_comb \mux_inst|Selector15~1 (
// Equation(s):
// \mux_inst|Selector15~1_combout  = (\mux_inst|Selector15~0_combout ) # ((\regG|data_out [15] & (\ctrl|g_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\regG|data_out [15]),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|Selector15~0_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneii_lcell_comb \mux_inst|Selector15~3 (
// Equation(s):
// \mux_inst|Selector15~3_combout  = (\mux_inst|Selector15~2_combout ) # ((\mux_inst|Selector15~1_combout ) # ((\reg2|data_out [15] & \mux_inst|always0~1_combout )))

	.dataa(\mux_inst|Selector15~2_combout ),
	.datab(\reg2|data_out [15]),
	.datac(\mux_inst|always0~1_combout ),
	.datad(\mux_inst|Selector15~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~3 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneii_lcell_comb \mux_inst|buswires[15] (
// Equation(s):
// \mux_inst|buswires [15] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector15~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [15]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [15]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector15~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [15]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[15] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneii_lcell_comb \addSub|Add0~95 (
// Equation(s):
// \addSub|Add0~95_combout  = \mux_inst|buswires [15] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [15]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~95 .lut_mask = 16'h33CC;
defparam \addSub|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[14]));
// synopsys translate_off
defparam \din[14]~I .input_async_reset = "none";
defparam \din[14]~I .input_power_up = "low";
defparam \din[14]~I .input_register_mode = "none";
defparam \din[14]~I .input_sync_reset = "none";
defparam \din[14]~I .oe_async_reset = "none";
defparam \din[14]~I .oe_power_up = "low";
defparam \din[14]~I .oe_register_mode = "none";
defparam \din[14]~I .oe_sync_reset = "none";
defparam \din[14]~I .operation_mode = "input";
defparam \din[14]~I .output_async_reset = "none";
defparam \din[14]~I .output_power_up = "low";
defparam \din[14]~I .output_register_mode = "none";
defparam \din[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneii_lcell_comb \mux_inst|Selector14~2 (
// Equation(s):
// \mux_inst|Selector14~2_combout  = (\ctrl|dinout~regout  & (((\din~combout [14])))) # (!\ctrl|dinout~regout  & (\reg0|data_out [14] & ((\ctrl|r0_out~regout ))))

	.dataa(\reg0|data_out [14]),
	.datab(\din~combout [14]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~2 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N19
cycloneii_lcell_ff \reg2|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [14]));

// Location: LCCOMB_X49_Y29_N4
cycloneii_lcell_comb \reg1|data_out[14]~feeder (
// Equation(s):
// \reg1|data_out[14]~feeder_combout  = \mux_inst|buswires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [14]),
	.cin(gnd),
	.combout(\reg1|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N5
cycloneii_lcell_ff \reg1|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [14]));

// Location: LCCOMB_X48_Y29_N0
cycloneii_lcell_comb \mux_inst|Selector14~0 (
// Equation(s):
// \mux_inst|Selector14~0_combout  = (!\ctrl|dinout~regout  & (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & \reg1|data_out [14])))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg1|data_out [14]),
	.cin(gnd),
	.combout(\mux_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~0 .lut_mask = 16'h0400;
defparam \mux_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \mux_inst|Selector14~1 (
// Equation(s):
// \mux_inst|Selector14~1_combout  = (\mux_inst|Selector14~0_combout ) # ((\regG|data_out [14] & (\ctrl|g_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\regG|data_out [14]),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\mux_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~1 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneii_lcell_comb \mux_inst|Selector14~3 (
// Equation(s):
// \mux_inst|Selector14~3_combout  = (\mux_inst|Selector14~2_combout ) # ((\mux_inst|Selector14~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [14])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector14~2_combout ),
	.datac(\reg2|data_out [14]),
	.datad(\mux_inst|Selector14~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneii_lcell_comb \mux_inst|buswires[14] (
// Equation(s):
// \mux_inst|buswires [14] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector14~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [14]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [14]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector14~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [14]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[14] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneii_lcell_comb \regA|data_out[14]~feeder (
// Equation(s):
// \regA|data_out[14]~feeder_combout  = \mux_inst|buswires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [14]),
	.cin(gnd),
	.combout(\regA|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N27
cycloneii_lcell_ff \regA|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [14]));

// Location: LCCOMB_X49_Y26_N14
cycloneii_lcell_comb \addSub|Add0~92 (
// Equation(s):
// \addSub|Add0~92_combout  = (\addSub|Add0~91_combout  & ((\regA|data_out [14] & (\addSub|Add0~89  & VCC)) # (!\regA|data_out [14] & (!\addSub|Add0~89 )))) # (!\addSub|Add0~91_combout  & ((\regA|data_out [14] & (!\addSub|Add0~89 )) # (!\regA|data_out [14] & 
// ((\addSub|Add0~89 ) # (GND)))))
// \addSub|Add0~93  = CARRY((\addSub|Add0~91_combout  & (!\regA|data_out [14] & !\addSub|Add0~89 )) # (!\addSub|Add0~91_combout  & ((!\addSub|Add0~89 ) # (!\regA|data_out [14]))))

	.dataa(\addSub|Add0~91_combout ),
	.datab(\regA|data_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~89 ),
	.combout(\addSub|Add0~92_combout ),
	.cout(\addSub|Add0~93 ));
// synopsys translate_off
defparam \addSub|Add0~92 .lut_mask = 16'h9617;
defparam \addSub|Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneii_lcell_comb \addSub|Add0~96 (
// Equation(s):
// \addSub|Add0~96_combout  = \regA|data_out [15] $ (\addSub|Add0~93  $ (!\addSub|Add0~95_combout ))

	.dataa(\regA|data_out [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\addSub|Add0~95_combout ),
	.cin(\addSub|Add0~93 ),
	.combout(\addSub|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~96 .lut_mask = 16'h5AA5;
defparam \addSub|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y26_N29
cycloneii_lcell_ff \regA|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [15]));

// Location: LCCOMB_X49_Y26_N28
cycloneii_lcell_comb \addSub|Add0~94 (
// Equation(s):
// \addSub|Add0~94_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [15]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [15]))))

	.dataa(\mux_inst|buswires [15]),
	.datab(\addSub|Equal0~4_combout ),
	.datac(\regA|data_out [15]),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~94 .lut_mask = 16'hE200;
defparam \addSub|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneii_lcell_comb \addSub|Add0~113 (
// Equation(s):
// \addSub|Add0~113_combout  = (\addSub|Add0~94_combout ) # ((\addSub|Add0~96_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~96_combout ),
	.datad(\addSub|Add0~94_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~113 .lut_mask = 16'hFFB0;
defparam \addSub|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneii_lcell_comb \addSub|data_out[15] (
// Equation(s):
// \addSub|data_out [15] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~113_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [15]))

	.dataa(vcc),
	.datab(\addSub|data_out [15]),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~113_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [15]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[15] .lut_mask = 16'hFC0C;
defparam \addSub|data_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N3
cycloneii_lcell_ff \regG|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [15]));

// Location: LCCOMB_X48_Y26_N8
cycloneii_lcell_comb \addSub|Equal0~3 (
// Equation(s):
// \addSub|Equal0~3_combout  = (!\regG|data_out [14] & (!\regG|data_out [13] & (!\regG|data_out [12] & !\regG|data_out [15])))

	.dataa(\regG|data_out [14]),
	.datab(\regG|data_out [13]),
	.datac(\regG|data_out [12]),
	.datad(\regG|data_out [15]),
	.cin(gnd),
	.combout(\addSub|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Equal0~3 .lut_mask = 16'h0001;
defparam \addSub|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[6]));
// synopsys translate_off
defparam \din[6]~I .input_async_reset = "none";
defparam \din[6]~I .input_power_up = "low";
defparam \din[6]~I .input_register_mode = "none";
defparam \din[6]~I .input_sync_reset = "none";
defparam \din[6]~I .oe_async_reset = "none";
defparam \din[6]~I .oe_power_up = "low";
defparam \din[6]~I .oe_register_mode = "none";
defparam \din[6]~I .oe_sync_reset = "none";
defparam \din[6]~I .operation_mode = "input";
defparam \din[6]~I .output_async_reset = "none";
defparam \din[6]~I .output_power_up = "low";
defparam \din[6]~I .output_register_mode = "none";
defparam \din[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneii_lcell_comb \reg0|data_out[6]~feeder (
// Equation(s):
// \reg0|data_out[6]~feeder_combout  = \mux_inst|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\reg0|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N25
cycloneii_lcell_ff \reg0|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [6]));

// Location: LCCOMB_X48_Y29_N30
cycloneii_lcell_comb \mux_inst|Selector6~2 (
// Equation(s):
// \mux_inst|Selector6~2_combout  = (\ctrl|dinout~regout  & (\din~combout [6])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [6]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [6]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [6]),
	.cin(gnd),
	.combout(\mux_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~2 .lut_mask = 16'hD888;
defparam \mux_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N29
cycloneii_lcell_ff \reg2|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [6]));

// Location: LCCOMB_X47_Y29_N28
cycloneii_lcell_comb \reg1|data_out[6]~feeder (
// Equation(s):
// \reg1|data_out[6]~feeder_combout  = \mux_inst|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\reg1|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N29
cycloneii_lcell_ff \reg1|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [6]));

// Location: LCCOMB_X48_Y29_N16
cycloneii_lcell_comb \mux_inst|Selector6~0 (
// Equation(s):
// \mux_inst|Selector6~0_combout  = (!\ctrl|dinout~regout  & (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & \reg1|data_out [6])))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg1|data_out [6]),
	.cin(gnd),
	.combout(\mux_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~0 .lut_mask = 16'h0400;
defparam \mux_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneii_lcell_comb \mux_inst|Selector6~1 (
// Equation(s):
// \mux_inst|Selector6~1_combout  = (\mux_inst|Selector6~0_combout ) # ((\ctrl|g_out~regout  & (\regG|data_out [6] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|g_out~regout ),
	.datab(\regG|data_out [6]),
	.datac(\mux_inst|Selector6~0_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \mux_inst|Selector6~3 (
// Equation(s):
// \mux_inst|Selector6~3_combout  = (\mux_inst|Selector6~2_combout ) # ((\mux_inst|Selector6~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [6])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector6~2_combout ),
	.datac(\reg2|data_out [6]),
	.datad(\mux_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneii_lcell_comb \mux_inst|buswires[6] (
// Equation(s):
// \mux_inst|buswires [6] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector6~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [6]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [6]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [6]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[6] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneii_lcell_comb \addSub|Add0~58 (
// Equation(s):
// \addSub|Add0~58_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & (\regA|data_out [6])) # (!\addSub|Equal0~4_combout  & ((\mux_inst|buswires [6])))))

	.dataa(\regA|data_out [6]),
	.datab(\mux_inst|buswires [6]),
	.datac(\addSub|always0~0_combout ),
	.datad(\addSub|Equal0~4_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~58 .lut_mask = 16'hA0C0;
defparam \addSub|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneii_lcell_comb \addSub|Add0~104 (
// Equation(s):
// \addSub|Add0~104_combout  = (\addSub|Add0~58_combout ) # ((\addSub|Add0~60_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~60_combout ),
	.datad(\addSub|Add0~58_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~104 .lut_mask = 16'hFFB0;
defparam \addSub|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneii_lcell_comb \addSub|data_out[6] (
// Equation(s):
// \addSub|data_out [6] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~104_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [6]))

	.dataa(\addSub|data_out [6]),
	.datab(vcc),
	.datac(\addSub|Add0~104_combout ),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [6]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[6] .lut_mask = 16'hF0AA;
defparam \addSub|data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneii_lcell_comb \regG|data_out[6]~feeder (
// Equation(s):
// \regG|data_out[6]~feeder_combout  = \addSub|data_out [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addSub|data_out [6]),
	.cin(gnd),
	.combout(\regG|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regG|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \regG|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N1
cycloneii_lcell_ff \regG|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regG|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [6]));

// Location: LCCOMB_X48_Y28_N28
cycloneii_lcell_comb \addSub|Equal0~1 (
// Equation(s):
// \addSub|Equal0~1_combout  = (!\regG|data_out [5] & (!\regG|data_out [7] & (!\regG|data_out [4] & !\regG|data_out [6])))

	.dataa(\regG|data_out [5]),
	.datab(\regG|data_out [7]),
	.datac(\regG|data_out [4]),
	.datad(\regG|data_out [6]),
	.cin(gnd),
	.combout(\addSub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Equal0~1 .lut_mask = 16'h0001;
defparam \addSub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneii_lcell_comb \addSub|Equal0~0 (
// Equation(s):
// \addSub|Equal0~0_combout  = (!\regG|data_out [1] & (!\regG|data_out [3] & (!\regG|data_out [0] & !\regG|data_out [2])))

	.dataa(\regG|data_out [1]),
	.datab(\regG|data_out [3]),
	.datac(\regG|data_out [0]),
	.datad(\regG|data_out [2]),
	.cin(gnd),
	.combout(\addSub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Equal0~0 .lut_mask = 16'h0001;
defparam \addSub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneii_lcell_comb \addSub|Equal0~4 (
// Equation(s):
// \addSub|Equal0~4_combout  = (\addSub|Equal0~2_combout  & (\addSub|Equal0~3_combout  & (\addSub|Equal0~1_combout  & \addSub|Equal0~0_combout )))

	.dataa(\addSub|Equal0~2_combout ),
	.datab(\addSub|Equal0~3_combout ),
	.datac(\addSub|Equal0~1_combout ),
	.datad(\addSub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Equal0~4 .lut_mask = 16'h8000;
defparam \addSub|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneii_lcell_comb \addSub|Add0~32 (
// Equation(s):
// \addSub|Add0~32_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & (\regA|data_out [0])) # (!\addSub|Equal0~4_combout  & ((\mux_inst|buswires [0])))))

	.dataa(\regA|data_out [0]),
	.datab(\addSub|Equal0~4_combout ),
	.datac(\mux_inst|buswires [0]),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~32 .lut_mask = 16'hB800;
defparam \addSub|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneii_lcell_comb \addSub|Add0~98 (
// Equation(s):
// \addSub|Add0~98_combout  = (\addSub|Add0~32_combout ) # ((\addSub|Add0~36_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\addSub|Add0~36_combout ),
	.datac(\ctrl|zero~regout ),
	.datad(\addSub|Add0~32_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~98 .lut_mask = 16'hFF8C;
defparam \addSub|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneii_lcell_comb \addSub|data_out[0] (
// Equation(s):
// \addSub|data_out [0] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~98_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [0]))

	.dataa(vcc),
	.datab(\addSub|data_out [0]),
	.datac(\addSub|Add0~98_combout ),
	.datad(\addSub|always0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [0]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[0] .lut_mask = 16'hF0CC;
defparam \addSub|data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N21
cycloneii_lcell_ff \regG|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [0]));

// Location: LCCOMB_X48_Y27_N12
cycloneii_lcell_comb \mux_inst|Selector1~1 (
// Equation(s):
// \mux_inst|Selector1~1_combout  = (\mux_inst|Selector1~0_combout ) # ((\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [0])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|Selector1~0_combout ),
	.datad(\regG|data_out [0]),
	.cin(gnd),
	.combout(\mux_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneii_lcell_comb \mux_inst|Selector1~3 (
// Equation(s):
// \mux_inst|Selector1~3_combout  = (\mux_inst|Selector1~2_combout ) # ((\mux_inst|Selector1~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [0])))

	.dataa(\mux_inst|Selector1~2_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg2|data_out [0]),
	.datad(\mux_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~3 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneii_lcell_comb \mux_inst|buswires[0] (
// Equation(s):
// \mux_inst|buswires [0] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector1~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [0]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [0]),
	.datac(\mux_inst|always0~2clkctrl_outclk ),
	.datad(\mux_inst|Selector1~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [0]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[0] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[10]));
// synopsys translate_off
defparam \din[10]~I .input_async_reset = "none";
defparam \din[10]~I .input_power_up = "low";
defparam \din[10]~I .input_register_mode = "none";
defparam \din[10]~I .input_sync_reset = "none";
defparam \din[10]~I .oe_async_reset = "none";
defparam \din[10]~I .oe_power_up = "low";
defparam \din[10]~I .oe_register_mode = "none";
defparam \din[10]~I .oe_sync_reset = "none";
defparam \din[10]~I .operation_mode = "input";
defparam \din[10]~I .output_async_reset = "none";
defparam \din[10]~I .output_power_up = "low";
defparam \din[10]~I .output_register_mode = "none";
defparam \din[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N4
cycloneii_lcell_comb \reg0|data_out[10]~feeder (
// Equation(s):
// \reg0|data_out[10]~feeder_combout  = \mux_inst|buswires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [10]),
	.cin(gnd),
	.combout(\reg0|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N5
cycloneii_lcell_ff \reg0|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [10]));

// Location: LCCOMB_X47_Y25_N22
cycloneii_lcell_comb \mux_inst|Selector10~2 (
// Equation(s):
// \mux_inst|Selector10~2_combout  = (\ctrl|dinout~regout  & (((\din~combout [10])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & ((\reg0|data_out [10]))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\din~combout [10]),
	.datad(\reg0|data_out [10]),
	.cin(gnd),
	.combout(\mux_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~2 .lut_mask = 16'hE2C0;
defparam \mux_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N29
cycloneii_lcell_ff \reg2|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [10]));

// Location: LCFF_X47_Y25_N7
cycloneii_lcell_ff \reg1|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [10]));

// Location: LCCOMB_X47_Y25_N6
cycloneii_lcell_comb \mux_inst|Selector10~0 (
// Equation(s):
// \mux_inst|Selector10~0_combout  = (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (\reg1|data_out [10] & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg1|data_out [10]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~0 .lut_mask = 16'h0040;
defparam \mux_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N12
cycloneii_lcell_comb \mux_inst|Selector10~1 (
// Equation(s):
// \mux_inst|Selector10~1_combout  = (\mux_inst|Selector10~0_combout ) # ((\regG|data_out [10] & (\ctrl|g_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\regG|data_out [10]),
	.datab(\ctrl|g_out~regout ),
	.datac(\mux_inst|Selector10~0_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~1 .lut_mask = 16'hF8F0;
defparam \mux_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N28
cycloneii_lcell_comb \mux_inst|Selector10~3 (
// Equation(s):
// \mux_inst|Selector10~3_combout  = (\mux_inst|Selector10~2_combout ) # ((\mux_inst|Selector10~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [10])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector10~2_combout ),
	.datac(\reg2|data_out [10]),
	.datad(\mux_inst|Selector10~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N2
cycloneii_lcell_comb \mux_inst|buswires[10] (
// Equation(s):
// \mux_inst|buswires [10] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector10~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [10]))

	.dataa(\mux_inst|buswires [10]),
	.datab(\mux_inst|always0~2clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector10~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [10]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[10] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[11]));
// synopsys translate_off
defparam \din[11]~I .input_async_reset = "none";
defparam \din[11]~I .input_power_up = "low";
defparam \din[11]~I .input_register_mode = "none";
defparam \din[11]~I .input_sync_reset = "none";
defparam \din[11]~I .oe_async_reset = "none";
defparam \din[11]~I .oe_power_up = "low";
defparam \din[11]~I .oe_register_mode = "none";
defparam \din[11]~I .oe_sync_reset = "none";
defparam \din[11]~I .operation_mode = "input";
defparam \din[11]~I .output_async_reset = "none";
defparam \din[11]~I .output_power_up = "low";
defparam \din[11]~I .output_register_mode = "none";
defparam \din[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y25_N15
cycloneii_lcell_ff \reg0|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [11]));

// Location: LCCOMB_X49_Y25_N14
cycloneii_lcell_comb \mux_inst|Selector11~2 (
// Equation(s):
// \mux_inst|Selector11~2_combout  = (\ctrl|dinout~regout  & (\din~combout [11])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [11]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [11]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [11]),
	.cin(gnd),
	.combout(\mux_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~2 .lut_mask = 16'hD888;
defparam \mux_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N27
cycloneii_lcell_ff \reg2|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [11]));

// Location: LCFF_X47_Y25_N29
cycloneii_lcell_ff \reg1|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [11]));

// Location: LCCOMB_X47_Y25_N28
cycloneii_lcell_comb \mux_inst|Selector11~0 (
// Equation(s):
// \mux_inst|Selector11~0_combout  = (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (\reg1|data_out [11] & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg1|data_out [11]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~0 .lut_mask = 16'h0040;
defparam \mux_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N9
cycloneii_lcell_ff \regA|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [11]));

// Location: LCCOMB_X48_Y26_N28
cycloneii_lcell_comb \addSub|Add0~78 (
// Equation(s):
// \addSub|Add0~78_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [11]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [11]))))

	.dataa(\addSub|Equal0~4_combout ),
	.datab(\mux_inst|buswires [11]),
	.datac(\addSub|always0~0_combout ),
	.datad(\regA|data_out [11]),
	.cin(gnd),
	.combout(\addSub|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~78 .lut_mask = 16'hE040;
defparam \addSub|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneii_lcell_comb \addSub|Add0~109 (
// Equation(s):
// \addSub|Add0~109_combout  = (\addSub|Add0~78_combout ) # ((\addSub|Add0~80_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|zero~regout ),
	.datab(\addSub|Add0~80_combout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~78_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~109 .lut_mask = 16'hFFC4;
defparam \addSub|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneii_lcell_comb \addSub|data_out[11] (
// Equation(s):
// \addSub|data_out [11] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~109_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [11]))

	.dataa(vcc),
	.datab(\addSub|data_out [11]),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~109_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [11]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[11] .lut_mask = 16'hFC0C;
defparam \addSub|data_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N19
cycloneii_lcell_ff \regG|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [11]));

// Location: LCCOMB_X48_Y25_N18
cycloneii_lcell_comb \mux_inst|Selector11~1 (
// Equation(s):
// \mux_inst|Selector11~1_combout  = (\mux_inst|Selector11~0_combout ) # ((\ctrl|g_out~regout  & (\regG|data_out [11] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|g_out~regout ),
	.datab(\mux_inst|Selector11~0_combout ),
	.datac(\regG|data_out [11]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~1 .lut_mask = 16'hECCC;
defparam \mux_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N26
cycloneii_lcell_comb \mux_inst|Selector11~3 (
// Equation(s):
// \mux_inst|Selector11~3_combout  = (\mux_inst|Selector11~2_combout ) # ((\mux_inst|Selector11~1_combout ) # ((\mux_inst|always0~1_combout  & \reg2|data_out [11])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector11~2_combout ),
	.datac(\reg2|data_out [11]),
	.datad(\mux_inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N8
cycloneii_lcell_comb \mux_inst|buswires[11] (
// Equation(s):
// \mux_inst|buswires [11] = (GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & ((\mux_inst|Selector11~3_combout ))) # (!GLOBAL(\mux_inst|always0~2clkctrl_outclk ) & (\mux_inst|buswires [11]))

	.dataa(\mux_inst|always0~2clkctrl_outclk ),
	.datab(\mux_inst|buswires [11]),
	.datac(vcc),
	.datad(\mux_inst|Selector11~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [11]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[11] .lut_mask = 16'hEE44;
defparam \mux_inst|buswires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneii_lcell_comb \reg0|data_out[0]~feeder (
// Equation(s):
// \reg0|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\reg0|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N5
cycloneii_lcell_ff \reg0|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [0]));

// Location: LCFF_X48_Y25_N17
cycloneii_lcell_ff \reg0|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [7]));

// Location: LCFF_X47_Y26_N21
cycloneii_lcell_ff \reg0|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [9]));

// Location: LCFF_X47_Y26_N7
cycloneii_lcell_ff \reg0|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [12]));

// Location: LCFF_X48_Y29_N15
cycloneii_lcell_ff \reg0|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [14]));

// Location: LCCOMB_X48_Y24_N20
cycloneii_lcell_comb \reg0|data_out[15]~feeder (
// Equation(s):
// \reg0|data_out[15]~feeder_combout  = \mux_inst|buswires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [15]),
	.cin(gnd),
	.combout(\reg0|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N21
cycloneii_lcell_ff \reg0|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [15]));

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \reg1|data_out[3]~feeder (
// Equation(s):
// \reg1|data_out[3]~feeder_combout  = \mux_inst|buswires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [3]),
	.cin(gnd),
	.combout(\reg1|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N19
cycloneii_lcell_ff \reg1|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [3]));

// Location: LCFF_X47_Y25_N9
cycloneii_lcell_ff \reg1|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [7]));

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \reg2|data_out[1]~feeder (
// Equation(s):
// \reg2|data_out[1]~feeder_combout  = \mux_inst|buswires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [1]),
	.cin(gnd),
	.combout(\reg2|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N21
cycloneii_lcell_ff \reg2|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [1]));

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \reg2|data_out[3]~feeder (
// Equation(s):
// \reg2|data_out[3]~feeder_combout  = \mux_inst|buswires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [3]),
	.cin(gnd),
	.combout(\reg2|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N7
cycloneii_lcell_ff \reg2|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [3]));

// Location: LCCOMB_X53_Y27_N4
cycloneii_lcell_comb \reg7|Add0~4 (
// Equation(s):
// \reg7|Add0~4_combout  = (\reg7|Q [3] & (\reg7|Add0~3  $ (GND))) # (!\reg7|Q [3] & (!\reg7|Add0~3  & VCC))
// \reg7|Add0~5  = CARRY((\reg7|Q [3] & !\reg7|Add0~3 ))

	.dataa(vcc),
	.datab(\reg7|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~3 ),
	.combout(\reg7|Add0~4_combout ),
	.cout(\reg7|Add0~5 ));
// synopsys translate_off
defparam \reg7|Add0~4 .lut_mask = 16'hC30C;
defparam \reg7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N5
cycloneii_lcell_ff \reg7|Q[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [3]));

// Location: LCCOMB_X53_Y27_N6
cycloneii_lcell_comb \reg7|Add0~6 (
// Equation(s):
// \reg7|Add0~6_combout  = (\reg7|Q [4] & (!\reg7|Add0~5 )) # (!\reg7|Q [4] & ((\reg7|Add0~5 ) # (GND)))
// \reg7|Add0~7  = CARRY((!\reg7|Add0~5 ) # (!\reg7|Q [4]))

	.dataa(\reg7|Q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~5 ),
	.combout(\reg7|Add0~6_combout ),
	.cout(\reg7|Add0~7 ));
// synopsys translate_off
defparam \reg7|Add0~6 .lut_mask = 16'h5A5F;
defparam \reg7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N7
cycloneii_lcell_ff \reg7|Q[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [4]));

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \reg7|Add0~8 (
// Equation(s):
// \reg7|Add0~8_combout  = (\reg7|Q [5] & (\reg7|Add0~7  $ (GND))) # (!\reg7|Q [5] & (!\reg7|Add0~7  & VCC))
// \reg7|Add0~9  = CARRY((\reg7|Q [5] & !\reg7|Add0~7 ))

	.dataa(vcc),
	.datab(\reg7|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~7 ),
	.combout(\reg7|Add0~8_combout ),
	.cout(\reg7|Add0~9 ));
// synopsys translate_off
defparam \reg7|Add0~8 .lut_mask = 16'hC30C;
defparam \reg7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N9
cycloneii_lcell_ff \reg7|Q[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [5]));

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \reg7|Add0~10 (
// Equation(s):
// \reg7|Add0~10_combout  = (\reg7|Q [6] & (!\reg7|Add0~9 )) # (!\reg7|Q [6] & ((\reg7|Add0~9 ) # (GND)))
// \reg7|Add0~11  = CARRY((!\reg7|Add0~9 ) # (!\reg7|Q [6]))

	.dataa(\reg7|Q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~9 ),
	.combout(\reg7|Add0~10_combout ),
	.cout(\reg7|Add0~11 ));
// synopsys translate_off
defparam \reg7|Add0~10 .lut_mask = 16'h5A5F;
defparam \reg7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N11
cycloneii_lcell_ff \reg7|Q[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [6]));

// Location: LCCOMB_X53_Y27_N12
cycloneii_lcell_comb \reg7|Add0~12 (
// Equation(s):
// \reg7|Add0~12_combout  = (\reg7|Q [7] & (\reg7|Add0~11  $ (GND))) # (!\reg7|Q [7] & (!\reg7|Add0~11  & VCC))
// \reg7|Add0~13  = CARRY((\reg7|Q [7] & !\reg7|Add0~11 ))

	.dataa(\reg7|Q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~11 ),
	.combout(\reg7|Add0~12_combout ),
	.cout(\reg7|Add0~13 ));
// synopsys translate_off
defparam \reg7|Add0~12 .lut_mask = 16'hA50A;
defparam \reg7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N13
cycloneii_lcell_ff \reg7|Q[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [7]));

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \reg7|Add0~14 (
// Equation(s):
// \reg7|Add0~14_combout  = (\reg7|Q [8] & (!\reg7|Add0~13 )) # (!\reg7|Q [8] & ((\reg7|Add0~13 ) # (GND)))
// \reg7|Add0~15  = CARRY((!\reg7|Add0~13 ) # (!\reg7|Q [8]))

	.dataa(vcc),
	.datab(\reg7|Q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~13 ),
	.combout(\reg7|Add0~14_combout ),
	.cout(\reg7|Add0~15 ));
// synopsys translate_off
defparam \reg7|Add0~14 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N15
cycloneii_lcell_ff \reg7|Q[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [8]));

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \reg7|Add0~16 (
// Equation(s):
// \reg7|Add0~16_combout  = (\reg7|Q [9] & (\reg7|Add0~15  $ (GND))) # (!\reg7|Q [9] & (!\reg7|Add0~15  & VCC))
// \reg7|Add0~17  = CARRY((\reg7|Q [9] & !\reg7|Add0~15 ))

	.dataa(\reg7|Q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~15 ),
	.combout(\reg7|Add0~16_combout ),
	.cout(\reg7|Add0~17 ));
// synopsys translate_off
defparam \reg7|Add0~16 .lut_mask = 16'hA50A;
defparam \reg7|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N17
cycloneii_lcell_ff \reg7|Q[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [9]));

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \reg7|Add0~18 (
// Equation(s):
// \reg7|Add0~18_combout  = (\reg7|Q [10] & (!\reg7|Add0~17 )) # (!\reg7|Q [10] & ((\reg7|Add0~17 ) # (GND)))
// \reg7|Add0~19  = CARRY((!\reg7|Add0~17 ) # (!\reg7|Q [10]))

	.dataa(vcc),
	.datab(\reg7|Q [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~17 ),
	.combout(\reg7|Add0~18_combout ),
	.cout(\reg7|Add0~19 ));
// synopsys translate_off
defparam \reg7|Add0~18 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N19
cycloneii_lcell_ff \reg7|Q[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [10]));

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \reg7|Add0~20 (
// Equation(s):
// \reg7|Add0~20_combout  = (\reg7|Q [11] & (\reg7|Add0~19  $ (GND))) # (!\reg7|Q [11] & (!\reg7|Add0~19  & VCC))
// \reg7|Add0~21  = CARRY((\reg7|Q [11] & !\reg7|Add0~19 ))

	.dataa(\reg7|Q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~19 ),
	.combout(\reg7|Add0~20_combout ),
	.cout(\reg7|Add0~21 ));
// synopsys translate_off
defparam \reg7|Add0~20 .lut_mask = 16'hA50A;
defparam \reg7|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \reg7|Q[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [11]));

// Location: LCCOMB_X53_Y27_N22
cycloneii_lcell_comb \reg7|Add0~22 (
// Equation(s):
// \reg7|Add0~22_combout  = (\reg7|Q [12] & (!\reg7|Add0~21 )) # (!\reg7|Q [12] & ((\reg7|Add0~21 ) # (GND)))
// \reg7|Add0~23  = CARRY((!\reg7|Add0~21 ) # (!\reg7|Q [12]))

	.dataa(vcc),
	.datab(\reg7|Q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~21 ),
	.combout(\reg7|Add0~22_combout ),
	.cout(\reg7|Add0~23 ));
// synopsys translate_off
defparam \reg7|Add0~22 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N23
cycloneii_lcell_ff \reg7|Q[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [12]));

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \reg7|Add0~24 (
// Equation(s):
// \reg7|Add0~24_combout  = (\reg7|Q [13] & (\reg7|Add0~23  $ (GND))) # (!\reg7|Q [13] & (!\reg7|Add0~23  & VCC))
// \reg7|Add0~25  = CARRY((\reg7|Q [13] & !\reg7|Add0~23 ))

	.dataa(\reg7|Q [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~23 ),
	.combout(\reg7|Add0~24_combout ),
	.cout(\reg7|Add0~25 ));
// synopsys translate_off
defparam \reg7|Add0~24 .lut_mask = 16'hA50A;
defparam \reg7|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N25
cycloneii_lcell_ff \reg7|Q[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [13]));

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \reg7|Add0~26 (
// Equation(s):
// \reg7|Add0~26_combout  = (\reg7|Q [14] & (!\reg7|Add0~25 )) # (!\reg7|Q [14] & ((\reg7|Add0~25 ) # (GND)))
// \reg7|Add0~27  = CARRY((!\reg7|Add0~25 ) # (!\reg7|Q [14]))

	.dataa(vcc),
	.datab(\reg7|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~25 ),
	.combout(\reg7|Add0~26_combout ),
	.cout(\reg7|Add0~27 ));
// synopsys translate_off
defparam \reg7|Add0~26 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N27
cycloneii_lcell_ff \reg7|Q[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [14]));

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \reg7|Add0~28 (
// Equation(s):
// \reg7|Add0~28_combout  = \reg7|Add0~27  $ (!\reg7|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg7|Q [15]),
	.cin(\reg7|Add0~27 ),
	.combout(\reg7|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg7|Add0~28 .lut_mask = 16'hF00F;
defparam \reg7|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y27_N29
cycloneii_lcell_ff \reg7|Q[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [15]));

// Location: LCCOMB_X49_Y27_N10
cycloneii_lcell_comb \regA|data_out[0]~feeder (
// Equation(s):
// \regA|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\regA|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N11
cycloneii_lcell_ff \regA|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [0]));

// Location: LCFF_X49_Y27_N7
cycloneii_lcell_ff \regA|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [6]));

// Location: LCFF_X49_Y26_N27
cycloneii_lcell_ff \regA|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [7]));

// Location: LCFF_X49_Y26_N21
cycloneii_lcell_ff \regA|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [8]));

// Location: LCFF_X49_Y26_N7
cycloneii_lcell_ff \regA|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [10]));

// Location: LCFF_X49_Y26_N13
cycloneii_lcell_ff \regA|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [13]));

// Location: LCCOMB_X47_Y26_N8
cycloneii_lcell_comb \addSub|Add0~66 (
// Equation(s):
// \addSub|Add0~66_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & (\regA|data_out [8])) # (!\addSub|Equal0~4_combout  & ((\mux_inst|buswires [8])))))

	.dataa(\regA|data_out [8]),
	.datab(\mux_inst|buswires [8]),
	.datac(\addSub|Equal0~4_combout ),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~66 .lut_mask = 16'hAC00;
defparam \addSub|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneii_lcell_comb \addSub|Add0~106 (
// Equation(s):
// \addSub|Add0~106_combout  = (\addSub|Add0~66_combout ) # ((\addSub|Add0~68_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~66_combout ),
	.datad(\addSub|Add0~68_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~106 .lut_mask = 16'hFBF0;
defparam \addSub|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneii_lcell_comb \addSub|data_out[8] (
// Equation(s):
// \addSub|data_out [8] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~106_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [8]))

	.dataa(vcc),
	.datab(\addSub|data_out [8]),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~106_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [8]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[8] .lut_mask = 16'hFC0C;
defparam \addSub|data_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N5
cycloneii_lcell_ff \regG|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [8]));

// Location: LCCOMB_X48_Y26_N10
cycloneii_lcell_comb \addSub|Add0~74 (
// Equation(s):
// \addSub|Add0~74_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [10]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [10]))))

	.dataa(\addSub|Equal0~4_combout ),
	.datab(\mux_inst|buswires [10]),
	.datac(\addSub|always0~0_combout ),
	.datad(\regA|data_out [10]),
	.cin(gnd),
	.combout(\addSub|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~74 .lut_mask = 16'hE040;
defparam \addSub|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneii_lcell_comb \addSub|Add0~108 (
// Equation(s):
// \addSub|Add0~108_combout  = (\addSub|Add0~74_combout ) # ((\addSub|Add0~76_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\addSub|Add0~76_combout ),
	.datab(\ctrl|zero~regout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~74_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~108 .lut_mask = 16'hFFA2;
defparam \addSub|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneii_lcell_comb \addSub|data_out[10] (
// Equation(s):
// \addSub|data_out [10] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~108_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [10]))

	.dataa(\addSub|data_out [10]),
	.datab(vcc),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~108_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [10]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[10] .lut_mask = 16'hFA0A;
defparam \addSub|data_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N17
cycloneii_lcell_ff \regG|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [10]));

// Location: LCCOMB_X49_Y26_N30
cycloneii_lcell_comb \addSub|Add0~90 (
// Equation(s):
// \addSub|Add0~90_combout  = (\addSub|always0~0_combout  & ((\addSub|Equal0~4_combout  & ((\regA|data_out [14]))) # (!\addSub|Equal0~4_combout  & (\mux_inst|buswires [14]))))

	.dataa(\mux_inst|buswires [14]),
	.datab(\regA|data_out [14]),
	.datac(\addSub|Equal0~4_combout ),
	.datad(\addSub|always0~0_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~90 .lut_mask = 16'hCA00;
defparam \addSub|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneii_lcell_comb \addSub|Add0~112 (
// Equation(s):
// \addSub|Add0~112_combout  = (\addSub|Add0~90_combout ) # ((\addSub|Add0~92_combout  & ((\ctrl|soma~regout ) # (!\ctrl|zero~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|zero~regout ),
	.datac(\addSub|Add0~92_combout ),
	.datad(\addSub|Add0~90_combout ),
	.cin(gnd),
	.combout(\addSub|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~112 .lut_mask = 16'hFFB0;
defparam \addSub|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneii_lcell_comb \addSub|data_out[14] (
// Equation(s):
// \addSub|data_out [14] = (GLOBAL(\addSub|always0~1clkctrl_outclk ) & ((\addSub|Add0~112_combout ))) # (!GLOBAL(\addSub|always0~1clkctrl_outclk ) & (\addSub|data_out [14]))

	.dataa(\addSub|data_out [14]),
	.datab(vcc),
	.datac(\addSub|always0~1clkctrl_outclk ),
	.datad(\addSub|Add0~112_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [14]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[14] .lut_mask = 16'hFA0A;
defparam \addSub|data_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N21
cycloneii_lcell_ff \regG|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [14]));

// Location: LCCOMB_X64_Y28_N20
cycloneii_lcell_comb \memoria~1 (
// Equation(s):
// \memoria~1_combout  = (!\reg7|Q [2] & ((\reg7|Q [1]) # (\reg7|Q [0])))

	.dataa(\reg7|Q [1]),
	.datab(vcc),
	.datac(\reg7|Q [2]),
	.datad(\reg7|Q [0]),
	.cin(gnd),
	.combout(\memoria~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoria~1 .lut_mask = 16'h0F0A;
defparam \memoria~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[0]~I (
	.datain(\mux_inst|buswires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[0]));
// synopsys translate_off
defparam \q[0]~I .input_async_reset = "none";
defparam \q[0]~I .input_power_up = "low";
defparam \q[0]~I .input_register_mode = "none";
defparam \q[0]~I .input_sync_reset = "none";
defparam \q[0]~I .oe_async_reset = "none";
defparam \q[0]~I .oe_power_up = "low";
defparam \q[0]~I .oe_register_mode = "none";
defparam \q[0]~I .oe_sync_reset = "none";
defparam \q[0]~I .operation_mode = "output";
defparam \q[0]~I .output_async_reset = "none";
defparam \q[0]~I .output_power_up = "low";
defparam \q[0]~I .output_register_mode = "none";
defparam \q[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[1]~I (
	.datain(\mux_inst|buswires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[1]));
// synopsys translate_off
defparam \q[1]~I .input_async_reset = "none";
defparam \q[1]~I .input_power_up = "low";
defparam \q[1]~I .input_register_mode = "none";
defparam \q[1]~I .input_sync_reset = "none";
defparam \q[1]~I .oe_async_reset = "none";
defparam \q[1]~I .oe_power_up = "low";
defparam \q[1]~I .oe_register_mode = "none";
defparam \q[1]~I .oe_sync_reset = "none";
defparam \q[1]~I .operation_mode = "output";
defparam \q[1]~I .output_async_reset = "none";
defparam \q[1]~I .output_power_up = "low";
defparam \q[1]~I .output_register_mode = "none";
defparam \q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[2]~I (
	.datain(\mux_inst|buswires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[2]));
// synopsys translate_off
defparam \q[2]~I .input_async_reset = "none";
defparam \q[2]~I .input_power_up = "low";
defparam \q[2]~I .input_register_mode = "none";
defparam \q[2]~I .input_sync_reset = "none";
defparam \q[2]~I .oe_async_reset = "none";
defparam \q[2]~I .oe_power_up = "low";
defparam \q[2]~I .oe_register_mode = "none";
defparam \q[2]~I .oe_sync_reset = "none";
defparam \q[2]~I .operation_mode = "output";
defparam \q[2]~I .output_async_reset = "none";
defparam \q[2]~I .output_power_up = "low";
defparam \q[2]~I .output_register_mode = "none";
defparam \q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[3]~I (
	.datain(\mux_inst|buswires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[3]));
// synopsys translate_off
defparam \q[3]~I .input_async_reset = "none";
defparam \q[3]~I .input_power_up = "low";
defparam \q[3]~I .input_register_mode = "none";
defparam \q[3]~I .input_sync_reset = "none";
defparam \q[3]~I .oe_async_reset = "none";
defparam \q[3]~I .oe_power_up = "low";
defparam \q[3]~I .oe_register_mode = "none";
defparam \q[3]~I .oe_sync_reset = "none";
defparam \q[3]~I .operation_mode = "output";
defparam \q[3]~I .output_async_reset = "none";
defparam \q[3]~I .output_power_up = "low";
defparam \q[3]~I .output_register_mode = "none";
defparam \q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[4]~I (
	.datain(\mux_inst|buswires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[4]));
// synopsys translate_off
defparam \q[4]~I .input_async_reset = "none";
defparam \q[4]~I .input_power_up = "low";
defparam \q[4]~I .input_register_mode = "none";
defparam \q[4]~I .input_sync_reset = "none";
defparam \q[4]~I .oe_async_reset = "none";
defparam \q[4]~I .oe_power_up = "low";
defparam \q[4]~I .oe_register_mode = "none";
defparam \q[4]~I .oe_sync_reset = "none";
defparam \q[4]~I .operation_mode = "output";
defparam \q[4]~I .output_async_reset = "none";
defparam \q[4]~I .output_power_up = "low";
defparam \q[4]~I .output_register_mode = "none";
defparam \q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[5]~I (
	.datain(\mux_inst|buswires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[5]));
// synopsys translate_off
defparam \q[5]~I .input_async_reset = "none";
defparam \q[5]~I .input_power_up = "low";
defparam \q[5]~I .input_register_mode = "none";
defparam \q[5]~I .input_sync_reset = "none";
defparam \q[5]~I .oe_async_reset = "none";
defparam \q[5]~I .oe_power_up = "low";
defparam \q[5]~I .oe_register_mode = "none";
defparam \q[5]~I .oe_sync_reset = "none";
defparam \q[5]~I .operation_mode = "output";
defparam \q[5]~I .output_async_reset = "none";
defparam \q[5]~I .output_power_up = "low";
defparam \q[5]~I .output_register_mode = "none";
defparam \q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[6]~I (
	.datain(\mux_inst|buswires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[6]));
// synopsys translate_off
defparam \q[6]~I .input_async_reset = "none";
defparam \q[6]~I .input_power_up = "low";
defparam \q[6]~I .input_register_mode = "none";
defparam \q[6]~I .input_sync_reset = "none";
defparam \q[6]~I .oe_async_reset = "none";
defparam \q[6]~I .oe_power_up = "low";
defparam \q[6]~I .oe_register_mode = "none";
defparam \q[6]~I .oe_sync_reset = "none";
defparam \q[6]~I .operation_mode = "output";
defparam \q[6]~I .output_async_reset = "none";
defparam \q[6]~I .output_power_up = "low";
defparam \q[6]~I .output_register_mode = "none";
defparam \q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[7]~I (
	.datain(\mux_inst|buswires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[7]));
// synopsys translate_off
defparam \q[7]~I .input_async_reset = "none";
defparam \q[7]~I .input_power_up = "low";
defparam \q[7]~I .input_register_mode = "none";
defparam \q[7]~I .input_sync_reset = "none";
defparam \q[7]~I .oe_async_reset = "none";
defparam \q[7]~I .oe_power_up = "low";
defparam \q[7]~I .oe_register_mode = "none";
defparam \q[7]~I .oe_sync_reset = "none";
defparam \q[7]~I .operation_mode = "output";
defparam \q[7]~I .output_async_reset = "none";
defparam \q[7]~I .output_power_up = "low";
defparam \q[7]~I .output_register_mode = "none";
defparam \q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[8]~I (
	.datain(\mux_inst|buswires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[8]));
// synopsys translate_off
defparam \q[8]~I .input_async_reset = "none";
defparam \q[8]~I .input_power_up = "low";
defparam \q[8]~I .input_register_mode = "none";
defparam \q[8]~I .input_sync_reset = "none";
defparam \q[8]~I .oe_async_reset = "none";
defparam \q[8]~I .oe_power_up = "low";
defparam \q[8]~I .oe_register_mode = "none";
defparam \q[8]~I .oe_sync_reset = "none";
defparam \q[8]~I .operation_mode = "output";
defparam \q[8]~I .output_async_reset = "none";
defparam \q[8]~I .output_power_up = "low";
defparam \q[8]~I .output_register_mode = "none";
defparam \q[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[9]~I (
	.datain(\mux_inst|buswires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[9]));
// synopsys translate_off
defparam \q[9]~I .input_async_reset = "none";
defparam \q[9]~I .input_power_up = "low";
defparam \q[9]~I .input_register_mode = "none";
defparam \q[9]~I .input_sync_reset = "none";
defparam \q[9]~I .oe_async_reset = "none";
defparam \q[9]~I .oe_power_up = "low";
defparam \q[9]~I .oe_register_mode = "none";
defparam \q[9]~I .oe_sync_reset = "none";
defparam \q[9]~I .operation_mode = "output";
defparam \q[9]~I .output_async_reset = "none";
defparam \q[9]~I .output_power_up = "low";
defparam \q[9]~I .output_register_mode = "none";
defparam \q[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[10]~I (
	.datain(\mux_inst|buswires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[10]));
// synopsys translate_off
defparam \q[10]~I .input_async_reset = "none";
defparam \q[10]~I .input_power_up = "low";
defparam \q[10]~I .input_register_mode = "none";
defparam \q[10]~I .input_sync_reset = "none";
defparam \q[10]~I .oe_async_reset = "none";
defparam \q[10]~I .oe_power_up = "low";
defparam \q[10]~I .oe_register_mode = "none";
defparam \q[10]~I .oe_sync_reset = "none";
defparam \q[10]~I .operation_mode = "output";
defparam \q[10]~I .output_async_reset = "none";
defparam \q[10]~I .output_power_up = "low";
defparam \q[10]~I .output_register_mode = "none";
defparam \q[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[11]~I (
	.datain(\mux_inst|buswires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[11]));
// synopsys translate_off
defparam \q[11]~I .input_async_reset = "none";
defparam \q[11]~I .input_power_up = "low";
defparam \q[11]~I .input_register_mode = "none";
defparam \q[11]~I .input_sync_reset = "none";
defparam \q[11]~I .oe_async_reset = "none";
defparam \q[11]~I .oe_power_up = "low";
defparam \q[11]~I .oe_register_mode = "none";
defparam \q[11]~I .oe_sync_reset = "none";
defparam \q[11]~I .operation_mode = "output";
defparam \q[11]~I .output_async_reset = "none";
defparam \q[11]~I .output_power_up = "low";
defparam \q[11]~I .output_register_mode = "none";
defparam \q[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[12]~I (
	.datain(\mux_inst|buswires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[12]));
// synopsys translate_off
defparam \q[12]~I .input_async_reset = "none";
defparam \q[12]~I .input_power_up = "low";
defparam \q[12]~I .input_register_mode = "none";
defparam \q[12]~I .input_sync_reset = "none";
defparam \q[12]~I .oe_async_reset = "none";
defparam \q[12]~I .oe_power_up = "low";
defparam \q[12]~I .oe_register_mode = "none";
defparam \q[12]~I .oe_sync_reset = "none";
defparam \q[12]~I .operation_mode = "output";
defparam \q[12]~I .output_async_reset = "none";
defparam \q[12]~I .output_power_up = "low";
defparam \q[12]~I .output_register_mode = "none";
defparam \q[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[13]~I (
	.datain(\mux_inst|buswires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[13]));
// synopsys translate_off
defparam \q[13]~I .input_async_reset = "none";
defparam \q[13]~I .input_power_up = "low";
defparam \q[13]~I .input_register_mode = "none";
defparam \q[13]~I .input_sync_reset = "none";
defparam \q[13]~I .oe_async_reset = "none";
defparam \q[13]~I .oe_power_up = "low";
defparam \q[13]~I .oe_register_mode = "none";
defparam \q[13]~I .oe_sync_reset = "none";
defparam \q[13]~I .operation_mode = "output";
defparam \q[13]~I .output_async_reset = "none";
defparam \q[13]~I .output_power_up = "low";
defparam \q[13]~I .output_register_mode = "none";
defparam \q[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[14]~I (
	.datain(\mux_inst|buswires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[14]));
// synopsys translate_off
defparam \q[14]~I .input_async_reset = "none";
defparam \q[14]~I .input_power_up = "low";
defparam \q[14]~I .input_register_mode = "none";
defparam \q[14]~I .input_sync_reset = "none";
defparam \q[14]~I .oe_async_reset = "none";
defparam \q[14]~I .oe_power_up = "low";
defparam \q[14]~I .oe_register_mode = "none";
defparam \q[14]~I .oe_sync_reset = "none";
defparam \q[14]~I .operation_mode = "output";
defparam \q[14]~I .output_async_reset = "none";
defparam \q[14]~I .output_power_up = "low";
defparam \q[14]~I .output_register_mode = "none";
defparam \q[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[15]~I (
	.datain(\mux_inst|buswires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[15]));
// synopsys translate_off
defparam \q[15]~I .input_async_reset = "none";
defparam \q[15]~I .input_power_up = "low";
defparam \q[15]~I .input_register_mode = "none";
defparam \q[15]~I .input_sync_reset = "none";
defparam \q[15]~I .oe_async_reset = "none";
defparam \q[15]~I .oe_power_up = "low";
defparam \q[15]~I .oe_register_mode = "none";
defparam \q[15]~I .oe_sync_reset = "none";
defparam \q[15]~I .operation_mode = "output";
defparam \q[15]~I .output_async_reset = "none";
defparam \q[15]~I .output_power_up = "low";
defparam \q[15]~I .output_register_mode = "none";
defparam \q[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[0]~I (
	.datain(\reg0|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[0]));
// synopsys translate_off
defparam \r0t[0]~I .input_async_reset = "none";
defparam \r0t[0]~I .input_power_up = "low";
defparam \r0t[0]~I .input_register_mode = "none";
defparam \r0t[0]~I .input_sync_reset = "none";
defparam \r0t[0]~I .oe_async_reset = "none";
defparam \r0t[0]~I .oe_power_up = "low";
defparam \r0t[0]~I .oe_register_mode = "none";
defparam \r0t[0]~I .oe_sync_reset = "none";
defparam \r0t[0]~I .operation_mode = "output";
defparam \r0t[0]~I .output_async_reset = "none";
defparam \r0t[0]~I .output_power_up = "low";
defparam \r0t[0]~I .output_register_mode = "none";
defparam \r0t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[1]~I (
	.datain(\reg0|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[1]));
// synopsys translate_off
defparam \r0t[1]~I .input_async_reset = "none";
defparam \r0t[1]~I .input_power_up = "low";
defparam \r0t[1]~I .input_register_mode = "none";
defparam \r0t[1]~I .input_sync_reset = "none";
defparam \r0t[1]~I .oe_async_reset = "none";
defparam \r0t[1]~I .oe_power_up = "low";
defparam \r0t[1]~I .oe_register_mode = "none";
defparam \r0t[1]~I .oe_sync_reset = "none";
defparam \r0t[1]~I .operation_mode = "output";
defparam \r0t[1]~I .output_async_reset = "none";
defparam \r0t[1]~I .output_power_up = "low";
defparam \r0t[1]~I .output_register_mode = "none";
defparam \r0t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[2]~I (
	.datain(\reg0|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[2]));
// synopsys translate_off
defparam \r0t[2]~I .input_async_reset = "none";
defparam \r0t[2]~I .input_power_up = "low";
defparam \r0t[2]~I .input_register_mode = "none";
defparam \r0t[2]~I .input_sync_reset = "none";
defparam \r0t[2]~I .oe_async_reset = "none";
defparam \r0t[2]~I .oe_power_up = "low";
defparam \r0t[2]~I .oe_register_mode = "none";
defparam \r0t[2]~I .oe_sync_reset = "none";
defparam \r0t[2]~I .operation_mode = "output";
defparam \r0t[2]~I .output_async_reset = "none";
defparam \r0t[2]~I .output_power_up = "low";
defparam \r0t[2]~I .output_register_mode = "none";
defparam \r0t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[3]~I (
	.datain(\reg0|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[3]));
// synopsys translate_off
defparam \r0t[3]~I .input_async_reset = "none";
defparam \r0t[3]~I .input_power_up = "low";
defparam \r0t[3]~I .input_register_mode = "none";
defparam \r0t[3]~I .input_sync_reset = "none";
defparam \r0t[3]~I .oe_async_reset = "none";
defparam \r0t[3]~I .oe_power_up = "low";
defparam \r0t[3]~I .oe_register_mode = "none";
defparam \r0t[3]~I .oe_sync_reset = "none";
defparam \r0t[3]~I .operation_mode = "output";
defparam \r0t[3]~I .output_async_reset = "none";
defparam \r0t[3]~I .output_power_up = "low";
defparam \r0t[3]~I .output_register_mode = "none";
defparam \r0t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[4]~I (
	.datain(\reg0|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[4]));
// synopsys translate_off
defparam \r0t[4]~I .input_async_reset = "none";
defparam \r0t[4]~I .input_power_up = "low";
defparam \r0t[4]~I .input_register_mode = "none";
defparam \r0t[4]~I .input_sync_reset = "none";
defparam \r0t[4]~I .oe_async_reset = "none";
defparam \r0t[4]~I .oe_power_up = "low";
defparam \r0t[4]~I .oe_register_mode = "none";
defparam \r0t[4]~I .oe_sync_reset = "none";
defparam \r0t[4]~I .operation_mode = "output";
defparam \r0t[4]~I .output_async_reset = "none";
defparam \r0t[4]~I .output_power_up = "low";
defparam \r0t[4]~I .output_register_mode = "none";
defparam \r0t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[5]~I (
	.datain(\reg0|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[5]));
// synopsys translate_off
defparam \r0t[5]~I .input_async_reset = "none";
defparam \r0t[5]~I .input_power_up = "low";
defparam \r0t[5]~I .input_register_mode = "none";
defparam \r0t[5]~I .input_sync_reset = "none";
defparam \r0t[5]~I .oe_async_reset = "none";
defparam \r0t[5]~I .oe_power_up = "low";
defparam \r0t[5]~I .oe_register_mode = "none";
defparam \r0t[5]~I .oe_sync_reset = "none";
defparam \r0t[5]~I .operation_mode = "output";
defparam \r0t[5]~I .output_async_reset = "none";
defparam \r0t[5]~I .output_power_up = "low";
defparam \r0t[5]~I .output_register_mode = "none";
defparam \r0t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[6]~I (
	.datain(\reg0|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[6]));
// synopsys translate_off
defparam \r0t[6]~I .input_async_reset = "none";
defparam \r0t[6]~I .input_power_up = "low";
defparam \r0t[6]~I .input_register_mode = "none";
defparam \r0t[6]~I .input_sync_reset = "none";
defparam \r0t[6]~I .oe_async_reset = "none";
defparam \r0t[6]~I .oe_power_up = "low";
defparam \r0t[6]~I .oe_register_mode = "none";
defparam \r0t[6]~I .oe_sync_reset = "none";
defparam \r0t[6]~I .operation_mode = "output";
defparam \r0t[6]~I .output_async_reset = "none";
defparam \r0t[6]~I .output_power_up = "low";
defparam \r0t[6]~I .output_register_mode = "none";
defparam \r0t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[7]~I (
	.datain(\reg0|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[7]));
// synopsys translate_off
defparam \r0t[7]~I .input_async_reset = "none";
defparam \r0t[7]~I .input_power_up = "low";
defparam \r0t[7]~I .input_register_mode = "none";
defparam \r0t[7]~I .input_sync_reset = "none";
defparam \r0t[7]~I .oe_async_reset = "none";
defparam \r0t[7]~I .oe_power_up = "low";
defparam \r0t[7]~I .oe_register_mode = "none";
defparam \r0t[7]~I .oe_sync_reset = "none";
defparam \r0t[7]~I .operation_mode = "output";
defparam \r0t[7]~I .output_async_reset = "none";
defparam \r0t[7]~I .output_power_up = "low";
defparam \r0t[7]~I .output_register_mode = "none";
defparam \r0t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[8]~I (
	.datain(\reg0|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[8]));
// synopsys translate_off
defparam \r0t[8]~I .input_async_reset = "none";
defparam \r0t[8]~I .input_power_up = "low";
defparam \r0t[8]~I .input_register_mode = "none";
defparam \r0t[8]~I .input_sync_reset = "none";
defparam \r0t[8]~I .oe_async_reset = "none";
defparam \r0t[8]~I .oe_power_up = "low";
defparam \r0t[8]~I .oe_register_mode = "none";
defparam \r0t[8]~I .oe_sync_reset = "none";
defparam \r0t[8]~I .operation_mode = "output";
defparam \r0t[8]~I .output_async_reset = "none";
defparam \r0t[8]~I .output_power_up = "low";
defparam \r0t[8]~I .output_register_mode = "none";
defparam \r0t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[9]~I (
	.datain(\reg0|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[9]));
// synopsys translate_off
defparam \r0t[9]~I .input_async_reset = "none";
defparam \r0t[9]~I .input_power_up = "low";
defparam \r0t[9]~I .input_register_mode = "none";
defparam \r0t[9]~I .input_sync_reset = "none";
defparam \r0t[9]~I .oe_async_reset = "none";
defparam \r0t[9]~I .oe_power_up = "low";
defparam \r0t[9]~I .oe_register_mode = "none";
defparam \r0t[9]~I .oe_sync_reset = "none";
defparam \r0t[9]~I .operation_mode = "output";
defparam \r0t[9]~I .output_async_reset = "none";
defparam \r0t[9]~I .output_power_up = "low";
defparam \r0t[9]~I .output_register_mode = "none";
defparam \r0t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[10]~I (
	.datain(\reg0|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[10]));
// synopsys translate_off
defparam \r0t[10]~I .input_async_reset = "none";
defparam \r0t[10]~I .input_power_up = "low";
defparam \r0t[10]~I .input_register_mode = "none";
defparam \r0t[10]~I .input_sync_reset = "none";
defparam \r0t[10]~I .oe_async_reset = "none";
defparam \r0t[10]~I .oe_power_up = "low";
defparam \r0t[10]~I .oe_register_mode = "none";
defparam \r0t[10]~I .oe_sync_reset = "none";
defparam \r0t[10]~I .operation_mode = "output";
defparam \r0t[10]~I .output_async_reset = "none";
defparam \r0t[10]~I .output_power_up = "low";
defparam \r0t[10]~I .output_register_mode = "none";
defparam \r0t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[11]~I (
	.datain(\reg0|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[11]));
// synopsys translate_off
defparam \r0t[11]~I .input_async_reset = "none";
defparam \r0t[11]~I .input_power_up = "low";
defparam \r0t[11]~I .input_register_mode = "none";
defparam \r0t[11]~I .input_sync_reset = "none";
defparam \r0t[11]~I .oe_async_reset = "none";
defparam \r0t[11]~I .oe_power_up = "low";
defparam \r0t[11]~I .oe_register_mode = "none";
defparam \r0t[11]~I .oe_sync_reset = "none";
defparam \r0t[11]~I .operation_mode = "output";
defparam \r0t[11]~I .output_async_reset = "none";
defparam \r0t[11]~I .output_power_up = "low";
defparam \r0t[11]~I .output_register_mode = "none";
defparam \r0t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[12]~I (
	.datain(\reg0|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[12]));
// synopsys translate_off
defparam \r0t[12]~I .input_async_reset = "none";
defparam \r0t[12]~I .input_power_up = "low";
defparam \r0t[12]~I .input_register_mode = "none";
defparam \r0t[12]~I .input_sync_reset = "none";
defparam \r0t[12]~I .oe_async_reset = "none";
defparam \r0t[12]~I .oe_power_up = "low";
defparam \r0t[12]~I .oe_register_mode = "none";
defparam \r0t[12]~I .oe_sync_reset = "none";
defparam \r0t[12]~I .operation_mode = "output";
defparam \r0t[12]~I .output_async_reset = "none";
defparam \r0t[12]~I .output_power_up = "low";
defparam \r0t[12]~I .output_register_mode = "none";
defparam \r0t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[13]~I (
	.datain(\reg0|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[13]));
// synopsys translate_off
defparam \r0t[13]~I .input_async_reset = "none";
defparam \r0t[13]~I .input_power_up = "low";
defparam \r0t[13]~I .input_register_mode = "none";
defparam \r0t[13]~I .input_sync_reset = "none";
defparam \r0t[13]~I .oe_async_reset = "none";
defparam \r0t[13]~I .oe_power_up = "low";
defparam \r0t[13]~I .oe_register_mode = "none";
defparam \r0t[13]~I .oe_sync_reset = "none";
defparam \r0t[13]~I .operation_mode = "output";
defparam \r0t[13]~I .output_async_reset = "none";
defparam \r0t[13]~I .output_power_up = "low";
defparam \r0t[13]~I .output_register_mode = "none";
defparam \r0t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[14]~I (
	.datain(\reg0|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[14]));
// synopsys translate_off
defparam \r0t[14]~I .input_async_reset = "none";
defparam \r0t[14]~I .input_power_up = "low";
defparam \r0t[14]~I .input_register_mode = "none";
defparam \r0t[14]~I .input_sync_reset = "none";
defparam \r0t[14]~I .oe_async_reset = "none";
defparam \r0t[14]~I .oe_power_up = "low";
defparam \r0t[14]~I .oe_register_mode = "none";
defparam \r0t[14]~I .oe_sync_reset = "none";
defparam \r0t[14]~I .operation_mode = "output";
defparam \r0t[14]~I .output_async_reset = "none";
defparam \r0t[14]~I .output_power_up = "low";
defparam \r0t[14]~I .output_register_mode = "none";
defparam \r0t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[15]~I (
	.datain(\reg0|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[15]));
// synopsys translate_off
defparam \r0t[15]~I .input_async_reset = "none";
defparam \r0t[15]~I .input_power_up = "low";
defparam \r0t[15]~I .input_register_mode = "none";
defparam \r0t[15]~I .input_sync_reset = "none";
defparam \r0t[15]~I .oe_async_reset = "none";
defparam \r0t[15]~I .oe_power_up = "low";
defparam \r0t[15]~I .oe_register_mode = "none";
defparam \r0t[15]~I .oe_sync_reset = "none";
defparam \r0t[15]~I .operation_mode = "output";
defparam \r0t[15]~I .output_async_reset = "none";
defparam \r0t[15]~I .output_power_up = "low";
defparam \r0t[15]~I .output_register_mode = "none";
defparam \r0t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[0]~I (
	.datain(\reg1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[0]));
// synopsys translate_off
defparam \r1t[0]~I .input_async_reset = "none";
defparam \r1t[0]~I .input_power_up = "low";
defparam \r1t[0]~I .input_register_mode = "none";
defparam \r1t[0]~I .input_sync_reset = "none";
defparam \r1t[0]~I .oe_async_reset = "none";
defparam \r1t[0]~I .oe_power_up = "low";
defparam \r1t[0]~I .oe_register_mode = "none";
defparam \r1t[0]~I .oe_sync_reset = "none";
defparam \r1t[0]~I .operation_mode = "output";
defparam \r1t[0]~I .output_async_reset = "none";
defparam \r1t[0]~I .output_power_up = "low";
defparam \r1t[0]~I .output_register_mode = "none";
defparam \r1t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[1]~I (
	.datain(\reg1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[1]));
// synopsys translate_off
defparam \r1t[1]~I .input_async_reset = "none";
defparam \r1t[1]~I .input_power_up = "low";
defparam \r1t[1]~I .input_register_mode = "none";
defparam \r1t[1]~I .input_sync_reset = "none";
defparam \r1t[1]~I .oe_async_reset = "none";
defparam \r1t[1]~I .oe_power_up = "low";
defparam \r1t[1]~I .oe_register_mode = "none";
defparam \r1t[1]~I .oe_sync_reset = "none";
defparam \r1t[1]~I .operation_mode = "output";
defparam \r1t[1]~I .output_async_reset = "none";
defparam \r1t[1]~I .output_power_up = "low";
defparam \r1t[1]~I .output_register_mode = "none";
defparam \r1t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[2]~I (
	.datain(\reg1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[2]));
// synopsys translate_off
defparam \r1t[2]~I .input_async_reset = "none";
defparam \r1t[2]~I .input_power_up = "low";
defparam \r1t[2]~I .input_register_mode = "none";
defparam \r1t[2]~I .input_sync_reset = "none";
defparam \r1t[2]~I .oe_async_reset = "none";
defparam \r1t[2]~I .oe_power_up = "low";
defparam \r1t[2]~I .oe_register_mode = "none";
defparam \r1t[2]~I .oe_sync_reset = "none";
defparam \r1t[2]~I .operation_mode = "output";
defparam \r1t[2]~I .output_async_reset = "none";
defparam \r1t[2]~I .output_power_up = "low";
defparam \r1t[2]~I .output_register_mode = "none";
defparam \r1t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[3]~I (
	.datain(\reg1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[3]));
// synopsys translate_off
defparam \r1t[3]~I .input_async_reset = "none";
defparam \r1t[3]~I .input_power_up = "low";
defparam \r1t[3]~I .input_register_mode = "none";
defparam \r1t[3]~I .input_sync_reset = "none";
defparam \r1t[3]~I .oe_async_reset = "none";
defparam \r1t[3]~I .oe_power_up = "low";
defparam \r1t[3]~I .oe_register_mode = "none";
defparam \r1t[3]~I .oe_sync_reset = "none";
defparam \r1t[3]~I .operation_mode = "output";
defparam \r1t[3]~I .output_async_reset = "none";
defparam \r1t[3]~I .output_power_up = "low";
defparam \r1t[3]~I .output_register_mode = "none";
defparam \r1t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[4]~I (
	.datain(\reg1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[4]));
// synopsys translate_off
defparam \r1t[4]~I .input_async_reset = "none";
defparam \r1t[4]~I .input_power_up = "low";
defparam \r1t[4]~I .input_register_mode = "none";
defparam \r1t[4]~I .input_sync_reset = "none";
defparam \r1t[4]~I .oe_async_reset = "none";
defparam \r1t[4]~I .oe_power_up = "low";
defparam \r1t[4]~I .oe_register_mode = "none";
defparam \r1t[4]~I .oe_sync_reset = "none";
defparam \r1t[4]~I .operation_mode = "output";
defparam \r1t[4]~I .output_async_reset = "none";
defparam \r1t[4]~I .output_power_up = "low";
defparam \r1t[4]~I .output_register_mode = "none";
defparam \r1t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[5]~I (
	.datain(\reg1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[5]));
// synopsys translate_off
defparam \r1t[5]~I .input_async_reset = "none";
defparam \r1t[5]~I .input_power_up = "low";
defparam \r1t[5]~I .input_register_mode = "none";
defparam \r1t[5]~I .input_sync_reset = "none";
defparam \r1t[5]~I .oe_async_reset = "none";
defparam \r1t[5]~I .oe_power_up = "low";
defparam \r1t[5]~I .oe_register_mode = "none";
defparam \r1t[5]~I .oe_sync_reset = "none";
defparam \r1t[5]~I .operation_mode = "output";
defparam \r1t[5]~I .output_async_reset = "none";
defparam \r1t[5]~I .output_power_up = "low";
defparam \r1t[5]~I .output_register_mode = "none";
defparam \r1t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[6]~I (
	.datain(\reg1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[6]));
// synopsys translate_off
defparam \r1t[6]~I .input_async_reset = "none";
defparam \r1t[6]~I .input_power_up = "low";
defparam \r1t[6]~I .input_register_mode = "none";
defparam \r1t[6]~I .input_sync_reset = "none";
defparam \r1t[6]~I .oe_async_reset = "none";
defparam \r1t[6]~I .oe_power_up = "low";
defparam \r1t[6]~I .oe_register_mode = "none";
defparam \r1t[6]~I .oe_sync_reset = "none";
defparam \r1t[6]~I .operation_mode = "output";
defparam \r1t[6]~I .output_async_reset = "none";
defparam \r1t[6]~I .output_power_up = "low";
defparam \r1t[6]~I .output_register_mode = "none";
defparam \r1t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[7]~I (
	.datain(\reg1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[7]));
// synopsys translate_off
defparam \r1t[7]~I .input_async_reset = "none";
defparam \r1t[7]~I .input_power_up = "low";
defparam \r1t[7]~I .input_register_mode = "none";
defparam \r1t[7]~I .input_sync_reset = "none";
defparam \r1t[7]~I .oe_async_reset = "none";
defparam \r1t[7]~I .oe_power_up = "low";
defparam \r1t[7]~I .oe_register_mode = "none";
defparam \r1t[7]~I .oe_sync_reset = "none";
defparam \r1t[7]~I .operation_mode = "output";
defparam \r1t[7]~I .output_async_reset = "none";
defparam \r1t[7]~I .output_power_up = "low";
defparam \r1t[7]~I .output_register_mode = "none";
defparam \r1t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[8]~I (
	.datain(\reg1|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[8]));
// synopsys translate_off
defparam \r1t[8]~I .input_async_reset = "none";
defparam \r1t[8]~I .input_power_up = "low";
defparam \r1t[8]~I .input_register_mode = "none";
defparam \r1t[8]~I .input_sync_reset = "none";
defparam \r1t[8]~I .oe_async_reset = "none";
defparam \r1t[8]~I .oe_power_up = "low";
defparam \r1t[8]~I .oe_register_mode = "none";
defparam \r1t[8]~I .oe_sync_reset = "none";
defparam \r1t[8]~I .operation_mode = "output";
defparam \r1t[8]~I .output_async_reset = "none";
defparam \r1t[8]~I .output_power_up = "low";
defparam \r1t[8]~I .output_register_mode = "none";
defparam \r1t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[9]~I (
	.datain(\reg1|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[9]));
// synopsys translate_off
defparam \r1t[9]~I .input_async_reset = "none";
defparam \r1t[9]~I .input_power_up = "low";
defparam \r1t[9]~I .input_register_mode = "none";
defparam \r1t[9]~I .input_sync_reset = "none";
defparam \r1t[9]~I .oe_async_reset = "none";
defparam \r1t[9]~I .oe_power_up = "low";
defparam \r1t[9]~I .oe_register_mode = "none";
defparam \r1t[9]~I .oe_sync_reset = "none";
defparam \r1t[9]~I .operation_mode = "output";
defparam \r1t[9]~I .output_async_reset = "none";
defparam \r1t[9]~I .output_power_up = "low";
defparam \r1t[9]~I .output_register_mode = "none";
defparam \r1t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[10]~I (
	.datain(\reg1|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[10]));
// synopsys translate_off
defparam \r1t[10]~I .input_async_reset = "none";
defparam \r1t[10]~I .input_power_up = "low";
defparam \r1t[10]~I .input_register_mode = "none";
defparam \r1t[10]~I .input_sync_reset = "none";
defparam \r1t[10]~I .oe_async_reset = "none";
defparam \r1t[10]~I .oe_power_up = "low";
defparam \r1t[10]~I .oe_register_mode = "none";
defparam \r1t[10]~I .oe_sync_reset = "none";
defparam \r1t[10]~I .operation_mode = "output";
defparam \r1t[10]~I .output_async_reset = "none";
defparam \r1t[10]~I .output_power_up = "low";
defparam \r1t[10]~I .output_register_mode = "none";
defparam \r1t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[11]~I (
	.datain(\reg1|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[11]));
// synopsys translate_off
defparam \r1t[11]~I .input_async_reset = "none";
defparam \r1t[11]~I .input_power_up = "low";
defparam \r1t[11]~I .input_register_mode = "none";
defparam \r1t[11]~I .input_sync_reset = "none";
defparam \r1t[11]~I .oe_async_reset = "none";
defparam \r1t[11]~I .oe_power_up = "low";
defparam \r1t[11]~I .oe_register_mode = "none";
defparam \r1t[11]~I .oe_sync_reset = "none";
defparam \r1t[11]~I .operation_mode = "output";
defparam \r1t[11]~I .output_async_reset = "none";
defparam \r1t[11]~I .output_power_up = "low";
defparam \r1t[11]~I .output_register_mode = "none";
defparam \r1t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[12]~I (
	.datain(\reg1|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[12]));
// synopsys translate_off
defparam \r1t[12]~I .input_async_reset = "none";
defparam \r1t[12]~I .input_power_up = "low";
defparam \r1t[12]~I .input_register_mode = "none";
defparam \r1t[12]~I .input_sync_reset = "none";
defparam \r1t[12]~I .oe_async_reset = "none";
defparam \r1t[12]~I .oe_power_up = "low";
defparam \r1t[12]~I .oe_register_mode = "none";
defparam \r1t[12]~I .oe_sync_reset = "none";
defparam \r1t[12]~I .operation_mode = "output";
defparam \r1t[12]~I .output_async_reset = "none";
defparam \r1t[12]~I .output_power_up = "low";
defparam \r1t[12]~I .output_register_mode = "none";
defparam \r1t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[13]~I (
	.datain(\reg1|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[13]));
// synopsys translate_off
defparam \r1t[13]~I .input_async_reset = "none";
defparam \r1t[13]~I .input_power_up = "low";
defparam \r1t[13]~I .input_register_mode = "none";
defparam \r1t[13]~I .input_sync_reset = "none";
defparam \r1t[13]~I .oe_async_reset = "none";
defparam \r1t[13]~I .oe_power_up = "low";
defparam \r1t[13]~I .oe_register_mode = "none";
defparam \r1t[13]~I .oe_sync_reset = "none";
defparam \r1t[13]~I .operation_mode = "output";
defparam \r1t[13]~I .output_async_reset = "none";
defparam \r1t[13]~I .output_power_up = "low";
defparam \r1t[13]~I .output_register_mode = "none";
defparam \r1t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[14]~I (
	.datain(\reg1|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[14]));
// synopsys translate_off
defparam \r1t[14]~I .input_async_reset = "none";
defparam \r1t[14]~I .input_power_up = "low";
defparam \r1t[14]~I .input_register_mode = "none";
defparam \r1t[14]~I .input_sync_reset = "none";
defparam \r1t[14]~I .oe_async_reset = "none";
defparam \r1t[14]~I .oe_power_up = "low";
defparam \r1t[14]~I .oe_register_mode = "none";
defparam \r1t[14]~I .oe_sync_reset = "none";
defparam \r1t[14]~I .operation_mode = "output";
defparam \r1t[14]~I .output_async_reset = "none";
defparam \r1t[14]~I .output_power_up = "low";
defparam \r1t[14]~I .output_register_mode = "none";
defparam \r1t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[15]~I (
	.datain(\reg1|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[15]));
// synopsys translate_off
defparam \r1t[15]~I .input_async_reset = "none";
defparam \r1t[15]~I .input_power_up = "low";
defparam \r1t[15]~I .input_register_mode = "none";
defparam \r1t[15]~I .input_sync_reset = "none";
defparam \r1t[15]~I .oe_async_reset = "none";
defparam \r1t[15]~I .oe_power_up = "low";
defparam \r1t[15]~I .oe_register_mode = "none";
defparam \r1t[15]~I .oe_sync_reset = "none";
defparam \r1t[15]~I .operation_mode = "output";
defparam \r1t[15]~I .output_async_reset = "none";
defparam \r1t[15]~I .output_power_up = "low";
defparam \r1t[15]~I .output_register_mode = "none";
defparam \r1t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[0]~I (
	.datain(\reg2|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[0]));
// synopsys translate_off
defparam \r2t[0]~I .input_async_reset = "none";
defparam \r2t[0]~I .input_power_up = "low";
defparam \r2t[0]~I .input_register_mode = "none";
defparam \r2t[0]~I .input_sync_reset = "none";
defparam \r2t[0]~I .oe_async_reset = "none";
defparam \r2t[0]~I .oe_power_up = "low";
defparam \r2t[0]~I .oe_register_mode = "none";
defparam \r2t[0]~I .oe_sync_reset = "none";
defparam \r2t[0]~I .operation_mode = "output";
defparam \r2t[0]~I .output_async_reset = "none";
defparam \r2t[0]~I .output_power_up = "low";
defparam \r2t[0]~I .output_register_mode = "none";
defparam \r2t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[1]~I (
	.datain(\reg2|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[1]));
// synopsys translate_off
defparam \r2t[1]~I .input_async_reset = "none";
defparam \r2t[1]~I .input_power_up = "low";
defparam \r2t[1]~I .input_register_mode = "none";
defparam \r2t[1]~I .input_sync_reset = "none";
defparam \r2t[1]~I .oe_async_reset = "none";
defparam \r2t[1]~I .oe_power_up = "low";
defparam \r2t[1]~I .oe_register_mode = "none";
defparam \r2t[1]~I .oe_sync_reset = "none";
defparam \r2t[1]~I .operation_mode = "output";
defparam \r2t[1]~I .output_async_reset = "none";
defparam \r2t[1]~I .output_power_up = "low";
defparam \r2t[1]~I .output_register_mode = "none";
defparam \r2t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[2]~I (
	.datain(\reg2|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[2]));
// synopsys translate_off
defparam \r2t[2]~I .input_async_reset = "none";
defparam \r2t[2]~I .input_power_up = "low";
defparam \r2t[2]~I .input_register_mode = "none";
defparam \r2t[2]~I .input_sync_reset = "none";
defparam \r2t[2]~I .oe_async_reset = "none";
defparam \r2t[2]~I .oe_power_up = "low";
defparam \r2t[2]~I .oe_register_mode = "none";
defparam \r2t[2]~I .oe_sync_reset = "none";
defparam \r2t[2]~I .operation_mode = "output";
defparam \r2t[2]~I .output_async_reset = "none";
defparam \r2t[2]~I .output_power_up = "low";
defparam \r2t[2]~I .output_register_mode = "none";
defparam \r2t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[3]~I (
	.datain(\reg2|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[3]));
// synopsys translate_off
defparam \r2t[3]~I .input_async_reset = "none";
defparam \r2t[3]~I .input_power_up = "low";
defparam \r2t[3]~I .input_register_mode = "none";
defparam \r2t[3]~I .input_sync_reset = "none";
defparam \r2t[3]~I .oe_async_reset = "none";
defparam \r2t[3]~I .oe_power_up = "low";
defparam \r2t[3]~I .oe_register_mode = "none";
defparam \r2t[3]~I .oe_sync_reset = "none";
defparam \r2t[3]~I .operation_mode = "output";
defparam \r2t[3]~I .output_async_reset = "none";
defparam \r2t[3]~I .output_power_up = "low";
defparam \r2t[3]~I .output_register_mode = "none";
defparam \r2t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[4]~I (
	.datain(\reg2|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[4]));
// synopsys translate_off
defparam \r2t[4]~I .input_async_reset = "none";
defparam \r2t[4]~I .input_power_up = "low";
defparam \r2t[4]~I .input_register_mode = "none";
defparam \r2t[4]~I .input_sync_reset = "none";
defparam \r2t[4]~I .oe_async_reset = "none";
defparam \r2t[4]~I .oe_power_up = "low";
defparam \r2t[4]~I .oe_register_mode = "none";
defparam \r2t[4]~I .oe_sync_reset = "none";
defparam \r2t[4]~I .operation_mode = "output";
defparam \r2t[4]~I .output_async_reset = "none";
defparam \r2t[4]~I .output_power_up = "low";
defparam \r2t[4]~I .output_register_mode = "none";
defparam \r2t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[5]~I (
	.datain(\reg2|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[5]));
// synopsys translate_off
defparam \r2t[5]~I .input_async_reset = "none";
defparam \r2t[5]~I .input_power_up = "low";
defparam \r2t[5]~I .input_register_mode = "none";
defparam \r2t[5]~I .input_sync_reset = "none";
defparam \r2t[5]~I .oe_async_reset = "none";
defparam \r2t[5]~I .oe_power_up = "low";
defparam \r2t[5]~I .oe_register_mode = "none";
defparam \r2t[5]~I .oe_sync_reset = "none";
defparam \r2t[5]~I .operation_mode = "output";
defparam \r2t[5]~I .output_async_reset = "none";
defparam \r2t[5]~I .output_power_up = "low";
defparam \r2t[5]~I .output_register_mode = "none";
defparam \r2t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[6]~I (
	.datain(\reg2|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[6]));
// synopsys translate_off
defparam \r2t[6]~I .input_async_reset = "none";
defparam \r2t[6]~I .input_power_up = "low";
defparam \r2t[6]~I .input_register_mode = "none";
defparam \r2t[6]~I .input_sync_reset = "none";
defparam \r2t[6]~I .oe_async_reset = "none";
defparam \r2t[6]~I .oe_power_up = "low";
defparam \r2t[6]~I .oe_register_mode = "none";
defparam \r2t[6]~I .oe_sync_reset = "none";
defparam \r2t[6]~I .operation_mode = "output";
defparam \r2t[6]~I .output_async_reset = "none";
defparam \r2t[6]~I .output_power_up = "low";
defparam \r2t[6]~I .output_register_mode = "none";
defparam \r2t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[7]~I (
	.datain(\reg2|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[7]));
// synopsys translate_off
defparam \r2t[7]~I .input_async_reset = "none";
defparam \r2t[7]~I .input_power_up = "low";
defparam \r2t[7]~I .input_register_mode = "none";
defparam \r2t[7]~I .input_sync_reset = "none";
defparam \r2t[7]~I .oe_async_reset = "none";
defparam \r2t[7]~I .oe_power_up = "low";
defparam \r2t[7]~I .oe_register_mode = "none";
defparam \r2t[7]~I .oe_sync_reset = "none";
defparam \r2t[7]~I .operation_mode = "output";
defparam \r2t[7]~I .output_async_reset = "none";
defparam \r2t[7]~I .output_power_up = "low";
defparam \r2t[7]~I .output_register_mode = "none";
defparam \r2t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[8]~I (
	.datain(\reg2|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[8]));
// synopsys translate_off
defparam \r2t[8]~I .input_async_reset = "none";
defparam \r2t[8]~I .input_power_up = "low";
defparam \r2t[8]~I .input_register_mode = "none";
defparam \r2t[8]~I .input_sync_reset = "none";
defparam \r2t[8]~I .oe_async_reset = "none";
defparam \r2t[8]~I .oe_power_up = "low";
defparam \r2t[8]~I .oe_register_mode = "none";
defparam \r2t[8]~I .oe_sync_reset = "none";
defparam \r2t[8]~I .operation_mode = "output";
defparam \r2t[8]~I .output_async_reset = "none";
defparam \r2t[8]~I .output_power_up = "low";
defparam \r2t[8]~I .output_register_mode = "none";
defparam \r2t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[9]~I (
	.datain(\reg2|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[9]));
// synopsys translate_off
defparam \r2t[9]~I .input_async_reset = "none";
defparam \r2t[9]~I .input_power_up = "low";
defparam \r2t[9]~I .input_register_mode = "none";
defparam \r2t[9]~I .input_sync_reset = "none";
defparam \r2t[9]~I .oe_async_reset = "none";
defparam \r2t[9]~I .oe_power_up = "low";
defparam \r2t[9]~I .oe_register_mode = "none";
defparam \r2t[9]~I .oe_sync_reset = "none";
defparam \r2t[9]~I .operation_mode = "output";
defparam \r2t[9]~I .output_async_reset = "none";
defparam \r2t[9]~I .output_power_up = "low";
defparam \r2t[9]~I .output_register_mode = "none";
defparam \r2t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[10]~I (
	.datain(\reg2|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[10]));
// synopsys translate_off
defparam \r2t[10]~I .input_async_reset = "none";
defparam \r2t[10]~I .input_power_up = "low";
defparam \r2t[10]~I .input_register_mode = "none";
defparam \r2t[10]~I .input_sync_reset = "none";
defparam \r2t[10]~I .oe_async_reset = "none";
defparam \r2t[10]~I .oe_power_up = "low";
defparam \r2t[10]~I .oe_register_mode = "none";
defparam \r2t[10]~I .oe_sync_reset = "none";
defparam \r2t[10]~I .operation_mode = "output";
defparam \r2t[10]~I .output_async_reset = "none";
defparam \r2t[10]~I .output_power_up = "low";
defparam \r2t[10]~I .output_register_mode = "none";
defparam \r2t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[11]~I (
	.datain(\reg2|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[11]));
// synopsys translate_off
defparam \r2t[11]~I .input_async_reset = "none";
defparam \r2t[11]~I .input_power_up = "low";
defparam \r2t[11]~I .input_register_mode = "none";
defparam \r2t[11]~I .input_sync_reset = "none";
defparam \r2t[11]~I .oe_async_reset = "none";
defparam \r2t[11]~I .oe_power_up = "low";
defparam \r2t[11]~I .oe_register_mode = "none";
defparam \r2t[11]~I .oe_sync_reset = "none";
defparam \r2t[11]~I .operation_mode = "output";
defparam \r2t[11]~I .output_async_reset = "none";
defparam \r2t[11]~I .output_power_up = "low";
defparam \r2t[11]~I .output_register_mode = "none";
defparam \r2t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[12]~I (
	.datain(\reg2|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[12]));
// synopsys translate_off
defparam \r2t[12]~I .input_async_reset = "none";
defparam \r2t[12]~I .input_power_up = "low";
defparam \r2t[12]~I .input_register_mode = "none";
defparam \r2t[12]~I .input_sync_reset = "none";
defparam \r2t[12]~I .oe_async_reset = "none";
defparam \r2t[12]~I .oe_power_up = "low";
defparam \r2t[12]~I .oe_register_mode = "none";
defparam \r2t[12]~I .oe_sync_reset = "none";
defparam \r2t[12]~I .operation_mode = "output";
defparam \r2t[12]~I .output_async_reset = "none";
defparam \r2t[12]~I .output_power_up = "low";
defparam \r2t[12]~I .output_register_mode = "none";
defparam \r2t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[13]~I (
	.datain(\reg2|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[13]));
// synopsys translate_off
defparam \r2t[13]~I .input_async_reset = "none";
defparam \r2t[13]~I .input_power_up = "low";
defparam \r2t[13]~I .input_register_mode = "none";
defparam \r2t[13]~I .input_sync_reset = "none";
defparam \r2t[13]~I .oe_async_reset = "none";
defparam \r2t[13]~I .oe_power_up = "low";
defparam \r2t[13]~I .oe_register_mode = "none";
defparam \r2t[13]~I .oe_sync_reset = "none";
defparam \r2t[13]~I .operation_mode = "output";
defparam \r2t[13]~I .output_async_reset = "none";
defparam \r2t[13]~I .output_power_up = "low";
defparam \r2t[13]~I .output_register_mode = "none";
defparam \r2t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[14]~I (
	.datain(\reg2|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[14]));
// synopsys translate_off
defparam \r2t[14]~I .input_async_reset = "none";
defparam \r2t[14]~I .input_power_up = "low";
defparam \r2t[14]~I .input_register_mode = "none";
defparam \r2t[14]~I .input_sync_reset = "none";
defparam \r2t[14]~I .oe_async_reset = "none";
defparam \r2t[14]~I .oe_power_up = "low";
defparam \r2t[14]~I .oe_register_mode = "none";
defparam \r2t[14]~I .oe_sync_reset = "none";
defparam \r2t[14]~I .operation_mode = "output";
defparam \r2t[14]~I .output_async_reset = "none";
defparam \r2t[14]~I .output_power_up = "low";
defparam \r2t[14]~I .output_register_mode = "none";
defparam \r2t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[15]~I (
	.datain(\reg2|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[15]));
// synopsys translate_off
defparam \r2t[15]~I .input_async_reset = "none";
defparam \r2t[15]~I .input_power_up = "low";
defparam \r2t[15]~I .input_register_mode = "none";
defparam \r2t[15]~I .input_sync_reset = "none";
defparam \r2t[15]~I .oe_async_reset = "none";
defparam \r2t[15]~I .oe_power_up = "low";
defparam \r2t[15]~I .oe_register_mode = "none";
defparam \r2t[15]~I .oe_sync_reset = "none";
defparam \r2t[15]~I .operation_mode = "output";
defparam \r2t[15]~I .output_async_reset = "none";
defparam \r2t[15]~I .output_power_up = "low";
defparam \r2t[15]~I .output_register_mode = "none";
defparam \r2t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[0]));
// synopsys translate_off
defparam \r3t[0]~I .input_async_reset = "none";
defparam \r3t[0]~I .input_power_up = "low";
defparam \r3t[0]~I .input_register_mode = "none";
defparam \r3t[0]~I .input_sync_reset = "none";
defparam \r3t[0]~I .oe_async_reset = "none";
defparam \r3t[0]~I .oe_power_up = "low";
defparam \r3t[0]~I .oe_register_mode = "none";
defparam \r3t[0]~I .oe_sync_reset = "none";
defparam \r3t[0]~I .operation_mode = "output";
defparam \r3t[0]~I .output_async_reset = "none";
defparam \r3t[0]~I .output_power_up = "low";
defparam \r3t[0]~I .output_register_mode = "none";
defparam \r3t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[1]));
// synopsys translate_off
defparam \r3t[1]~I .input_async_reset = "none";
defparam \r3t[1]~I .input_power_up = "low";
defparam \r3t[1]~I .input_register_mode = "none";
defparam \r3t[1]~I .input_sync_reset = "none";
defparam \r3t[1]~I .oe_async_reset = "none";
defparam \r3t[1]~I .oe_power_up = "low";
defparam \r3t[1]~I .oe_register_mode = "none";
defparam \r3t[1]~I .oe_sync_reset = "none";
defparam \r3t[1]~I .operation_mode = "output";
defparam \r3t[1]~I .output_async_reset = "none";
defparam \r3t[1]~I .output_power_up = "low";
defparam \r3t[1]~I .output_register_mode = "none";
defparam \r3t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[2]));
// synopsys translate_off
defparam \r3t[2]~I .input_async_reset = "none";
defparam \r3t[2]~I .input_power_up = "low";
defparam \r3t[2]~I .input_register_mode = "none";
defparam \r3t[2]~I .input_sync_reset = "none";
defparam \r3t[2]~I .oe_async_reset = "none";
defparam \r3t[2]~I .oe_power_up = "low";
defparam \r3t[2]~I .oe_register_mode = "none";
defparam \r3t[2]~I .oe_sync_reset = "none";
defparam \r3t[2]~I .operation_mode = "output";
defparam \r3t[2]~I .output_async_reset = "none";
defparam \r3t[2]~I .output_power_up = "low";
defparam \r3t[2]~I .output_register_mode = "none";
defparam \r3t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[3]));
// synopsys translate_off
defparam \r3t[3]~I .input_async_reset = "none";
defparam \r3t[3]~I .input_power_up = "low";
defparam \r3t[3]~I .input_register_mode = "none";
defparam \r3t[3]~I .input_sync_reset = "none";
defparam \r3t[3]~I .oe_async_reset = "none";
defparam \r3t[3]~I .oe_power_up = "low";
defparam \r3t[3]~I .oe_register_mode = "none";
defparam \r3t[3]~I .oe_sync_reset = "none";
defparam \r3t[3]~I .operation_mode = "output";
defparam \r3t[3]~I .output_async_reset = "none";
defparam \r3t[3]~I .output_power_up = "low";
defparam \r3t[3]~I .output_register_mode = "none";
defparam \r3t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[4]));
// synopsys translate_off
defparam \r3t[4]~I .input_async_reset = "none";
defparam \r3t[4]~I .input_power_up = "low";
defparam \r3t[4]~I .input_register_mode = "none";
defparam \r3t[4]~I .input_sync_reset = "none";
defparam \r3t[4]~I .oe_async_reset = "none";
defparam \r3t[4]~I .oe_power_up = "low";
defparam \r3t[4]~I .oe_register_mode = "none";
defparam \r3t[4]~I .oe_sync_reset = "none";
defparam \r3t[4]~I .operation_mode = "output";
defparam \r3t[4]~I .output_async_reset = "none";
defparam \r3t[4]~I .output_power_up = "low";
defparam \r3t[4]~I .output_register_mode = "none";
defparam \r3t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[5]));
// synopsys translate_off
defparam \r3t[5]~I .input_async_reset = "none";
defparam \r3t[5]~I .input_power_up = "low";
defparam \r3t[5]~I .input_register_mode = "none";
defparam \r3t[5]~I .input_sync_reset = "none";
defparam \r3t[5]~I .oe_async_reset = "none";
defparam \r3t[5]~I .oe_power_up = "low";
defparam \r3t[5]~I .oe_register_mode = "none";
defparam \r3t[5]~I .oe_sync_reset = "none";
defparam \r3t[5]~I .operation_mode = "output";
defparam \r3t[5]~I .output_async_reset = "none";
defparam \r3t[5]~I .output_power_up = "low";
defparam \r3t[5]~I .output_register_mode = "none";
defparam \r3t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[6]));
// synopsys translate_off
defparam \r3t[6]~I .input_async_reset = "none";
defparam \r3t[6]~I .input_power_up = "low";
defparam \r3t[6]~I .input_register_mode = "none";
defparam \r3t[6]~I .input_sync_reset = "none";
defparam \r3t[6]~I .oe_async_reset = "none";
defparam \r3t[6]~I .oe_power_up = "low";
defparam \r3t[6]~I .oe_register_mode = "none";
defparam \r3t[6]~I .oe_sync_reset = "none";
defparam \r3t[6]~I .operation_mode = "output";
defparam \r3t[6]~I .output_async_reset = "none";
defparam \r3t[6]~I .output_power_up = "low";
defparam \r3t[6]~I .output_register_mode = "none";
defparam \r3t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[7]));
// synopsys translate_off
defparam \r3t[7]~I .input_async_reset = "none";
defparam \r3t[7]~I .input_power_up = "low";
defparam \r3t[7]~I .input_register_mode = "none";
defparam \r3t[7]~I .input_sync_reset = "none";
defparam \r3t[7]~I .oe_async_reset = "none";
defparam \r3t[7]~I .oe_power_up = "low";
defparam \r3t[7]~I .oe_register_mode = "none";
defparam \r3t[7]~I .oe_sync_reset = "none";
defparam \r3t[7]~I .operation_mode = "output";
defparam \r3t[7]~I .output_async_reset = "none";
defparam \r3t[7]~I .output_power_up = "low";
defparam \r3t[7]~I .output_register_mode = "none";
defparam \r3t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[8]));
// synopsys translate_off
defparam \r3t[8]~I .input_async_reset = "none";
defparam \r3t[8]~I .input_power_up = "low";
defparam \r3t[8]~I .input_register_mode = "none";
defparam \r3t[8]~I .input_sync_reset = "none";
defparam \r3t[8]~I .oe_async_reset = "none";
defparam \r3t[8]~I .oe_power_up = "low";
defparam \r3t[8]~I .oe_register_mode = "none";
defparam \r3t[8]~I .oe_sync_reset = "none";
defparam \r3t[8]~I .operation_mode = "output";
defparam \r3t[8]~I .output_async_reset = "none";
defparam \r3t[8]~I .output_power_up = "low";
defparam \r3t[8]~I .output_register_mode = "none";
defparam \r3t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[9]));
// synopsys translate_off
defparam \r3t[9]~I .input_async_reset = "none";
defparam \r3t[9]~I .input_power_up = "low";
defparam \r3t[9]~I .input_register_mode = "none";
defparam \r3t[9]~I .input_sync_reset = "none";
defparam \r3t[9]~I .oe_async_reset = "none";
defparam \r3t[9]~I .oe_power_up = "low";
defparam \r3t[9]~I .oe_register_mode = "none";
defparam \r3t[9]~I .oe_sync_reset = "none";
defparam \r3t[9]~I .operation_mode = "output";
defparam \r3t[9]~I .output_async_reset = "none";
defparam \r3t[9]~I .output_power_up = "low";
defparam \r3t[9]~I .output_register_mode = "none";
defparam \r3t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[10]));
// synopsys translate_off
defparam \r3t[10]~I .input_async_reset = "none";
defparam \r3t[10]~I .input_power_up = "low";
defparam \r3t[10]~I .input_register_mode = "none";
defparam \r3t[10]~I .input_sync_reset = "none";
defparam \r3t[10]~I .oe_async_reset = "none";
defparam \r3t[10]~I .oe_power_up = "low";
defparam \r3t[10]~I .oe_register_mode = "none";
defparam \r3t[10]~I .oe_sync_reset = "none";
defparam \r3t[10]~I .operation_mode = "output";
defparam \r3t[10]~I .output_async_reset = "none";
defparam \r3t[10]~I .output_power_up = "low";
defparam \r3t[10]~I .output_register_mode = "none";
defparam \r3t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[11]));
// synopsys translate_off
defparam \r3t[11]~I .input_async_reset = "none";
defparam \r3t[11]~I .input_power_up = "low";
defparam \r3t[11]~I .input_register_mode = "none";
defparam \r3t[11]~I .input_sync_reset = "none";
defparam \r3t[11]~I .oe_async_reset = "none";
defparam \r3t[11]~I .oe_power_up = "low";
defparam \r3t[11]~I .oe_register_mode = "none";
defparam \r3t[11]~I .oe_sync_reset = "none";
defparam \r3t[11]~I .operation_mode = "output";
defparam \r3t[11]~I .output_async_reset = "none";
defparam \r3t[11]~I .output_power_up = "low";
defparam \r3t[11]~I .output_register_mode = "none";
defparam \r3t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[12]));
// synopsys translate_off
defparam \r3t[12]~I .input_async_reset = "none";
defparam \r3t[12]~I .input_power_up = "low";
defparam \r3t[12]~I .input_register_mode = "none";
defparam \r3t[12]~I .input_sync_reset = "none";
defparam \r3t[12]~I .oe_async_reset = "none";
defparam \r3t[12]~I .oe_power_up = "low";
defparam \r3t[12]~I .oe_register_mode = "none";
defparam \r3t[12]~I .oe_sync_reset = "none";
defparam \r3t[12]~I .operation_mode = "output";
defparam \r3t[12]~I .output_async_reset = "none";
defparam \r3t[12]~I .output_power_up = "low";
defparam \r3t[12]~I .output_register_mode = "none";
defparam \r3t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[13]));
// synopsys translate_off
defparam \r3t[13]~I .input_async_reset = "none";
defparam \r3t[13]~I .input_power_up = "low";
defparam \r3t[13]~I .input_register_mode = "none";
defparam \r3t[13]~I .input_sync_reset = "none";
defparam \r3t[13]~I .oe_async_reset = "none";
defparam \r3t[13]~I .oe_power_up = "low";
defparam \r3t[13]~I .oe_register_mode = "none";
defparam \r3t[13]~I .oe_sync_reset = "none";
defparam \r3t[13]~I .operation_mode = "output";
defparam \r3t[13]~I .output_async_reset = "none";
defparam \r3t[13]~I .output_power_up = "low";
defparam \r3t[13]~I .output_register_mode = "none";
defparam \r3t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[14]));
// synopsys translate_off
defparam \r3t[14]~I .input_async_reset = "none";
defparam \r3t[14]~I .input_power_up = "low";
defparam \r3t[14]~I .input_register_mode = "none";
defparam \r3t[14]~I .input_sync_reset = "none";
defparam \r3t[14]~I .oe_async_reset = "none";
defparam \r3t[14]~I .oe_power_up = "low";
defparam \r3t[14]~I .oe_register_mode = "none";
defparam \r3t[14]~I .oe_sync_reset = "none";
defparam \r3t[14]~I .operation_mode = "output";
defparam \r3t[14]~I .output_async_reset = "none";
defparam \r3t[14]~I .output_power_up = "low";
defparam \r3t[14]~I .output_register_mode = "none";
defparam \r3t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[15]));
// synopsys translate_off
defparam \r3t[15]~I .input_async_reset = "none";
defparam \r3t[15]~I .input_power_up = "low";
defparam \r3t[15]~I .input_register_mode = "none";
defparam \r3t[15]~I .input_sync_reset = "none";
defparam \r3t[15]~I .oe_async_reset = "none";
defparam \r3t[15]~I .oe_power_up = "low";
defparam \r3t[15]~I .oe_register_mode = "none";
defparam \r3t[15]~I .oe_sync_reset = "none";
defparam \r3t[15]~I .operation_mode = "output";
defparam \r3t[15]~I .output_async_reset = "none";
defparam \r3t[15]~I .output_power_up = "low";
defparam \r3t[15]~I .output_register_mode = "none";
defparam \r3t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[0]));
// synopsys translate_off
defparam \r4t[0]~I .input_async_reset = "none";
defparam \r4t[0]~I .input_power_up = "low";
defparam \r4t[0]~I .input_register_mode = "none";
defparam \r4t[0]~I .input_sync_reset = "none";
defparam \r4t[0]~I .oe_async_reset = "none";
defparam \r4t[0]~I .oe_power_up = "low";
defparam \r4t[0]~I .oe_register_mode = "none";
defparam \r4t[0]~I .oe_sync_reset = "none";
defparam \r4t[0]~I .operation_mode = "output";
defparam \r4t[0]~I .output_async_reset = "none";
defparam \r4t[0]~I .output_power_up = "low";
defparam \r4t[0]~I .output_register_mode = "none";
defparam \r4t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[1]));
// synopsys translate_off
defparam \r4t[1]~I .input_async_reset = "none";
defparam \r4t[1]~I .input_power_up = "low";
defparam \r4t[1]~I .input_register_mode = "none";
defparam \r4t[1]~I .input_sync_reset = "none";
defparam \r4t[1]~I .oe_async_reset = "none";
defparam \r4t[1]~I .oe_power_up = "low";
defparam \r4t[1]~I .oe_register_mode = "none";
defparam \r4t[1]~I .oe_sync_reset = "none";
defparam \r4t[1]~I .operation_mode = "output";
defparam \r4t[1]~I .output_async_reset = "none";
defparam \r4t[1]~I .output_power_up = "low";
defparam \r4t[1]~I .output_register_mode = "none";
defparam \r4t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[2]));
// synopsys translate_off
defparam \r4t[2]~I .input_async_reset = "none";
defparam \r4t[2]~I .input_power_up = "low";
defparam \r4t[2]~I .input_register_mode = "none";
defparam \r4t[2]~I .input_sync_reset = "none";
defparam \r4t[2]~I .oe_async_reset = "none";
defparam \r4t[2]~I .oe_power_up = "low";
defparam \r4t[2]~I .oe_register_mode = "none";
defparam \r4t[2]~I .oe_sync_reset = "none";
defparam \r4t[2]~I .operation_mode = "output";
defparam \r4t[2]~I .output_async_reset = "none";
defparam \r4t[2]~I .output_power_up = "low";
defparam \r4t[2]~I .output_register_mode = "none";
defparam \r4t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[3]));
// synopsys translate_off
defparam \r4t[3]~I .input_async_reset = "none";
defparam \r4t[3]~I .input_power_up = "low";
defparam \r4t[3]~I .input_register_mode = "none";
defparam \r4t[3]~I .input_sync_reset = "none";
defparam \r4t[3]~I .oe_async_reset = "none";
defparam \r4t[3]~I .oe_power_up = "low";
defparam \r4t[3]~I .oe_register_mode = "none";
defparam \r4t[3]~I .oe_sync_reset = "none";
defparam \r4t[3]~I .operation_mode = "output";
defparam \r4t[3]~I .output_async_reset = "none";
defparam \r4t[3]~I .output_power_up = "low";
defparam \r4t[3]~I .output_register_mode = "none";
defparam \r4t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[4]));
// synopsys translate_off
defparam \r4t[4]~I .input_async_reset = "none";
defparam \r4t[4]~I .input_power_up = "low";
defparam \r4t[4]~I .input_register_mode = "none";
defparam \r4t[4]~I .input_sync_reset = "none";
defparam \r4t[4]~I .oe_async_reset = "none";
defparam \r4t[4]~I .oe_power_up = "low";
defparam \r4t[4]~I .oe_register_mode = "none";
defparam \r4t[4]~I .oe_sync_reset = "none";
defparam \r4t[4]~I .operation_mode = "output";
defparam \r4t[4]~I .output_async_reset = "none";
defparam \r4t[4]~I .output_power_up = "low";
defparam \r4t[4]~I .output_register_mode = "none";
defparam \r4t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[5]));
// synopsys translate_off
defparam \r4t[5]~I .input_async_reset = "none";
defparam \r4t[5]~I .input_power_up = "low";
defparam \r4t[5]~I .input_register_mode = "none";
defparam \r4t[5]~I .input_sync_reset = "none";
defparam \r4t[5]~I .oe_async_reset = "none";
defparam \r4t[5]~I .oe_power_up = "low";
defparam \r4t[5]~I .oe_register_mode = "none";
defparam \r4t[5]~I .oe_sync_reset = "none";
defparam \r4t[5]~I .operation_mode = "output";
defparam \r4t[5]~I .output_async_reset = "none";
defparam \r4t[5]~I .output_power_up = "low";
defparam \r4t[5]~I .output_register_mode = "none";
defparam \r4t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[6]));
// synopsys translate_off
defparam \r4t[6]~I .input_async_reset = "none";
defparam \r4t[6]~I .input_power_up = "low";
defparam \r4t[6]~I .input_register_mode = "none";
defparam \r4t[6]~I .input_sync_reset = "none";
defparam \r4t[6]~I .oe_async_reset = "none";
defparam \r4t[6]~I .oe_power_up = "low";
defparam \r4t[6]~I .oe_register_mode = "none";
defparam \r4t[6]~I .oe_sync_reset = "none";
defparam \r4t[6]~I .operation_mode = "output";
defparam \r4t[6]~I .output_async_reset = "none";
defparam \r4t[6]~I .output_power_up = "low";
defparam \r4t[6]~I .output_register_mode = "none";
defparam \r4t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[7]));
// synopsys translate_off
defparam \r4t[7]~I .input_async_reset = "none";
defparam \r4t[7]~I .input_power_up = "low";
defparam \r4t[7]~I .input_register_mode = "none";
defparam \r4t[7]~I .input_sync_reset = "none";
defparam \r4t[7]~I .oe_async_reset = "none";
defparam \r4t[7]~I .oe_power_up = "low";
defparam \r4t[7]~I .oe_register_mode = "none";
defparam \r4t[7]~I .oe_sync_reset = "none";
defparam \r4t[7]~I .operation_mode = "output";
defparam \r4t[7]~I .output_async_reset = "none";
defparam \r4t[7]~I .output_power_up = "low";
defparam \r4t[7]~I .output_register_mode = "none";
defparam \r4t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[8]));
// synopsys translate_off
defparam \r4t[8]~I .input_async_reset = "none";
defparam \r4t[8]~I .input_power_up = "low";
defparam \r4t[8]~I .input_register_mode = "none";
defparam \r4t[8]~I .input_sync_reset = "none";
defparam \r4t[8]~I .oe_async_reset = "none";
defparam \r4t[8]~I .oe_power_up = "low";
defparam \r4t[8]~I .oe_register_mode = "none";
defparam \r4t[8]~I .oe_sync_reset = "none";
defparam \r4t[8]~I .operation_mode = "output";
defparam \r4t[8]~I .output_async_reset = "none";
defparam \r4t[8]~I .output_power_up = "low";
defparam \r4t[8]~I .output_register_mode = "none";
defparam \r4t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[9]));
// synopsys translate_off
defparam \r4t[9]~I .input_async_reset = "none";
defparam \r4t[9]~I .input_power_up = "low";
defparam \r4t[9]~I .input_register_mode = "none";
defparam \r4t[9]~I .input_sync_reset = "none";
defparam \r4t[9]~I .oe_async_reset = "none";
defparam \r4t[9]~I .oe_power_up = "low";
defparam \r4t[9]~I .oe_register_mode = "none";
defparam \r4t[9]~I .oe_sync_reset = "none";
defparam \r4t[9]~I .operation_mode = "output";
defparam \r4t[9]~I .output_async_reset = "none";
defparam \r4t[9]~I .output_power_up = "low";
defparam \r4t[9]~I .output_register_mode = "none";
defparam \r4t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[10]));
// synopsys translate_off
defparam \r4t[10]~I .input_async_reset = "none";
defparam \r4t[10]~I .input_power_up = "low";
defparam \r4t[10]~I .input_register_mode = "none";
defparam \r4t[10]~I .input_sync_reset = "none";
defparam \r4t[10]~I .oe_async_reset = "none";
defparam \r4t[10]~I .oe_power_up = "low";
defparam \r4t[10]~I .oe_register_mode = "none";
defparam \r4t[10]~I .oe_sync_reset = "none";
defparam \r4t[10]~I .operation_mode = "output";
defparam \r4t[10]~I .output_async_reset = "none";
defparam \r4t[10]~I .output_power_up = "low";
defparam \r4t[10]~I .output_register_mode = "none";
defparam \r4t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[11]));
// synopsys translate_off
defparam \r4t[11]~I .input_async_reset = "none";
defparam \r4t[11]~I .input_power_up = "low";
defparam \r4t[11]~I .input_register_mode = "none";
defparam \r4t[11]~I .input_sync_reset = "none";
defparam \r4t[11]~I .oe_async_reset = "none";
defparam \r4t[11]~I .oe_power_up = "low";
defparam \r4t[11]~I .oe_register_mode = "none";
defparam \r4t[11]~I .oe_sync_reset = "none";
defparam \r4t[11]~I .operation_mode = "output";
defparam \r4t[11]~I .output_async_reset = "none";
defparam \r4t[11]~I .output_power_up = "low";
defparam \r4t[11]~I .output_register_mode = "none";
defparam \r4t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[12]));
// synopsys translate_off
defparam \r4t[12]~I .input_async_reset = "none";
defparam \r4t[12]~I .input_power_up = "low";
defparam \r4t[12]~I .input_register_mode = "none";
defparam \r4t[12]~I .input_sync_reset = "none";
defparam \r4t[12]~I .oe_async_reset = "none";
defparam \r4t[12]~I .oe_power_up = "low";
defparam \r4t[12]~I .oe_register_mode = "none";
defparam \r4t[12]~I .oe_sync_reset = "none";
defparam \r4t[12]~I .operation_mode = "output";
defparam \r4t[12]~I .output_async_reset = "none";
defparam \r4t[12]~I .output_power_up = "low";
defparam \r4t[12]~I .output_register_mode = "none";
defparam \r4t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[13]));
// synopsys translate_off
defparam \r4t[13]~I .input_async_reset = "none";
defparam \r4t[13]~I .input_power_up = "low";
defparam \r4t[13]~I .input_register_mode = "none";
defparam \r4t[13]~I .input_sync_reset = "none";
defparam \r4t[13]~I .oe_async_reset = "none";
defparam \r4t[13]~I .oe_power_up = "low";
defparam \r4t[13]~I .oe_register_mode = "none";
defparam \r4t[13]~I .oe_sync_reset = "none";
defparam \r4t[13]~I .operation_mode = "output";
defparam \r4t[13]~I .output_async_reset = "none";
defparam \r4t[13]~I .output_power_up = "low";
defparam \r4t[13]~I .output_register_mode = "none";
defparam \r4t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[14]));
// synopsys translate_off
defparam \r4t[14]~I .input_async_reset = "none";
defparam \r4t[14]~I .input_power_up = "low";
defparam \r4t[14]~I .input_register_mode = "none";
defparam \r4t[14]~I .input_sync_reset = "none";
defparam \r4t[14]~I .oe_async_reset = "none";
defparam \r4t[14]~I .oe_power_up = "low";
defparam \r4t[14]~I .oe_register_mode = "none";
defparam \r4t[14]~I .oe_sync_reset = "none";
defparam \r4t[14]~I .operation_mode = "output";
defparam \r4t[14]~I .output_async_reset = "none";
defparam \r4t[14]~I .output_power_up = "low";
defparam \r4t[14]~I .output_register_mode = "none";
defparam \r4t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[15]));
// synopsys translate_off
defparam \r4t[15]~I .input_async_reset = "none";
defparam \r4t[15]~I .input_power_up = "low";
defparam \r4t[15]~I .input_register_mode = "none";
defparam \r4t[15]~I .input_sync_reset = "none";
defparam \r4t[15]~I .oe_async_reset = "none";
defparam \r4t[15]~I .oe_power_up = "low";
defparam \r4t[15]~I .oe_register_mode = "none";
defparam \r4t[15]~I .oe_sync_reset = "none";
defparam \r4t[15]~I .operation_mode = "output";
defparam \r4t[15]~I .output_async_reset = "none";
defparam \r4t[15]~I .output_power_up = "low";
defparam \r4t[15]~I .output_register_mode = "none";
defparam \r4t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[0]));
// synopsys translate_off
defparam \r5t[0]~I .input_async_reset = "none";
defparam \r5t[0]~I .input_power_up = "low";
defparam \r5t[0]~I .input_register_mode = "none";
defparam \r5t[0]~I .input_sync_reset = "none";
defparam \r5t[0]~I .oe_async_reset = "none";
defparam \r5t[0]~I .oe_power_up = "low";
defparam \r5t[0]~I .oe_register_mode = "none";
defparam \r5t[0]~I .oe_sync_reset = "none";
defparam \r5t[0]~I .operation_mode = "output";
defparam \r5t[0]~I .output_async_reset = "none";
defparam \r5t[0]~I .output_power_up = "low";
defparam \r5t[0]~I .output_register_mode = "none";
defparam \r5t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[1]));
// synopsys translate_off
defparam \r5t[1]~I .input_async_reset = "none";
defparam \r5t[1]~I .input_power_up = "low";
defparam \r5t[1]~I .input_register_mode = "none";
defparam \r5t[1]~I .input_sync_reset = "none";
defparam \r5t[1]~I .oe_async_reset = "none";
defparam \r5t[1]~I .oe_power_up = "low";
defparam \r5t[1]~I .oe_register_mode = "none";
defparam \r5t[1]~I .oe_sync_reset = "none";
defparam \r5t[1]~I .operation_mode = "output";
defparam \r5t[1]~I .output_async_reset = "none";
defparam \r5t[1]~I .output_power_up = "low";
defparam \r5t[1]~I .output_register_mode = "none";
defparam \r5t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[2]));
// synopsys translate_off
defparam \r5t[2]~I .input_async_reset = "none";
defparam \r5t[2]~I .input_power_up = "low";
defparam \r5t[2]~I .input_register_mode = "none";
defparam \r5t[2]~I .input_sync_reset = "none";
defparam \r5t[2]~I .oe_async_reset = "none";
defparam \r5t[2]~I .oe_power_up = "low";
defparam \r5t[2]~I .oe_register_mode = "none";
defparam \r5t[2]~I .oe_sync_reset = "none";
defparam \r5t[2]~I .operation_mode = "output";
defparam \r5t[2]~I .output_async_reset = "none";
defparam \r5t[2]~I .output_power_up = "low";
defparam \r5t[2]~I .output_register_mode = "none";
defparam \r5t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[3]));
// synopsys translate_off
defparam \r5t[3]~I .input_async_reset = "none";
defparam \r5t[3]~I .input_power_up = "low";
defparam \r5t[3]~I .input_register_mode = "none";
defparam \r5t[3]~I .input_sync_reset = "none";
defparam \r5t[3]~I .oe_async_reset = "none";
defparam \r5t[3]~I .oe_power_up = "low";
defparam \r5t[3]~I .oe_register_mode = "none";
defparam \r5t[3]~I .oe_sync_reset = "none";
defparam \r5t[3]~I .operation_mode = "output";
defparam \r5t[3]~I .output_async_reset = "none";
defparam \r5t[3]~I .output_power_up = "low";
defparam \r5t[3]~I .output_register_mode = "none";
defparam \r5t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[4]));
// synopsys translate_off
defparam \r5t[4]~I .input_async_reset = "none";
defparam \r5t[4]~I .input_power_up = "low";
defparam \r5t[4]~I .input_register_mode = "none";
defparam \r5t[4]~I .input_sync_reset = "none";
defparam \r5t[4]~I .oe_async_reset = "none";
defparam \r5t[4]~I .oe_power_up = "low";
defparam \r5t[4]~I .oe_register_mode = "none";
defparam \r5t[4]~I .oe_sync_reset = "none";
defparam \r5t[4]~I .operation_mode = "output";
defparam \r5t[4]~I .output_async_reset = "none";
defparam \r5t[4]~I .output_power_up = "low";
defparam \r5t[4]~I .output_register_mode = "none";
defparam \r5t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[5]));
// synopsys translate_off
defparam \r5t[5]~I .input_async_reset = "none";
defparam \r5t[5]~I .input_power_up = "low";
defparam \r5t[5]~I .input_register_mode = "none";
defparam \r5t[5]~I .input_sync_reset = "none";
defparam \r5t[5]~I .oe_async_reset = "none";
defparam \r5t[5]~I .oe_power_up = "low";
defparam \r5t[5]~I .oe_register_mode = "none";
defparam \r5t[5]~I .oe_sync_reset = "none";
defparam \r5t[5]~I .operation_mode = "output";
defparam \r5t[5]~I .output_async_reset = "none";
defparam \r5t[5]~I .output_power_up = "low";
defparam \r5t[5]~I .output_register_mode = "none";
defparam \r5t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[6]));
// synopsys translate_off
defparam \r5t[6]~I .input_async_reset = "none";
defparam \r5t[6]~I .input_power_up = "low";
defparam \r5t[6]~I .input_register_mode = "none";
defparam \r5t[6]~I .input_sync_reset = "none";
defparam \r5t[6]~I .oe_async_reset = "none";
defparam \r5t[6]~I .oe_power_up = "low";
defparam \r5t[6]~I .oe_register_mode = "none";
defparam \r5t[6]~I .oe_sync_reset = "none";
defparam \r5t[6]~I .operation_mode = "output";
defparam \r5t[6]~I .output_async_reset = "none";
defparam \r5t[6]~I .output_power_up = "low";
defparam \r5t[6]~I .output_register_mode = "none";
defparam \r5t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[7]));
// synopsys translate_off
defparam \r5t[7]~I .input_async_reset = "none";
defparam \r5t[7]~I .input_power_up = "low";
defparam \r5t[7]~I .input_register_mode = "none";
defparam \r5t[7]~I .input_sync_reset = "none";
defparam \r5t[7]~I .oe_async_reset = "none";
defparam \r5t[7]~I .oe_power_up = "low";
defparam \r5t[7]~I .oe_register_mode = "none";
defparam \r5t[7]~I .oe_sync_reset = "none";
defparam \r5t[7]~I .operation_mode = "output";
defparam \r5t[7]~I .output_async_reset = "none";
defparam \r5t[7]~I .output_power_up = "low";
defparam \r5t[7]~I .output_register_mode = "none";
defparam \r5t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[8]));
// synopsys translate_off
defparam \r5t[8]~I .input_async_reset = "none";
defparam \r5t[8]~I .input_power_up = "low";
defparam \r5t[8]~I .input_register_mode = "none";
defparam \r5t[8]~I .input_sync_reset = "none";
defparam \r5t[8]~I .oe_async_reset = "none";
defparam \r5t[8]~I .oe_power_up = "low";
defparam \r5t[8]~I .oe_register_mode = "none";
defparam \r5t[8]~I .oe_sync_reset = "none";
defparam \r5t[8]~I .operation_mode = "output";
defparam \r5t[8]~I .output_async_reset = "none";
defparam \r5t[8]~I .output_power_up = "low";
defparam \r5t[8]~I .output_register_mode = "none";
defparam \r5t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[9]));
// synopsys translate_off
defparam \r5t[9]~I .input_async_reset = "none";
defparam \r5t[9]~I .input_power_up = "low";
defparam \r5t[9]~I .input_register_mode = "none";
defparam \r5t[9]~I .input_sync_reset = "none";
defparam \r5t[9]~I .oe_async_reset = "none";
defparam \r5t[9]~I .oe_power_up = "low";
defparam \r5t[9]~I .oe_register_mode = "none";
defparam \r5t[9]~I .oe_sync_reset = "none";
defparam \r5t[9]~I .operation_mode = "output";
defparam \r5t[9]~I .output_async_reset = "none";
defparam \r5t[9]~I .output_power_up = "low";
defparam \r5t[9]~I .output_register_mode = "none";
defparam \r5t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[10]));
// synopsys translate_off
defparam \r5t[10]~I .input_async_reset = "none";
defparam \r5t[10]~I .input_power_up = "low";
defparam \r5t[10]~I .input_register_mode = "none";
defparam \r5t[10]~I .input_sync_reset = "none";
defparam \r5t[10]~I .oe_async_reset = "none";
defparam \r5t[10]~I .oe_power_up = "low";
defparam \r5t[10]~I .oe_register_mode = "none";
defparam \r5t[10]~I .oe_sync_reset = "none";
defparam \r5t[10]~I .operation_mode = "output";
defparam \r5t[10]~I .output_async_reset = "none";
defparam \r5t[10]~I .output_power_up = "low";
defparam \r5t[10]~I .output_register_mode = "none";
defparam \r5t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[11]));
// synopsys translate_off
defparam \r5t[11]~I .input_async_reset = "none";
defparam \r5t[11]~I .input_power_up = "low";
defparam \r5t[11]~I .input_register_mode = "none";
defparam \r5t[11]~I .input_sync_reset = "none";
defparam \r5t[11]~I .oe_async_reset = "none";
defparam \r5t[11]~I .oe_power_up = "low";
defparam \r5t[11]~I .oe_register_mode = "none";
defparam \r5t[11]~I .oe_sync_reset = "none";
defparam \r5t[11]~I .operation_mode = "output";
defparam \r5t[11]~I .output_async_reset = "none";
defparam \r5t[11]~I .output_power_up = "low";
defparam \r5t[11]~I .output_register_mode = "none";
defparam \r5t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[12]));
// synopsys translate_off
defparam \r5t[12]~I .input_async_reset = "none";
defparam \r5t[12]~I .input_power_up = "low";
defparam \r5t[12]~I .input_register_mode = "none";
defparam \r5t[12]~I .input_sync_reset = "none";
defparam \r5t[12]~I .oe_async_reset = "none";
defparam \r5t[12]~I .oe_power_up = "low";
defparam \r5t[12]~I .oe_register_mode = "none";
defparam \r5t[12]~I .oe_sync_reset = "none";
defparam \r5t[12]~I .operation_mode = "output";
defparam \r5t[12]~I .output_async_reset = "none";
defparam \r5t[12]~I .output_power_up = "low";
defparam \r5t[12]~I .output_register_mode = "none";
defparam \r5t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[13]));
// synopsys translate_off
defparam \r5t[13]~I .input_async_reset = "none";
defparam \r5t[13]~I .input_power_up = "low";
defparam \r5t[13]~I .input_register_mode = "none";
defparam \r5t[13]~I .input_sync_reset = "none";
defparam \r5t[13]~I .oe_async_reset = "none";
defparam \r5t[13]~I .oe_power_up = "low";
defparam \r5t[13]~I .oe_register_mode = "none";
defparam \r5t[13]~I .oe_sync_reset = "none";
defparam \r5t[13]~I .operation_mode = "output";
defparam \r5t[13]~I .output_async_reset = "none";
defparam \r5t[13]~I .output_power_up = "low";
defparam \r5t[13]~I .output_register_mode = "none";
defparam \r5t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[14]));
// synopsys translate_off
defparam \r5t[14]~I .input_async_reset = "none";
defparam \r5t[14]~I .input_power_up = "low";
defparam \r5t[14]~I .input_register_mode = "none";
defparam \r5t[14]~I .input_sync_reset = "none";
defparam \r5t[14]~I .oe_async_reset = "none";
defparam \r5t[14]~I .oe_power_up = "low";
defparam \r5t[14]~I .oe_register_mode = "none";
defparam \r5t[14]~I .oe_sync_reset = "none";
defparam \r5t[14]~I .operation_mode = "output";
defparam \r5t[14]~I .output_async_reset = "none";
defparam \r5t[14]~I .output_power_up = "low";
defparam \r5t[14]~I .output_register_mode = "none";
defparam \r5t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[15]));
// synopsys translate_off
defparam \r5t[15]~I .input_async_reset = "none";
defparam \r5t[15]~I .input_power_up = "low";
defparam \r5t[15]~I .input_register_mode = "none";
defparam \r5t[15]~I .input_sync_reset = "none";
defparam \r5t[15]~I .oe_async_reset = "none";
defparam \r5t[15]~I .oe_power_up = "low";
defparam \r5t[15]~I .oe_register_mode = "none";
defparam \r5t[15]~I .oe_sync_reset = "none";
defparam \r5t[15]~I .operation_mode = "output";
defparam \r5t[15]~I .output_async_reset = "none";
defparam \r5t[15]~I .output_power_up = "low";
defparam \r5t[15]~I .output_register_mode = "none";
defparam \r5t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[0]));
// synopsys translate_off
defparam \r6t[0]~I .input_async_reset = "none";
defparam \r6t[0]~I .input_power_up = "low";
defparam \r6t[0]~I .input_register_mode = "none";
defparam \r6t[0]~I .input_sync_reset = "none";
defparam \r6t[0]~I .oe_async_reset = "none";
defparam \r6t[0]~I .oe_power_up = "low";
defparam \r6t[0]~I .oe_register_mode = "none";
defparam \r6t[0]~I .oe_sync_reset = "none";
defparam \r6t[0]~I .operation_mode = "output";
defparam \r6t[0]~I .output_async_reset = "none";
defparam \r6t[0]~I .output_power_up = "low";
defparam \r6t[0]~I .output_register_mode = "none";
defparam \r6t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[1]));
// synopsys translate_off
defparam \r6t[1]~I .input_async_reset = "none";
defparam \r6t[1]~I .input_power_up = "low";
defparam \r6t[1]~I .input_register_mode = "none";
defparam \r6t[1]~I .input_sync_reset = "none";
defparam \r6t[1]~I .oe_async_reset = "none";
defparam \r6t[1]~I .oe_power_up = "low";
defparam \r6t[1]~I .oe_register_mode = "none";
defparam \r6t[1]~I .oe_sync_reset = "none";
defparam \r6t[1]~I .operation_mode = "output";
defparam \r6t[1]~I .output_async_reset = "none";
defparam \r6t[1]~I .output_power_up = "low";
defparam \r6t[1]~I .output_register_mode = "none";
defparam \r6t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[2]));
// synopsys translate_off
defparam \r6t[2]~I .input_async_reset = "none";
defparam \r6t[2]~I .input_power_up = "low";
defparam \r6t[2]~I .input_register_mode = "none";
defparam \r6t[2]~I .input_sync_reset = "none";
defparam \r6t[2]~I .oe_async_reset = "none";
defparam \r6t[2]~I .oe_power_up = "low";
defparam \r6t[2]~I .oe_register_mode = "none";
defparam \r6t[2]~I .oe_sync_reset = "none";
defparam \r6t[2]~I .operation_mode = "output";
defparam \r6t[2]~I .output_async_reset = "none";
defparam \r6t[2]~I .output_power_up = "low";
defparam \r6t[2]~I .output_register_mode = "none";
defparam \r6t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[3]));
// synopsys translate_off
defparam \r6t[3]~I .input_async_reset = "none";
defparam \r6t[3]~I .input_power_up = "low";
defparam \r6t[3]~I .input_register_mode = "none";
defparam \r6t[3]~I .input_sync_reset = "none";
defparam \r6t[3]~I .oe_async_reset = "none";
defparam \r6t[3]~I .oe_power_up = "low";
defparam \r6t[3]~I .oe_register_mode = "none";
defparam \r6t[3]~I .oe_sync_reset = "none";
defparam \r6t[3]~I .operation_mode = "output";
defparam \r6t[3]~I .output_async_reset = "none";
defparam \r6t[3]~I .output_power_up = "low";
defparam \r6t[3]~I .output_register_mode = "none";
defparam \r6t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[4]));
// synopsys translate_off
defparam \r6t[4]~I .input_async_reset = "none";
defparam \r6t[4]~I .input_power_up = "low";
defparam \r6t[4]~I .input_register_mode = "none";
defparam \r6t[4]~I .input_sync_reset = "none";
defparam \r6t[4]~I .oe_async_reset = "none";
defparam \r6t[4]~I .oe_power_up = "low";
defparam \r6t[4]~I .oe_register_mode = "none";
defparam \r6t[4]~I .oe_sync_reset = "none";
defparam \r6t[4]~I .operation_mode = "output";
defparam \r6t[4]~I .output_async_reset = "none";
defparam \r6t[4]~I .output_power_up = "low";
defparam \r6t[4]~I .output_register_mode = "none";
defparam \r6t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[5]));
// synopsys translate_off
defparam \r6t[5]~I .input_async_reset = "none";
defparam \r6t[5]~I .input_power_up = "low";
defparam \r6t[5]~I .input_register_mode = "none";
defparam \r6t[5]~I .input_sync_reset = "none";
defparam \r6t[5]~I .oe_async_reset = "none";
defparam \r6t[5]~I .oe_power_up = "low";
defparam \r6t[5]~I .oe_register_mode = "none";
defparam \r6t[5]~I .oe_sync_reset = "none";
defparam \r6t[5]~I .operation_mode = "output";
defparam \r6t[5]~I .output_async_reset = "none";
defparam \r6t[5]~I .output_power_up = "low";
defparam \r6t[5]~I .output_register_mode = "none";
defparam \r6t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[6]));
// synopsys translate_off
defparam \r6t[6]~I .input_async_reset = "none";
defparam \r6t[6]~I .input_power_up = "low";
defparam \r6t[6]~I .input_register_mode = "none";
defparam \r6t[6]~I .input_sync_reset = "none";
defparam \r6t[6]~I .oe_async_reset = "none";
defparam \r6t[6]~I .oe_power_up = "low";
defparam \r6t[6]~I .oe_register_mode = "none";
defparam \r6t[6]~I .oe_sync_reset = "none";
defparam \r6t[6]~I .operation_mode = "output";
defparam \r6t[6]~I .output_async_reset = "none";
defparam \r6t[6]~I .output_power_up = "low";
defparam \r6t[6]~I .output_register_mode = "none";
defparam \r6t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[7]));
// synopsys translate_off
defparam \r6t[7]~I .input_async_reset = "none";
defparam \r6t[7]~I .input_power_up = "low";
defparam \r6t[7]~I .input_register_mode = "none";
defparam \r6t[7]~I .input_sync_reset = "none";
defparam \r6t[7]~I .oe_async_reset = "none";
defparam \r6t[7]~I .oe_power_up = "low";
defparam \r6t[7]~I .oe_register_mode = "none";
defparam \r6t[7]~I .oe_sync_reset = "none";
defparam \r6t[7]~I .operation_mode = "output";
defparam \r6t[7]~I .output_async_reset = "none";
defparam \r6t[7]~I .output_power_up = "low";
defparam \r6t[7]~I .output_register_mode = "none";
defparam \r6t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[8]));
// synopsys translate_off
defparam \r6t[8]~I .input_async_reset = "none";
defparam \r6t[8]~I .input_power_up = "low";
defparam \r6t[8]~I .input_register_mode = "none";
defparam \r6t[8]~I .input_sync_reset = "none";
defparam \r6t[8]~I .oe_async_reset = "none";
defparam \r6t[8]~I .oe_power_up = "low";
defparam \r6t[8]~I .oe_register_mode = "none";
defparam \r6t[8]~I .oe_sync_reset = "none";
defparam \r6t[8]~I .operation_mode = "output";
defparam \r6t[8]~I .output_async_reset = "none";
defparam \r6t[8]~I .output_power_up = "low";
defparam \r6t[8]~I .output_register_mode = "none";
defparam \r6t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[9]));
// synopsys translate_off
defparam \r6t[9]~I .input_async_reset = "none";
defparam \r6t[9]~I .input_power_up = "low";
defparam \r6t[9]~I .input_register_mode = "none";
defparam \r6t[9]~I .input_sync_reset = "none";
defparam \r6t[9]~I .oe_async_reset = "none";
defparam \r6t[9]~I .oe_power_up = "low";
defparam \r6t[9]~I .oe_register_mode = "none";
defparam \r6t[9]~I .oe_sync_reset = "none";
defparam \r6t[9]~I .operation_mode = "output";
defparam \r6t[9]~I .output_async_reset = "none";
defparam \r6t[9]~I .output_power_up = "low";
defparam \r6t[9]~I .output_register_mode = "none";
defparam \r6t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[10]));
// synopsys translate_off
defparam \r6t[10]~I .input_async_reset = "none";
defparam \r6t[10]~I .input_power_up = "low";
defparam \r6t[10]~I .input_register_mode = "none";
defparam \r6t[10]~I .input_sync_reset = "none";
defparam \r6t[10]~I .oe_async_reset = "none";
defparam \r6t[10]~I .oe_power_up = "low";
defparam \r6t[10]~I .oe_register_mode = "none";
defparam \r6t[10]~I .oe_sync_reset = "none";
defparam \r6t[10]~I .operation_mode = "output";
defparam \r6t[10]~I .output_async_reset = "none";
defparam \r6t[10]~I .output_power_up = "low";
defparam \r6t[10]~I .output_register_mode = "none";
defparam \r6t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[11]));
// synopsys translate_off
defparam \r6t[11]~I .input_async_reset = "none";
defparam \r6t[11]~I .input_power_up = "low";
defparam \r6t[11]~I .input_register_mode = "none";
defparam \r6t[11]~I .input_sync_reset = "none";
defparam \r6t[11]~I .oe_async_reset = "none";
defparam \r6t[11]~I .oe_power_up = "low";
defparam \r6t[11]~I .oe_register_mode = "none";
defparam \r6t[11]~I .oe_sync_reset = "none";
defparam \r6t[11]~I .operation_mode = "output";
defparam \r6t[11]~I .output_async_reset = "none";
defparam \r6t[11]~I .output_power_up = "low";
defparam \r6t[11]~I .output_register_mode = "none";
defparam \r6t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[12]));
// synopsys translate_off
defparam \r6t[12]~I .input_async_reset = "none";
defparam \r6t[12]~I .input_power_up = "low";
defparam \r6t[12]~I .input_register_mode = "none";
defparam \r6t[12]~I .input_sync_reset = "none";
defparam \r6t[12]~I .oe_async_reset = "none";
defparam \r6t[12]~I .oe_power_up = "low";
defparam \r6t[12]~I .oe_register_mode = "none";
defparam \r6t[12]~I .oe_sync_reset = "none";
defparam \r6t[12]~I .operation_mode = "output";
defparam \r6t[12]~I .output_async_reset = "none";
defparam \r6t[12]~I .output_power_up = "low";
defparam \r6t[12]~I .output_register_mode = "none";
defparam \r6t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[13]));
// synopsys translate_off
defparam \r6t[13]~I .input_async_reset = "none";
defparam \r6t[13]~I .input_power_up = "low";
defparam \r6t[13]~I .input_register_mode = "none";
defparam \r6t[13]~I .input_sync_reset = "none";
defparam \r6t[13]~I .oe_async_reset = "none";
defparam \r6t[13]~I .oe_power_up = "low";
defparam \r6t[13]~I .oe_register_mode = "none";
defparam \r6t[13]~I .oe_sync_reset = "none";
defparam \r6t[13]~I .operation_mode = "output";
defparam \r6t[13]~I .output_async_reset = "none";
defparam \r6t[13]~I .output_power_up = "low";
defparam \r6t[13]~I .output_register_mode = "none";
defparam \r6t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[14]));
// synopsys translate_off
defparam \r6t[14]~I .input_async_reset = "none";
defparam \r6t[14]~I .input_power_up = "low";
defparam \r6t[14]~I .input_register_mode = "none";
defparam \r6t[14]~I .input_sync_reset = "none";
defparam \r6t[14]~I .oe_async_reset = "none";
defparam \r6t[14]~I .oe_power_up = "low";
defparam \r6t[14]~I .oe_register_mode = "none";
defparam \r6t[14]~I .oe_sync_reset = "none";
defparam \r6t[14]~I .operation_mode = "output";
defparam \r6t[14]~I .output_async_reset = "none";
defparam \r6t[14]~I .output_power_up = "low";
defparam \r6t[14]~I .output_register_mode = "none";
defparam \r6t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[15]));
// synopsys translate_off
defparam \r6t[15]~I .input_async_reset = "none";
defparam \r6t[15]~I .input_power_up = "low";
defparam \r6t[15]~I .input_register_mode = "none";
defparam \r6t[15]~I .input_sync_reset = "none";
defparam \r6t[15]~I .oe_async_reset = "none";
defparam \r6t[15]~I .oe_power_up = "low";
defparam \r6t[15]~I .oe_register_mode = "none";
defparam \r6t[15]~I .oe_sync_reset = "none";
defparam \r6t[15]~I .operation_mode = "output";
defparam \r6t[15]~I .output_async_reset = "none";
defparam \r6t[15]~I .output_power_up = "low";
defparam \r6t[15]~I .output_register_mode = "none";
defparam \r6t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[0]~I (
	.datain(\reg7|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[0]));
// synopsys translate_off
defparam \r7t[0]~I .input_async_reset = "none";
defparam \r7t[0]~I .input_power_up = "low";
defparam \r7t[0]~I .input_register_mode = "none";
defparam \r7t[0]~I .input_sync_reset = "none";
defparam \r7t[0]~I .oe_async_reset = "none";
defparam \r7t[0]~I .oe_power_up = "low";
defparam \r7t[0]~I .oe_register_mode = "none";
defparam \r7t[0]~I .oe_sync_reset = "none";
defparam \r7t[0]~I .operation_mode = "output";
defparam \r7t[0]~I .output_async_reset = "none";
defparam \r7t[0]~I .output_power_up = "low";
defparam \r7t[0]~I .output_register_mode = "none";
defparam \r7t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[1]~I (
	.datain(\reg7|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[1]));
// synopsys translate_off
defparam \r7t[1]~I .input_async_reset = "none";
defparam \r7t[1]~I .input_power_up = "low";
defparam \r7t[1]~I .input_register_mode = "none";
defparam \r7t[1]~I .input_sync_reset = "none";
defparam \r7t[1]~I .oe_async_reset = "none";
defparam \r7t[1]~I .oe_power_up = "low";
defparam \r7t[1]~I .oe_register_mode = "none";
defparam \r7t[1]~I .oe_sync_reset = "none";
defparam \r7t[1]~I .operation_mode = "output";
defparam \r7t[1]~I .output_async_reset = "none";
defparam \r7t[1]~I .output_power_up = "low";
defparam \r7t[1]~I .output_register_mode = "none";
defparam \r7t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[2]~I (
	.datain(\reg7|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[2]));
// synopsys translate_off
defparam \r7t[2]~I .input_async_reset = "none";
defparam \r7t[2]~I .input_power_up = "low";
defparam \r7t[2]~I .input_register_mode = "none";
defparam \r7t[2]~I .input_sync_reset = "none";
defparam \r7t[2]~I .oe_async_reset = "none";
defparam \r7t[2]~I .oe_power_up = "low";
defparam \r7t[2]~I .oe_register_mode = "none";
defparam \r7t[2]~I .oe_sync_reset = "none";
defparam \r7t[2]~I .operation_mode = "output";
defparam \r7t[2]~I .output_async_reset = "none";
defparam \r7t[2]~I .output_power_up = "low";
defparam \r7t[2]~I .output_register_mode = "none";
defparam \r7t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[3]~I (
	.datain(\reg7|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[3]));
// synopsys translate_off
defparam \r7t[3]~I .input_async_reset = "none";
defparam \r7t[3]~I .input_power_up = "low";
defparam \r7t[3]~I .input_register_mode = "none";
defparam \r7t[3]~I .input_sync_reset = "none";
defparam \r7t[3]~I .oe_async_reset = "none";
defparam \r7t[3]~I .oe_power_up = "low";
defparam \r7t[3]~I .oe_register_mode = "none";
defparam \r7t[3]~I .oe_sync_reset = "none";
defparam \r7t[3]~I .operation_mode = "output";
defparam \r7t[3]~I .output_async_reset = "none";
defparam \r7t[3]~I .output_power_up = "low";
defparam \r7t[3]~I .output_register_mode = "none";
defparam \r7t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[4]~I (
	.datain(\reg7|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[4]));
// synopsys translate_off
defparam \r7t[4]~I .input_async_reset = "none";
defparam \r7t[4]~I .input_power_up = "low";
defparam \r7t[4]~I .input_register_mode = "none";
defparam \r7t[4]~I .input_sync_reset = "none";
defparam \r7t[4]~I .oe_async_reset = "none";
defparam \r7t[4]~I .oe_power_up = "low";
defparam \r7t[4]~I .oe_register_mode = "none";
defparam \r7t[4]~I .oe_sync_reset = "none";
defparam \r7t[4]~I .operation_mode = "output";
defparam \r7t[4]~I .output_async_reset = "none";
defparam \r7t[4]~I .output_power_up = "low";
defparam \r7t[4]~I .output_register_mode = "none";
defparam \r7t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[5]~I (
	.datain(\reg7|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[5]));
// synopsys translate_off
defparam \r7t[5]~I .input_async_reset = "none";
defparam \r7t[5]~I .input_power_up = "low";
defparam \r7t[5]~I .input_register_mode = "none";
defparam \r7t[5]~I .input_sync_reset = "none";
defparam \r7t[5]~I .oe_async_reset = "none";
defparam \r7t[5]~I .oe_power_up = "low";
defparam \r7t[5]~I .oe_register_mode = "none";
defparam \r7t[5]~I .oe_sync_reset = "none";
defparam \r7t[5]~I .operation_mode = "output";
defparam \r7t[5]~I .output_async_reset = "none";
defparam \r7t[5]~I .output_power_up = "low";
defparam \r7t[5]~I .output_register_mode = "none";
defparam \r7t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[6]~I (
	.datain(\reg7|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[6]));
// synopsys translate_off
defparam \r7t[6]~I .input_async_reset = "none";
defparam \r7t[6]~I .input_power_up = "low";
defparam \r7t[6]~I .input_register_mode = "none";
defparam \r7t[6]~I .input_sync_reset = "none";
defparam \r7t[6]~I .oe_async_reset = "none";
defparam \r7t[6]~I .oe_power_up = "low";
defparam \r7t[6]~I .oe_register_mode = "none";
defparam \r7t[6]~I .oe_sync_reset = "none";
defparam \r7t[6]~I .operation_mode = "output";
defparam \r7t[6]~I .output_async_reset = "none";
defparam \r7t[6]~I .output_power_up = "low";
defparam \r7t[6]~I .output_register_mode = "none";
defparam \r7t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[7]~I (
	.datain(\reg7|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[7]));
// synopsys translate_off
defparam \r7t[7]~I .input_async_reset = "none";
defparam \r7t[7]~I .input_power_up = "low";
defparam \r7t[7]~I .input_register_mode = "none";
defparam \r7t[7]~I .input_sync_reset = "none";
defparam \r7t[7]~I .oe_async_reset = "none";
defparam \r7t[7]~I .oe_power_up = "low";
defparam \r7t[7]~I .oe_register_mode = "none";
defparam \r7t[7]~I .oe_sync_reset = "none";
defparam \r7t[7]~I .operation_mode = "output";
defparam \r7t[7]~I .output_async_reset = "none";
defparam \r7t[7]~I .output_power_up = "low";
defparam \r7t[7]~I .output_register_mode = "none";
defparam \r7t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[8]~I (
	.datain(\reg7|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[8]));
// synopsys translate_off
defparam \r7t[8]~I .input_async_reset = "none";
defparam \r7t[8]~I .input_power_up = "low";
defparam \r7t[8]~I .input_register_mode = "none";
defparam \r7t[8]~I .input_sync_reset = "none";
defparam \r7t[8]~I .oe_async_reset = "none";
defparam \r7t[8]~I .oe_power_up = "low";
defparam \r7t[8]~I .oe_register_mode = "none";
defparam \r7t[8]~I .oe_sync_reset = "none";
defparam \r7t[8]~I .operation_mode = "output";
defparam \r7t[8]~I .output_async_reset = "none";
defparam \r7t[8]~I .output_power_up = "low";
defparam \r7t[8]~I .output_register_mode = "none";
defparam \r7t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[9]~I (
	.datain(\reg7|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[9]));
// synopsys translate_off
defparam \r7t[9]~I .input_async_reset = "none";
defparam \r7t[9]~I .input_power_up = "low";
defparam \r7t[9]~I .input_register_mode = "none";
defparam \r7t[9]~I .input_sync_reset = "none";
defparam \r7t[9]~I .oe_async_reset = "none";
defparam \r7t[9]~I .oe_power_up = "low";
defparam \r7t[9]~I .oe_register_mode = "none";
defparam \r7t[9]~I .oe_sync_reset = "none";
defparam \r7t[9]~I .operation_mode = "output";
defparam \r7t[9]~I .output_async_reset = "none";
defparam \r7t[9]~I .output_power_up = "low";
defparam \r7t[9]~I .output_register_mode = "none";
defparam \r7t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[10]~I (
	.datain(\reg7|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[10]));
// synopsys translate_off
defparam \r7t[10]~I .input_async_reset = "none";
defparam \r7t[10]~I .input_power_up = "low";
defparam \r7t[10]~I .input_register_mode = "none";
defparam \r7t[10]~I .input_sync_reset = "none";
defparam \r7t[10]~I .oe_async_reset = "none";
defparam \r7t[10]~I .oe_power_up = "low";
defparam \r7t[10]~I .oe_register_mode = "none";
defparam \r7t[10]~I .oe_sync_reset = "none";
defparam \r7t[10]~I .operation_mode = "output";
defparam \r7t[10]~I .output_async_reset = "none";
defparam \r7t[10]~I .output_power_up = "low";
defparam \r7t[10]~I .output_register_mode = "none";
defparam \r7t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[11]~I (
	.datain(\reg7|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[11]));
// synopsys translate_off
defparam \r7t[11]~I .input_async_reset = "none";
defparam \r7t[11]~I .input_power_up = "low";
defparam \r7t[11]~I .input_register_mode = "none";
defparam \r7t[11]~I .input_sync_reset = "none";
defparam \r7t[11]~I .oe_async_reset = "none";
defparam \r7t[11]~I .oe_power_up = "low";
defparam \r7t[11]~I .oe_register_mode = "none";
defparam \r7t[11]~I .oe_sync_reset = "none";
defparam \r7t[11]~I .operation_mode = "output";
defparam \r7t[11]~I .output_async_reset = "none";
defparam \r7t[11]~I .output_power_up = "low";
defparam \r7t[11]~I .output_register_mode = "none";
defparam \r7t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[12]~I (
	.datain(\reg7|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[12]));
// synopsys translate_off
defparam \r7t[12]~I .input_async_reset = "none";
defparam \r7t[12]~I .input_power_up = "low";
defparam \r7t[12]~I .input_register_mode = "none";
defparam \r7t[12]~I .input_sync_reset = "none";
defparam \r7t[12]~I .oe_async_reset = "none";
defparam \r7t[12]~I .oe_power_up = "low";
defparam \r7t[12]~I .oe_register_mode = "none";
defparam \r7t[12]~I .oe_sync_reset = "none";
defparam \r7t[12]~I .operation_mode = "output";
defparam \r7t[12]~I .output_async_reset = "none";
defparam \r7t[12]~I .output_power_up = "low";
defparam \r7t[12]~I .output_register_mode = "none";
defparam \r7t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[13]~I (
	.datain(\reg7|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[13]));
// synopsys translate_off
defparam \r7t[13]~I .input_async_reset = "none";
defparam \r7t[13]~I .input_power_up = "low";
defparam \r7t[13]~I .input_register_mode = "none";
defparam \r7t[13]~I .input_sync_reset = "none";
defparam \r7t[13]~I .oe_async_reset = "none";
defparam \r7t[13]~I .oe_power_up = "low";
defparam \r7t[13]~I .oe_register_mode = "none";
defparam \r7t[13]~I .oe_sync_reset = "none";
defparam \r7t[13]~I .operation_mode = "output";
defparam \r7t[13]~I .output_async_reset = "none";
defparam \r7t[13]~I .output_power_up = "low";
defparam \r7t[13]~I .output_register_mode = "none";
defparam \r7t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[14]~I (
	.datain(\reg7|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[14]));
// synopsys translate_off
defparam \r7t[14]~I .input_async_reset = "none";
defparam \r7t[14]~I .input_power_up = "low";
defparam \r7t[14]~I .input_register_mode = "none";
defparam \r7t[14]~I .input_sync_reset = "none";
defparam \r7t[14]~I .oe_async_reset = "none";
defparam \r7t[14]~I .oe_power_up = "low";
defparam \r7t[14]~I .oe_register_mode = "none";
defparam \r7t[14]~I .oe_sync_reset = "none";
defparam \r7t[14]~I .operation_mode = "output";
defparam \r7t[14]~I .output_async_reset = "none";
defparam \r7t[14]~I .output_power_up = "low";
defparam \r7t[14]~I .output_register_mode = "none";
defparam \r7t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[15]~I (
	.datain(\reg7|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[15]));
// synopsys translate_off
defparam \r7t[15]~I .input_async_reset = "none";
defparam \r7t[15]~I .input_power_up = "low";
defparam \r7t[15]~I .input_register_mode = "none";
defparam \r7t[15]~I .input_sync_reset = "none";
defparam \r7t[15]~I .oe_async_reset = "none";
defparam \r7t[15]~I .oe_power_up = "low";
defparam \r7t[15]~I .oe_register_mode = "none";
defparam \r7t[15]~I .oe_sync_reset = "none";
defparam \r7t[15]~I .operation_mode = "output";
defparam \r7t[15]~I .output_async_reset = "none";
defparam \r7t[15]~I .output_power_up = "low";
defparam \r7t[15]~I .output_register_mode = "none";
defparam \r7t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[0]~I (
	.datain(\regA|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[0]));
// synopsys translate_off
defparam \At[0]~I .input_async_reset = "none";
defparam \At[0]~I .input_power_up = "low";
defparam \At[0]~I .input_register_mode = "none";
defparam \At[0]~I .input_sync_reset = "none";
defparam \At[0]~I .oe_async_reset = "none";
defparam \At[0]~I .oe_power_up = "low";
defparam \At[0]~I .oe_register_mode = "none";
defparam \At[0]~I .oe_sync_reset = "none";
defparam \At[0]~I .operation_mode = "output";
defparam \At[0]~I .output_async_reset = "none";
defparam \At[0]~I .output_power_up = "low";
defparam \At[0]~I .output_register_mode = "none";
defparam \At[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[1]~I (
	.datain(\regA|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[1]));
// synopsys translate_off
defparam \At[1]~I .input_async_reset = "none";
defparam \At[1]~I .input_power_up = "low";
defparam \At[1]~I .input_register_mode = "none";
defparam \At[1]~I .input_sync_reset = "none";
defparam \At[1]~I .oe_async_reset = "none";
defparam \At[1]~I .oe_power_up = "low";
defparam \At[1]~I .oe_register_mode = "none";
defparam \At[1]~I .oe_sync_reset = "none";
defparam \At[1]~I .operation_mode = "output";
defparam \At[1]~I .output_async_reset = "none";
defparam \At[1]~I .output_power_up = "low";
defparam \At[1]~I .output_register_mode = "none";
defparam \At[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[2]~I (
	.datain(\regA|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[2]));
// synopsys translate_off
defparam \At[2]~I .input_async_reset = "none";
defparam \At[2]~I .input_power_up = "low";
defparam \At[2]~I .input_register_mode = "none";
defparam \At[2]~I .input_sync_reset = "none";
defparam \At[2]~I .oe_async_reset = "none";
defparam \At[2]~I .oe_power_up = "low";
defparam \At[2]~I .oe_register_mode = "none";
defparam \At[2]~I .oe_sync_reset = "none";
defparam \At[2]~I .operation_mode = "output";
defparam \At[2]~I .output_async_reset = "none";
defparam \At[2]~I .output_power_up = "low";
defparam \At[2]~I .output_register_mode = "none";
defparam \At[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[3]~I (
	.datain(\regA|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[3]));
// synopsys translate_off
defparam \At[3]~I .input_async_reset = "none";
defparam \At[3]~I .input_power_up = "low";
defparam \At[3]~I .input_register_mode = "none";
defparam \At[3]~I .input_sync_reset = "none";
defparam \At[3]~I .oe_async_reset = "none";
defparam \At[3]~I .oe_power_up = "low";
defparam \At[3]~I .oe_register_mode = "none";
defparam \At[3]~I .oe_sync_reset = "none";
defparam \At[3]~I .operation_mode = "output";
defparam \At[3]~I .output_async_reset = "none";
defparam \At[3]~I .output_power_up = "low";
defparam \At[3]~I .output_register_mode = "none";
defparam \At[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[4]~I (
	.datain(\regA|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[4]));
// synopsys translate_off
defparam \At[4]~I .input_async_reset = "none";
defparam \At[4]~I .input_power_up = "low";
defparam \At[4]~I .input_register_mode = "none";
defparam \At[4]~I .input_sync_reset = "none";
defparam \At[4]~I .oe_async_reset = "none";
defparam \At[4]~I .oe_power_up = "low";
defparam \At[4]~I .oe_register_mode = "none";
defparam \At[4]~I .oe_sync_reset = "none";
defparam \At[4]~I .operation_mode = "output";
defparam \At[4]~I .output_async_reset = "none";
defparam \At[4]~I .output_power_up = "low";
defparam \At[4]~I .output_register_mode = "none";
defparam \At[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[5]~I (
	.datain(\regA|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[5]));
// synopsys translate_off
defparam \At[5]~I .input_async_reset = "none";
defparam \At[5]~I .input_power_up = "low";
defparam \At[5]~I .input_register_mode = "none";
defparam \At[5]~I .input_sync_reset = "none";
defparam \At[5]~I .oe_async_reset = "none";
defparam \At[5]~I .oe_power_up = "low";
defparam \At[5]~I .oe_register_mode = "none";
defparam \At[5]~I .oe_sync_reset = "none";
defparam \At[5]~I .operation_mode = "output";
defparam \At[5]~I .output_async_reset = "none";
defparam \At[5]~I .output_power_up = "low";
defparam \At[5]~I .output_register_mode = "none";
defparam \At[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[6]~I (
	.datain(\regA|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[6]));
// synopsys translate_off
defparam \At[6]~I .input_async_reset = "none";
defparam \At[6]~I .input_power_up = "low";
defparam \At[6]~I .input_register_mode = "none";
defparam \At[6]~I .input_sync_reset = "none";
defparam \At[6]~I .oe_async_reset = "none";
defparam \At[6]~I .oe_power_up = "low";
defparam \At[6]~I .oe_register_mode = "none";
defparam \At[6]~I .oe_sync_reset = "none";
defparam \At[6]~I .operation_mode = "output";
defparam \At[6]~I .output_async_reset = "none";
defparam \At[6]~I .output_power_up = "low";
defparam \At[6]~I .output_register_mode = "none";
defparam \At[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[7]~I (
	.datain(\regA|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[7]));
// synopsys translate_off
defparam \At[7]~I .input_async_reset = "none";
defparam \At[7]~I .input_power_up = "low";
defparam \At[7]~I .input_register_mode = "none";
defparam \At[7]~I .input_sync_reset = "none";
defparam \At[7]~I .oe_async_reset = "none";
defparam \At[7]~I .oe_power_up = "low";
defparam \At[7]~I .oe_register_mode = "none";
defparam \At[7]~I .oe_sync_reset = "none";
defparam \At[7]~I .operation_mode = "output";
defparam \At[7]~I .output_async_reset = "none";
defparam \At[7]~I .output_power_up = "low";
defparam \At[7]~I .output_register_mode = "none";
defparam \At[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[8]~I (
	.datain(\regA|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[8]));
// synopsys translate_off
defparam \At[8]~I .input_async_reset = "none";
defparam \At[8]~I .input_power_up = "low";
defparam \At[8]~I .input_register_mode = "none";
defparam \At[8]~I .input_sync_reset = "none";
defparam \At[8]~I .oe_async_reset = "none";
defparam \At[8]~I .oe_power_up = "low";
defparam \At[8]~I .oe_register_mode = "none";
defparam \At[8]~I .oe_sync_reset = "none";
defparam \At[8]~I .operation_mode = "output";
defparam \At[8]~I .output_async_reset = "none";
defparam \At[8]~I .output_power_up = "low";
defparam \At[8]~I .output_register_mode = "none";
defparam \At[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[9]~I (
	.datain(\regA|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[9]));
// synopsys translate_off
defparam \At[9]~I .input_async_reset = "none";
defparam \At[9]~I .input_power_up = "low";
defparam \At[9]~I .input_register_mode = "none";
defparam \At[9]~I .input_sync_reset = "none";
defparam \At[9]~I .oe_async_reset = "none";
defparam \At[9]~I .oe_power_up = "low";
defparam \At[9]~I .oe_register_mode = "none";
defparam \At[9]~I .oe_sync_reset = "none";
defparam \At[9]~I .operation_mode = "output";
defparam \At[9]~I .output_async_reset = "none";
defparam \At[9]~I .output_power_up = "low";
defparam \At[9]~I .output_register_mode = "none";
defparam \At[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[10]~I (
	.datain(\regA|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[10]));
// synopsys translate_off
defparam \At[10]~I .input_async_reset = "none";
defparam \At[10]~I .input_power_up = "low";
defparam \At[10]~I .input_register_mode = "none";
defparam \At[10]~I .input_sync_reset = "none";
defparam \At[10]~I .oe_async_reset = "none";
defparam \At[10]~I .oe_power_up = "low";
defparam \At[10]~I .oe_register_mode = "none";
defparam \At[10]~I .oe_sync_reset = "none";
defparam \At[10]~I .operation_mode = "output";
defparam \At[10]~I .output_async_reset = "none";
defparam \At[10]~I .output_power_up = "low";
defparam \At[10]~I .output_register_mode = "none";
defparam \At[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[11]~I (
	.datain(\regA|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[11]));
// synopsys translate_off
defparam \At[11]~I .input_async_reset = "none";
defparam \At[11]~I .input_power_up = "low";
defparam \At[11]~I .input_register_mode = "none";
defparam \At[11]~I .input_sync_reset = "none";
defparam \At[11]~I .oe_async_reset = "none";
defparam \At[11]~I .oe_power_up = "low";
defparam \At[11]~I .oe_register_mode = "none";
defparam \At[11]~I .oe_sync_reset = "none";
defparam \At[11]~I .operation_mode = "output";
defparam \At[11]~I .output_async_reset = "none";
defparam \At[11]~I .output_power_up = "low";
defparam \At[11]~I .output_register_mode = "none";
defparam \At[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[12]~I (
	.datain(\regA|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[12]));
// synopsys translate_off
defparam \At[12]~I .input_async_reset = "none";
defparam \At[12]~I .input_power_up = "low";
defparam \At[12]~I .input_register_mode = "none";
defparam \At[12]~I .input_sync_reset = "none";
defparam \At[12]~I .oe_async_reset = "none";
defparam \At[12]~I .oe_power_up = "low";
defparam \At[12]~I .oe_register_mode = "none";
defparam \At[12]~I .oe_sync_reset = "none";
defparam \At[12]~I .operation_mode = "output";
defparam \At[12]~I .output_async_reset = "none";
defparam \At[12]~I .output_power_up = "low";
defparam \At[12]~I .output_register_mode = "none";
defparam \At[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[13]~I (
	.datain(\regA|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[13]));
// synopsys translate_off
defparam \At[13]~I .input_async_reset = "none";
defparam \At[13]~I .input_power_up = "low";
defparam \At[13]~I .input_register_mode = "none";
defparam \At[13]~I .input_sync_reset = "none";
defparam \At[13]~I .oe_async_reset = "none";
defparam \At[13]~I .oe_power_up = "low";
defparam \At[13]~I .oe_register_mode = "none";
defparam \At[13]~I .oe_sync_reset = "none";
defparam \At[13]~I .operation_mode = "output";
defparam \At[13]~I .output_async_reset = "none";
defparam \At[13]~I .output_power_up = "low";
defparam \At[13]~I .output_register_mode = "none";
defparam \At[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[14]~I (
	.datain(\regA|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[14]));
// synopsys translate_off
defparam \At[14]~I .input_async_reset = "none";
defparam \At[14]~I .input_power_up = "low";
defparam \At[14]~I .input_register_mode = "none";
defparam \At[14]~I .input_sync_reset = "none";
defparam \At[14]~I .oe_async_reset = "none";
defparam \At[14]~I .oe_power_up = "low";
defparam \At[14]~I .oe_register_mode = "none";
defparam \At[14]~I .oe_sync_reset = "none";
defparam \At[14]~I .operation_mode = "output";
defparam \At[14]~I .output_async_reset = "none";
defparam \At[14]~I .output_power_up = "low";
defparam \At[14]~I .output_register_mode = "none";
defparam \At[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[15]~I (
	.datain(\regA|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[15]));
// synopsys translate_off
defparam \At[15]~I .input_async_reset = "none";
defparam \At[15]~I .input_power_up = "low";
defparam \At[15]~I .input_register_mode = "none";
defparam \At[15]~I .input_sync_reset = "none";
defparam \At[15]~I .oe_async_reset = "none";
defparam \At[15]~I .oe_power_up = "low";
defparam \At[15]~I .oe_register_mode = "none";
defparam \At[15]~I .oe_sync_reset = "none";
defparam \At[15]~I .operation_mode = "output";
defparam \At[15]~I .output_async_reset = "none";
defparam \At[15]~I .output_power_up = "low";
defparam \At[15]~I .output_register_mode = "none";
defparam \At[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[0]~I (
	.datain(\regG|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[0]));
// synopsys translate_off
defparam \Gt[0]~I .input_async_reset = "none";
defparam \Gt[0]~I .input_power_up = "low";
defparam \Gt[0]~I .input_register_mode = "none";
defparam \Gt[0]~I .input_sync_reset = "none";
defparam \Gt[0]~I .oe_async_reset = "none";
defparam \Gt[0]~I .oe_power_up = "low";
defparam \Gt[0]~I .oe_register_mode = "none";
defparam \Gt[0]~I .oe_sync_reset = "none";
defparam \Gt[0]~I .operation_mode = "output";
defparam \Gt[0]~I .output_async_reset = "none";
defparam \Gt[0]~I .output_power_up = "low";
defparam \Gt[0]~I .output_register_mode = "none";
defparam \Gt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[1]~I (
	.datain(\regG|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[1]));
// synopsys translate_off
defparam \Gt[1]~I .input_async_reset = "none";
defparam \Gt[1]~I .input_power_up = "low";
defparam \Gt[1]~I .input_register_mode = "none";
defparam \Gt[1]~I .input_sync_reset = "none";
defparam \Gt[1]~I .oe_async_reset = "none";
defparam \Gt[1]~I .oe_power_up = "low";
defparam \Gt[1]~I .oe_register_mode = "none";
defparam \Gt[1]~I .oe_sync_reset = "none";
defparam \Gt[1]~I .operation_mode = "output";
defparam \Gt[1]~I .output_async_reset = "none";
defparam \Gt[1]~I .output_power_up = "low";
defparam \Gt[1]~I .output_register_mode = "none";
defparam \Gt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[2]~I (
	.datain(\regG|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[2]));
// synopsys translate_off
defparam \Gt[2]~I .input_async_reset = "none";
defparam \Gt[2]~I .input_power_up = "low";
defparam \Gt[2]~I .input_register_mode = "none";
defparam \Gt[2]~I .input_sync_reset = "none";
defparam \Gt[2]~I .oe_async_reset = "none";
defparam \Gt[2]~I .oe_power_up = "low";
defparam \Gt[2]~I .oe_register_mode = "none";
defparam \Gt[2]~I .oe_sync_reset = "none";
defparam \Gt[2]~I .operation_mode = "output";
defparam \Gt[2]~I .output_async_reset = "none";
defparam \Gt[2]~I .output_power_up = "low";
defparam \Gt[2]~I .output_register_mode = "none";
defparam \Gt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[3]~I (
	.datain(\regG|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[3]));
// synopsys translate_off
defparam \Gt[3]~I .input_async_reset = "none";
defparam \Gt[3]~I .input_power_up = "low";
defparam \Gt[3]~I .input_register_mode = "none";
defparam \Gt[3]~I .input_sync_reset = "none";
defparam \Gt[3]~I .oe_async_reset = "none";
defparam \Gt[3]~I .oe_power_up = "low";
defparam \Gt[3]~I .oe_register_mode = "none";
defparam \Gt[3]~I .oe_sync_reset = "none";
defparam \Gt[3]~I .operation_mode = "output";
defparam \Gt[3]~I .output_async_reset = "none";
defparam \Gt[3]~I .output_power_up = "low";
defparam \Gt[3]~I .output_register_mode = "none";
defparam \Gt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[4]~I (
	.datain(\regG|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[4]));
// synopsys translate_off
defparam \Gt[4]~I .input_async_reset = "none";
defparam \Gt[4]~I .input_power_up = "low";
defparam \Gt[4]~I .input_register_mode = "none";
defparam \Gt[4]~I .input_sync_reset = "none";
defparam \Gt[4]~I .oe_async_reset = "none";
defparam \Gt[4]~I .oe_power_up = "low";
defparam \Gt[4]~I .oe_register_mode = "none";
defparam \Gt[4]~I .oe_sync_reset = "none";
defparam \Gt[4]~I .operation_mode = "output";
defparam \Gt[4]~I .output_async_reset = "none";
defparam \Gt[4]~I .output_power_up = "low";
defparam \Gt[4]~I .output_register_mode = "none";
defparam \Gt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[5]~I (
	.datain(\regG|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[5]));
// synopsys translate_off
defparam \Gt[5]~I .input_async_reset = "none";
defparam \Gt[5]~I .input_power_up = "low";
defparam \Gt[5]~I .input_register_mode = "none";
defparam \Gt[5]~I .input_sync_reset = "none";
defparam \Gt[5]~I .oe_async_reset = "none";
defparam \Gt[5]~I .oe_power_up = "low";
defparam \Gt[5]~I .oe_register_mode = "none";
defparam \Gt[5]~I .oe_sync_reset = "none";
defparam \Gt[5]~I .operation_mode = "output";
defparam \Gt[5]~I .output_async_reset = "none";
defparam \Gt[5]~I .output_power_up = "low";
defparam \Gt[5]~I .output_register_mode = "none";
defparam \Gt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[6]~I (
	.datain(\regG|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[6]));
// synopsys translate_off
defparam \Gt[6]~I .input_async_reset = "none";
defparam \Gt[6]~I .input_power_up = "low";
defparam \Gt[6]~I .input_register_mode = "none";
defparam \Gt[6]~I .input_sync_reset = "none";
defparam \Gt[6]~I .oe_async_reset = "none";
defparam \Gt[6]~I .oe_power_up = "low";
defparam \Gt[6]~I .oe_register_mode = "none";
defparam \Gt[6]~I .oe_sync_reset = "none";
defparam \Gt[6]~I .operation_mode = "output";
defparam \Gt[6]~I .output_async_reset = "none";
defparam \Gt[6]~I .output_power_up = "low";
defparam \Gt[6]~I .output_register_mode = "none";
defparam \Gt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[7]~I (
	.datain(\regG|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[7]));
// synopsys translate_off
defparam \Gt[7]~I .input_async_reset = "none";
defparam \Gt[7]~I .input_power_up = "low";
defparam \Gt[7]~I .input_register_mode = "none";
defparam \Gt[7]~I .input_sync_reset = "none";
defparam \Gt[7]~I .oe_async_reset = "none";
defparam \Gt[7]~I .oe_power_up = "low";
defparam \Gt[7]~I .oe_register_mode = "none";
defparam \Gt[7]~I .oe_sync_reset = "none";
defparam \Gt[7]~I .operation_mode = "output";
defparam \Gt[7]~I .output_async_reset = "none";
defparam \Gt[7]~I .output_power_up = "low";
defparam \Gt[7]~I .output_register_mode = "none";
defparam \Gt[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[8]~I (
	.datain(\regG|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[8]));
// synopsys translate_off
defparam \Gt[8]~I .input_async_reset = "none";
defparam \Gt[8]~I .input_power_up = "low";
defparam \Gt[8]~I .input_register_mode = "none";
defparam \Gt[8]~I .input_sync_reset = "none";
defparam \Gt[8]~I .oe_async_reset = "none";
defparam \Gt[8]~I .oe_power_up = "low";
defparam \Gt[8]~I .oe_register_mode = "none";
defparam \Gt[8]~I .oe_sync_reset = "none";
defparam \Gt[8]~I .operation_mode = "output";
defparam \Gt[8]~I .output_async_reset = "none";
defparam \Gt[8]~I .output_power_up = "low";
defparam \Gt[8]~I .output_register_mode = "none";
defparam \Gt[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[9]~I (
	.datain(\regG|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[9]));
// synopsys translate_off
defparam \Gt[9]~I .input_async_reset = "none";
defparam \Gt[9]~I .input_power_up = "low";
defparam \Gt[9]~I .input_register_mode = "none";
defparam \Gt[9]~I .input_sync_reset = "none";
defparam \Gt[9]~I .oe_async_reset = "none";
defparam \Gt[9]~I .oe_power_up = "low";
defparam \Gt[9]~I .oe_register_mode = "none";
defparam \Gt[9]~I .oe_sync_reset = "none";
defparam \Gt[9]~I .operation_mode = "output";
defparam \Gt[9]~I .output_async_reset = "none";
defparam \Gt[9]~I .output_power_up = "low";
defparam \Gt[9]~I .output_register_mode = "none";
defparam \Gt[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[10]~I (
	.datain(\regG|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[10]));
// synopsys translate_off
defparam \Gt[10]~I .input_async_reset = "none";
defparam \Gt[10]~I .input_power_up = "low";
defparam \Gt[10]~I .input_register_mode = "none";
defparam \Gt[10]~I .input_sync_reset = "none";
defparam \Gt[10]~I .oe_async_reset = "none";
defparam \Gt[10]~I .oe_power_up = "low";
defparam \Gt[10]~I .oe_register_mode = "none";
defparam \Gt[10]~I .oe_sync_reset = "none";
defparam \Gt[10]~I .operation_mode = "output";
defparam \Gt[10]~I .output_async_reset = "none";
defparam \Gt[10]~I .output_power_up = "low";
defparam \Gt[10]~I .output_register_mode = "none";
defparam \Gt[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[11]~I (
	.datain(\regG|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[11]));
// synopsys translate_off
defparam \Gt[11]~I .input_async_reset = "none";
defparam \Gt[11]~I .input_power_up = "low";
defparam \Gt[11]~I .input_register_mode = "none";
defparam \Gt[11]~I .input_sync_reset = "none";
defparam \Gt[11]~I .oe_async_reset = "none";
defparam \Gt[11]~I .oe_power_up = "low";
defparam \Gt[11]~I .oe_register_mode = "none";
defparam \Gt[11]~I .oe_sync_reset = "none";
defparam \Gt[11]~I .operation_mode = "output";
defparam \Gt[11]~I .output_async_reset = "none";
defparam \Gt[11]~I .output_power_up = "low";
defparam \Gt[11]~I .output_register_mode = "none";
defparam \Gt[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[12]~I (
	.datain(\regG|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[12]));
// synopsys translate_off
defparam \Gt[12]~I .input_async_reset = "none";
defparam \Gt[12]~I .input_power_up = "low";
defparam \Gt[12]~I .input_register_mode = "none";
defparam \Gt[12]~I .input_sync_reset = "none";
defparam \Gt[12]~I .oe_async_reset = "none";
defparam \Gt[12]~I .oe_power_up = "low";
defparam \Gt[12]~I .oe_register_mode = "none";
defparam \Gt[12]~I .oe_sync_reset = "none";
defparam \Gt[12]~I .operation_mode = "output";
defparam \Gt[12]~I .output_async_reset = "none";
defparam \Gt[12]~I .output_power_up = "low";
defparam \Gt[12]~I .output_register_mode = "none";
defparam \Gt[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[13]~I (
	.datain(\regG|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[13]));
// synopsys translate_off
defparam \Gt[13]~I .input_async_reset = "none";
defparam \Gt[13]~I .input_power_up = "low";
defparam \Gt[13]~I .input_register_mode = "none";
defparam \Gt[13]~I .input_sync_reset = "none";
defparam \Gt[13]~I .oe_async_reset = "none";
defparam \Gt[13]~I .oe_power_up = "low";
defparam \Gt[13]~I .oe_register_mode = "none";
defparam \Gt[13]~I .oe_sync_reset = "none";
defparam \Gt[13]~I .operation_mode = "output";
defparam \Gt[13]~I .output_async_reset = "none";
defparam \Gt[13]~I .output_power_up = "low";
defparam \Gt[13]~I .output_register_mode = "none";
defparam \Gt[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[14]~I (
	.datain(\regG|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[14]));
// synopsys translate_off
defparam \Gt[14]~I .input_async_reset = "none";
defparam \Gt[14]~I .input_power_up = "low";
defparam \Gt[14]~I .input_register_mode = "none";
defparam \Gt[14]~I .input_sync_reset = "none";
defparam \Gt[14]~I .oe_async_reset = "none";
defparam \Gt[14]~I .oe_power_up = "low";
defparam \Gt[14]~I .oe_register_mode = "none";
defparam \Gt[14]~I .oe_sync_reset = "none";
defparam \Gt[14]~I .operation_mode = "output";
defparam \Gt[14]~I .output_async_reset = "none";
defparam \Gt[14]~I .output_power_up = "low";
defparam \Gt[14]~I .output_register_mode = "none";
defparam \Gt[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[15]~I (
	.datain(\regG|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[15]));
// synopsys translate_off
defparam \Gt[15]~I .input_async_reset = "none";
defparam \Gt[15]~I .input_power_up = "low";
defparam \Gt[15]~I .input_register_mode = "none";
defparam \Gt[15]~I .input_sync_reset = "none";
defparam \Gt[15]~I .oe_async_reset = "none";
defparam \Gt[15]~I .oe_power_up = "low";
defparam \Gt[15]~I .oe_register_mode = "none";
defparam \Gt[15]~I .oe_sync_reset = "none";
defparam \Gt[15]~I .operation_mode = "output";
defparam \Gt[15]~I .output_async_reset = "none";
defparam \Gt[15]~I .output_power_up = "low";
defparam \Gt[15]~I .output_register_mode = "none";
defparam \Gt[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0_int~I (
	.datain(\ctrl|r0_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0_int));
// synopsys translate_off
defparam \r0_int~I .input_async_reset = "none";
defparam \r0_int~I .input_power_up = "low";
defparam \r0_int~I .input_register_mode = "none";
defparam \r0_int~I .input_sync_reset = "none";
defparam \r0_int~I .oe_async_reset = "none";
defparam \r0_int~I .oe_power_up = "low";
defparam \r0_int~I .oe_register_mode = "none";
defparam \r0_int~I .oe_sync_reset = "none";
defparam \r0_int~I .operation_mode = "output";
defparam \r0_int~I .output_async_reset = "none";
defparam \r0_int~I .output_power_up = "low";
defparam \r0_int~I .output_register_mode = "none";
defparam \r0_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1_int~I (
	.datain(\ctrl|r1_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1_int));
// synopsys translate_off
defparam \r1_int~I .input_async_reset = "none";
defparam \r1_int~I .input_power_up = "low";
defparam \r1_int~I .input_register_mode = "none";
defparam \r1_int~I .input_sync_reset = "none";
defparam \r1_int~I .oe_async_reset = "none";
defparam \r1_int~I .oe_power_up = "low";
defparam \r1_int~I .oe_register_mode = "none";
defparam \r1_int~I .oe_sync_reset = "none";
defparam \r1_int~I .operation_mode = "output";
defparam \r1_int~I .output_async_reset = "none";
defparam \r1_int~I .output_power_up = "low";
defparam \r1_int~I .output_register_mode = "none";
defparam \r1_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2_int~I (
	.datain(\ctrl|r2_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2_int));
// synopsys translate_off
defparam \r2_int~I .input_async_reset = "none";
defparam \r2_int~I .input_power_up = "low";
defparam \r2_int~I .input_register_mode = "none";
defparam \r2_int~I .input_sync_reset = "none";
defparam \r2_int~I .oe_async_reset = "none";
defparam \r2_int~I .oe_power_up = "low";
defparam \r2_int~I .oe_register_mode = "none";
defparam \r2_int~I .oe_sync_reset = "none";
defparam \r2_int~I .operation_mode = "output";
defparam \r2_int~I .output_async_reset = "none";
defparam \r2_int~I .output_power_up = "low";
defparam \r2_int~I .output_register_mode = "none";
defparam \r2_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3_int));
// synopsys translate_off
defparam \r3_int~I .input_async_reset = "none";
defparam \r3_int~I .input_power_up = "low";
defparam \r3_int~I .input_register_mode = "none";
defparam \r3_int~I .input_sync_reset = "none";
defparam \r3_int~I .oe_async_reset = "none";
defparam \r3_int~I .oe_power_up = "low";
defparam \r3_int~I .oe_register_mode = "none";
defparam \r3_int~I .oe_sync_reset = "none";
defparam \r3_int~I .operation_mode = "output";
defparam \r3_int~I .output_async_reset = "none";
defparam \r3_int~I .output_power_up = "low";
defparam \r3_int~I .output_register_mode = "none";
defparam \r3_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4_int));
// synopsys translate_off
defparam \r4_int~I .input_async_reset = "none";
defparam \r4_int~I .input_power_up = "low";
defparam \r4_int~I .input_register_mode = "none";
defparam \r4_int~I .input_sync_reset = "none";
defparam \r4_int~I .oe_async_reset = "none";
defparam \r4_int~I .oe_power_up = "low";
defparam \r4_int~I .oe_register_mode = "none";
defparam \r4_int~I .oe_sync_reset = "none";
defparam \r4_int~I .operation_mode = "output";
defparam \r4_int~I .output_async_reset = "none";
defparam \r4_int~I .output_power_up = "low";
defparam \r4_int~I .output_register_mode = "none";
defparam \r4_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5_int));
// synopsys translate_off
defparam \r5_int~I .input_async_reset = "none";
defparam \r5_int~I .input_power_up = "low";
defparam \r5_int~I .input_register_mode = "none";
defparam \r5_int~I .input_sync_reset = "none";
defparam \r5_int~I .oe_async_reset = "none";
defparam \r5_int~I .oe_power_up = "low";
defparam \r5_int~I .oe_register_mode = "none";
defparam \r5_int~I .oe_sync_reset = "none";
defparam \r5_int~I .operation_mode = "output";
defparam \r5_int~I .output_async_reset = "none";
defparam \r5_int~I .output_power_up = "low";
defparam \r5_int~I .output_register_mode = "none";
defparam \r5_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6_int));
// synopsys translate_off
defparam \r6_int~I .input_async_reset = "none";
defparam \r6_int~I .input_power_up = "low";
defparam \r6_int~I .input_register_mode = "none";
defparam \r6_int~I .input_sync_reset = "none";
defparam \r6_int~I .oe_async_reset = "none";
defparam \r6_int~I .oe_power_up = "low";
defparam \r6_int~I .oe_register_mode = "none";
defparam \r6_int~I .oe_sync_reset = "none";
defparam \r6_int~I .operation_mode = "output";
defparam \r6_int~I .output_async_reset = "none";
defparam \r6_int~I .output_power_up = "low";
defparam \r6_int~I .output_register_mode = "none";
defparam \r6_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7_int));
// synopsys translate_off
defparam \r7_int~I .input_async_reset = "none";
defparam \r7_int~I .input_power_up = "low";
defparam \r7_int~I .input_register_mode = "none";
defparam \r7_int~I .input_sync_reset = "none";
defparam \r7_int~I .oe_async_reset = "none";
defparam \r7_int~I .oe_power_up = "low";
defparam \r7_int~I .oe_register_mode = "none";
defparam \r7_int~I .oe_sync_reset = "none";
defparam \r7_int~I .operation_mode = "output";
defparam \r7_int~I .output_async_reset = "none";
defparam \r7_int~I .output_power_up = "low";
defparam \r7_int~I .output_register_mode = "none";
defparam \r7_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0_outt~I (
	.datain(\ctrl|r0_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0_outt));
// synopsys translate_off
defparam \r0_outt~I .input_async_reset = "none";
defparam \r0_outt~I .input_power_up = "low";
defparam \r0_outt~I .input_register_mode = "none";
defparam \r0_outt~I .input_sync_reset = "none";
defparam \r0_outt~I .oe_async_reset = "none";
defparam \r0_outt~I .oe_power_up = "low";
defparam \r0_outt~I .oe_register_mode = "none";
defparam \r0_outt~I .oe_sync_reset = "none";
defparam \r0_outt~I .operation_mode = "output";
defparam \r0_outt~I .output_async_reset = "none";
defparam \r0_outt~I .output_power_up = "low";
defparam \r0_outt~I .output_register_mode = "none";
defparam \r0_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1_outt~I (
	.datain(\ctrl|r1_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1_outt));
// synopsys translate_off
defparam \r1_outt~I .input_async_reset = "none";
defparam \r1_outt~I .input_power_up = "low";
defparam \r1_outt~I .input_register_mode = "none";
defparam \r1_outt~I .input_sync_reset = "none";
defparam \r1_outt~I .oe_async_reset = "none";
defparam \r1_outt~I .oe_power_up = "low";
defparam \r1_outt~I .oe_register_mode = "none";
defparam \r1_outt~I .oe_sync_reset = "none";
defparam \r1_outt~I .operation_mode = "output";
defparam \r1_outt~I .output_async_reset = "none";
defparam \r1_outt~I .output_power_up = "low";
defparam \r1_outt~I .output_register_mode = "none";
defparam \r1_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2_outt~I (
	.datain(\ctrl|r2_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2_outt));
// synopsys translate_off
defparam \r2_outt~I .input_async_reset = "none";
defparam \r2_outt~I .input_power_up = "low";
defparam \r2_outt~I .input_register_mode = "none";
defparam \r2_outt~I .input_sync_reset = "none";
defparam \r2_outt~I .oe_async_reset = "none";
defparam \r2_outt~I .oe_power_up = "low";
defparam \r2_outt~I .oe_register_mode = "none";
defparam \r2_outt~I .oe_sync_reset = "none";
defparam \r2_outt~I .operation_mode = "output";
defparam \r2_outt~I .output_async_reset = "none";
defparam \r2_outt~I .output_power_up = "low";
defparam \r2_outt~I .output_register_mode = "none";
defparam \r2_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3_outt));
// synopsys translate_off
defparam \r3_outt~I .input_async_reset = "none";
defparam \r3_outt~I .input_power_up = "low";
defparam \r3_outt~I .input_register_mode = "none";
defparam \r3_outt~I .input_sync_reset = "none";
defparam \r3_outt~I .oe_async_reset = "none";
defparam \r3_outt~I .oe_power_up = "low";
defparam \r3_outt~I .oe_register_mode = "none";
defparam \r3_outt~I .oe_sync_reset = "none";
defparam \r3_outt~I .operation_mode = "output";
defparam \r3_outt~I .output_async_reset = "none";
defparam \r3_outt~I .output_power_up = "low";
defparam \r3_outt~I .output_register_mode = "none";
defparam \r3_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4_outt));
// synopsys translate_off
defparam \r4_outt~I .input_async_reset = "none";
defparam \r4_outt~I .input_power_up = "low";
defparam \r4_outt~I .input_register_mode = "none";
defparam \r4_outt~I .input_sync_reset = "none";
defparam \r4_outt~I .oe_async_reset = "none";
defparam \r4_outt~I .oe_power_up = "low";
defparam \r4_outt~I .oe_register_mode = "none";
defparam \r4_outt~I .oe_sync_reset = "none";
defparam \r4_outt~I .operation_mode = "output";
defparam \r4_outt~I .output_async_reset = "none";
defparam \r4_outt~I .output_power_up = "low";
defparam \r4_outt~I .output_register_mode = "none";
defparam \r4_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5_outt));
// synopsys translate_off
defparam \r5_outt~I .input_async_reset = "none";
defparam \r5_outt~I .input_power_up = "low";
defparam \r5_outt~I .input_register_mode = "none";
defparam \r5_outt~I .input_sync_reset = "none";
defparam \r5_outt~I .oe_async_reset = "none";
defparam \r5_outt~I .oe_power_up = "low";
defparam \r5_outt~I .oe_register_mode = "none";
defparam \r5_outt~I .oe_sync_reset = "none";
defparam \r5_outt~I .operation_mode = "output";
defparam \r5_outt~I .output_async_reset = "none";
defparam \r5_outt~I .output_power_up = "low";
defparam \r5_outt~I .output_register_mode = "none";
defparam \r5_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6_outt));
// synopsys translate_off
defparam \r6_outt~I .input_async_reset = "none";
defparam \r6_outt~I .input_power_up = "low";
defparam \r6_outt~I .input_register_mode = "none";
defparam \r6_outt~I .input_sync_reset = "none";
defparam \r6_outt~I .oe_async_reset = "none";
defparam \r6_outt~I .oe_power_up = "low";
defparam \r6_outt~I .oe_register_mode = "none";
defparam \r6_outt~I .oe_sync_reset = "none";
defparam \r6_outt~I .operation_mode = "output";
defparam \r6_outt~I .output_async_reset = "none";
defparam \r6_outt~I .output_power_up = "low";
defparam \r6_outt~I .output_register_mode = "none";
defparam \r6_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7_outt));
// synopsys translate_off
defparam \r7_outt~I .input_async_reset = "none";
defparam \r7_outt~I .input_power_up = "low";
defparam \r7_outt~I .input_register_mode = "none";
defparam \r7_outt~I .input_sync_reset = "none";
defparam \r7_outt~I .oe_async_reset = "none";
defparam \r7_outt~I .oe_power_up = "low";
defparam \r7_outt~I .oe_register_mode = "none";
defparam \r7_outt~I .oe_sync_reset = "none";
defparam \r7_outt~I .operation_mode = "output";
defparam \r7_outt~I .output_async_reset = "none";
defparam \r7_outt~I .output_power_up = "low";
defparam \r7_outt~I .output_register_mode = "none";
defparam \r7_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g_outt~I (
	.datain(\ctrl|g_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g_outt));
// synopsys translate_off
defparam \g_outt~I .input_async_reset = "none";
defparam \g_outt~I .input_power_up = "low";
defparam \g_outt~I .input_register_mode = "none";
defparam \g_outt~I .input_sync_reset = "none";
defparam \g_outt~I .oe_async_reset = "none";
defparam \g_outt~I .oe_power_up = "low";
defparam \g_outt~I .oe_register_mode = "none";
defparam \g_outt~I .oe_sync_reset = "none";
defparam \g_outt~I .operation_mode = "output";
defparam \g_outt~I .output_async_reset = "none";
defparam \g_outt~I .output_power_up = "low";
defparam \g_outt~I .output_register_mode = "none";
defparam \g_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dinoutt~I (
	.datain(\ctrl|dinout~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dinoutt));
// synopsys translate_off
defparam \dinoutt~I .input_async_reset = "none";
defparam \dinoutt~I .input_power_up = "low";
defparam \dinoutt~I .input_register_mode = "none";
defparam \dinoutt~I .input_sync_reset = "none";
defparam \dinoutt~I .oe_async_reset = "none";
defparam \dinoutt~I .oe_power_up = "low";
defparam \dinoutt~I .oe_register_mode = "none";
defparam \dinoutt~I .oe_sync_reset = "none";
defparam \dinoutt~I .operation_mode = "output";
defparam \dinoutt~I .output_async_reset = "none";
defparam \dinoutt~I .output_power_up = "low";
defparam \dinoutt~I .output_register_mode = "none";
defparam \dinoutt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a_int~I (
	.datain(\ctrl|a_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a_int));
// synopsys translate_off
defparam \a_int~I .input_async_reset = "none";
defparam \a_int~I .input_power_up = "low";
defparam \a_int~I .input_register_mode = "none";
defparam \a_int~I .input_sync_reset = "none";
defparam \a_int~I .oe_async_reset = "none";
defparam \a_int~I .oe_power_up = "low";
defparam \a_int~I .oe_register_mode = "none";
defparam \a_int~I .oe_sync_reset = "none";
defparam \a_int~I .operation_mode = "output";
defparam \a_int~I .output_async_reset = "none";
defparam \a_int~I .output_power_up = "low";
defparam \a_int~I .output_register_mode = "none";
defparam \a_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g_int~I (
	.datain(\ctrl|g_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g_int));
// synopsys translate_off
defparam \g_int~I .input_async_reset = "none";
defparam \g_int~I .input_power_up = "low";
defparam \g_int~I .input_register_mode = "none";
defparam \g_int~I .input_sync_reset = "none";
defparam \g_int~I .oe_async_reset = "none";
defparam \g_int~I .oe_power_up = "low";
defparam \g_int~I .oe_register_mode = "none";
defparam \g_int~I .oe_sync_reset = "none";
defparam \g_int~I .operation_mode = "output";
defparam \g_int~I .output_async_reset = "none";
defparam \g_int~I .output_power_up = "low";
defparam \g_int~I .output_register_mode = "none";
defparam \g_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_subt~I (
	.datain(\ctrl|add_sub~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_subt));
// synopsys translate_off
defparam \add_subt~I .input_async_reset = "none";
defparam \add_subt~I .input_power_up = "low";
defparam \add_subt~I .input_register_mode = "none";
defparam \add_subt~I .input_sync_reset = "none";
defparam \add_subt~I .oe_async_reset = "none";
defparam \add_subt~I .oe_power_up = "low";
defparam \add_subt~I .oe_register_mode = "none";
defparam \add_subt~I .oe_sync_reset = "none";
defparam \add_subt~I .operation_mode = "output";
defparam \add_subt~I .output_async_reset = "none";
defparam \add_subt~I .output_power_up = "low";
defparam \add_subt~I .output_register_mode = "none";
defparam \add_subt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \donet~I (
	.datain(\ctrl|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(donet));
// synopsys translate_off
defparam \donet~I .input_async_reset = "none";
defparam \donet~I .input_power_up = "low";
defparam \donet~I .input_register_mode = "none";
defparam \donet~I .input_sync_reset = "none";
defparam \donet~I .oe_async_reset = "none";
defparam \donet~I .oe_power_up = "low";
defparam \donet~I .oe_register_mode = "none";
defparam \donet~I .oe_sync_reset = "none";
defparam \donet~I .operation_mode = "output";
defparam \donet~I .output_async_reset = "none";
defparam \donet~I .output_power_up = "low";
defparam \donet~I .output_register_mode = "none";
defparam \donet~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[0]~I (
	.datain(\addSub|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[0]));
// synopsys translate_off
defparam \addsub_outt[0]~I .input_async_reset = "none";
defparam \addsub_outt[0]~I .input_power_up = "low";
defparam \addsub_outt[0]~I .input_register_mode = "none";
defparam \addsub_outt[0]~I .input_sync_reset = "none";
defparam \addsub_outt[0]~I .oe_async_reset = "none";
defparam \addsub_outt[0]~I .oe_power_up = "low";
defparam \addsub_outt[0]~I .oe_register_mode = "none";
defparam \addsub_outt[0]~I .oe_sync_reset = "none";
defparam \addsub_outt[0]~I .operation_mode = "output";
defparam \addsub_outt[0]~I .output_async_reset = "none";
defparam \addsub_outt[0]~I .output_power_up = "low";
defparam \addsub_outt[0]~I .output_register_mode = "none";
defparam \addsub_outt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[1]~I (
	.datain(\addSub|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[1]));
// synopsys translate_off
defparam \addsub_outt[1]~I .input_async_reset = "none";
defparam \addsub_outt[1]~I .input_power_up = "low";
defparam \addsub_outt[1]~I .input_register_mode = "none";
defparam \addsub_outt[1]~I .input_sync_reset = "none";
defparam \addsub_outt[1]~I .oe_async_reset = "none";
defparam \addsub_outt[1]~I .oe_power_up = "low";
defparam \addsub_outt[1]~I .oe_register_mode = "none";
defparam \addsub_outt[1]~I .oe_sync_reset = "none";
defparam \addsub_outt[1]~I .operation_mode = "output";
defparam \addsub_outt[1]~I .output_async_reset = "none";
defparam \addsub_outt[1]~I .output_power_up = "low";
defparam \addsub_outt[1]~I .output_register_mode = "none";
defparam \addsub_outt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[2]~I (
	.datain(\addSub|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[2]));
// synopsys translate_off
defparam \addsub_outt[2]~I .input_async_reset = "none";
defparam \addsub_outt[2]~I .input_power_up = "low";
defparam \addsub_outt[2]~I .input_register_mode = "none";
defparam \addsub_outt[2]~I .input_sync_reset = "none";
defparam \addsub_outt[2]~I .oe_async_reset = "none";
defparam \addsub_outt[2]~I .oe_power_up = "low";
defparam \addsub_outt[2]~I .oe_register_mode = "none";
defparam \addsub_outt[2]~I .oe_sync_reset = "none";
defparam \addsub_outt[2]~I .operation_mode = "output";
defparam \addsub_outt[2]~I .output_async_reset = "none";
defparam \addsub_outt[2]~I .output_power_up = "low";
defparam \addsub_outt[2]~I .output_register_mode = "none";
defparam \addsub_outt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[3]~I (
	.datain(\addSub|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[3]));
// synopsys translate_off
defparam \addsub_outt[3]~I .input_async_reset = "none";
defparam \addsub_outt[3]~I .input_power_up = "low";
defparam \addsub_outt[3]~I .input_register_mode = "none";
defparam \addsub_outt[3]~I .input_sync_reset = "none";
defparam \addsub_outt[3]~I .oe_async_reset = "none";
defparam \addsub_outt[3]~I .oe_power_up = "low";
defparam \addsub_outt[3]~I .oe_register_mode = "none";
defparam \addsub_outt[3]~I .oe_sync_reset = "none";
defparam \addsub_outt[3]~I .operation_mode = "output";
defparam \addsub_outt[3]~I .output_async_reset = "none";
defparam \addsub_outt[3]~I .output_power_up = "low";
defparam \addsub_outt[3]~I .output_register_mode = "none";
defparam \addsub_outt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[4]~I (
	.datain(\addSub|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[4]));
// synopsys translate_off
defparam \addsub_outt[4]~I .input_async_reset = "none";
defparam \addsub_outt[4]~I .input_power_up = "low";
defparam \addsub_outt[4]~I .input_register_mode = "none";
defparam \addsub_outt[4]~I .input_sync_reset = "none";
defparam \addsub_outt[4]~I .oe_async_reset = "none";
defparam \addsub_outt[4]~I .oe_power_up = "low";
defparam \addsub_outt[4]~I .oe_register_mode = "none";
defparam \addsub_outt[4]~I .oe_sync_reset = "none";
defparam \addsub_outt[4]~I .operation_mode = "output";
defparam \addsub_outt[4]~I .output_async_reset = "none";
defparam \addsub_outt[4]~I .output_power_up = "low";
defparam \addsub_outt[4]~I .output_register_mode = "none";
defparam \addsub_outt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[5]~I (
	.datain(\addSub|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[5]));
// synopsys translate_off
defparam \addsub_outt[5]~I .input_async_reset = "none";
defparam \addsub_outt[5]~I .input_power_up = "low";
defparam \addsub_outt[5]~I .input_register_mode = "none";
defparam \addsub_outt[5]~I .input_sync_reset = "none";
defparam \addsub_outt[5]~I .oe_async_reset = "none";
defparam \addsub_outt[5]~I .oe_power_up = "low";
defparam \addsub_outt[5]~I .oe_register_mode = "none";
defparam \addsub_outt[5]~I .oe_sync_reset = "none";
defparam \addsub_outt[5]~I .operation_mode = "output";
defparam \addsub_outt[5]~I .output_async_reset = "none";
defparam \addsub_outt[5]~I .output_power_up = "low";
defparam \addsub_outt[5]~I .output_register_mode = "none";
defparam \addsub_outt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[6]~I (
	.datain(\addSub|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[6]));
// synopsys translate_off
defparam \addsub_outt[6]~I .input_async_reset = "none";
defparam \addsub_outt[6]~I .input_power_up = "low";
defparam \addsub_outt[6]~I .input_register_mode = "none";
defparam \addsub_outt[6]~I .input_sync_reset = "none";
defparam \addsub_outt[6]~I .oe_async_reset = "none";
defparam \addsub_outt[6]~I .oe_power_up = "low";
defparam \addsub_outt[6]~I .oe_register_mode = "none";
defparam \addsub_outt[6]~I .oe_sync_reset = "none";
defparam \addsub_outt[6]~I .operation_mode = "output";
defparam \addsub_outt[6]~I .output_async_reset = "none";
defparam \addsub_outt[6]~I .output_power_up = "low";
defparam \addsub_outt[6]~I .output_register_mode = "none";
defparam \addsub_outt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[7]~I (
	.datain(\addSub|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[7]));
// synopsys translate_off
defparam \addsub_outt[7]~I .input_async_reset = "none";
defparam \addsub_outt[7]~I .input_power_up = "low";
defparam \addsub_outt[7]~I .input_register_mode = "none";
defparam \addsub_outt[7]~I .input_sync_reset = "none";
defparam \addsub_outt[7]~I .oe_async_reset = "none";
defparam \addsub_outt[7]~I .oe_power_up = "low";
defparam \addsub_outt[7]~I .oe_register_mode = "none";
defparam \addsub_outt[7]~I .oe_sync_reset = "none";
defparam \addsub_outt[7]~I .operation_mode = "output";
defparam \addsub_outt[7]~I .output_async_reset = "none";
defparam \addsub_outt[7]~I .output_power_up = "low";
defparam \addsub_outt[7]~I .output_register_mode = "none";
defparam \addsub_outt[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[8]~I (
	.datain(\addSub|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[8]));
// synopsys translate_off
defparam \addsub_outt[8]~I .input_async_reset = "none";
defparam \addsub_outt[8]~I .input_power_up = "low";
defparam \addsub_outt[8]~I .input_register_mode = "none";
defparam \addsub_outt[8]~I .input_sync_reset = "none";
defparam \addsub_outt[8]~I .oe_async_reset = "none";
defparam \addsub_outt[8]~I .oe_power_up = "low";
defparam \addsub_outt[8]~I .oe_register_mode = "none";
defparam \addsub_outt[8]~I .oe_sync_reset = "none";
defparam \addsub_outt[8]~I .operation_mode = "output";
defparam \addsub_outt[8]~I .output_async_reset = "none";
defparam \addsub_outt[8]~I .output_power_up = "low";
defparam \addsub_outt[8]~I .output_register_mode = "none";
defparam \addsub_outt[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[9]~I (
	.datain(\addSub|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[9]));
// synopsys translate_off
defparam \addsub_outt[9]~I .input_async_reset = "none";
defparam \addsub_outt[9]~I .input_power_up = "low";
defparam \addsub_outt[9]~I .input_register_mode = "none";
defparam \addsub_outt[9]~I .input_sync_reset = "none";
defparam \addsub_outt[9]~I .oe_async_reset = "none";
defparam \addsub_outt[9]~I .oe_power_up = "low";
defparam \addsub_outt[9]~I .oe_register_mode = "none";
defparam \addsub_outt[9]~I .oe_sync_reset = "none";
defparam \addsub_outt[9]~I .operation_mode = "output";
defparam \addsub_outt[9]~I .output_async_reset = "none";
defparam \addsub_outt[9]~I .output_power_up = "low";
defparam \addsub_outt[9]~I .output_register_mode = "none";
defparam \addsub_outt[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[10]~I (
	.datain(\addSub|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[10]));
// synopsys translate_off
defparam \addsub_outt[10]~I .input_async_reset = "none";
defparam \addsub_outt[10]~I .input_power_up = "low";
defparam \addsub_outt[10]~I .input_register_mode = "none";
defparam \addsub_outt[10]~I .input_sync_reset = "none";
defparam \addsub_outt[10]~I .oe_async_reset = "none";
defparam \addsub_outt[10]~I .oe_power_up = "low";
defparam \addsub_outt[10]~I .oe_register_mode = "none";
defparam \addsub_outt[10]~I .oe_sync_reset = "none";
defparam \addsub_outt[10]~I .operation_mode = "output";
defparam \addsub_outt[10]~I .output_async_reset = "none";
defparam \addsub_outt[10]~I .output_power_up = "low";
defparam \addsub_outt[10]~I .output_register_mode = "none";
defparam \addsub_outt[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[11]~I (
	.datain(\addSub|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[11]));
// synopsys translate_off
defparam \addsub_outt[11]~I .input_async_reset = "none";
defparam \addsub_outt[11]~I .input_power_up = "low";
defparam \addsub_outt[11]~I .input_register_mode = "none";
defparam \addsub_outt[11]~I .input_sync_reset = "none";
defparam \addsub_outt[11]~I .oe_async_reset = "none";
defparam \addsub_outt[11]~I .oe_power_up = "low";
defparam \addsub_outt[11]~I .oe_register_mode = "none";
defparam \addsub_outt[11]~I .oe_sync_reset = "none";
defparam \addsub_outt[11]~I .operation_mode = "output";
defparam \addsub_outt[11]~I .output_async_reset = "none";
defparam \addsub_outt[11]~I .output_power_up = "low";
defparam \addsub_outt[11]~I .output_register_mode = "none";
defparam \addsub_outt[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[12]~I (
	.datain(\addSub|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[12]));
// synopsys translate_off
defparam \addsub_outt[12]~I .input_async_reset = "none";
defparam \addsub_outt[12]~I .input_power_up = "low";
defparam \addsub_outt[12]~I .input_register_mode = "none";
defparam \addsub_outt[12]~I .input_sync_reset = "none";
defparam \addsub_outt[12]~I .oe_async_reset = "none";
defparam \addsub_outt[12]~I .oe_power_up = "low";
defparam \addsub_outt[12]~I .oe_register_mode = "none";
defparam \addsub_outt[12]~I .oe_sync_reset = "none";
defparam \addsub_outt[12]~I .operation_mode = "output";
defparam \addsub_outt[12]~I .output_async_reset = "none";
defparam \addsub_outt[12]~I .output_power_up = "low";
defparam \addsub_outt[12]~I .output_register_mode = "none";
defparam \addsub_outt[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[13]~I (
	.datain(\addSub|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[13]));
// synopsys translate_off
defparam \addsub_outt[13]~I .input_async_reset = "none";
defparam \addsub_outt[13]~I .input_power_up = "low";
defparam \addsub_outt[13]~I .input_register_mode = "none";
defparam \addsub_outt[13]~I .input_sync_reset = "none";
defparam \addsub_outt[13]~I .oe_async_reset = "none";
defparam \addsub_outt[13]~I .oe_power_up = "low";
defparam \addsub_outt[13]~I .oe_register_mode = "none";
defparam \addsub_outt[13]~I .oe_sync_reset = "none";
defparam \addsub_outt[13]~I .operation_mode = "output";
defparam \addsub_outt[13]~I .output_async_reset = "none";
defparam \addsub_outt[13]~I .output_power_up = "low";
defparam \addsub_outt[13]~I .output_register_mode = "none";
defparam \addsub_outt[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[14]~I (
	.datain(\addSub|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[14]));
// synopsys translate_off
defparam \addsub_outt[14]~I .input_async_reset = "none";
defparam \addsub_outt[14]~I .input_power_up = "low";
defparam \addsub_outt[14]~I .input_register_mode = "none";
defparam \addsub_outt[14]~I .input_sync_reset = "none";
defparam \addsub_outt[14]~I .oe_async_reset = "none";
defparam \addsub_outt[14]~I .oe_power_up = "low";
defparam \addsub_outt[14]~I .oe_register_mode = "none";
defparam \addsub_outt[14]~I .oe_sync_reset = "none";
defparam \addsub_outt[14]~I .operation_mode = "output";
defparam \addsub_outt[14]~I .output_async_reset = "none";
defparam \addsub_outt[14]~I .output_power_up = "low";
defparam \addsub_outt[14]~I .output_register_mode = "none";
defparam \addsub_outt[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[15]~I (
	.datain(\addSub|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[15]));
// synopsys translate_off
defparam \addsub_outt[15]~I .input_async_reset = "none";
defparam \addsub_outt[15]~I .input_power_up = "low";
defparam \addsub_outt[15]~I .input_register_mode = "none";
defparam \addsub_outt[15]~I .input_sync_reset = "none";
defparam \addsub_outt[15]~I .oe_async_reset = "none";
defparam \addsub_outt[15]~I .oe_power_up = "low";
defparam \addsub_outt[15]~I .oe_register_mode = "none";
defparam \addsub_outt[15]~I .oe_sync_reset = "none";
defparam \addsub_outt[15]~I .operation_mode = "output";
defparam \addsub_outt[15]~I .output_async_reset = "none";
defparam \addsub_outt[15]~I .output_power_up = "low";
defparam \addsub_outt[15]~I .output_register_mode = "none";
defparam \addsub_outt[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \somat~I (
	.datain(\ctrl|soma~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(somat));
// synopsys translate_off
defparam \somat~I .input_async_reset = "none";
defparam \somat~I .input_power_up = "low";
defparam \somat~I .input_register_mode = "none";
defparam \somat~I .input_sync_reset = "none";
defparam \somat~I .oe_async_reset = "none";
defparam \somat~I .oe_power_up = "low";
defparam \somat~I .oe_register_mode = "none";
defparam \somat~I .oe_sync_reset = "none";
defparam \somat~I .operation_mode = "output";
defparam \somat~I .output_async_reset = "none";
defparam \somat~I .output_power_up = "low";
defparam \somat~I .output_register_mode = "none";
defparam \somat~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \comparacaot~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(comparacaot));
// synopsys translate_off
defparam \comparacaot~I .input_async_reset = "none";
defparam \comparacaot~I .input_power_up = "low";
defparam \comparacaot~I .input_register_mode = "none";
defparam \comparacaot~I .input_sync_reset = "none";
defparam \comparacaot~I .oe_async_reset = "none";
defparam \comparacaot~I .oe_power_up = "low";
defparam \comparacaot~I .oe_register_mode = "none";
defparam \comparacaot~I .oe_sync_reset = "none";
defparam \comparacaot~I .operation_mode = "output";
defparam \comparacaot~I .output_async_reset = "none";
defparam \comparacaot~I .output_power_up = "low";
defparam \comparacaot~I .output_register_mode = "none";
defparam \comparacaot~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \zerot~I (
	.datain(\ctrl|zero~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(zerot));
// synopsys translate_off
defparam \zerot~I .input_async_reset = "none";
defparam \zerot~I .input_power_up = "low";
defparam \zerot~I .input_register_mode = "none";
defparam \zerot~I .input_sync_reset = "none";
defparam \zerot~I .oe_async_reset = "none";
defparam \zerot~I .oe_power_up = "low";
defparam \zerot~I .oe_register_mode = "none";
defparam \zerot~I .oe_sync_reset = "none";
defparam \zerot~I .operation_mode = "output";
defparam \zerot~I .output_async_reset = "none";
defparam \zerot~I .output_power_up = "low";
defparam \zerot~I .output_register_mode = "none";
defparam \zerot~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maior_menort~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maior_menort));
// synopsys translate_off
defparam \maior_menort~I .input_async_reset = "none";
defparam \maior_menort~I .input_power_up = "low";
defparam \maior_menort~I .input_register_mode = "none";
defparam \maior_menort~I .input_sync_reset = "none";
defparam \maior_menort~I .oe_async_reset = "none";
defparam \maior_menort~I .oe_power_up = "low";
defparam \maior_menort~I .oe_register_mode = "none";
defparam \maior_menort~I .oe_sync_reset = "none";
defparam \maior_menort~I .operation_mode = "output";
defparam \maior_menort~I .output_async_reset = "none";
defparam \maior_menort~I .output_power_up = "low";
defparam \maior_menort~I .output_register_mode = "none";
defparam \maior_menort~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[0]~I (
	.datain(\mux_inst|buswires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[0]));
// synopsys translate_off
defparam \buswiret[0]~I .input_async_reset = "none";
defparam \buswiret[0]~I .input_power_up = "low";
defparam \buswiret[0]~I .input_register_mode = "none";
defparam \buswiret[0]~I .input_sync_reset = "none";
defparam \buswiret[0]~I .oe_async_reset = "none";
defparam \buswiret[0]~I .oe_power_up = "low";
defparam \buswiret[0]~I .oe_register_mode = "none";
defparam \buswiret[0]~I .oe_sync_reset = "none";
defparam \buswiret[0]~I .operation_mode = "output";
defparam \buswiret[0]~I .output_async_reset = "none";
defparam \buswiret[0]~I .output_power_up = "low";
defparam \buswiret[0]~I .output_register_mode = "none";
defparam \buswiret[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[1]~I (
	.datain(\mux_inst|buswires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[1]));
// synopsys translate_off
defparam \buswiret[1]~I .input_async_reset = "none";
defparam \buswiret[1]~I .input_power_up = "low";
defparam \buswiret[1]~I .input_register_mode = "none";
defparam \buswiret[1]~I .input_sync_reset = "none";
defparam \buswiret[1]~I .oe_async_reset = "none";
defparam \buswiret[1]~I .oe_power_up = "low";
defparam \buswiret[1]~I .oe_register_mode = "none";
defparam \buswiret[1]~I .oe_sync_reset = "none";
defparam \buswiret[1]~I .operation_mode = "output";
defparam \buswiret[1]~I .output_async_reset = "none";
defparam \buswiret[1]~I .output_power_up = "low";
defparam \buswiret[1]~I .output_register_mode = "none";
defparam \buswiret[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[2]~I (
	.datain(\mux_inst|buswires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[2]));
// synopsys translate_off
defparam \buswiret[2]~I .input_async_reset = "none";
defparam \buswiret[2]~I .input_power_up = "low";
defparam \buswiret[2]~I .input_register_mode = "none";
defparam \buswiret[2]~I .input_sync_reset = "none";
defparam \buswiret[2]~I .oe_async_reset = "none";
defparam \buswiret[2]~I .oe_power_up = "low";
defparam \buswiret[2]~I .oe_register_mode = "none";
defparam \buswiret[2]~I .oe_sync_reset = "none";
defparam \buswiret[2]~I .operation_mode = "output";
defparam \buswiret[2]~I .output_async_reset = "none";
defparam \buswiret[2]~I .output_power_up = "low";
defparam \buswiret[2]~I .output_register_mode = "none";
defparam \buswiret[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[3]~I (
	.datain(\mux_inst|buswires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[3]));
// synopsys translate_off
defparam \buswiret[3]~I .input_async_reset = "none";
defparam \buswiret[3]~I .input_power_up = "low";
defparam \buswiret[3]~I .input_register_mode = "none";
defparam \buswiret[3]~I .input_sync_reset = "none";
defparam \buswiret[3]~I .oe_async_reset = "none";
defparam \buswiret[3]~I .oe_power_up = "low";
defparam \buswiret[3]~I .oe_register_mode = "none";
defparam \buswiret[3]~I .oe_sync_reset = "none";
defparam \buswiret[3]~I .operation_mode = "output";
defparam \buswiret[3]~I .output_async_reset = "none";
defparam \buswiret[3]~I .output_power_up = "low";
defparam \buswiret[3]~I .output_register_mode = "none";
defparam \buswiret[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[4]~I (
	.datain(\mux_inst|buswires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[4]));
// synopsys translate_off
defparam \buswiret[4]~I .input_async_reset = "none";
defparam \buswiret[4]~I .input_power_up = "low";
defparam \buswiret[4]~I .input_register_mode = "none";
defparam \buswiret[4]~I .input_sync_reset = "none";
defparam \buswiret[4]~I .oe_async_reset = "none";
defparam \buswiret[4]~I .oe_power_up = "low";
defparam \buswiret[4]~I .oe_register_mode = "none";
defparam \buswiret[4]~I .oe_sync_reset = "none";
defparam \buswiret[4]~I .operation_mode = "output";
defparam \buswiret[4]~I .output_async_reset = "none";
defparam \buswiret[4]~I .output_power_up = "low";
defparam \buswiret[4]~I .output_register_mode = "none";
defparam \buswiret[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[5]~I (
	.datain(\mux_inst|buswires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[5]));
// synopsys translate_off
defparam \buswiret[5]~I .input_async_reset = "none";
defparam \buswiret[5]~I .input_power_up = "low";
defparam \buswiret[5]~I .input_register_mode = "none";
defparam \buswiret[5]~I .input_sync_reset = "none";
defparam \buswiret[5]~I .oe_async_reset = "none";
defparam \buswiret[5]~I .oe_power_up = "low";
defparam \buswiret[5]~I .oe_register_mode = "none";
defparam \buswiret[5]~I .oe_sync_reset = "none";
defparam \buswiret[5]~I .operation_mode = "output";
defparam \buswiret[5]~I .output_async_reset = "none";
defparam \buswiret[5]~I .output_power_up = "low";
defparam \buswiret[5]~I .output_register_mode = "none";
defparam \buswiret[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[6]~I (
	.datain(\mux_inst|buswires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[6]));
// synopsys translate_off
defparam \buswiret[6]~I .input_async_reset = "none";
defparam \buswiret[6]~I .input_power_up = "low";
defparam \buswiret[6]~I .input_register_mode = "none";
defparam \buswiret[6]~I .input_sync_reset = "none";
defparam \buswiret[6]~I .oe_async_reset = "none";
defparam \buswiret[6]~I .oe_power_up = "low";
defparam \buswiret[6]~I .oe_register_mode = "none";
defparam \buswiret[6]~I .oe_sync_reset = "none";
defparam \buswiret[6]~I .operation_mode = "output";
defparam \buswiret[6]~I .output_async_reset = "none";
defparam \buswiret[6]~I .output_power_up = "low";
defparam \buswiret[6]~I .output_register_mode = "none";
defparam \buswiret[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[7]~I (
	.datain(\mux_inst|buswires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[7]));
// synopsys translate_off
defparam \buswiret[7]~I .input_async_reset = "none";
defparam \buswiret[7]~I .input_power_up = "low";
defparam \buswiret[7]~I .input_register_mode = "none";
defparam \buswiret[7]~I .input_sync_reset = "none";
defparam \buswiret[7]~I .oe_async_reset = "none";
defparam \buswiret[7]~I .oe_power_up = "low";
defparam \buswiret[7]~I .oe_register_mode = "none";
defparam \buswiret[7]~I .oe_sync_reset = "none";
defparam \buswiret[7]~I .operation_mode = "output";
defparam \buswiret[7]~I .output_async_reset = "none";
defparam \buswiret[7]~I .output_power_up = "low";
defparam \buswiret[7]~I .output_register_mode = "none";
defparam \buswiret[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[8]~I (
	.datain(\mux_inst|buswires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[8]));
// synopsys translate_off
defparam \buswiret[8]~I .input_async_reset = "none";
defparam \buswiret[8]~I .input_power_up = "low";
defparam \buswiret[8]~I .input_register_mode = "none";
defparam \buswiret[8]~I .input_sync_reset = "none";
defparam \buswiret[8]~I .oe_async_reset = "none";
defparam \buswiret[8]~I .oe_power_up = "low";
defparam \buswiret[8]~I .oe_register_mode = "none";
defparam \buswiret[8]~I .oe_sync_reset = "none";
defparam \buswiret[8]~I .operation_mode = "output";
defparam \buswiret[8]~I .output_async_reset = "none";
defparam \buswiret[8]~I .output_power_up = "low";
defparam \buswiret[8]~I .output_register_mode = "none";
defparam \buswiret[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[9]~I (
	.datain(\mux_inst|buswires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[9]));
// synopsys translate_off
defparam \buswiret[9]~I .input_async_reset = "none";
defparam \buswiret[9]~I .input_power_up = "low";
defparam \buswiret[9]~I .input_register_mode = "none";
defparam \buswiret[9]~I .input_sync_reset = "none";
defparam \buswiret[9]~I .oe_async_reset = "none";
defparam \buswiret[9]~I .oe_power_up = "low";
defparam \buswiret[9]~I .oe_register_mode = "none";
defparam \buswiret[9]~I .oe_sync_reset = "none";
defparam \buswiret[9]~I .operation_mode = "output";
defparam \buswiret[9]~I .output_async_reset = "none";
defparam \buswiret[9]~I .output_power_up = "low";
defparam \buswiret[9]~I .output_register_mode = "none";
defparam \buswiret[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[10]~I (
	.datain(\mux_inst|buswires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[10]));
// synopsys translate_off
defparam \buswiret[10]~I .input_async_reset = "none";
defparam \buswiret[10]~I .input_power_up = "low";
defparam \buswiret[10]~I .input_register_mode = "none";
defparam \buswiret[10]~I .input_sync_reset = "none";
defparam \buswiret[10]~I .oe_async_reset = "none";
defparam \buswiret[10]~I .oe_power_up = "low";
defparam \buswiret[10]~I .oe_register_mode = "none";
defparam \buswiret[10]~I .oe_sync_reset = "none";
defparam \buswiret[10]~I .operation_mode = "output";
defparam \buswiret[10]~I .output_async_reset = "none";
defparam \buswiret[10]~I .output_power_up = "low";
defparam \buswiret[10]~I .output_register_mode = "none";
defparam \buswiret[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[11]~I (
	.datain(\mux_inst|buswires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[11]));
// synopsys translate_off
defparam \buswiret[11]~I .input_async_reset = "none";
defparam \buswiret[11]~I .input_power_up = "low";
defparam \buswiret[11]~I .input_register_mode = "none";
defparam \buswiret[11]~I .input_sync_reset = "none";
defparam \buswiret[11]~I .oe_async_reset = "none";
defparam \buswiret[11]~I .oe_power_up = "low";
defparam \buswiret[11]~I .oe_register_mode = "none";
defparam \buswiret[11]~I .oe_sync_reset = "none";
defparam \buswiret[11]~I .operation_mode = "output";
defparam \buswiret[11]~I .output_async_reset = "none";
defparam \buswiret[11]~I .output_power_up = "low";
defparam \buswiret[11]~I .output_register_mode = "none";
defparam \buswiret[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[12]~I (
	.datain(\mux_inst|buswires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[12]));
// synopsys translate_off
defparam \buswiret[12]~I .input_async_reset = "none";
defparam \buswiret[12]~I .input_power_up = "low";
defparam \buswiret[12]~I .input_register_mode = "none";
defparam \buswiret[12]~I .input_sync_reset = "none";
defparam \buswiret[12]~I .oe_async_reset = "none";
defparam \buswiret[12]~I .oe_power_up = "low";
defparam \buswiret[12]~I .oe_register_mode = "none";
defparam \buswiret[12]~I .oe_sync_reset = "none";
defparam \buswiret[12]~I .operation_mode = "output";
defparam \buswiret[12]~I .output_async_reset = "none";
defparam \buswiret[12]~I .output_power_up = "low";
defparam \buswiret[12]~I .output_register_mode = "none";
defparam \buswiret[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[13]~I (
	.datain(\mux_inst|buswires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[13]));
// synopsys translate_off
defparam \buswiret[13]~I .input_async_reset = "none";
defparam \buswiret[13]~I .input_power_up = "low";
defparam \buswiret[13]~I .input_register_mode = "none";
defparam \buswiret[13]~I .input_sync_reset = "none";
defparam \buswiret[13]~I .oe_async_reset = "none";
defparam \buswiret[13]~I .oe_power_up = "low";
defparam \buswiret[13]~I .oe_register_mode = "none";
defparam \buswiret[13]~I .oe_sync_reset = "none";
defparam \buswiret[13]~I .operation_mode = "output";
defparam \buswiret[13]~I .output_async_reset = "none";
defparam \buswiret[13]~I .output_power_up = "low";
defparam \buswiret[13]~I .output_register_mode = "none";
defparam \buswiret[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[14]~I (
	.datain(\mux_inst|buswires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[14]));
// synopsys translate_off
defparam \buswiret[14]~I .input_async_reset = "none";
defparam \buswiret[14]~I .input_power_up = "low";
defparam \buswiret[14]~I .input_register_mode = "none";
defparam \buswiret[14]~I .input_sync_reset = "none";
defparam \buswiret[14]~I .oe_async_reset = "none";
defparam \buswiret[14]~I .oe_power_up = "low";
defparam \buswiret[14]~I .oe_register_mode = "none";
defparam \buswiret[14]~I .oe_sync_reset = "none";
defparam \buswiret[14]~I .operation_mode = "output";
defparam \buswiret[14]~I .output_async_reset = "none";
defparam \buswiret[14]~I .output_power_up = "low";
defparam \buswiret[14]~I .output_register_mode = "none";
defparam \buswiret[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[15]~I (
	.datain(\mux_inst|buswires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[15]));
// synopsys translate_off
defparam \buswiret[15]~I .input_async_reset = "none";
defparam \buswiret[15]~I .input_power_up = "low";
defparam \buswiret[15]~I .input_register_mode = "none";
defparam \buswiret[15]~I .input_sync_reset = "none";
defparam \buswiret[15]~I .oe_async_reset = "none";
defparam \buswiret[15]~I .oe_power_up = "low";
defparam \buswiret[15]~I .oe_register_mode = "none";
defparam \buswiret[15]~I .oe_sync_reset = "none";
defparam \buswiret[15]~I .operation_mode = "output";
defparam \buswiret[15]~I .output_async_reset = "none";
defparam \buswiret[15]~I .output_power_up = "low";
defparam \buswiret[15]~I .output_register_mode = "none";
defparam \buswiret[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[0]~I (
	.datain(\memoria~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[0]));
// synopsys translate_off
defparam \irt[0]~I .input_async_reset = "none";
defparam \irt[0]~I .input_power_up = "low";
defparam \irt[0]~I .input_register_mode = "none";
defparam \irt[0]~I .input_sync_reset = "none";
defparam \irt[0]~I .oe_async_reset = "none";
defparam \irt[0]~I .oe_power_up = "low";
defparam \irt[0]~I .oe_register_mode = "none";
defparam \irt[0]~I .oe_sync_reset = "none";
defparam \irt[0]~I .operation_mode = "output";
defparam \irt[0]~I .output_async_reset = "none";
defparam \irt[0]~I .output_power_up = "low";
defparam \irt[0]~I .output_register_mode = "none";
defparam \irt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[1]));
// synopsys translate_off
defparam \irt[1]~I .input_async_reset = "none";
defparam \irt[1]~I .input_power_up = "low";
defparam \irt[1]~I .input_register_mode = "none";
defparam \irt[1]~I .input_sync_reset = "none";
defparam \irt[1]~I .oe_async_reset = "none";
defparam \irt[1]~I .oe_power_up = "low";
defparam \irt[1]~I .oe_register_mode = "none";
defparam \irt[1]~I .oe_sync_reset = "none";
defparam \irt[1]~I .operation_mode = "output";
defparam \irt[1]~I .output_async_reset = "none";
defparam \irt[1]~I .output_power_up = "low";
defparam \irt[1]~I .output_register_mode = "none";
defparam \irt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[2]));
// synopsys translate_off
defparam \irt[2]~I .input_async_reset = "none";
defparam \irt[2]~I .input_power_up = "low";
defparam \irt[2]~I .input_register_mode = "none";
defparam \irt[2]~I .input_sync_reset = "none";
defparam \irt[2]~I .oe_async_reset = "none";
defparam \irt[2]~I .oe_power_up = "low";
defparam \irt[2]~I .oe_register_mode = "none";
defparam \irt[2]~I .oe_sync_reset = "none";
defparam \irt[2]~I .operation_mode = "output";
defparam \irt[2]~I .output_async_reset = "none";
defparam \irt[2]~I .output_power_up = "low";
defparam \irt[2]~I .output_register_mode = "none";
defparam \irt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[3]~I (
	.datain(\memoria~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[3]));
// synopsys translate_off
defparam \irt[3]~I .input_async_reset = "none";
defparam \irt[3]~I .input_power_up = "low";
defparam \irt[3]~I .input_register_mode = "none";
defparam \irt[3]~I .input_sync_reset = "none";
defparam \irt[3]~I .oe_async_reset = "none";
defparam \irt[3]~I .oe_power_up = "low";
defparam \irt[3]~I .oe_register_mode = "none";
defparam \irt[3]~I .oe_sync_reset = "none";
defparam \irt[3]~I .operation_mode = "output";
defparam \irt[3]~I .output_async_reset = "none";
defparam \irt[3]~I .output_power_up = "low";
defparam \irt[3]~I .output_register_mode = "none";
defparam \irt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[4]~I (
	.datain(\memoria~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[4]));
// synopsys translate_off
defparam \irt[4]~I .input_async_reset = "none";
defparam \irt[4]~I .input_power_up = "low";
defparam \irt[4]~I .input_register_mode = "none";
defparam \irt[4]~I .input_sync_reset = "none";
defparam \irt[4]~I .oe_async_reset = "none";
defparam \irt[4]~I .oe_power_up = "low";
defparam \irt[4]~I .oe_register_mode = "none";
defparam \irt[4]~I .oe_sync_reset = "none";
defparam \irt[4]~I .operation_mode = "output";
defparam \irt[4]~I .output_async_reset = "none";
defparam \irt[4]~I .output_power_up = "low";
defparam \irt[4]~I .output_register_mode = "none";
defparam \irt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[5]));
// synopsys translate_off
defparam \irt[5]~I .input_async_reset = "none";
defparam \irt[5]~I .input_power_up = "low";
defparam \irt[5]~I .input_register_mode = "none";
defparam \irt[5]~I .input_sync_reset = "none";
defparam \irt[5]~I .oe_async_reset = "none";
defparam \irt[5]~I .oe_power_up = "low";
defparam \irt[5]~I .oe_register_mode = "none";
defparam \irt[5]~I .oe_sync_reset = "none";
defparam \irt[5]~I .operation_mode = "output";
defparam \irt[5]~I .output_async_reset = "none";
defparam \irt[5]~I .output_power_up = "low";
defparam \irt[5]~I .output_register_mode = "none";
defparam \irt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[6]~I (
	.datain(!\memoria~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[6]));
// synopsys translate_off
defparam \irt[6]~I .input_async_reset = "none";
defparam \irt[6]~I .input_power_up = "low";
defparam \irt[6]~I .input_register_mode = "none";
defparam \irt[6]~I .input_sync_reset = "none";
defparam \irt[6]~I .oe_async_reset = "none";
defparam \irt[6]~I .oe_power_up = "low";
defparam \irt[6]~I .oe_register_mode = "none";
defparam \irt[6]~I .oe_sync_reset = "none";
defparam \irt[6]~I .operation_mode = "output";
defparam \irt[6]~I .output_async_reset = "none";
defparam \irt[6]~I .output_power_up = "low";
defparam \irt[6]~I .output_register_mode = "none";
defparam \irt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[7]~I (
	.datain(\memoria~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[7]));
// synopsys translate_off
defparam \irt[7]~I .input_async_reset = "none";
defparam \irt[7]~I .input_power_up = "low";
defparam \irt[7]~I .input_register_mode = "none";
defparam \irt[7]~I .input_sync_reset = "none";
defparam \irt[7]~I .oe_async_reset = "none";
defparam \irt[7]~I .oe_power_up = "low";
defparam \irt[7]~I .oe_register_mode = "none";
defparam \irt[7]~I .oe_sync_reset = "none";
defparam \irt[7]~I .operation_mode = "output";
defparam \irt[7]~I .output_async_reset = "none";
defparam \irt[7]~I .output_power_up = "low";
defparam \irt[7]~I .output_register_mode = "none";
defparam \irt[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[8]~I (
	.datain(\memoria~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[8]));
// synopsys translate_off
defparam \irt[8]~I .input_async_reset = "none";
defparam \irt[8]~I .input_power_up = "low";
defparam \irt[8]~I .input_register_mode = "none";
defparam \irt[8]~I .input_sync_reset = "none";
defparam \irt[8]~I .oe_async_reset = "none";
defparam \irt[8]~I .oe_power_up = "low";
defparam \irt[8]~I .oe_register_mode = "none";
defparam \irt[8]~I .oe_sync_reset = "none";
defparam \irt[8]~I .operation_mode = "output";
defparam \irt[8]~I .output_async_reset = "none";
defparam \irt[8]~I .output_power_up = "low";
defparam \irt[8]~I .output_register_mode = "none";
defparam \irt[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[9]));
// synopsys translate_off
defparam \irt[9]~I .input_async_reset = "none";
defparam \irt[9]~I .input_power_up = "low";
defparam \irt[9]~I .input_register_mode = "none";
defparam \irt[9]~I .input_sync_reset = "none";
defparam \irt[9]~I .oe_async_reset = "none";
defparam \irt[9]~I .oe_power_up = "low";
defparam \irt[9]~I .oe_register_mode = "none";
defparam \irt[9]~I .oe_sync_reset = "none";
defparam \irt[9]~I .operation_mode = "output";
defparam \irt[9]~I .output_async_reset = "none";
defparam \irt[9]~I .output_power_up = "low";
defparam \irt[9]~I .output_register_mode = "none";
defparam \irt[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
