Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Dec  4 17:46:41 2024
| Host         : DESKTOP-7V211I7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_display_top_timing_summary_routed.rpt -pb clock_display_top_timing_summary_routed.pb -rpx clock_display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_div/clk_500hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.058        0.000                      0                  142        0.198        0.000                      0                  142        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.058        0.000                      0                  131        0.198        0.000                      0                  131        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.026        0.000                      0                   11        0.525        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.828ns (23.982%)  route 2.625ns (76.018%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.767     8.597    clk_div/ticks_10
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_div/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div/ticks_1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.828ns (23.982%)  route 2.625ns (76.018%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.767     8.597    clk_div/ticks_10
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_div/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div/ticks_1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.828ns (23.982%)  route 2.625ns (76.018%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.767     8.597    clk_div/ticks_10
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_div/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div/ticks_1_reg[18]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.828ns (23.982%)  route 2.625ns (76.018%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.767     8.597    clk_div/ticks_10
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_div/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_div/ticks_1_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div/ticks_1_reg[19]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.828ns (24.299%)  route 2.579ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.722     8.552    clk_div/ticks_10
    SLICE_X61Y24         FDRE                                         r  clk_div/ticks_1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.501    14.842    clk_div/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  clk_div/ticks_1_reg[24]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    clk_div/ticks_1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.828ns (24.299%)  route 2.579ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.722     8.552    clk_div/ticks_10
    SLICE_X61Y24         FDRE                                         r  clk_div/ticks_1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.501    14.842    clk_div/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  clk_div/ticks_1_reg[25]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    clk_div/ticks_1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.828ns (24.299%)  route 2.579ns (75.701%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.722     8.552    clk_div/ticks_10
    SLICE_X61Y24         FDRE                                         r  clk_div/ticks_1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.501    14.842    clk_div/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  clk_div/ticks_1_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    clk_div/ticks_1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.828ns (24.699%)  route 2.524ns (75.301%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.667     8.497    clk_div/ticks_10
    SLICE_X61Y18         FDRE                                         r  clk_div/ticks_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.849    clk_div/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  clk_div/ticks_1_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    clk_div/ticks_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.828ns (24.699%)  route 2.524ns (75.301%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.667     8.497    clk_div/ticks_10
    SLICE_X61Y18         FDRE                                         r  clk_div/ticks_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.849    clk_div/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  clk_div/ticks_1_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    clk_div/ticks_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 clk_div/ticks_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.828ns (24.699%)  route 2.524ns (75.301%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_div/ticks_1_reg[14]/Q
                         net (fo=3, routed)           0.862     6.462    clk_div/ticks_1_reg[14]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.586 f  clk_div/ticks_1[0]_i_9/O
                         net (fo=1, routed)           0.689     7.276    clk_div/ticks_1[0]_i_9_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.400 f  clk_div/ticks_1[0]_i_4/O
                         net (fo=1, routed)           0.306     7.706    clk_div/ticks_1[0]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.830 r  clk_div/ticks_1[0]_i_1/O
                         net (fo=27, routed)          0.667     8.497    clk_div/ticks_10
    SLICE_X61Y18         FDRE                                         r  clk_div/ticks_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.849    clk_div/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  clk_div/ticks_1_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    clk_div/ticks_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_1_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.537%)  route 0.138ns (49.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.138     1.747    counter_reg_n_0_[1]
    SLICE_X62Y23         FDPE                                         r  digit_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  digit_1_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y23         FDPE (Hold_fdpe_C_D)         0.070     1.549    digit_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_2_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_reg[0]/Q
                         net (fo=6, routed)           0.146     1.755    counter_reg_n_0_[0]
    SLICE_X62Y23         FDPE                                         r  digit_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  digit_2_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y23         FDPE (Hold_fdpe_C_D)         0.066     1.545    digit_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.896%)  route 0.153ns (52.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_reg[0]/Q
                         net (fo=6, routed)           0.153     1.763    counter_reg_n_0_[0]
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.070     1.549    digit_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 db_reset/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  db_reset/counter_reg[4]/Q
                         net (fo=4, routed)           0.100     1.716    db_reset/counter_reg[4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.098     1.814 r  db_reset/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    db_reset/p_0_in__0[5]
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121     1.589    db_reset/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 f  counter_reg[2]/Q
                         net (fo=6, routed)           0.099     1.695    counter_reg_n_0_[2]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.099     1.794 r  counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    counter[0]_i_1__0_n_0
    SLICE_X63Y22         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 db_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  db_reset/counter_reg[7]/Q
                         net (fo=3, routed)           0.167     1.775    db_reset/counter_reg[7]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.042     1.817 r  db_reset/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.817    db_reset/p_0_in__0[8]
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[8]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.107     1.574    db_reset/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div/ticks_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_div/ticks_1_reg[15]/Q
                         net (fo=3, routed)           0.117     1.725    clk_div/ticks_1_reg[15]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clk_div/ticks_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clk_div/ticks_1_reg[12]_i_1_n_4
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    clk_div/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_div/ticks_1_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    clk_div/ticks_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div/ticks_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/ticks_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clk_div/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  clk_div/ticks_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_div/ticks_1_reg[11]/Q
                         net (fo=2, routed)           0.117     1.726    clk_div/ticks_1_reg[11]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_div/ticks_1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_div/ticks_1_reg[8]_i_1_n_4
    SLICE_X61Y20         FDRE                                         r  clk_div/ticks_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    clk_div/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  clk_div/ticks_1_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_div/ticks_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  db_reset/counter_reg[7]/Q
                         net (fo=3, routed)           0.167     1.775    db_reset/counter_reg[7]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  db_reset/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.820    db_reset/p_0_in__0[7]
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.091     1.558    db_reset/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_reset/button_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/button_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  db_reset/button_last_reg/Q
                         net (fo=2, routed)           0.175     1.806    db_reset/button_last
    SLICE_X60Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  db_reset/stable_i_1/O
                         net (fo=1, routed)           0.000     1.851    db_reset/stable_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.121     1.588    db_reset/stable_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   counter_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   digit_1_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   digit_2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   digit_2_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   digit_3_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   digit_3_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   digit_3_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_1_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_1_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_2_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_2_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   counter_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_1_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_1_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_2_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   digit_2_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_2_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.659%)  route 0.977ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.977     6.639    rst_debounced
    SLICE_X62Y23         FDCE                                         f  digit_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_2_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    digit_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.659%)  route 0.977ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.977     6.639    rst_debounced
    SLICE_X62Y23         FDCE                                         f  digit_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_3_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    digit_3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.760%)  route 0.972ns (65.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.972     6.634    rst_debounced
    SLICE_X63Y23         FDCE                                         f  digit_3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    digit_3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.760%)  route 0.972ns (65.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.972     6.634    rst_debounced
    SLICE_X63Y23         FDCE                                         f  digit_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    digit_3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_1_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.659%)  route 0.977ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.977     6.639    rst_debounced
    SLICE_X62Y23         FDPE                                         f  digit_1_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  digit_1_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    digit_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_2_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.659%)  route 0.977ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.977     6.639    rst_debounced
    SLICE_X62Y23         FDPE                                         f  digit_2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  digit_2_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    digit_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.760%)  route 0.972ns (65.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.972     6.634    rst_debounced
    SLICE_X63Y23         FDPE                                         f  digit_3_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    digit_3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.760%)  route 0.972ns (65.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.972     6.634    rst_debounced
    SLICE_X63Y23         FDPE                                         f  digit_3_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    digit_3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.518ns (38.630%)  route 0.823ns (61.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.823     6.485    rst_debounced
    SLICE_X63Y22         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.666    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  8.181    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.518ns (38.630%)  route 0.823ns (61.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.623     5.144    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.823     6.485    rst_debounced
    SLICE_X63Y22         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.666    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  8.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.047%)  route 0.304ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.304     1.935    rst_debounced
    SLICE_X63Y22         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.047%)  route 0.304ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.304     1.935    rst_debounced
    SLICE_X63Y22         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.047%)  route 0.304ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.304     1.935    rst_debounced
    SLICE_X63Y22         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.872%)  route 0.367ns (69.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.367     1.998    rst_debounced
    SLICE_X63Y23         FDCE                                         f  digit_3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    digit_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.872%)  route 0.367ns (69.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.367     1.998    rst_debounced
    SLICE_X63Y23         FDCE                                         f  digit_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    digit_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.872%)  route 0.367ns (69.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.367     1.998    rst_debounced
    SLICE_X63Y23         FDPE                                         f  digit_3_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    digit_3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.872%)  route 0.367ns (69.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.367     1.998    rst_debounced
    SLICE_X63Y23         FDPE                                         f  digit_3_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    digit_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_2_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.621%)  route 0.372ns (69.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.372     2.003    rst_debounced
    SLICE_X62Y23         FDCE                                         f  digit_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_2_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    digit_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_3_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.621%)  route 0.372ns (69.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.372     2.003    rst_debounced
    SLICE_X62Y23         FDCE                                         f  digit_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_3_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    digit_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 db_reset/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_1_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.621%)  route 0.372ns (69.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.584     1.467    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  db_reset/stable_reg/Q
                         net (fo=14, routed)          0.372     2.003    rst_debounced
    SLICE_X62Y23         FDPE                                         f  digit_1_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  digit_1_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    digit_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.598    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/display_sel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 4.178ns (68.774%)  route 1.897ns (31.226%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display/display_sel_reg[2]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/display_sel_reg[2]/Q
                         net (fo=1, routed)           1.897     2.375    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.700     6.075 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.075    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 4.152ns (68.564%)  route 1.904ns (31.436%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display/display_sel_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/display_sel_reg[0]/Q
                         net (fo=1, routed)           1.904     2.382    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.674     6.056 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.056    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_seg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.005ns  (logic 3.987ns (66.402%)  route 2.018ns (33.598%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE                         0.000     0.000 r  display/display_seg_reg[6]/C
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  display/display_seg_reg[6]/Q
                         net (fo=1, routed)           2.018     2.474    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.005 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.005    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 4.017ns (67.864%)  route 1.902ns (32.136%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display/display_sel_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/display_sel_reg[1]/Q
                         net (fo=1, routed)           1.902     2.420    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.919 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.919    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_seg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 3.976ns (68.186%)  route 1.855ns (31.814%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE                         0.000     0.000 r  display/display_seg_reg[4]/C
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  display/display_seg_reg[4]/Q
                         net (fo=1, routed)           1.855     2.311    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.831 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.831    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_seg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.813ns  (logic 4.096ns (70.475%)  route 1.716ns (29.525%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE                         0.000     0.000 r  display/display_seg_reg[5]/C
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  display/display_seg_reg[5]/Q
                         net (fo=1, routed)           1.716     2.135    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.677     5.813 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.813    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_seg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.127ns (71.279%)  route 1.663ns (28.721%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE                         0.000     0.000 r  display/display_seg_reg[3]/C
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  display/display_seg_reg[3]/Q
                         net (fo=1, routed)           1.663     2.082    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.708     5.789 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.789    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_seg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 4.123ns (71.248%)  route 1.664ns (28.752%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDSE                         0.000     0.000 r  display/display_seg_reg[1]/C
    SLICE_X65Y23         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  display/display_seg_reg[1]/Q
                         net (fo=1, routed)           1.664     2.083    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704     5.787 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.787    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_sel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 4.028ns (70.323%)  route 1.700ns (29.677%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display/display_sel_reg[3]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/display_sel_reg[3]/Q
                         net (fo=1, routed)           1.700     2.218    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.728 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.728    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_seg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.991ns (70.529%)  route 1.668ns (29.471%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDSE                         0.000     0.000 r  display/display_seg_reg[2]/C
    SLICE_X65Y21         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  display/display_seg_reg[2]/Q
                         net (fo=1, routed)           1.668     2.124    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.659 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.659    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digit_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/display_seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/digit_to_display_reg[0]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_to_display_reg[0]/Q
                         net (fo=7, routed)           0.147     0.311    display/digit_to_display[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  display/g0_b0/O
                         net (fo=1, routed)           0.000     0.356    display/g0_b0_n_0
    SLICE_X65Y23         FDSE                                         r  display/display_seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_to_display_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/display_seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.210ns (58.774%)  route 0.147ns (41.226%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/digit_to_display_reg[0]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_to_display_reg[0]/Q
                         net (fo=7, routed)           0.147     0.311    display/digit_to_display[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.046     0.357 r  display/g0_b1/O
                         net (fo=1, routed)           0.000     0.357    display/g0_b1_n_0
    SLICE_X65Y23         FDSE                                         r  display/display_seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_to_display_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/display_seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.246ns (63.221%)  route 0.143ns (36.779%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/digit_to_display_reg[4]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display/digit_to_display_reg[4]/Q
                         net (fo=7, routed)           0.143     0.291    display/digit_to_display[4]
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.098     0.389 r  display/g0_b6/O
                         net (fo=1, routed)           0.000     0.389    display/g0_b6_n_0
    SLICE_X65Y21         FDSE                                         r  display/display_seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.106%)  route 0.185ns (46.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/digit_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_reg[0]/Q
                         net (fo=11, routed)          0.185     0.349    display/digit[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.394 r  display/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    display/digit[1]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_to_display_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display/digit_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_reg[1]/Q
                         net (fo=11, routed)          0.187     0.351    display/digit[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.043     0.394 r  display/digit_to_display[3]_i_1/O
                         net (fo=1, routed)           0.000     0.394    display/digit_to_display[3]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_to_display_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/digit_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_reg[0]/Q
                         net (fo=11, routed)          0.187     0.351    display/digit[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.043     0.394 r  display/digit_to_display[4]_i_1/O
                         net (fo=1, routed)           0.000     0.394    display/digit_to_display[4]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  display/digit_to_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/digit_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display/digit_reg[0]/Q
                         net (fo=11, routed)          0.187     0.351    display/digit[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  display/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    display/digit[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  display/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/display_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.212ns (52.857%)  route 0.189ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/digit_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_reg[0]/Q
                         net (fo=11, routed)          0.189     0.353    display/digit[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.048     0.401 r  display/display_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.401    display/display_sel[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/display_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/display_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (51.979%)  route 0.193ns (48.021%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/digit_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display/digit_reg[0]/Q
                         net (fo=11, routed)          0.193     0.357    display/digit[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.402 r  display/display_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.402    display/display_sel[1]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/display_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/display_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.212ns (52.335%)  route 0.193ns (47.665%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display/digit_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/digit_reg[0]/Q
                         net (fo=11, routed)          0.193     0.357    display/digit[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.048     0.405 r  display/display_sel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    display/display_sel[2]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/display_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.564ns  (logic 0.606ns (38.756%)  route 0.958ns (61.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  digit_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  digit_1_reg[3]/Q
                         net (fo=1, routed)           0.958     6.555    display/digit_1[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.150     6.705 r  display/digit_to_display[3]_i_1/O
                         net (fo=1, routed)           0.000     6.705    display/digit_to_display[3]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.562ns  (logic 0.606ns (38.799%)  route 0.956ns (61.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  digit_2_reg[4]/Q
                         net (fo=1, routed)           0.956     6.553    display/digit_2[1]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.703 r  display/digit_to_display[4]_i_1/O
                         net (fo=1, routed)           0.000     6.703    display/digit_to_display[4]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  display/digit_to_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.555ns  (logic 0.580ns (37.293%)  route 0.975ns (62.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  digit_3_reg[1]/Q
                         net (fo=2, routed)           0.975     6.573    display/digit_3[0]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.697 r  display/digit_to_display[0]_i_1/O
                         net (fo=1, routed)           0.000     6.697    display/digit_to_display[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.390ns  (logic 0.580ns (41.721%)  route 0.810ns (58.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  digit_3_reg[1]/Q
                         net (fo=2, routed)           0.810     6.407    display/digit_3[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.531 r  display/digit_to_display[1]_i_1/O
                         net (fo=1, routed)           0.000     6.531    display/digit_to_display[1]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/digit_to_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.191ns  (logic 0.609ns (51.126%)  route 0.582ns (48.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  digit_3_reg[5]/Q
                         net (fo=2, routed)           0.582     6.179    display/digit_3[4]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.153     6.332 r  display/digit_to_display[6]_i_1/O
                         net (fo=1, routed)           0.000     6.332    display/digit_to_display[6]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.189ns  (logic 0.606ns (50.960%)  route 0.583ns (49.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  digit_3_reg[2]/Q
                         net (fo=1, routed)           0.583     6.180    display/digit_3[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.150     6.330 r  display/digit_to_display[2]_i_1/O
                         net (fo=1, routed)           0.000     6.330    display/digit_to_display[2]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.162ns  (logic 0.580ns (49.907%)  route 0.582ns (50.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.597 r  digit_3_reg[5]/Q
                         net (fo=2, routed)           0.582     6.179    display/digit_3[4]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.303 r  display/digit_to_display[5]_i_1/O
                         net (fo=1, routed)           0.000     6.303    display/digit_to_display[5]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.189ns (57.799%)  route 0.138ns (42.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDPE                                         r  digit_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  digit_2_reg[2]/Q
                         net (fo=1, routed)           0.138     1.745    display/digit_2[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.048     1.793 r  display/digit_to_display[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    display/digit_to_display[2]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  digit_3_reg[5]/Q
                         net (fo=2, routed)           0.183     1.790    display/digit_3[4]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.835 r  display/digit_to_display[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    display/digit_to_display[5]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.190ns (50.915%)  route 0.183ns (49.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  digit_3_reg[5]/Q
                         net (fo=2, routed)           0.183     1.790    display/digit_3[4]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.049     1.839 r  display/digit_to_display[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    display/digit_to_display[6]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.187ns (44.072%)  route 0.237ns (55.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  digit_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  digit_3_reg[3]/Q
                         net (fo=1, routed)           0.237     1.844    display/digit_3[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.046     1.890 r  display/digit_to_display[3]_i_1/O
                         net (fo=1, routed)           0.000     1.890    display/digit_to_display[3]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.558%)  route 0.284ns (60.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  digit_3_reg[1]/Q
                         net (fo=2, routed)           0.284     1.891    display/digit_3[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.936 r  display/digit_to_display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.936    display/digit_to_display[1]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  display/digit_to_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.185ns (36.486%)  route 0.322ns (63.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDPE                                         r  digit_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  digit_3_reg[4]/Q
                         net (fo=1, routed)           0.322     1.929    display/digit_3[3]
    SLICE_X64Y22         LUT3 (Prop_lut3_I0_O)        0.044     1.973 r  display/digit_to_display[4]_i_1/O
                         net (fo=1, routed)           0.000     1.973    display/digit_to_display[4]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  display/digit_to_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_to_display_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.546%)  route 0.337ns (64.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  digit_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  digit_3_reg[1]/Q
                         net (fo=2, routed)           0.337     1.944    display/digit_3[0]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  display/digit_to_display[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    display/digit_to_display[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  display/digit_to_display_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.575ns (28.696%)  route 3.914ns (71.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.909     5.489    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508     4.849    db_reset/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[0]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.575ns (28.696%)  route 3.914ns (71.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.909     5.489    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508     4.849    db_reset/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[1]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.575ns (28.696%)  route 3.914ns (71.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.909     5.489    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508     4.849    db_reset/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[2]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.575ns (29.451%)  route 3.773ns (70.549%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.769     5.349    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507     4.848    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[3]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.575ns (29.451%)  route 3.773ns (70.549%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.769     5.349    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507     4.848    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[4]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.575ns (29.451%)  route 3.773ns (70.549%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.769     5.349    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507     4.848    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[5]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.117ns  (logic 1.575ns (30.782%)  route 3.542ns (69.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.537     5.117    db_reset/counter[8]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506     4.847    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[6]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.117ns  (logic 1.575ns (30.782%)  route 3.542ns (69.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.537     5.117    db_reset/counter[8]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506     4.847    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.117ns  (logic 1.575ns (30.782%)  route 3.542ns (69.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.456    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.580 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.537     5.117    db_reset/counter[8]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506     4.847    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[8]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/button_last_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.451ns (32.457%)  route 3.020ns (67.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           3.020     4.471    db_reset/btnRstGame_IBUF
    SLICE_X60Y21         FDRE                                         r  db_reset/button_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506     4.847    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/button_last_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.264ns (16.470%)  route 1.341ns (83.530%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.341     1.560    db_reset/btnRstGame_IBUF
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.605 r  db_reset/stable_i_1/O
                         net (fo=1, routed)           0.000     1.605    db_reset/stable_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/stable_reg/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/button_last_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.219ns (13.521%)  route 1.403ns (86.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.403     1.622    db_reset/btnRstGame_IBUF
    SLICE_X60Y21         FDRE                                         r  db_reset/button_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  db_reset/button_last_reg/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.264ns (14.301%)  route 1.584ns (85.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.182     1.849    db_reset/counter[8]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[6]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.264ns (14.301%)  route 1.584ns (85.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.182     1.849    db_reset/counter[8]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[7]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.264ns (14.301%)  route 1.584ns (85.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.182     1.849    db_reset/counter[8]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.852     1.979    db_reset/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  db_reset/counter_reg[8]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.264ns (13.587%)  route 1.681ns (86.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.280     1.946    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[3]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.264ns (13.587%)  route 1.681ns (86.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.280     1.946    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[4]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.264ns (13.587%)  route 1.681ns (86.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.280     1.946    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    db_reset/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  db_reset/counter_reg[5]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.264ns (13.221%)  route 1.735ns (86.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.333     2.000    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    db_reset/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[0]/C

Slack:                    inf
  Source:                 btnRstGame
                            (input port)
  Destination:            db_reset/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.264ns (13.221%)  route 1.735ns (86.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnRstGame (IN)
                         net (fo=0)                   0.000     0.000    btnRstGame
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnRstGame_IBUF_inst/O
                         net (fo=3, routed)           1.402     1.621    db_reset/btnRstGame_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.666 r  db_reset/counter[8]_i_1/O
                         net (fo=9, routed)           0.333     2.000    db_reset/counter[8]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    db_reset/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  db_reset/counter_reg[1]/C





