Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun 13 15:45:21 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.000        0.000                      0                  291        0.161        0.000                      0                  291        3.000        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       13.000        0.000                      0                  291        0.161        0.000                      0                  291        9.500        0.000                       0                   144  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz                     
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       13.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.000ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.732ns (39.323%)  route 4.216ns (60.677%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.776    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X81Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.110 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.110    I2C_CONTROLLER_n_37
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 13.000    

Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 2.711ns (39.139%)  route 4.216ns (60.861%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.776    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X81Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.089 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.089    I2C_CONTROLLER_n_35
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 13.021    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 2.637ns (38.482%)  route 4.216ns (61.518%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.776    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X81Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.015 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.015    I2C_CONTROLLER_n_36
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.111ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.621ns (38.338%)  route 4.216ns (61.662%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.776 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.776    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X81Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.999 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.999    I2C_CONTROLLER_n_38
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                 13.111    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.618ns (38.311%)  route 4.216ns (61.689%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.996 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.996    I2C_CONTROLLER_n_33
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.135ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.597ns (38.121%)  route 4.216ns (61.879%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.975 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.975    I2C_CONTROLLER_n_31
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 13.135    

Slack (MET) :             13.209ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.523ns (37.441%)  route 4.216ns (62.559%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.901 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.901    I2C_CONTROLLER_n_32
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                 13.209    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.507ns (37.293%)  route 4.216ns (62.707%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.662 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X81Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER_n_34
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X81Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X81Y119        FDRE (Setup_fdre_C_D)        0.062    19.110    r_PIXEL_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.504ns (37.265%)  route 4.216ns (62.735%))
  Logic Levels:           10  (CARRY4=6 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.882 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.882    I2C_CONTROLLER_n_29
    SLICE_X81Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.577    18.556    w_CLOCK_OUT1
    SLICE_X81Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/C
                         clock pessimism              0.577    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X81Y118        FDRE (Setup_fdre_C_D)        0.062    19.111    r_PIXEL_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 2.483ns (37.068%)  route 4.216ns (62.932%))
  Logic Levels:           10  (CARRY4=6 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    w_CLOCK_OUT1
    SLICE_X81Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.381 f  r_PIXEL_COUNTER_reg[6]/Q
                         net (fo=8, routed)           1.440     1.059    r_PIXEL_COUNTER_reg[6]
    SLICE_X82Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.183 r  r_PIXEL_COUNTER[0]_i_16/O
                         net (fo=1, routed)           0.674     1.857    r_PIXEL_COUNTER[0]_i_16_n_0
    SLICE_X82Y116        LUT5 (Prop_lut5_I4_O)        0.152     2.009 f  r_PIXEL_COUNTER[0]_i_12/O
                         net (fo=1, routed)           0.854     2.863    r_PIXEL_COUNTER[0]_i_12_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I1_O)        0.326     3.189 f  r_PIXEL_COUNTER[0]_i_10/O
                         net (fo=32, routed)          1.247     4.436    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     4.560    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X81Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.092 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.092    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.206 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.206    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.320 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.320    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.434 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.434    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.548 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.861 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.861    I2C_CONTROLLER_n_27
    SLICE_X81Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.577    18.556    w_CLOCK_OUT1
    SLICE_X81Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/C
                         clock pessimism              0.577    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X81Y118        FDRE (Setup_fdre_C_D)        0.062    19.111    r_PIXEL_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 13.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.710%)  route 0.127ns (47.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.592    -0.572    w_CLOCK_OUT1
    SLICE_X85Y119        FDRE                                         r  r_DATA_WR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  r_DATA_WR_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.305    I2C_CONTROLLER/Q[2]
    SLICE_X87Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X87Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[2]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.070    -0.465    I2C_CONTROLLER/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.596    -0.568    I2C_CONTROLLER/clk_out1
    SLICE_X86Y116        FDRE                                         r  I2C_CONTROLLER/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  I2C_CONTROLLER/count_reg[5]/Q
                         net (fo=7, routed)           0.098    -0.329    I2C_CONTROLLER/count_reg_n_0_[5]
    SLICE_X87Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  I2C_CONTROLLER/data_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.284    I2C_CONTROLLER/data_clk
    SLICE_X87Y116        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.807    I2C_CONTROLLER/clk_out1
    SLICE_X87Y116        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/C
                         clock pessimism              0.252    -0.555    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.091    -0.464    I2C_CONTROLLER/data_clk_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.134    -0.297    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[2]
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  I2C_CONTROLLER/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    I2C_CONTROLLER/bit_cnt[2]_i_1_n_0
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.120    -0.438    I2C_CONTROLLER/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.592    -0.572    w_CLOCK_OUT1
    SLICE_X82Y119        FDRE                                         r  r_DATA_WR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  r_DATA_WR_reg[4]/Q
                         net (fo=2, routed)           0.130    -0.301    I2C_CONTROLLER/Q[4]
    SLICE_X86Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X86Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.047    -0.488    I2C_CONTROLLER/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.138    -0.293    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[2]
    SLICE_X88Y119        LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  I2C_CONTROLLER/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    I2C_CONTROLLER/bit_cnt[0]_i_1_n_0
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[0]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.121    -0.437    I2C_CONTROLLER/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.320%)  route 0.118ns (35.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  I2C_CONTROLLER/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.118    -0.290    I2C_CONTROLLER/bit_cnt__0[2]
    SLICE_X89Y119        LUT4 (Prop_lut4_I3_O)        0.048    -0.242 r  I2C_CONTROLLER/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    I2C_CONTROLLER/FSM_onehot_state[3]_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.107    -0.451    I2C_CONTROLLER/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.892%)  route 0.173ns (55.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.593    -0.571    w_CLOCK_OUT1
    SLICE_X82Y118        FDRE                                         r  r_DATA_WR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  r_DATA_WR_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.257    I2C_CONTROLLER/Q[1]
    SLICE_X87Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X87Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[1]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.066    -0.469    I2C_CONTROLLER/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.992%)  route 0.118ns (36.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  I2C_CONTROLLER/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.118    -0.290    I2C_CONTROLLER/bit_cnt__0[2]
    SLICE_X89Y119        LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  I2C_CONTROLLER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    I2C_CONTROLLER/FSM_onehot_state[2]_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.091    -0.467    I2C_CONTROLLER/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/sda_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.931%)  route 0.147ns (44.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/Q
                         net (fo=6, routed)           0.147    -0.284    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[5]
    SLICE_X89Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.239 r  I2C_CONTROLLER/sda_int_i_1/O
                         net (fo=1, routed)           0.000    -0.239    I2C_CONTROLLER/sda_int_i_1_n_0
    SLICE_X89Y120        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.861    -0.811    I2C_CONTROLLER/clk_out1
    SLICE_X89Y120        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
                         clock pessimism              0.253    -0.558    
    SLICE_X89Y120        FDRE (Hold_fdre_C_D)         0.092    -0.466    I2C_CONTROLLER/sda_int_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/stretch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.696%)  route 0.181ns (49.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.595    -0.569    I2C_CONTROLLER/clk_out1
    SLICE_X87Y117        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  I2C_CONTROLLER/stretch_reg/Q
                         net (fo=10, routed)          0.181    -0.247    I2C_CONTROLLER/stretch_reg_n_0
    SLICE_X88Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.202 r  I2C_CONTROLLER/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    I2C_CONTROLLER/count[1]
    SLICE_X88Y116        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.866    -0.807    I2C_CONTROLLER/clk_out1
    SLICE_X88Y116        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.121    -0.433    I2C_CONTROLLER/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y116    r_COM_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y118    r_COM_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y118    r_COM_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y119    r_COM_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y119    r_COM_COUNTER_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y119    r_COM_COUNTER_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y119    r_COM_COUNTER_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y120    r_COM_COUNTER_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y116    r_COM_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y116    r_COM_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y116    r_COM_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y116    r_COM_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y118    r_COM_COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y119    r_COM_COUNTER_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 4.508ns (56.898%)  route 3.415ns (43.102%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.703    -0.837    I2C_CONTROLLER/clk_out1
    SLICE_X88Y120        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_fdre_C_Q)         0.478    -0.359 r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.918     0.559    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[1]
    SLICE_X89Y120        LUT4 (Prop_lut4_I3_O)        0.323     0.882 f  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           2.497     3.379    o_oled_sda_TRI
    F5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.707     7.086 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.086    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 4.209ns (56.549%)  route 3.234ns (43.451%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.708    -0.832    I2C_CONTROLLER/clk_out1
    SLICE_X88Y116        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.314 f  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.942     0.628    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X89Y119        LUT2 (Prop_lut2_I1_O)        0.124     0.752 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.292     3.044    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     6.611 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.611    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.033ns (49.785%)  route 1.042ns (50.215%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.148    -0.259    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X89Y119        LUT2 (Prop_lut2_I0_O)        0.045    -0.214 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.894     0.680    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.504 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.504    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/sda_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.077ns (45.818%)  route 1.274ns (54.182%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.592    -0.572    I2C_CONTROLLER/clk_out1
    SLICE_X89Y120        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  I2C_CONTROLLER/sda_int_reg/Q
                         net (fo=3, routed)           0.290    -0.141    I2C_CONTROLLER/sda_int_reg_n_0
    SLICE_X89Y120        LUT4 (Prop_lut4_I0_O)        0.045    -0.096 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.983     0.887    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.891     1.778 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.778    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 1.621ns (40.917%)  route 2.340ns (59.083%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.340     3.837    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.124     3.961 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     3.961    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         1.588    -1.433    I2C_CONTROLLER/clk_out1
    SLICE_X87Y117        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.309ns (25.181%)  route 0.919ns (74.819%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.919     1.184    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.229 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.229    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=142, routed)         0.864    -0.808    I2C_CONTROLLER/clk_out1
    SLICE_X87Y117        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





