Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 15 10:55:51 2024
| Host         : ECEB-3022-11 running 64-bit major release  (build 9200)
| Command      : report_drc -file bd_wrapper_drc_routed.rpt -pb bd_wrapper_drc_routed.pb -rpx bd_wrapper_drc_routed.rpx
| Design       : bd_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+------------------------+------------+
| Rule      | Severity | Description            | Violations |
+-----------+----------+------------------------+------------+
| REQP-1709 | Warning  | Clock output buffering | 1          |
+-----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of bd_i/mig_7series_0/u_bd_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>


