
TimeCompareUnit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007adc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407adc  00407adc  00017adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00407ae4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000108  204009b8  0040849c  000209b8  2**2
                  ALLOC
  4 .stack        00000400  20400ac0  004085a4  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20400ec0  004089a4  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   000190ca  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003027  00000000  00000000  00039b09  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005191  00000000  00000000  0003cb30  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a28  00000000  00000000  00041cc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a60  00000000  00000000  000426e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000206e2  00000000  00000000  00043149  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c195  00000000  00000000  0006382b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009957c  00000000  00000000  0006f9c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000293c  00000000  00000000  00108f3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 0e 40 20 49 08 40 00 47 08 40 00 47 08 40 00     ..@ I.@.G.@.G.@.
  400010:	47 08 40 00 47 08 40 00 47 08 40 00 00 00 00 00     G.@.G.@.G.@.....
	...
  40002c:	47 08 40 00 47 08 40 00 00 00 00 00 47 08 40 00     G.@.G.@.....G.@.
  40003c:	e1 10 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  40004c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40005c:	47 08 40 00 47 08 40 00 00 00 00 00 e9 04 40 00     G.@.G.@.......@.
  40006c:	fd 04 40 00 11 05 40 00 47 08 40 00 47 08 40 00     ..@...@.G.@.G.@.
  40007c:	47 08 40 00 25 05 40 00 39 05 40 00 47 08 40 00     G.@.%.@.9.@.G.@.
  40008c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40009c:	09 0b 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  4000ac:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000bc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000cc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000dc:	f9 0a 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  4000ec:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000fc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40010c:	47 08 40 00 47 08 40 00 00 00 00 00 00 00 00 00     G.@.G.@.........
  40011c:	00 00 00 00 47 08 40 00 47 08 40 00 47 08 40 00     ....G.@.G.@.G.@.
  40012c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40013c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40014c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40015c:	47 08 40 00 47 08 40 00 47 08 40 00                 G.@.G.@.G.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009b8 	.word	0x204009b8
  400184:	00000000 	.word	0x00000000
  400188:	00407ae4 	.word	0x00407ae4

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00407ae4 	.word	0x00407ae4
  4001c8:	204009bc 	.word	0x204009bc
  4001cc:	00407ae4 	.word	0x00407ae4
  4001d0:	00000000 	.word	0x00000000

004001d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001d6:	4810      	ldr	r0, [pc, #64]	; (400218 <sysclk_init+0x44>)
  4001d8:	4b10      	ldr	r3, [pc, #64]	; (40021c <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001dc:	213e      	movs	r1, #62	; 0x3e
  4001de:	2000      	movs	r0, #0
  4001e0:	4b0f      	ldr	r3, [pc, #60]	; (400220 <sysclk_init+0x4c>)
  4001e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001e4:	4c0f      	ldr	r4, [pc, #60]	; (400224 <sysclk_init+0x50>)
  4001e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001e8:	2800      	cmp	r0, #0
  4001ea:	d0fc      	beq.n	4001e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ec:	4b0e      	ldr	r3, [pc, #56]	; (400228 <sysclk_init+0x54>)
  4001ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <sysclk_init+0x58>)
  4001f2:	4b0f      	ldr	r3, [pc, #60]	; (400230 <sysclk_init+0x5c>)
  4001f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001f6:	4c0f      	ldr	r4, [pc, #60]	; (400234 <sysclk_init+0x60>)
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001fe:	2002      	movs	r0, #2
  400200:	4b0d      	ldr	r3, [pc, #52]	; (400238 <sysclk_init+0x64>)
  400202:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400204:	2010      	movs	r0, #16
  400206:	4b0d      	ldr	r3, [pc, #52]	; (40023c <sysclk_init+0x68>)
  400208:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020a:	4b0d      	ldr	r3, [pc, #52]	; (400240 <sysclk_init+0x6c>)
  40020c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40020e:	480d      	ldr	r0, [pc, #52]	; (400244 <sysclk_init+0x70>)
  400210:	4b02      	ldr	r3, [pc, #8]	; (40021c <sysclk_init+0x48>)
  400212:	4798      	blx	r3
  400214:	bd10      	pop	{r4, pc}
  400216:	bf00      	nop
  400218:	07270e00 	.word	0x07270e00
  40021c:	00400a1d 	.word	0x00400a1d
  400220:	0040066d 	.word	0x0040066d
  400224:	004006c1 	.word	0x004006c1
  400228:	004006d1 	.word	0x004006d1
  40022c:	20183f01 	.word	0x20183f01
  400230:	400e0600 	.word	0x400e0600
  400234:	004006e1 	.word	0x004006e1
  400238:	004005d1 	.word	0x004005d1
  40023c:	00400609 	.word	0x00400609
  400240:	00400911 	.word	0x00400911
  400244:	08f0d180 	.word	0x08f0d180

00400248 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40024c:	b980      	cbnz	r0, 400270 <_read+0x28>
  40024e:	460c      	mov	r4, r1
  400250:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400252:	2a00      	cmp	r2, #0
  400254:	dd0f      	ble.n	400276 <_read+0x2e>
  400256:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400258:	4e08      	ldr	r6, [pc, #32]	; (40027c <_read+0x34>)
  40025a:	4d09      	ldr	r5, [pc, #36]	; (400280 <_read+0x38>)
  40025c:	6830      	ldr	r0, [r6, #0]
  40025e:	4621      	mov	r1, r4
  400260:	682b      	ldr	r3, [r5, #0]
  400262:	4798      	blx	r3
		ptr++;
  400264:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400266:	42bc      	cmp	r4, r7
  400268:	d1f8      	bne.n	40025c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40026a:	4640      	mov	r0, r8
  40026c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400270:	f04f 38ff 	mov.w	r8, #4294967295
  400274:	e7f9      	b.n	40026a <_read+0x22>
	for (; len > 0; --len) {
  400276:	4680      	mov	r8, r0
  400278:	e7f7      	b.n	40026a <_read+0x22>
  40027a:	bf00      	nop
  40027c:	20400a94 	.word	0x20400a94
  400280:	20400a8c 	.word	0x20400a8c

00400284 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400284:	3801      	subs	r0, #1
  400286:	2802      	cmp	r0, #2
  400288:	d815      	bhi.n	4002b6 <_write+0x32>
{
  40028a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028e:	460e      	mov	r6, r1
  400290:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400292:	b19a      	cbz	r2, 4002bc <_write+0x38>
  400294:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400296:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002d0 <_write+0x4c>
  40029a:	4f0c      	ldr	r7, [pc, #48]	; (4002cc <_write+0x48>)
  40029c:	f8d8 0000 	ldr.w	r0, [r8]
  4002a0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002a4:	683b      	ldr	r3, [r7, #0]
  4002a6:	4798      	blx	r3
  4002a8:	2800      	cmp	r0, #0
  4002aa:	db0a      	blt.n	4002c2 <_write+0x3e>
  4002ac:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002ae:	3c01      	subs	r4, #1
  4002b0:	d1f4      	bne.n	40029c <_write+0x18>
  4002b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b6:	f04f 30ff 	mov.w	r0, #4294967295
  4002ba:	4770      	bx	lr
	for (; len != 0; --len) {
  4002bc:	4610      	mov	r0, r2
  4002be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4002c2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4002c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ca:	bf00      	nop
  4002cc:	20400a90 	.word	0x20400a90
  4002d0:	20400a94 	.word	0x20400a94

004002d4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002d4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002da:	4b3b      	ldr	r3, [pc, #236]	; (4003c8 <board_init+0xf4>)
  4002dc:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002de:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  4002e2:	4a3a      	ldr	r2, [pc, #232]	; (4003cc <board_init+0xf8>)
  4002e4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002e6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  4002ea:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002f0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4002f4:	4b36      	ldr	r3, [pc, #216]	; (4003d0 <board_init+0xfc>)
  4002f6:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4002fa:	f022 0201 	bic.w	r2, r2, #1
  4002fe:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400302:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400306:	f022 0201 	bic.w	r2, r2, #1
  40030a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40030e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400312:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400316:	200a      	movs	r0, #10
  400318:	4c2e      	ldr	r4, [pc, #184]	; (4003d4 <board_init+0x100>)
  40031a:	47a0      	blx	r4
  40031c:	200b      	movs	r0, #11
  40031e:	47a0      	blx	r4
  400320:	200c      	movs	r0, #12
  400322:	47a0      	blx	r4
  400324:	2010      	movs	r0, #16
  400326:	47a0      	blx	r4
  400328:	2011      	movs	r0, #17
  40032a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40032c:	4b2a      	ldr	r3, [pc, #168]	; (4003d8 <board_init+0x104>)
  40032e:	f44f 7280 	mov.w	r2, #256	; 0x100
  400332:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400334:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400338:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40033a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40033e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400342:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400344:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400348:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40034a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40034e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400350:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400352:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400356:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400358:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40035c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40035e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400360:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400364:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400366:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40036a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40036e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400372:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400376:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400378:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40037c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40037e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400380:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400384:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400386:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40038a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40038c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40038e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400392:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400394:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400396:	4a11      	ldr	r2, [pc, #68]	; (4003dc <board_init+0x108>)
  400398:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40039c:	f043 0310 	orr.w	r3, r3, #16
  4003a0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003a4:	4b0e      	ldr	r3, [pc, #56]	; (4003e0 <board_init+0x10c>)
  4003a6:	2210      	movs	r2, #16
  4003a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4003b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003b8:	4311      	orrs	r1, r2
  4003ba:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4003bc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003be:	4311      	orrs	r1, r2
  4003c0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003c2:	605a      	str	r2, [r3, #4]
  4003c4:	bd10      	pop	{r4, pc}
  4003c6:	bf00      	nop
  4003c8:	400e1850 	.word	0x400e1850
  4003cc:	5a00080c 	.word	0x5a00080c
  4003d0:	e000ed00 	.word	0xe000ed00
  4003d4:	004006f1 	.word	0x004006f1
  4003d8:	400e1200 	.word	0x400e1200
  4003dc:	40088000 	.word	0x40088000
  4003e0:	400e1000 	.word	0x400e1000

004003e4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4003e4:	f012 0f10 	tst.w	r2, #16
  4003e8:	d012      	beq.n	400410 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4003ea:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4003ee:	f012 0f20 	tst.w	r2, #32
  4003f2:	d007      	beq.n	400404 <pio_configure_interrupt+0x20>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4003f4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4003f8:	f012 0f40 	tst.w	r2, #64	; 0x40
  4003fc:	d005      	beq.n	40040a <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4003fe:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400402:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400404:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400408:	e7f6      	b.n	4003f8 <pio_configure_interrupt+0x14>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40040a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40040e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400410:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400414:	4770      	bx	lr

00400416 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  400416:	6401      	str	r1, [r0, #64]	; 0x40
  400418:	4770      	bx	lr

0040041a <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40041a:	6441      	str	r1, [r0, #68]	; 0x44
  40041c:	4770      	bx	lr

0040041e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40041e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400420:	4770      	bx	lr

00400422 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400422:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400424:	4770      	bx	lr
	...

00400428 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40042c:	4604      	mov	r4, r0
  40042e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400430:	4b0e      	ldr	r3, [pc, #56]	; (40046c <pio_handler_process+0x44>)
  400432:	4798      	blx	r3
  400434:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400436:	4620      	mov	r0, r4
  400438:	4b0d      	ldr	r3, [pc, #52]	; (400470 <pio_handler_process+0x48>)
  40043a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40043c:	4005      	ands	r5, r0
  40043e:	d013      	beq.n	400468 <pio_handler_process+0x40>
  400440:	4c0c      	ldr	r4, [pc, #48]	; (400474 <pio_handler_process+0x4c>)
  400442:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400446:	e003      	b.n	400450 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400448:	42b4      	cmp	r4, r6
  40044a:	d00d      	beq.n	400468 <pio_handler_process+0x40>
  40044c:	3410      	adds	r4, #16
		while (status != 0) {
  40044e:	b15d      	cbz	r5, 400468 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400450:	6820      	ldr	r0, [r4, #0]
  400452:	4540      	cmp	r0, r8
  400454:	d1f8      	bne.n	400448 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400456:	6861      	ldr	r1, [r4, #4]
  400458:	4229      	tst	r1, r5
  40045a:	d0f5      	beq.n	400448 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40045c:	68e3      	ldr	r3, [r4, #12]
  40045e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400460:	6863      	ldr	r3, [r4, #4]
  400462:	ea25 0503 	bic.w	r5, r5, r3
  400466:	e7ef      	b.n	400448 <pio_handler_process+0x20>
  400468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40046c:	0040041f 	.word	0x0040041f
  400470:	00400423 	.word	0x00400423
  400474:	204009d4 	.word	0x204009d4

00400478 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40047a:	4c18      	ldr	r4, [pc, #96]	; (4004dc <pio_handler_set+0x64>)
  40047c:	6826      	ldr	r6, [r4, #0]
  40047e:	2e06      	cmp	r6, #6
  400480:	d82a      	bhi.n	4004d8 <pio_handler_set+0x60>
  400482:	f04f 0c00 	mov.w	ip, #0
  400486:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400488:	4f15      	ldr	r7, [pc, #84]	; (4004e0 <pio_handler_set+0x68>)
  40048a:	e004      	b.n	400496 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40048c:	3401      	adds	r4, #1
  40048e:	b2e4      	uxtb	r4, r4
  400490:	46a4      	mov	ip, r4
  400492:	42a6      	cmp	r6, r4
  400494:	d309      	bcc.n	4004aa <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400496:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400498:	0125      	lsls	r5, r4, #4
  40049a:	597d      	ldr	r5, [r7, r5]
  40049c:	428d      	cmp	r5, r1
  40049e:	d1f5      	bne.n	40048c <pio_handler_set+0x14>
  4004a0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4004a4:	686d      	ldr	r5, [r5, #4]
  4004a6:	4295      	cmp	r5, r2
  4004a8:	d1f0      	bne.n	40048c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4004aa:	4d0d      	ldr	r5, [pc, #52]	; (4004e0 <pio_handler_set+0x68>)
  4004ac:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4004b0:	eb05 040e 	add.w	r4, r5, lr
  4004b4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4004b8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4004ba:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4004bc:	9906      	ldr	r1, [sp, #24]
  4004be:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4004c0:	3601      	adds	r6, #1
  4004c2:	4566      	cmp	r6, ip
  4004c4:	d005      	beq.n	4004d2 <pio_handler_set+0x5a>
  4004c6:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4004c8:	461a      	mov	r2, r3
  4004ca:	4b06      	ldr	r3, [pc, #24]	; (4004e4 <pio_handler_set+0x6c>)
  4004cc:	4798      	blx	r3

	return 0;
  4004ce:	2000      	movs	r0, #0
  4004d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4004d2:	4902      	ldr	r1, [pc, #8]	; (4004dc <pio_handler_set+0x64>)
  4004d4:	600e      	str	r6, [r1, #0]
  4004d6:	e7f6      	b.n	4004c6 <pio_handler_set+0x4e>
		return 1;
  4004d8:	2001      	movs	r0, #1
}
  4004da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004dc:	20400a44 	.word	0x20400a44
  4004e0:	204009d4 	.word	0x204009d4
  4004e4:	004003e5 	.word	0x004003e5

004004e8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004ea:	210a      	movs	r1, #10
  4004ec:	4801      	ldr	r0, [pc, #4]	; (4004f4 <PIOA_Handler+0xc>)
  4004ee:	4b02      	ldr	r3, [pc, #8]	; (4004f8 <PIOA_Handler+0x10>)
  4004f0:	4798      	blx	r3
  4004f2:	bd08      	pop	{r3, pc}
  4004f4:	400e0e00 	.word	0x400e0e00
  4004f8:	00400429 	.word	0x00400429

004004fc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004fc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004fe:	210b      	movs	r1, #11
  400500:	4801      	ldr	r0, [pc, #4]	; (400508 <PIOB_Handler+0xc>)
  400502:	4b02      	ldr	r3, [pc, #8]	; (40050c <PIOB_Handler+0x10>)
  400504:	4798      	blx	r3
  400506:	bd08      	pop	{r3, pc}
  400508:	400e1000 	.word	0x400e1000
  40050c:	00400429 	.word	0x00400429

00400510 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400510:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400512:	210c      	movs	r1, #12
  400514:	4801      	ldr	r0, [pc, #4]	; (40051c <PIOC_Handler+0xc>)
  400516:	4b02      	ldr	r3, [pc, #8]	; (400520 <PIOC_Handler+0x10>)
  400518:	4798      	blx	r3
  40051a:	bd08      	pop	{r3, pc}
  40051c:	400e1200 	.word	0x400e1200
  400520:	00400429 	.word	0x00400429

00400524 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400524:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400526:	2110      	movs	r1, #16
  400528:	4801      	ldr	r0, [pc, #4]	; (400530 <PIOD_Handler+0xc>)
  40052a:	4b02      	ldr	r3, [pc, #8]	; (400534 <PIOD_Handler+0x10>)
  40052c:	4798      	blx	r3
  40052e:	bd08      	pop	{r3, pc}
  400530:	400e1400 	.word	0x400e1400
  400534:	00400429 	.word	0x00400429

00400538 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400538:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40053a:	2111      	movs	r1, #17
  40053c:	4801      	ldr	r0, [pc, #4]	; (400544 <PIOE_Handler+0xc>)
  40053e:	4b02      	ldr	r3, [pc, #8]	; (400548 <PIOE_Handler+0x10>)
  400540:	4798      	blx	r3
  400542:	bd08      	pop	{r3, pc}
  400544:	400e1600 	.word	0x400e1600
  400548:	00400429 	.word	0x00400429

0040054c <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  40054c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40054e:	4606      	mov	r6, r0
  400550:	460d      	mov	r5, r1
  400552:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  400554:	4b17      	ldr	r3, [pc, #92]	; (4005b4 <pio_handler_set_priority+0x68>)
  400556:	4798      	blx	r3
  400558:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  40055a:	f04f 31ff 	mov.w	r1, #4294967295
  40055e:	4630      	mov	r0, r6
  400560:	4b15      	ldr	r3, [pc, #84]	; (4005b8 <pio_handler_set_priority+0x6c>)
  400562:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  400564:	4630      	mov	r0, r6
  400566:	4b15      	ldr	r3, [pc, #84]	; (4005bc <pio_handler_set_priority+0x70>)
  400568:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40056a:	fa5f fe85 	uxtb.w	lr, r5
  40056e:	f00e 031f 	and.w	r3, lr, #31
  400572:	2201      	movs	r2, #1
  400574:	fa02 f303 	lsl.w	r3, r2, r3
  400578:	0968      	lsrs	r0, r5, #5
  40057a:	4911      	ldr	r1, [pc, #68]	; (4005c0 <pio_handler_set_priority+0x74>)
  40057c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  400580:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400584:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  400588:	2d00      	cmp	r5, #0
  40058a:	db0a      	blt.n	4005a2 <pio_handler_set_priority+0x56>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40058c:	0164      	lsls	r4, r4, #5
  40058e:	b2e4      	uxtb	r4, r4
  400590:	4a0c      	ldr	r2, [pc, #48]	; (4005c4 <pio_handler_set_priority+0x78>)
  400592:	5554      	strb	r4, [r2, r5]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400594:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  400598:	4639      	mov	r1, r7
  40059a:	4630      	mov	r0, r6
  40059c:	4b0a      	ldr	r3, [pc, #40]	; (4005c8 <pio_handler_set_priority+0x7c>)
  40059e:	4798      	blx	r3
  4005a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4005a2:	f00e 0e0f 	and.w	lr, lr, #15
  4005a6:	0164      	lsls	r4, r4, #5
  4005a8:	b2e4      	uxtb	r4, r4
  4005aa:	4a08      	ldr	r2, [pc, #32]	; (4005cc <pio_handler_set_priority+0x80>)
  4005ac:	f802 400e 	strb.w	r4, [r2, lr]
  4005b0:	e7f0      	b.n	400594 <pio_handler_set_priority+0x48>
  4005b2:	bf00      	nop
  4005b4:	00400423 	.word	0x00400423
  4005b8:	0040041b 	.word	0x0040041b
  4005bc:	0040041f 	.word	0x0040041f
  4005c0:	e000e100 	.word	0xe000e100
  4005c4:	e000e400 	.word	0xe000e400
  4005c8:	00400417 	.word	0x00400417
  4005cc:	e000ed14 	.word	0xe000ed14

004005d0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4005d0:	2803      	cmp	r0, #3
  4005d2:	d011      	beq.n	4005f8 <pmc_mck_set_division+0x28>
  4005d4:	2804      	cmp	r0, #4
  4005d6:	d012      	beq.n	4005fe <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4005d8:	2802      	cmp	r0, #2
  4005da:	bf0c      	ite	eq
  4005dc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4005e0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4005e2:	4a08      	ldr	r2, [pc, #32]	; (400604 <pmc_mck_set_division+0x34>)
  4005e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4005e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4005ea:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4005ec:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4005ee:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005f0:	f013 0f08 	tst.w	r3, #8
  4005f4:	d0fb      	beq.n	4005ee <pmc_mck_set_division+0x1e>
}
  4005f6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4005f8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4005fc:	e7f1      	b.n	4005e2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4005fe:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400602:	e7ee      	b.n	4005e2 <pmc_mck_set_division+0x12>
  400604:	400e0600 	.word	0x400e0600

00400608 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400608:	4a17      	ldr	r2, [pc, #92]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  40060a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40060c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400610:	4318      	orrs	r0, r3
  400612:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400614:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400616:	f013 0f08 	tst.w	r3, #8
  40061a:	d10a      	bne.n	400632 <pmc_switch_mck_to_pllack+0x2a>
  40061c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400620:	4911      	ldr	r1, [pc, #68]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  400622:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400624:	f012 0f08 	tst.w	r2, #8
  400628:	d103      	bne.n	400632 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40062a:	3b01      	subs	r3, #1
  40062c:	d1f9      	bne.n	400622 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40062e:	2001      	movs	r0, #1
  400630:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400632:	4a0d      	ldr	r2, [pc, #52]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  400634:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400636:	f023 0303 	bic.w	r3, r3, #3
  40063a:	f043 0302 	orr.w	r3, r3, #2
  40063e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400640:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400642:	f013 0f08 	tst.w	r3, #8
  400646:	d10a      	bne.n	40065e <pmc_switch_mck_to_pllack+0x56>
  400648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40064c:	4906      	ldr	r1, [pc, #24]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  40064e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400650:	f012 0f08 	tst.w	r2, #8
  400654:	d105      	bne.n	400662 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400656:	3b01      	subs	r3, #1
  400658:	d1f9      	bne.n	40064e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40065a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40065c:	4770      	bx	lr
	return 0;
  40065e:	2000      	movs	r0, #0
  400660:	4770      	bx	lr
  400662:	2000      	movs	r0, #0
  400664:	4770      	bx	lr
  400666:	bf00      	nop
  400668:	400e0600 	.word	0x400e0600

0040066c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40066c:	b9a0      	cbnz	r0, 400698 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40066e:	480e      	ldr	r0, [pc, #56]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  400670:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400672:	0209      	lsls	r1, r1, #8
  400674:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400676:	4a0d      	ldr	r2, [pc, #52]	; (4006ac <pmc_switch_mainck_to_xtal+0x40>)
  400678:	401a      	ands	r2, r3
  40067a:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <pmc_switch_mainck_to_xtal+0x44>)
  40067c:	4313      	orrs	r3, r2
  40067e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400680:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400682:	4602      	mov	r2, r0
  400684:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400686:	f013 0f01 	tst.w	r3, #1
  40068a:	d0fb      	beq.n	400684 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40068c:	4a06      	ldr	r2, [pc, #24]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40068e:	6a11      	ldr	r1, [r2, #32]
  400690:	4b08      	ldr	r3, [pc, #32]	; (4006b4 <pmc_switch_mainck_to_xtal+0x48>)
  400692:	430b      	orrs	r3, r1
  400694:	6213      	str	r3, [r2, #32]
  400696:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400698:	4903      	ldr	r1, [pc, #12]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40069a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40069c:	4a06      	ldr	r2, [pc, #24]	; (4006b8 <pmc_switch_mainck_to_xtal+0x4c>)
  40069e:	401a      	ands	r2, r3
  4006a0:	4b06      	ldr	r3, [pc, #24]	; (4006bc <pmc_switch_mainck_to_xtal+0x50>)
  4006a2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006a4:	620b      	str	r3, [r1, #32]
  4006a6:	4770      	bx	lr
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	ffc8fffc 	.word	0xffc8fffc
  4006b0:	00370001 	.word	0x00370001
  4006b4:	01370000 	.word	0x01370000
  4006b8:	fec8fffc 	.word	0xfec8fffc
  4006bc:	01370002 	.word	0x01370002

004006c0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006c0:	4b02      	ldr	r3, [pc, #8]	; (4006cc <pmc_osc_is_ready_mainck+0xc>)
  4006c2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006c4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006c8:	4770      	bx	lr
  4006ca:	bf00      	nop
  4006cc:	400e0600 	.word	0x400e0600

004006d0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006d0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006d4:	4b01      	ldr	r3, [pc, #4]	; (4006dc <pmc_disable_pllack+0xc>)
  4006d6:	629a      	str	r2, [r3, #40]	; 0x28
  4006d8:	4770      	bx	lr
  4006da:	bf00      	nop
  4006dc:	400e0600 	.word	0x400e0600

004006e0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4006e0:	4b02      	ldr	r3, [pc, #8]	; (4006ec <pmc_is_locked_pllack+0xc>)
  4006e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006e4:	f000 0002 	and.w	r0, r0, #2
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop
  4006ec:	400e0600 	.word	0x400e0600

004006f0 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4006f0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4006f4:	4b05      	ldr	r3, [pc, #20]	; (40070c <pmc_enable_periph_clk+0x1c>)
  4006f6:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4006fa:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4006fe:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  400702:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400706:	2000      	movs	r0, #0
  400708:	4770      	bx	lr
  40070a:	bf00      	nop
  40070c:	400e0600 	.word	0x400e0600

00400710 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400710:	6943      	ldr	r3, [r0, #20]
  400712:	f013 0f02 	tst.w	r3, #2
  400716:	d002      	beq.n	40071e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400718:	61c1      	str	r1, [r0, #28]
	return 0;
  40071a:	2000      	movs	r0, #0
  40071c:	4770      	bx	lr
		return 1;
  40071e:	2001      	movs	r0, #1
}
  400720:	4770      	bx	lr

00400722 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400722:	6943      	ldr	r3, [r0, #20]
  400724:	f013 0f01 	tst.w	r3, #1
  400728:	d003      	beq.n	400732 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40072a:	6983      	ldr	r3, [r0, #24]
  40072c:	700b      	strb	r3, [r1, #0]
	return 0;
  40072e:	2000      	movs	r0, #0
  400730:	4770      	bx	lr
		return 1;
  400732:	2001      	movs	r0, #1
}
  400734:	4770      	bx	lr

00400736 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400736:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400738:	010b      	lsls	r3, r1, #4
  40073a:	4293      	cmp	r3, r2
  40073c:	d914      	bls.n	400768 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40073e:	00c9      	lsls	r1, r1, #3
  400740:	084b      	lsrs	r3, r1, #1
  400742:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400746:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40074a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40074c:	1e5c      	subs	r4, r3, #1
  40074e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400752:	428c      	cmp	r4, r1
  400754:	d901      	bls.n	40075a <usart_set_async_baudrate+0x24>
		return 1;
  400756:	2001      	movs	r0, #1
  400758:	e017      	b.n	40078a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40075a:	6841      	ldr	r1, [r0, #4]
  40075c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400760:	6041      	str	r1, [r0, #4]
  400762:	e00c      	b.n	40077e <usart_set_async_baudrate+0x48>
		return 1;
  400764:	2001      	movs	r0, #1
  400766:	e010      	b.n	40078a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400768:	0859      	lsrs	r1, r3, #1
  40076a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40076e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400772:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400774:	1e5c      	subs	r4, r3, #1
  400776:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40077a:	428c      	cmp	r4, r1
  40077c:	d8f2      	bhi.n	400764 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40077e:	0412      	lsls	r2, r2, #16
  400780:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400784:	431a      	orrs	r2, r3
  400786:	6202      	str	r2, [r0, #32]

	return 0;
  400788:	2000      	movs	r0, #0
}
  40078a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40078e:	4770      	bx	lr

00400790 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400790:	4b08      	ldr	r3, [pc, #32]	; (4007b4 <usart_reset+0x24>)
  400792:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400796:	2300      	movs	r3, #0
  400798:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40079a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40079c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40079e:	2388      	movs	r3, #136	; 0x88
  4007a0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4007a2:	2324      	movs	r3, #36	; 0x24
  4007a4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4007a6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4007aa:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4007ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4007b0:	6003      	str	r3, [r0, #0]
  4007b2:	4770      	bx	lr
  4007b4:	55534100 	.word	0x55534100

004007b8 <usart_init_rs232>:
{
  4007b8:	b570      	push	{r4, r5, r6, lr}
  4007ba:	4605      	mov	r5, r0
  4007bc:	460c      	mov	r4, r1
  4007be:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4007c0:	4b0f      	ldr	r3, [pc, #60]	; (400800 <usart_init_rs232+0x48>)
  4007c2:	4798      	blx	r3
	ul_reg_val = 0;
  4007c4:	2200      	movs	r2, #0
  4007c6:	4b0f      	ldr	r3, [pc, #60]	; (400804 <usart_init_rs232+0x4c>)
  4007c8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4007ca:	b1a4      	cbz	r4, 4007f6 <usart_init_rs232+0x3e>
  4007cc:	4632      	mov	r2, r6
  4007ce:	6821      	ldr	r1, [r4, #0]
  4007d0:	4628      	mov	r0, r5
  4007d2:	4b0d      	ldr	r3, [pc, #52]	; (400808 <usart_init_rs232+0x50>)
  4007d4:	4798      	blx	r3
  4007d6:	4602      	mov	r2, r0
  4007d8:	b978      	cbnz	r0, 4007fa <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007da:	6863      	ldr	r3, [r4, #4]
  4007dc:	68a1      	ldr	r1, [r4, #8]
  4007de:	430b      	orrs	r3, r1
  4007e0:	6921      	ldr	r1, [r4, #16]
  4007e2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007e4:	68e1      	ldr	r1, [r4, #12]
  4007e6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007e8:	4906      	ldr	r1, [pc, #24]	; (400804 <usart_init_rs232+0x4c>)
  4007ea:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4007ec:	6869      	ldr	r1, [r5, #4]
  4007ee:	430b      	orrs	r3, r1
  4007f0:	606b      	str	r3, [r5, #4]
}
  4007f2:	4610      	mov	r0, r2
  4007f4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4007f6:	2201      	movs	r2, #1
  4007f8:	e7fb      	b.n	4007f2 <usart_init_rs232+0x3a>
  4007fa:	2201      	movs	r2, #1
  4007fc:	e7f9      	b.n	4007f2 <usart_init_rs232+0x3a>
  4007fe:	bf00      	nop
  400800:	00400791 	.word	0x00400791
  400804:	20400a48 	.word	0x20400a48
  400808:	00400737 	.word	0x00400737

0040080c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40080c:	2340      	movs	r3, #64	; 0x40
  40080e:	6003      	str	r3, [r0, #0]
  400810:	4770      	bx	lr

00400812 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400812:	2310      	movs	r3, #16
  400814:	6003      	str	r3, [r0, #0]
  400816:	4770      	bx	lr

00400818 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400818:	6943      	ldr	r3, [r0, #20]
  40081a:	f013 0f02 	tst.w	r3, #2
  40081e:	d004      	beq.n	40082a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400820:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400824:	61c1      	str	r1, [r0, #28]
	return 0;
  400826:	2000      	movs	r0, #0
  400828:	4770      	bx	lr
		return 1;
  40082a:	2001      	movs	r0, #1
}
  40082c:	4770      	bx	lr

0040082e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40082e:	6943      	ldr	r3, [r0, #20]
  400830:	f013 0f01 	tst.w	r3, #1
  400834:	d005      	beq.n	400842 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400836:	6983      	ldr	r3, [r0, #24]
  400838:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40083c:	600b      	str	r3, [r1, #0]
	return 0;
  40083e:	2000      	movs	r0, #0
  400840:	4770      	bx	lr
		return 1;
  400842:	2001      	movs	r0, #1
}
  400844:	4770      	bx	lr

00400846 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400846:	e7fe      	b.n	400846 <Dummy_Handler>

00400848 <Reset_Handler>:
{
  400848:	b500      	push	{lr}
  40084a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40084c:	4b25      	ldr	r3, [pc, #148]	; (4008e4 <Reset_Handler+0x9c>)
  40084e:	4a26      	ldr	r2, [pc, #152]	; (4008e8 <Reset_Handler+0xa0>)
  400850:	429a      	cmp	r2, r3
  400852:	d010      	beq.n	400876 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400854:	4b25      	ldr	r3, [pc, #148]	; (4008ec <Reset_Handler+0xa4>)
  400856:	4a23      	ldr	r2, [pc, #140]	; (4008e4 <Reset_Handler+0x9c>)
  400858:	429a      	cmp	r2, r3
  40085a:	d20c      	bcs.n	400876 <Reset_Handler+0x2e>
  40085c:	3b01      	subs	r3, #1
  40085e:	1a9b      	subs	r3, r3, r2
  400860:	f023 0303 	bic.w	r3, r3, #3
  400864:	3304      	adds	r3, #4
  400866:	4413      	add	r3, r2
  400868:	491f      	ldr	r1, [pc, #124]	; (4008e8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40086a:	f851 0b04 	ldr.w	r0, [r1], #4
  40086e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400872:	429a      	cmp	r2, r3
  400874:	d1f9      	bne.n	40086a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400876:	4b1e      	ldr	r3, [pc, #120]	; (4008f0 <Reset_Handler+0xa8>)
  400878:	4a1e      	ldr	r2, [pc, #120]	; (4008f4 <Reset_Handler+0xac>)
  40087a:	429a      	cmp	r2, r3
  40087c:	d20a      	bcs.n	400894 <Reset_Handler+0x4c>
  40087e:	3b01      	subs	r3, #1
  400880:	1a9b      	subs	r3, r3, r2
  400882:	f023 0303 	bic.w	r3, r3, #3
  400886:	3304      	adds	r3, #4
  400888:	4413      	add	r3, r2
                *pDest++ = 0;
  40088a:	2100      	movs	r1, #0
  40088c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400890:	4293      	cmp	r3, r2
  400892:	d1fb      	bne.n	40088c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400894:	4a18      	ldr	r2, [pc, #96]	; (4008f8 <Reset_Handler+0xb0>)
  400896:	4b19      	ldr	r3, [pc, #100]	; (4008fc <Reset_Handler+0xb4>)
  400898:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40089c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40089e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4008a2:	fab3 f383 	clz	r3, r3
  4008a6:	095b      	lsrs	r3, r3, #5
  4008a8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4008aa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4008ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4008b0:	2200      	movs	r2, #0
  4008b2:	4b13      	ldr	r3, [pc, #76]	; (400900 <Reset_Handler+0xb8>)
  4008b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4008b6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4008b8:	4a12      	ldr	r2, [pc, #72]	; (400904 <Reset_Handler+0xbc>)
  4008ba:	6813      	ldr	r3, [r2, #0]
  4008bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4008c0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4008c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008c6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4008ca:	b129      	cbz	r1, 4008d8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4008cc:	2201      	movs	r2, #1
  4008ce:	4b0c      	ldr	r3, [pc, #48]	; (400900 <Reset_Handler+0xb8>)
  4008d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4008d2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4008d6:	b662      	cpsie	i
        __libc_init_array();
  4008d8:	4b0b      	ldr	r3, [pc, #44]	; (400908 <Reset_Handler+0xc0>)
  4008da:	4798      	blx	r3
        main();
  4008dc:	4b0b      	ldr	r3, [pc, #44]	; (40090c <Reset_Handler+0xc4>)
  4008de:	4798      	blx	r3
  4008e0:	e7fe      	b.n	4008e0 <Reset_Handler+0x98>
  4008e2:	bf00      	nop
  4008e4:	20400000 	.word	0x20400000
  4008e8:	00407ae4 	.word	0x00407ae4
  4008ec:	204009b8 	.word	0x204009b8
  4008f0:	20400ac0 	.word	0x20400ac0
  4008f4:	204009b8 	.word	0x204009b8
  4008f8:	e000ed00 	.word	0xe000ed00
  4008fc:	00400000 	.word	0x00400000
  400900:	20400000 	.word	0x20400000
  400904:	e000ed88 	.word	0xe000ed88
  400908:	0040130d 	.word	0x0040130d
  40090c:	004010f1 	.word	0x004010f1

00400910 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400910:	4b3b      	ldr	r3, [pc, #236]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400914:	f003 0303 	and.w	r3, r3, #3
  400918:	2b01      	cmp	r3, #1
  40091a:	d01d      	beq.n	400958 <SystemCoreClockUpdate+0x48>
  40091c:	b183      	cbz	r3, 400940 <SystemCoreClockUpdate+0x30>
  40091e:	2b02      	cmp	r3, #2
  400920:	d036      	beq.n	400990 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400922:	4b37      	ldr	r3, [pc, #220]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400926:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40092a:	2b70      	cmp	r3, #112	; 0x70
  40092c:	d05f      	beq.n	4009ee <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40092e:	4b34      	ldr	r3, [pc, #208]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400932:	4934      	ldr	r1, [pc, #208]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400934:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400938:	680b      	ldr	r3, [r1, #0]
  40093a:	40d3      	lsrs	r3, r2
  40093c:	600b      	str	r3, [r1, #0]
  40093e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400940:	4b31      	ldr	r3, [pc, #196]	; (400a08 <SystemCoreClockUpdate+0xf8>)
  400942:	695b      	ldr	r3, [r3, #20]
  400944:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400948:	bf14      	ite	ne
  40094a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40094e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400952:	4b2c      	ldr	r3, [pc, #176]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400954:	601a      	str	r2, [r3, #0]
  400956:	e7e4      	b.n	400922 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400958:	4b29      	ldr	r3, [pc, #164]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  40095a:	6a1b      	ldr	r3, [r3, #32]
  40095c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400960:	d003      	beq.n	40096a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400962:	4a2a      	ldr	r2, [pc, #168]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  400964:	4b27      	ldr	r3, [pc, #156]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400966:	601a      	str	r2, [r3, #0]
  400968:	e7db      	b.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40096a:	4a29      	ldr	r2, [pc, #164]	; (400a10 <SystemCoreClockUpdate+0x100>)
  40096c:	4b25      	ldr	r3, [pc, #148]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40096e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400970:	4b23      	ldr	r3, [pc, #140]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400972:	6a1b      	ldr	r3, [r3, #32]
  400974:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400978:	2b10      	cmp	r3, #16
  40097a:	d005      	beq.n	400988 <SystemCoreClockUpdate+0x78>
  40097c:	2b20      	cmp	r3, #32
  40097e:	d1d0      	bne.n	400922 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400980:	4a22      	ldr	r2, [pc, #136]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  400982:	4b20      	ldr	r3, [pc, #128]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400984:	601a      	str	r2, [r3, #0]
          break;
  400986:	e7cc      	b.n	400922 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400988:	4a22      	ldr	r2, [pc, #136]	; (400a14 <SystemCoreClockUpdate+0x104>)
  40098a:	4b1e      	ldr	r3, [pc, #120]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40098c:	601a      	str	r2, [r3, #0]
          break;
  40098e:	e7c8      	b.n	400922 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400990:	4b1b      	ldr	r3, [pc, #108]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400992:	6a1b      	ldr	r3, [r3, #32]
  400994:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400998:	d016      	beq.n	4009c8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40099a:	4a1c      	ldr	r2, [pc, #112]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  40099c:	4b19      	ldr	r3, [pc, #100]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40099e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4009a0:	4b17      	ldr	r3, [pc, #92]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009a4:	f003 0303 	and.w	r3, r3, #3
  4009a8:	2b02      	cmp	r3, #2
  4009aa:	d1ba      	bne.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4009ac:	4a14      	ldr	r2, [pc, #80]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4009b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4009b2:	4814      	ldr	r0, [pc, #80]	; (400a04 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4009b4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4009b8:	6803      	ldr	r3, [r0, #0]
  4009ba:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4009be:	b2d2      	uxtb	r2, r2
  4009c0:	fbb3 f3f2 	udiv	r3, r3, r2
  4009c4:	6003      	str	r3, [r0, #0]
  4009c6:	e7ac      	b.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4009c8:	4a11      	ldr	r2, [pc, #68]	; (400a10 <SystemCoreClockUpdate+0x100>)
  4009ca:	4b0e      	ldr	r3, [pc, #56]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009cc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4009ce:	4b0c      	ldr	r3, [pc, #48]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009d0:	6a1b      	ldr	r3, [r3, #32]
  4009d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009d6:	2b10      	cmp	r3, #16
  4009d8:	d005      	beq.n	4009e6 <SystemCoreClockUpdate+0xd6>
  4009da:	2b20      	cmp	r3, #32
  4009dc:	d1e0      	bne.n	4009a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4009de:	4a0b      	ldr	r2, [pc, #44]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  4009e0:	4b08      	ldr	r3, [pc, #32]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009e2:	601a      	str	r2, [r3, #0]
          break;
  4009e4:	e7dc      	b.n	4009a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4009e6:	4a0b      	ldr	r2, [pc, #44]	; (400a14 <SystemCoreClockUpdate+0x104>)
  4009e8:	4b06      	ldr	r3, [pc, #24]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009ea:	601a      	str	r2, [r3, #0]
          break;
  4009ec:	e7d8      	b.n	4009a0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4009ee:	4a05      	ldr	r2, [pc, #20]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009f0:	6813      	ldr	r3, [r2, #0]
  4009f2:	4909      	ldr	r1, [pc, #36]	; (400a18 <SystemCoreClockUpdate+0x108>)
  4009f4:	fba1 1303 	umull	r1, r3, r1, r3
  4009f8:	085b      	lsrs	r3, r3, #1
  4009fa:	6013      	str	r3, [r2, #0]
  4009fc:	4770      	bx	lr
  4009fe:	bf00      	nop
  400a00:	400e0600 	.word	0x400e0600
  400a04:	20400004 	.word	0x20400004
  400a08:	400e1810 	.word	0x400e1810
  400a0c:	00b71b00 	.word	0x00b71b00
  400a10:	003d0900 	.word	0x003d0900
  400a14:	007a1200 	.word	0x007a1200
  400a18:	aaaaaaab 	.word	0xaaaaaaab

00400a1c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400a1c:	4b16      	ldr	r3, [pc, #88]	; (400a78 <system_init_flash+0x5c>)
  400a1e:	4298      	cmp	r0, r3
  400a20:	d913      	bls.n	400a4a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400a22:	4b16      	ldr	r3, [pc, #88]	; (400a7c <system_init_flash+0x60>)
  400a24:	4298      	cmp	r0, r3
  400a26:	d915      	bls.n	400a54 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400a28:	4b15      	ldr	r3, [pc, #84]	; (400a80 <system_init_flash+0x64>)
  400a2a:	4298      	cmp	r0, r3
  400a2c:	d916      	bls.n	400a5c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400a2e:	4b15      	ldr	r3, [pc, #84]	; (400a84 <system_init_flash+0x68>)
  400a30:	4298      	cmp	r0, r3
  400a32:	d917      	bls.n	400a64 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400a34:	4b14      	ldr	r3, [pc, #80]	; (400a88 <system_init_flash+0x6c>)
  400a36:	4298      	cmp	r0, r3
  400a38:	d918      	bls.n	400a6c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400a3a:	4b14      	ldr	r3, [pc, #80]	; (400a8c <system_init_flash+0x70>)
  400a3c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a3e:	bf94      	ite	ls
  400a40:	4a13      	ldrls	r2, [pc, #76]	; (400a90 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400a42:	4a14      	ldrhi	r2, [pc, #80]	; (400a94 <system_init_flash+0x78>)
  400a44:	4b14      	ldr	r3, [pc, #80]	; (400a98 <system_init_flash+0x7c>)
  400a46:	601a      	str	r2, [r3, #0]
  400a48:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a4e:	4b12      	ldr	r3, [pc, #72]	; (400a98 <system_init_flash+0x7c>)
  400a50:	601a      	str	r2, [r3, #0]
  400a52:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a54:	4a11      	ldr	r2, [pc, #68]	; (400a9c <system_init_flash+0x80>)
  400a56:	4b10      	ldr	r3, [pc, #64]	; (400a98 <system_init_flash+0x7c>)
  400a58:	601a      	str	r2, [r3, #0]
  400a5a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a5c:	4a10      	ldr	r2, [pc, #64]	; (400aa0 <system_init_flash+0x84>)
  400a5e:	4b0e      	ldr	r3, [pc, #56]	; (400a98 <system_init_flash+0x7c>)
  400a60:	601a      	str	r2, [r3, #0]
  400a62:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a64:	4a0f      	ldr	r2, [pc, #60]	; (400aa4 <system_init_flash+0x88>)
  400a66:	4b0c      	ldr	r3, [pc, #48]	; (400a98 <system_init_flash+0x7c>)
  400a68:	601a      	str	r2, [r3, #0]
  400a6a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a6c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400a70:	4b09      	ldr	r3, [pc, #36]	; (400a98 <system_init_flash+0x7c>)
  400a72:	601a      	str	r2, [r3, #0]
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	015ef3bf 	.word	0x015ef3bf
  400a7c:	02bde77f 	.word	0x02bde77f
  400a80:	041cdb3f 	.word	0x041cdb3f
  400a84:	057bceff 	.word	0x057bceff
  400a88:	06dac2bf 	.word	0x06dac2bf
  400a8c:	0839b67f 	.word	0x0839b67f
  400a90:	04000500 	.word	0x04000500
  400a94:	04000600 	.word	0x04000600
  400a98:	400e0c00 	.word	0x400e0c00
  400a9c:	04000100 	.word	0x04000100
  400aa0:	04000200 	.word	0x04000200
  400aa4:	04000300 	.word	0x04000300

00400aa8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400aa8:	4b0a      	ldr	r3, [pc, #40]	; (400ad4 <_sbrk+0x2c>)
  400aaa:	681b      	ldr	r3, [r3, #0]
  400aac:	b153      	cbz	r3, 400ac4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400aae:	4b09      	ldr	r3, [pc, #36]	; (400ad4 <_sbrk+0x2c>)
  400ab0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400ab2:	181a      	adds	r2, r3, r0
  400ab4:	4908      	ldr	r1, [pc, #32]	; (400ad8 <_sbrk+0x30>)
  400ab6:	4291      	cmp	r1, r2
  400ab8:	db08      	blt.n	400acc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400aba:	4610      	mov	r0, r2
  400abc:	4a05      	ldr	r2, [pc, #20]	; (400ad4 <_sbrk+0x2c>)
  400abe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400ac0:	4618      	mov	r0, r3
  400ac2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400ac4:	4a05      	ldr	r2, [pc, #20]	; (400adc <_sbrk+0x34>)
  400ac6:	4b03      	ldr	r3, [pc, #12]	; (400ad4 <_sbrk+0x2c>)
  400ac8:	601a      	str	r2, [r3, #0]
  400aca:	e7f0      	b.n	400aae <_sbrk+0x6>
		return (caddr_t) -1;	
  400acc:	f04f 30ff 	mov.w	r0, #4294967295
}
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop
  400ad4:	20400a4c 	.word	0x20400a4c
  400ad8:	2045fffc 	.word	0x2045fffc
  400adc:	204010c0 	.word	0x204010c0

00400ae0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ae0:	f04f 30ff 	mov.w	r0, #4294967295
  400ae4:	4770      	bx	lr

00400ae6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400ae6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400aea:	604b      	str	r3, [r1, #4]

	return 0;
}
  400aec:	2000      	movs	r0, #0
  400aee:	4770      	bx	lr

00400af0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400af0:	2001      	movs	r0, #1
  400af2:	4770      	bx	lr

00400af4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400af4:	2000      	movs	r0, #0
  400af6:	4770      	bx	lr

00400af8 <GMAC_Handler>:
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400af8:	2280      	movs	r2, #128	; 0x80
  400afa:	4b02      	ldr	r3, [pc, #8]	; (400b04 <GMAC_Handler+0xc>)
  400afc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400b00:	4770      	bx	lr
  400b02:	bf00      	nop
  400b04:	e000e100 	.word	0xe000e100

00400b08 <TC0_Handler>:

/**
 * TC0 Interrupt handler.
 */
void TC0_Handler(void)
{
  400b08:	b082      	sub	sp, #8
	/* Remove warnings. */
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt. */
	ul_dummy = TC0->TC_CHANNEL[0].TC_SR;
  400b0a:	4b04      	ldr	r3, [pc, #16]	; (400b1c <TC0_Handler+0x14>)
  400b0c:	6a1b      	ldr	r3, [r3, #32]
  400b0e:	9301      	str	r3, [sp, #4]

	/* Increase tick. */
	gs_ul_clk_tick++;
  400b10:	4a03      	ldr	r2, [pc, #12]	; (400b20 <TC0_Handler+0x18>)
  400b12:	6813      	ldr	r3, [r2, #0]
  400b14:	3301      	adds	r3, #1
  400b16:	6013      	str	r3, [r2, #0]
}
  400b18:	b002      	add	sp, #8
  400b1a:	4770      	bx	lr
  400b1c:	4000c000 	.word	0x4000c000
  400b20:	20400a50 	.word	0x20400a50

00400b24 <ioport_set_pin_mode>:
	return 1U << (pin & 0x1F);
  400b24:	f000 031f 	and.w	r3, r0, #31
  400b28:	2201      	movs	r2, #1
  400b2a:	409a      	lsls	r2, r3
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400b2c:	4b1a      	ldr	r3, [pc, #104]	; (400b98 <ioport_set_pin_mode+0x74>)
  400b2e:	eb03 1050 	add.w	r0, r3, r0, lsr #5
  400b32:	0240      	lsls	r0, r0, #9
	if (mode & IOPORT_MODE_PULLUP) {
  400b34:	f011 0f08 	tst.w	r1, #8
  400b38:	d022      	beq.n	400b80 <ioport_set_pin_mode+0x5c>
		base->PIO_PUER = mask;
  400b3a:	6642      	str	r2, [r0, #100]	; 0x64
	if (mode & IOPORT_MODE_PULLDOWN) {
  400b3c:	f011 0f10 	tst.w	r1, #16
  400b40:	d020      	beq.n	400b84 <ioport_set_pin_mode+0x60>
		base->PIO_PPDER = mask;
  400b42:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400b46:	f011 0f20 	tst.w	r1, #32
  400b4a:	d01e      	beq.n	400b8a <ioport_set_pin_mode+0x66>
		base->PIO_MDER = mask;
  400b4c:	6502      	str	r2, [r0, #80]	; 0x50
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400b4e:	f011 0fc0 	tst.w	r1, #192	; 0xc0
  400b52:	d01c      	beq.n	400b8e <ioport_set_pin_mode+0x6a>
		base->PIO_IFER = mask;
  400b54:	6202      	str	r2, [r0, #32]
	if (mode & IOPORT_MODE_DEBOUNCE) {
  400b56:	f011 0f80 	tst.w	r1, #128	; 0x80
  400b5a:	d01a      	beq.n	400b92 <ioport_set_pin_mode+0x6e>
		base->PIO_IFSCER = mask;
  400b5c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400b60:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABCDSR[0] |= mask;
  400b64:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400b66:	bf14      	ite	ne
  400b68:	4313      	orrne	r3, r2
		base->PIO_ABCDSR[0] &= ~mask;
  400b6a:	4393      	biceq	r3, r2
  400b6c:	6703      	str	r3, [r0, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  400b6e:	f011 0f02 	tst.w	r1, #2
		base->PIO_ABCDSR[1] |= mask;
  400b72:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400b74:	bf14      	ite	ne
  400b76:	431a      	orrne	r2, r3
		base->PIO_ABCDSR[1] &= ~mask;
  400b78:	ea23 0202 	biceq.w	r2, r3, r2
  400b7c:	6742      	str	r2, [r0, #116]	; 0x74
  400b7e:	4770      	bx	lr
		base->PIO_PUDR = mask;
  400b80:	6602      	str	r2, [r0, #96]	; 0x60
  400b82:	e7db      	b.n	400b3c <ioport_set_pin_mode+0x18>
		base->PIO_PPDDR = mask;
  400b84:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  400b88:	e7dd      	b.n	400b46 <ioport_set_pin_mode+0x22>
		base->PIO_MDDR = mask;
  400b8a:	6542      	str	r2, [r0, #84]	; 0x54
  400b8c:	e7df      	b.n	400b4e <ioport_set_pin_mode+0x2a>
		base->PIO_IFDR = mask;
  400b8e:	6242      	str	r2, [r0, #36]	; 0x24
  400b90:	e7e1      	b.n	400b56 <ioport_set_pin_mode+0x32>
		base->PIO_IFSCDR = mask;
  400b92:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  400b96:	e7e3      	b.n	400b60 <ioport_set_pin_mode+0x3c>
  400b98:	00200707 	.word	0x00200707

00400b9c <waitCount>:
	ul_cur_ticks = g_ul_ms_ticks;
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
}

static void waitCount(uint32_t ticks)
{
  400b9c:	b082      	sub	sp, #8
	for(uint32_t volatile i = ticks; i>0; i--)
  400b9e:	9001      	str	r0, [sp, #4]
  400ba0:	9b01      	ldr	r3, [sp, #4]
  400ba2:	b12b      	cbz	r3, 400bb0 <waitCount+0x14>
  400ba4:	9b01      	ldr	r3, [sp, #4]
  400ba6:	3b01      	subs	r3, #1
  400ba8:	9301      	str	r3, [sp, #4]
  400baa:	9b01      	ldr	r3, [sp, #4]
  400bac:	2b00      	cmp	r3, #0
  400bae:	d1f9      	bne.n	400ba4 <waitCount+0x8>
	{
	}
}
  400bb0:	b002      	add	sp, #8
  400bb2:	4770      	bx	lr

00400bb4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400bb6:	b083      	sub	sp, #12
  400bb8:	4605      	mov	r5, r0
  400bba:	460c      	mov	r4, r1
	uint32_t val = 0;
  400bbc:	2300      	movs	r3, #0
  400bbe:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bc0:	4b2a      	ldr	r3, [pc, #168]	; (400c6c <usart_serial_getchar+0xb8>)
  400bc2:	4298      	cmp	r0, r3
  400bc4:	d013      	beq.n	400bee <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bc6:	4b2a      	ldr	r3, [pc, #168]	; (400c70 <usart_serial_getchar+0xbc>)
  400bc8:	4298      	cmp	r0, r3
  400bca:	d018      	beq.n	400bfe <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400bcc:	4b29      	ldr	r3, [pc, #164]	; (400c74 <usart_serial_getchar+0xc0>)
  400bce:	4298      	cmp	r0, r3
  400bd0:	d01d      	beq.n	400c0e <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400bd2:	4b29      	ldr	r3, [pc, #164]	; (400c78 <usart_serial_getchar+0xc4>)
  400bd4:	429d      	cmp	r5, r3
  400bd6:	d022      	beq.n	400c1e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400bd8:	4b28      	ldr	r3, [pc, #160]	; (400c7c <usart_serial_getchar+0xc8>)
  400bda:	429d      	cmp	r5, r3
  400bdc:	d027      	beq.n	400c2e <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bde:	4b28      	ldr	r3, [pc, #160]	; (400c80 <usart_serial_getchar+0xcc>)
  400be0:	429d      	cmp	r5, r3
  400be2:	d02e      	beq.n	400c42 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400be4:	4b27      	ldr	r3, [pc, #156]	; (400c84 <usart_serial_getchar+0xd0>)
  400be6:	429d      	cmp	r5, r3
  400be8:	d035      	beq.n	400c56 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400bea:	b003      	add	sp, #12
  400bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400bee:	461f      	mov	r7, r3
  400bf0:	4e25      	ldr	r6, [pc, #148]	; (400c88 <usart_serial_getchar+0xd4>)
  400bf2:	4621      	mov	r1, r4
  400bf4:	4638      	mov	r0, r7
  400bf6:	47b0      	blx	r6
  400bf8:	2800      	cmp	r0, #0
  400bfa:	d1fa      	bne.n	400bf2 <usart_serial_getchar+0x3e>
  400bfc:	e7e9      	b.n	400bd2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400bfe:	461f      	mov	r7, r3
  400c00:	4e21      	ldr	r6, [pc, #132]	; (400c88 <usart_serial_getchar+0xd4>)
  400c02:	4621      	mov	r1, r4
  400c04:	4638      	mov	r0, r7
  400c06:	47b0      	blx	r6
  400c08:	2800      	cmp	r0, #0
  400c0a:	d1fa      	bne.n	400c02 <usart_serial_getchar+0x4e>
  400c0c:	e7e4      	b.n	400bd8 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400c0e:	461f      	mov	r7, r3
  400c10:	4e1d      	ldr	r6, [pc, #116]	; (400c88 <usart_serial_getchar+0xd4>)
  400c12:	4621      	mov	r1, r4
  400c14:	4638      	mov	r0, r7
  400c16:	47b0      	blx	r6
  400c18:	2800      	cmp	r0, #0
  400c1a:	d1fa      	bne.n	400c12 <usart_serial_getchar+0x5e>
  400c1c:	e7df      	b.n	400bde <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400c1e:	461f      	mov	r7, r3
  400c20:	4e19      	ldr	r6, [pc, #100]	; (400c88 <usart_serial_getchar+0xd4>)
  400c22:	4621      	mov	r1, r4
  400c24:	4638      	mov	r0, r7
  400c26:	47b0      	blx	r6
  400c28:	2800      	cmp	r0, #0
  400c2a:	d1fa      	bne.n	400c22 <usart_serial_getchar+0x6e>
  400c2c:	e7da      	b.n	400be4 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400c2e:	461e      	mov	r6, r3
  400c30:	4d16      	ldr	r5, [pc, #88]	; (400c8c <usart_serial_getchar+0xd8>)
  400c32:	a901      	add	r1, sp, #4
  400c34:	4630      	mov	r0, r6
  400c36:	47a8      	blx	r5
  400c38:	2800      	cmp	r0, #0
  400c3a:	d1fa      	bne.n	400c32 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400c3c:	9b01      	ldr	r3, [sp, #4]
  400c3e:	7023      	strb	r3, [r4, #0]
  400c40:	e7d3      	b.n	400bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c42:	461e      	mov	r6, r3
  400c44:	4d11      	ldr	r5, [pc, #68]	; (400c8c <usart_serial_getchar+0xd8>)
  400c46:	a901      	add	r1, sp, #4
  400c48:	4630      	mov	r0, r6
  400c4a:	47a8      	blx	r5
  400c4c:	2800      	cmp	r0, #0
  400c4e:	d1fa      	bne.n	400c46 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400c50:	9b01      	ldr	r3, [sp, #4]
  400c52:	7023      	strb	r3, [r4, #0]
  400c54:	e7c9      	b.n	400bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c56:	461e      	mov	r6, r3
  400c58:	4d0c      	ldr	r5, [pc, #48]	; (400c8c <usart_serial_getchar+0xd8>)
  400c5a:	a901      	add	r1, sp, #4
  400c5c:	4630      	mov	r0, r6
  400c5e:	47a8      	blx	r5
  400c60:	2800      	cmp	r0, #0
  400c62:	d1fa      	bne.n	400c5a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400c64:	9b01      	ldr	r3, [sp, #4]
  400c66:	7023      	strb	r3, [r4, #0]
}
  400c68:	e7bf      	b.n	400bea <usart_serial_getchar+0x36>
  400c6a:	bf00      	nop
  400c6c:	400e0800 	.word	0x400e0800
  400c70:	400e0a00 	.word	0x400e0a00
  400c74:	400e1a00 	.word	0x400e1a00
  400c78:	400e1c00 	.word	0x400e1c00
  400c7c:	40024000 	.word	0x40024000
  400c80:	40028000 	.word	0x40028000
  400c84:	4002c000 	.word	0x4002c000
  400c88:	00400723 	.word	0x00400723
  400c8c:	0040082f 	.word	0x0040082f

00400c90 <usart_serial_putchar>:
{
  400c90:	b570      	push	{r4, r5, r6, lr}
  400c92:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400c94:	4b2a      	ldr	r3, [pc, #168]	; (400d40 <usart_serial_putchar+0xb0>)
  400c96:	4298      	cmp	r0, r3
  400c98:	d013      	beq.n	400cc2 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400c9a:	4b2a      	ldr	r3, [pc, #168]	; (400d44 <usart_serial_putchar+0xb4>)
  400c9c:	4298      	cmp	r0, r3
  400c9e:	d019      	beq.n	400cd4 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400ca0:	4b29      	ldr	r3, [pc, #164]	; (400d48 <usart_serial_putchar+0xb8>)
  400ca2:	4298      	cmp	r0, r3
  400ca4:	d01f      	beq.n	400ce6 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400ca6:	4b29      	ldr	r3, [pc, #164]	; (400d4c <usart_serial_putchar+0xbc>)
  400ca8:	4298      	cmp	r0, r3
  400caa:	d025      	beq.n	400cf8 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400cac:	4b28      	ldr	r3, [pc, #160]	; (400d50 <usart_serial_putchar+0xc0>)
  400cae:	4298      	cmp	r0, r3
  400cb0:	d02b      	beq.n	400d0a <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400cb2:	4b28      	ldr	r3, [pc, #160]	; (400d54 <usart_serial_putchar+0xc4>)
  400cb4:	4298      	cmp	r0, r3
  400cb6:	d031      	beq.n	400d1c <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400cb8:	4b27      	ldr	r3, [pc, #156]	; (400d58 <usart_serial_putchar+0xc8>)
  400cba:	4298      	cmp	r0, r3
  400cbc:	d037      	beq.n	400d2e <usart_serial_putchar+0x9e>
	return 0;
  400cbe:	2000      	movs	r0, #0
}
  400cc0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cc2:	461e      	mov	r6, r3
  400cc4:	4d25      	ldr	r5, [pc, #148]	; (400d5c <usart_serial_putchar+0xcc>)
  400cc6:	4621      	mov	r1, r4
  400cc8:	4630      	mov	r0, r6
  400cca:	47a8      	blx	r5
  400ccc:	2800      	cmp	r0, #0
  400cce:	d1fa      	bne.n	400cc6 <usart_serial_putchar+0x36>
		return 1;
  400cd0:	2001      	movs	r0, #1
  400cd2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cd4:	461e      	mov	r6, r3
  400cd6:	4d21      	ldr	r5, [pc, #132]	; (400d5c <usart_serial_putchar+0xcc>)
  400cd8:	4621      	mov	r1, r4
  400cda:	4630      	mov	r0, r6
  400cdc:	47a8      	blx	r5
  400cde:	2800      	cmp	r0, #0
  400ce0:	d1fa      	bne.n	400cd8 <usart_serial_putchar+0x48>
		return 1;
  400ce2:	2001      	movs	r0, #1
  400ce4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ce6:	461e      	mov	r6, r3
  400ce8:	4d1c      	ldr	r5, [pc, #112]	; (400d5c <usart_serial_putchar+0xcc>)
  400cea:	4621      	mov	r1, r4
  400cec:	4630      	mov	r0, r6
  400cee:	47a8      	blx	r5
  400cf0:	2800      	cmp	r0, #0
  400cf2:	d1fa      	bne.n	400cea <usart_serial_putchar+0x5a>
		return 1;
  400cf4:	2001      	movs	r0, #1
  400cf6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cf8:	461e      	mov	r6, r3
  400cfa:	4d18      	ldr	r5, [pc, #96]	; (400d5c <usart_serial_putchar+0xcc>)
  400cfc:	4621      	mov	r1, r4
  400cfe:	4630      	mov	r0, r6
  400d00:	47a8      	blx	r5
  400d02:	2800      	cmp	r0, #0
  400d04:	d1fa      	bne.n	400cfc <usart_serial_putchar+0x6c>
		return 1;
  400d06:	2001      	movs	r0, #1
  400d08:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d0a:	461e      	mov	r6, r3
  400d0c:	4d14      	ldr	r5, [pc, #80]	; (400d60 <usart_serial_putchar+0xd0>)
  400d0e:	4621      	mov	r1, r4
  400d10:	4630      	mov	r0, r6
  400d12:	47a8      	blx	r5
  400d14:	2800      	cmp	r0, #0
  400d16:	d1fa      	bne.n	400d0e <usart_serial_putchar+0x7e>
		return 1;
  400d18:	2001      	movs	r0, #1
  400d1a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d1c:	461e      	mov	r6, r3
  400d1e:	4d10      	ldr	r5, [pc, #64]	; (400d60 <usart_serial_putchar+0xd0>)
  400d20:	4621      	mov	r1, r4
  400d22:	4630      	mov	r0, r6
  400d24:	47a8      	blx	r5
  400d26:	2800      	cmp	r0, #0
  400d28:	d1fa      	bne.n	400d20 <usart_serial_putchar+0x90>
		return 1;
  400d2a:	2001      	movs	r0, #1
  400d2c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d2e:	461e      	mov	r6, r3
  400d30:	4d0b      	ldr	r5, [pc, #44]	; (400d60 <usart_serial_putchar+0xd0>)
  400d32:	4621      	mov	r1, r4
  400d34:	4630      	mov	r0, r6
  400d36:	47a8      	blx	r5
  400d38:	2800      	cmp	r0, #0
  400d3a:	d1fa      	bne.n	400d32 <usart_serial_putchar+0xa2>
		return 1;
  400d3c:	2001      	movs	r0, #1
  400d3e:	bd70      	pop	{r4, r5, r6, pc}
  400d40:	400e0800 	.word	0x400e0800
  400d44:	400e0a00 	.word	0x400e0a00
  400d48:	400e1a00 	.word	0x400e1a00
  400d4c:	400e1c00 	.word	0x400e1c00
  400d50:	40024000 	.word	0x40024000
  400d54:	40028000 	.word	0x40028000
  400d58:	4002c000 	.word	0x4002c000
  400d5c:	00400711 	.word	0x00400711
  400d60:	00400819 	.word	0x00400819

00400d64 <readTimerByteA>:

uint8_t readTimerByteA(byteSelect byte, char ** p_binaryString)
{
  400d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d68:	b084      	sub	sp, #16
  400d6a:	4688      	mov	r8, r1
	uint8_t volatile readByte = 0;
  400d6c:	2300      	movs	r3, #0
  400d6e:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t volatile bit = 0;
  400d72:	f88d 300e 	strb.w	r3, [sp, #14]
	char bitString[9];
	char tempString[2];
	
	
	switch(byte)
  400d76:	2803      	cmp	r0, #3
  400d78:	f200 8120 	bhi.w	400fbc <readTimerByteA+0x258>
  400d7c:	e8df f010 	tbh	[pc, r0, lsl #1]
  400d80:	00eb0004 	.word	0x00eb0004
  400d84:	010d00fc 	.word	0x010d00fc
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400d88:	2208      	movs	r2, #8
  400d8a:	4b95      	ldr	r3, [pc, #596]	; (400fe0 <readTimerByteA+0x27c>)
  400d8c:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400d92:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400d96:	631a      	str	r2, [r3, #48]	; 0x30
  400d98:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400d9c:	631a      	str	r2, [r3, #48]	; 0x30
  400d9e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400da2:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400da6:	631a      	str	r2, [r3, #48]	; 0x30
		ioport_set_pin_level(TIMERA_SEL2_PIN,HIGH);
		ioport_set_pin_level(TIMERA_SEL3_PIN,HIGH);
		break;
	}
	
	waitCount(10000);
  400da8:	f242 7010 	movw	r0, #10000	; 0x2710
  400dac:	4b8d      	ldr	r3, [pc, #564]	; (400fe4 <readTimerByteA+0x280>)
  400dae:	4798      	blx	r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400db0:	4e8d      	ldr	r6, [pc, #564]	; (400fe8 <readTimerByteA+0x284>)
  400db2:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA0_PIN);
  400db4:	f3c3 7380 	ubfx	r3, r3, #30, #1
  400db8:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | bit;
  400dbc:	f89d 200f 	ldrb.w	r2, [sp, #15]
  400dc0:	f89d 300e 	ldrb.w	r3, [sp, #14]
  400dc4:	4313      	orrs	r3, r2
  400dc6:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400dca:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400dce:	4d87      	ldr	r5, [pc, #540]	; (400fec <readTimerByteA+0x288>)
  400dd0:	4629      	mov	r1, r5
  400dd2:	4668      	mov	r0, sp
  400dd4:	4c86      	ldr	r4, [pc, #536]	; (400ff0 <readTimerByteA+0x28c>)
  400dd6:	47a0      	blx	r4
	bitString[7]= tempString[0];
  400dd8:	f89d 3000 	ldrb.w	r3, [sp]
  400ddc:	f88d 300b 	strb.w	r3, [sp, #11]
  400de0:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA1_PIN);
  400de2:	f3c3 7300 	ubfx	r3, r3, #28, #1
  400de6:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | (bit<<1);
  400dea:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400dee:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400df2:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  400df6:	b2db      	uxtb	r3, r3
  400df8:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400dfc:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400e00:	4629      	mov	r1, r5
  400e02:	4668      	mov	r0, sp
  400e04:	47a0      	blx	r4
	bitString[6]= tempString[0];
  400e06:	f89d 3000 	ldrb.w	r3, [sp]
  400e0a:	f88d 300a 	strb.w	r3, [sp, #10]
  400e0e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA2_PIN);
  400e10:	f3c3 63c0 	ubfx	r3, r3, #27, #1
  400e14:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | (bit<<2);
  400e18:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400e1c:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400e20:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
  400e24:	b2db      	uxtb	r3, r3
  400e26:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400e2a:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400e2e:	4629      	mov	r1, r5
  400e30:	4668      	mov	r0, sp
  400e32:	47a0      	blx	r4
	bitString[5]= tempString[0];
  400e34:	f89d 3000 	ldrb.w	r3, [sp]
  400e38:	f88d 3009 	strb.w	r3, [sp, #9]
  400e3c:	4f6d      	ldr	r7, [pc, #436]	; (400ff4 <readTimerByteA+0x290>)
  400e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA3_PIN);
  400e40:	f3c3 63c0 	ubfx	r3, r3, #27, #1
  400e44:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | (bit<<3);
  400e48:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400e4c:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400e50:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
  400e54:	b2db      	uxtb	r3, r3
  400e56:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400e5a:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400e5e:	4629      	mov	r1, r5
  400e60:	4668      	mov	r0, sp
  400e62:	47a0      	blx	r4
	bitString[4]= tempString[0];
  400e64:	f89d 3000 	ldrb.w	r3, [sp]
  400e68:	f88d 3008 	strb.w	r3, [sp, #8]
  400e6c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA4_PIN);
  400e6e:	f3c3 3300 	ubfx	r3, r3, #12, #1
  400e72:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | (bit<<4);
  400e76:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400e7a:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400e7e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  400e82:	b2db      	uxtb	r3, r3
  400e84:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400e88:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400e8c:	4629      	mov	r1, r5
  400e8e:	4668      	mov	r0, sp
  400e90:	47a0      	blx	r4
	bitString[3]= tempString[0];
  400e92:	f89d 3000 	ldrb.w	r3, [sp]
  400e96:	f88d 3007 	strb.w	r3, [sp, #7]
  400e9a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA5_PIN);
  400e9c:	f3c3 23c0 	ubfx	r3, r3, #11, #1
  400ea0:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | (bit<<5);
  400ea4:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400ea8:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400eac:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
  400eb0:	b2db      	uxtb	r3, r3
  400eb2:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400eb6:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400eba:	4629      	mov	r1, r5
  400ebc:	4668      	mov	r0, sp
  400ebe:	47a0      	blx	r4
	bitString[2]= tempString[0];
  400ec0:	f89d 3000 	ldrb.w	r3, [sp]
  400ec4:	f88d 3006 	strb.w	r3, [sp, #6]
  400ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA6_PIN);
  400eca:	f3c3 1340 	ubfx	r3, r3, #5, #1
  400ece:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | (bit<<6);
  400ed2:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400ed6:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400eda:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
  400ede:	b2db      	uxtb	r3, r3
  400ee0:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400ee4:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400ee8:	4629      	mov	r1, r5
  400eea:	4668      	mov	r0, sp
  400eec:	47a0      	blx	r4
	bitString[1]= tempString[0];
  400eee:	f89d 3000 	ldrb.w	r3, [sp]
  400ef2:	f88d 3005 	strb.w	r3, [sp, #5]
  400ef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	bit = ioport_get_pin_level(TIMERA7_PIN);
  400ef8:	f3c3 2340 	ubfx	r3, r3, #9, #1
  400efc:	f88d 300e 	strb.w	r3, [sp, #14]
	readByte = readByte | (bit<<7);
  400f00:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400f04:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400f08:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
  400f0c:	b2db      	uxtb	r3, r3
  400f0e:	f88d 300f 	strb.w	r3, [sp, #15]
	sprintf(tempString, "%u", bit);
  400f12:	f89d 200e 	ldrb.w	r2, [sp, #14]
  400f16:	4629      	mov	r1, r5
  400f18:	4668      	mov	r0, sp
  400f1a:	47a0      	blx	r4
	bitString[0]= tempString[0];
  400f1c:	f89d 3000 	ldrb.w	r3, [sp]
  400f20:	f88d 3004 	strb.w	r3, [sp, #4]
	
	bitString[8]='\0';
  400f24:	2300      	movs	r3, #0
  400f26:	f88d 300c 	strb.w	r3, [sp, #12]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f2a:	2208      	movs	r2, #8
  400f2c:	4b2c      	ldr	r3, [pc, #176]	; (400fe0 <readTimerByteA+0x27c>)
  400f2e:	631a      	str	r2, [r3, #48]	; 0x30
  400f30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400f34:	6333      	str	r3, [r6, #48]	; 0x30
  400f36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  400f3a:	6333      	str	r3, [r6, #48]	; 0x30
  400f3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400f40:	633b      	str	r3, [r7, #48]	; 0x30
	ioport_set_pin_level(TIMERA_SEL0_PIN,HIGH);
	ioport_set_pin_level(TIMERA_SEL1_PIN,HIGH);
	ioport_set_pin_level(TIMERA_SEL2_PIN,HIGH);
	ioport_set_pin_level(TIMERA_SEL3_PIN,HIGH);
	
	strncpy(p_binaryString, bitString, 9);
  400f42:	2209      	movs	r2, #9
  400f44:	a901      	add	r1, sp, #4
  400f46:	4640      	mov	r0, r8
  400f48:	4b2b      	ldr	r3, [pc, #172]	; (400ff8 <readTimerByteA+0x294>)
  400f4a:	4798      	blx	r3
	
	
	return readByte;
  400f4c:	f89d 000f 	ldrb.w	r0, [sp, #15]
}
  400f50:	b004      	add	sp, #16
  400f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f56:	2208      	movs	r2, #8
  400f58:	4b21      	ldr	r3, [pc, #132]	; (400fe0 <readTimerByteA+0x27c>)
  400f5a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400f60:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400f64:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f66:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400f6a:	631a      	str	r2, [r3, #48]	; 0x30
  400f6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400f70:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400f74:	631a      	str	r2, [r3, #48]	; 0x30
  400f76:	e717      	b.n	400da8 <readTimerByteA+0x44>
  400f78:	2208      	movs	r2, #8
  400f7a:	4b19      	ldr	r3, [pc, #100]	; (400fe0 <readTimerByteA+0x27c>)
  400f7c:	631a      	str	r2, [r3, #48]	; 0x30
  400f7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400f82:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400f86:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f88:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400f8c:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f8e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400f92:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400f96:	631a      	str	r2, [r3, #48]	; 0x30
  400f98:	e706      	b.n	400da8 <readTimerByteA+0x44>
  400f9a:	2208      	movs	r2, #8
  400f9c:	4b10      	ldr	r3, [pc, #64]	; (400fe0 <readTimerByteA+0x27c>)
  400f9e:	631a      	str	r2, [r3, #48]	; 0x30
  400fa0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400fa4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400fa8:	631a      	str	r2, [r3, #48]	; 0x30
  400faa:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400fae:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400fb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400fb4:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400fb8:	635a      	str	r2, [r3, #52]	; 0x34
  400fba:	e6f5      	b.n	400da8 <readTimerByteA+0x44>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400fbc:	2208      	movs	r2, #8
  400fbe:	4b08      	ldr	r3, [pc, #32]	; (400fe0 <readTimerByteA+0x27c>)
  400fc0:	631a      	str	r2, [r3, #48]	; 0x30
  400fc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400fc6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400fca:	631a      	str	r2, [r3, #48]	; 0x30
  400fcc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400fd0:	631a      	str	r2, [r3, #48]	; 0x30
  400fd2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400fd6:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400fda:	631a      	str	r2, [r3, #48]	; 0x30
  400fdc:	e6e4      	b.n	400da8 <readTimerByteA+0x44>
  400fde:	bf00      	nop
  400fe0:	400e1000 	.word	0x400e1000
  400fe4:	00400b9d 	.word	0x00400b9d
  400fe8:	400e1400 	.word	0x400e1400
  400fec:	00407808 	.word	0x00407808
  400ff0:	004016f5 	.word	0x004016f5
  400ff4:	400e0e00 	.word	0x400e0e00
  400ff8:	0040181d 	.word	0x0040181d

00400ffc <CountReady_Handler>:

static void CountReady_Handler(uint32_t id, uint32_t mask)
{
	if (ID_PIOC == id && TIMERA_READY_MASK == mask) {
  400ffc:	280c      	cmp	r0, #12
  400ffe:	d157      	bne.n	4010b0 <CountReady_Handler+0xb4>
  401000:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
  401004:	d154      	bne.n	4010b0 <CountReady_Handler+0xb4>
{
  401006:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40100a:	b085      	sub	sp, #20
		uint8_t readByte = 0;
		uint32_t readCount = 0;
		char * p_bitString;
		char bitString[9] = "";
  40100c:	2400      	movs	r4, #0
  40100e:	9401      	str	r4, [sp, #4]
  401010:	9402      	str	r4, [sp, #8]
  401012:	f88d 400c 	strb.w	r4, [sp, #12]
  401016:	4d27      	ldr	r5, [pc, #156]	; (4010b4 <CountReady_Handler+0xb8>)
  401018:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
  40101c:	632f      	str	r7, [r5, #48]	; 0x30
		p_bitString = &bitString;
		
		// Register counter outputs
		ioport_set_pin_level(TIMERA_REG_CLK_PIN, HIGH);
		waitCount(10000);
  40101e:	f242 7010 	movw	r0, #10000	; 0x2710
  401022:	4e25      	ldr	r6, [pc, #148]	; (4010b8 <CountReady_Handler+0xbc>)
  401024:	47b0      	blx	r6
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401026:	636f      	str	r7, [r5, #52]	; 0x34
		ioport_set_pin_level(TIMERA_REG_CLK_PIN, LOW);
		waitCount(10000);
  401028:	f242 7010 	movw	r0, #10000	; 0x2710
  40102c:	47b0      	blx	r6
		
		readByte = readTimerByteA(Byte0, p_bitString);
  40102e:	a901      	add	r1, sp, #4
  401030:	4620      	mov	r0, r4
  401032:	4f22      	ldr	r7, [pc, #136]	; (4010bc <CountReady_Handler+0xc0>)
  401034:	47b8      	blx	r7
  401036:	4680      	mov	r8, r0
		readCount += (uint32_t) readByte;
		printf("[1]%s : %u\r\n", bitString, readByte);
  401038:	4602      	mov	r2, r0
  40103a:	a901      	add	r1, sp, #4
  40103c:	4820      	ldr	r0, [pc, #128]	; (4010c0 <CountReady_Handler+0xc4>)
  40103e:	4d21      	ldr	r5, [pc, #132]	; (4010c4 <CountReady_Handler+0xc8>)
  401040:	47a8      	blx	r5
		waitCount(10000);
  401042:	f242 7010 	movw	r0, #10000	; 0x2710
  401046:	47b0      	blx	r6
		
		readByte = readTimerByteA(Byte1, p_bitString);
  401048:	a901      	add	r1, sp, #4
  40104a:	2001      	movs	r0, #1
  40104c:	47b8      	blx	r7
  40104e:	4681      	mov	r9, r0
		readCount += ((uint32_t) readByte) << 8;
		printf("[2]%s : %u\r\n", bitString, readByte);
  401050:	4602      	mov	r2, r0
  401052:	a901      	add	r1, sp, #4
  401054:	481c      	ldr	r0, [pc, #112]	; (4010c8 <CountReady_Handler+0xcc>)
  401056:	47a8      	blx	r5
		waitCount(10000);
  401058:	f242 7010 	movw	r0, #10000	; 0x2710
  40105c:	47b0      	blx	r6
		
		readByte = readTimerByteA(Byte2, p_bitString);
  40105e:	a901      	add	r1, sp, #4
  401060:	2002      	movs	r0, #2
  401062:	47b8      	blx	r7
  401064:	4602      	mov	r2, r0
		readCount += ((uint32_t) readByte) << 16;
  401066:	0404      	lsls	r4, r0, #16
  401068:	eb04 2409 	add.w	r4, r4, r9, lsl #8
  40106c:	4444      	add	r4, r8
		printf("[3]%s : %u\r\n", bitString, readByte);
  40106e:	a901      	add	r1, sp, #4
  401070:	4816      	ldr	r0, [pc, #88]	; (4010cc <CountReady_Handler+0xd0>)
  401072:	47a8      	blx	r5
		waitCount(10000);
  401074:	f242 7010 	movw	r0, #10000	; 0x2710
  401078:	47b0      	blx	r6
		
		readByte = readTimerByteA(Byte3, p_bitString);
  40107a:	a901      	add	r1, sp, #4
  40107c:	2003      	movs	r0, #3
  40107e:	47b8      	blx	r7
  401080:	4602      	mov	r2, r0
		readCount += ((uint32_t) readByte) << 24;
  401082:	eb04 6400 	add.w	r4, r4, r0, lsl #24
		printf("[4]%s : %u\r\n", bitString, readByte);
  401086:	a901      	add	r1, sp, #4
  401088:	4811      	ldr	r0, [pc, #68]	; (4010d0 <CountReady_Handler+0xd4>)
  40108a:	47a8      	blx	r5
  40108c:	4f11      	ldr	r7, [pc, #68]	; (4010d4 <CountReady_Handler+0xd8>)
  40108e:	f44f 5800 	mov.w	r8, #8192	; 0x2000
  401092:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
		
		// Reset HW counter
		ioport_set_pin_level(TIMERA_CLR_PIN, LOW);
		waitCount(10000);
  401096:	f242 7010 	movw	r0, #10000	; 0x2710
  40109a:	47b0      	blx	r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40109c:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
		ioport_set_pin_level(TIMERA_CLR_PIN, HIGH);
		
		printf("Count: %u\r\n", readCount);
  4010a0:	4621      	mov	r1, r4
  4010a2:	480d      	ldr	r0, [pc, #52]	; (4010d8 <CountReady_Handler+0xdc>)
  4010a4:	47a8      	blx	r5
		printf("\r\n");
  4010a6:	480d      	ldr	r0, [pc, #52]	; (4010dc <CountReady_Handler+0xe0>)
  4010a8:	47a8      	blx	r5
	}
}
  4010aa:	b005      	add	sp, #20
  4010ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4010b0:	4770      	bx	lr
  4010b2:	bf00      	nop
  4010b4:	400e1400 	.word	0x400e1400
  4010b8:	00400b9d 	.word	0x00400b9d
  4010bc:	00400d65 	.word	0x00400d65
  4010c0:	00407794 	.word	0x00407794
  4010c4:	0040135d 	.word	0x0040135d
  4010c8:	004077a4 	.word	0x004077a4
  4010cc:	004077b4 	.word	0x004077b4
  4010d0:	004077c4 	.word	0x004077c4
  4010d4:	400e0e00 	.word	0x400e0e00
  4010d8:	004077d4 	.word	0x004077d4
  4010dc:	004077f0 	.word	0x004077f0

004010e0 <SysTick_Handler>:
 *  Increments the g_ul_ms_ticks counter.
 */
// [main_systick_handler]
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  4010e0:	4a02      	ldr	r2, [pc, #8]	; (4010ec <SysTick_Handler+0xc>)
  4010e2:	6813      	ldr	r3, [r2, #0]
  4010e4:	3301      	adds	r3, #1
  4010e6:	6013      	str	r3, [r2, #0]
  4010e8:	4770      	bx	lr
  4010ea:	bf00      	nop
  4010ec:	20400a54 	.word	0x20400a54

004010f0 <main>:
/**
 * \brief Main program function. Configure the hardware, initialize lwIP
 * TCP/IP stack, and start HTTP service.
 */
int main(void)
{
  4010f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4010f4:	b088      	sub	sp, #32
	/* Initialize the SAM system. */
	sysclk_init();
  4010f6:	4b66      	ldr	r3, [pc, #408]	; (401290 <main+0x1a0>)
  4010f8:	4798      	blx	r3
	board_init();
  4010fa:	4b66      	ldr	r3, [pc, #408]	; (401294 <main+0x1a4>)
  4010fc:	4798      	blx	r3
  4010fe:	200e      	movs	r0, #14
  401100:	4d65      	ldr	r5, [pc, #404]	; (401298 <main+0x1a8>)
  401102:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401104:	4c65      	ldr	r4, [pc, #404]	; (40129c <main+0x1ac>)
  401106:	4b66      	ldr	r3, [pc, #408]	; (4012a0 <main+0x1b0>)
  401108:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40110a:	4a66      	ldr	r2, [pc, #408]	; (4012a4 <main+0x1b4>)
  40110c:	4b66      	ldr	r3, [pc, #408]	; (4012a8 <main+0x1b8>)
  40110e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401110:	4a66      	ldr	r2, [pc, #408]	; (4012ac <main+0x1bc>)
  401112:	4b67      	ldr	r3, [pc, #412]	; (4012b0 <main+0x1c0>)
  401114:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  401116:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40111a:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  40111c:	23c0      	movs	r3, #192	; 0xc0
  40111e:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  401120:	f44f 6a00 	mov.w	sl, #2048	; 0x800
  401124:	f8cd a010 	str.w	sl, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  401128:	2700      	movs	r7, #0
  40112a:	9705      	str	r7, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40112c:	9706      	str	r7, [sp, #24]
  40112e:	200e      	movs	r0, #14
  401130:	47a8      	blx	r5
		usart_init_rs232(p_usart, &usart_settings,
  401132:	4a60      	ldr	r2, [pc, #384]	; (4012b4 <main+0x1c4>)
  401134:	a902      	add	r1, sp, #8
  401136:	4620      	mov	r0, r4
  401138:	4b5f      	ldr	r3, [pc, #380]	; (4012b8 <main+0x1c8>)
  40113a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40113c:	4620      	mov	r0, r4
  40113e:	4b5f      	ldr	r3, [pc, #380]	; (4012bc <main+0x1cc>)
  401140:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401142:	4620      	mov	r0, r4
  401144:	4b5e      	ldr	r3, [pc, #376]	; (4012c0 <main+0x1d0>)
  401146:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401148:	4d5e      	ldr	r5, [pc, #376]	; (4012c4 <main+0x1d4>)
  40114a:	682b      	ldr	r3, [r5, #0]
  40114c:	4639      	mov	r1, r7
  40114e:	6898      	ldr	r0, [r3, #8]
  401150:	4c5d      	ldr	r4, [pc, #372]	; (4012c8 <main+0x1d8>)
  401152:	47a0      	blx	r4
	setbuf(stdin, NULL);
  401154:	682b      	ldr	r3, [r5, #0]
  401156:	4639      	mov	r1, r7
  401158:	6858      	ldr	r0, [r3, #4]
  40115a:	47a0      	blx	r4
	setbuf(stdout, NULL);
  40115c:	682b      	ldr	r3, [r5, #0]
  40115e:	4639      	mov	r1, r7
  401160:	6898      	ldr	r0, [r3, #8]
  401162:	47a0      	blx	r4
	//init_ethernet();

	/* Bring up the web server. */
	//httpd_init();
	
	printf("---Starting---\r\n\r\n");
  401164:	4859      	ldr	r0, [pc, #356]	; (4012cc <main+0x1dc>)
  401166:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 401308 <main+0x218>
  40116a:	47c8      	blx	r9
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40116c:	4c58      	ldr	r4, [pc, #352]	; (4012d0 <main+0x1e0>)
  40116e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401172:	6163      	str	r3, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401174:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	
	bool countResetPinValue = true;
	
	// Set counter Y read pins
	ioport_set_pin_dir(TIMERA0_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA0_PIN, IOPORT_MODE_PULLDOWN);
  401178:	2110      	movs	r1, #16
  40117a:	207e      	movs	r0, #126	; 0x7e
  40117c:	4e55      	ldr	r6, [pc, #340]	; (4012d4 <main+0x1e4>)
  40117e:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401180:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401184:	6163      	str	r3, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401186:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA1_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA1_PIN, IOPORT_MODE_PULLDOWN);
  40118a:	2110      	movs	r1, #16
  40118c:	207c      	movs	r0, #124	; 0x7c
  40118e:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401190:	f04f 6800 	mov.w	r8, #134217728	; 0x8000000
  401194:	f8c4 8014 	str.w	r8, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401198:	f8c4 80a0 	str.w	r8, [r4, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA2_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA2_PIN, IOPORT_MODE_PULLDOWN);
  40119c:	2110      	movs	r1, #16
  40119e:	207b      	movs	r0, #123	; 0x7b
  4011a0:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011a2:	4d4d      	ldr	r5, [pc, #308]	; (4012d8 <main+0x1e8>)
  4011a4:	f8c5 8014 	str.w	r8, [r5, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011a8:	f8c5 80a0 	str.w	r8, [r5, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA3_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA3_PIN, IOPORT_MODE_PULLDOWN);
  4011ac:	2110      	movs	r1, #16
  4011ae:	201b      	movs	r0, #27
  4011b0:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011b2:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  4011b6:	f8c4 8014 	str.w	r8, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011ba:	f8c4 80a0 	str.w	r8, [r4, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA4_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA4_PIN, IOPORT_MODE_PULLDOWN);
  4011be:	2110      	movs	r1, #16
  4011c0:	206c      	movs	r0, #108	; 0x6c
  4011c2:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011c4:	f8c4 a014 	str.w	sl, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011c8:	f8c4 a0a0 	str.w	sl, [r4, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA5_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA5_PIN, IOPORT_MODE_PULLDOWN);
  4011cc:	2110      	movs	r1, #16
  4011ce:	206b      	movs	r0, #107	; 0x6b
  4011d0:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011d2:	2320      	movs	r3, #32
  4011d4:	616b      	str	r3, [r5, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011d6:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA6_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA6_PIN, IOPORT_MODE_PULLDOWN);
  4011da:	2110      	movs	r1, #16
  4011dc:	2005      	movs	r0, #5
  4011de:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011e0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4011e4:	616b      	str	r3, [r5, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011e6:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA7_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA7_PIN, IOPORT_MODE_PULLDOWN);
  4011ea:	2110      	movs	r1, #16
  4011ec:	2009      	movs	r0, #9
  4011ee:	47b0      	blx	r6
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011f0:	4b3a      	ldr	r3, [pc, #232]	; (4012dc <main+0x1ec>)
  4011f2:	2208      	movs	r2, #8
  4011f4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011f6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  4011fe:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401200:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401204:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  401208:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40120a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40120e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401212:	612b      	str	r3, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401214:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401218:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40121a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40121e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  401222:	612c      	str	r4, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401224:	f8c5 40a0 	str.w	r4, [r5, #160]	; 0xa0
	ioport_set_pin_dir(TIMERA_SEL3_PIN, IOPORT_DIR_OUTPUT);
	
	ioport_set_pin_dir(TIMERA_REG_CLK_PIN, IOPORT_DIR_OUTPUT);
	
	ioport_set_pin_dir(TIMERA_CLR_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(TIMERA_CLR_PIN, IOPORT_MODE_PULLDOWN);
  401228:	2110      	movs	r1, #16
  40122a:	200d      	movs	r0, #13
  40122c:	47b0      	blx	r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40122e:	632c      	str	r4, [r5, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401230:	4c2b      	ldr	r4, [pc, #172]	; (4012e0 <main+0x1f0>)
  401232:	f44f 2500 	mov.w	r5, #524288	; 0x80000
  401236:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401238:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	
	ioport_set_pin_level(TIMERA_CLR_PIN, countResetPinValue);
	
	//Configure CountRead Pin and Interrupt
	ioport_set_pin_dir(TIMERA_READY_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(TIMERA_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  40123c:	2188      	movs	r1, #136	; 0x88
  40123e:	2053      	movs	r0, #83	; 0x53
  401240:	47b0      	blx	r6
		base->PIO_ESR = mask;
  401242:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401246:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
	base->PIO_AIMER = mask;
  40124a:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
	ioport_set_pin_sense_mode(TIMERA_READY_PIN, (IOPORT_SENSE_RISING));
	pio_handler_set(PIOC, ID_PIOC,
  40124e:	4b25      	ldr	r3, [pc, #148]	; (4012e4 <main+0x1f4>)
  401250:	9300      	str	r3, [sp, #0]
  401252:	2379      	movs	r3, #121	; 0x79
  401254:	462a      	mov	r2, r5
  401256:	210c      	movs	r1, #12
  401258:	4620      	mov	r0, r4
  40125a:	4e23      	ldr	r6, [pc, #140]	; (4012e8 <main+0x1f8>)
  40125c:	47b0      	blx	r6
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40125e:	4b23      	ldr	r3, [pc, #140]	; (4012ec <main+0x1fc>)
  401260:	f8c3 8000 	str.w	r8, [r3]
	TIMERA_READY_MASK, (PIO_PULLUP | PIO_DEBOUNCE | PIO_IT_RISE_EDGE), CountReady_Handler);
	NVIC_EnableIRQ((IRQn_Type) ID_PIOC);
	pio_handler_set_priority(PIOC,
  401264:	463a      	mov	r2, r7
  401266:	210c      	movs	r1, #12
  401268:	4620      	mov	r0, r4
  40126a:	4b21      	ldr	r3, [pc, #132]	; (4012f0 <main+0x200>)
  40126c:	4798      	blx	r3
	(IRQn_Type) ID_PIOC, IRQ_PRIOR_PIO);
	pio_enable_interrupt(PIOC, TIMERA_READY_MASK);
  40126e:	4629      	mov	r1, r5
  401270:	4620      	mov	r0, r4
  401272:	4b20      	ldr	r3, [pc, #128]	; (4012f4 <main+0x204>)
  401274:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401276:	4b20      	ldr	r3, [pc, #128]	; (4012f8 <main+0x208>)
  401278:	4a20      	ldr	r2, [pc, #128]	; (4012fc <main+0x20c>)
  40127a:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40127c:	21e0      	movs	r1, #224	; 0xe0
  40127e:	4a20      	ldr	r2, [pc, #128]	; (401300 <main+0x210>)
  401280:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401284:	609f      	str	r7, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401286:	2207      	movs	r2, #7
  401288:	601a      	str	r2, [r3, #0]
	if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
		printf("-F- Systick configuration error\r\n\r\n");
		while (1);
	}
	
	printf("I/O Configured\r\n\r\n");
  40128a:	481e      	ldr	r0, [pc, #120]	; (401304 <main+0x214>)
  40128c:	47c8      	blx	r9
  40128e:	e7fe      	b.n	40128e <main+0x19e>
  401290:	004001d5 	.word	0x004001d5
  401294:	004002d5 	.word	0x004002d5
  401298:	004006f1 	.word	0x004006f1
  40129c:	40028000 	.word	0x40028000
  4012a0:	20400a94 	.word	0x20400a94
  4012a4:	00400c91 	.word	0x00400c91
  4012a8:	20400a90 	.word	0x20400a90
  4012ac:	00400bb5 	.word	0x00400bb5
  4012b0:	20400a8c 	.word	0x20400a8c
  4012b4:	047868c0 	.word	0x047868c0
  4012b8:	004007b9 	.word	0x004007b9
  4012bc:	0040080d 	.word	0x0040080d
  4012c0:	00400813 	.word	0x00400813
  4012c4:	20400008 	.word	0x20400008
  4012c8:	00401555 	.word	0x00401555
  4012cc:	004077e0 	.word	0x004077e0
  4012d0:	400e1400 	.word	0x400e1400
  4012d4:	00400b25 	.word	0x00400b25
  4012d8:	400e0e00 	.word	0x400e0e00
  4012dc:	400e1000 	.word	0x400e1000
  4012e0:	400e1200 	.word	0x400e1200
  4012e4:	00400ffd 	.word	0x00400ffd
  4012e8:	00400479 	.word	0x00400479
  4012ec:	e000e100 	.word	0xe000e100
  4012f0:	0040054d 	.word	0x0040054d
  4012f4:	00400417 	.word	0x00400417
  4012f8:	e000e010 	.word	0xe000e010
  4012fc:	000249ef 	.word	0x000249ef
  401300:	e000ed00 	.word	0xe000ed00
  401304:	004077f4 	.word	0x004077f4
  401308:	0040135d 	.word	0x0040135d

0040130c <__libc_init_array>:
  40130c:	b570      	push	{r4, r5, r6, lr}
  40130e:	4e0f      	ldr	r6, [pc, #60]	; (40134c <__libc_init_array+0x40>)
  401310:	4d0f      	ldr	r5, [pc, #60]	; (401350 <__libc_init_array+0x44>)
  401312:	1b76      	subs	r6, r6, r5
  401314:	10b6      	asrs	r6, r6, #2
  401316:	bf18      	it	ne
  401318:	2400      	movne	r4, #0
  40131a:	d005      	beq.n	401328 <__libc_init_array+0x1c>
  40131c:	3401      	adds	r4, #1
  40131e:	f855 3b04 	ldr.w	r3, [r5], #4
  401322:	4798      	blx	r3
  401324:	42a6      	cmp	r6, r4
  401326:	d1f9      	bne.n	40131c <__libc_init_array+0x10>
  401328:	4e0a      	ldr	r6, [pc, #40]	; (401354 <__libc_init_array+0x48>)
  40132a:	4d0b      	ldr	r5, [pc, #44]	; (401358 <__libc_init_array+0x4c>)
  40132c:	1b76      	subs	r6, r6, r5
  40132e:	f006 fbc3 	bl	407ab8 <_init>
  401332:	10b6      	asrs	r6, r6, #2
  401334:	bf18      	it	ne
  401336:	2400      	movne	r4, #0
  401338:	d006      	beq.n	401348 <__libc_init_array+0x3c>
  40133a:	3401      	adds	r4, #1
  40133c:	f855 3b04 	ldr.w	r3, [r5], #4
  401340:	4798      	blx	r3
  401342:	42a6      	cmp	r6, r4
  401344:	d1f9      	bne.n	40133a <__libc_init_array+0x2e>
  401346:	bd70      	pop	{r4, r5, r6, pc}
  401348:	bd70      	pop	{r4, r5, r6, pc}
  40134a:	bf00      	nop
  40134c:	00407ac4 	.word	0x00407ac4
  401350:	00407ac4 	.word	0x00407ac4
  401354:	00407acc 	.word	0x00407acc
  401358:	00407ac4 	.word	0x00407ac4

0040135c <iprintf>:
  40135c:	b40f      	push	{r0, r1, r2, r3}
  40135e:	b500      	push	{lr}
  401360:	4907      	ldr	r1, [pc, #28]	; (401380 <iprintf+0x24>)
  401362:	b083      	sub	sp, #12
  401364:	ab04      	add	r3, sp, #16
  401366:	6808      	ldr	r0, [r1, #0]
  401368:	f853 2b04 	ldr.w	r2, [r3], #4
  40136c:	6881      	ldr	r1, [r0, #8]
  40136e:	9301      	str	r3, [sp, #4]
  401370:	f001 fcf4 	bl	402d5c <_vfiprintf_r>
  401374:	b003      	add	sp, #12
  401376:	f85d eb04 	ldr.w	lr, [sp], #4
  40137a:	b004      	add	sp, #16
  40137c:	4770      	bx	lr
  40137e:	bf00      	nop
  401380:	20400008 	.word	0x20400008

00401384 <memcpy>:
  401384:	4684      	mov	ip, r0
  401386:	ea41 0300 	orr.w	r3, r1, r0
  40138a:	f013 0303 	ands.w	r3, r3, #3
  40138e:	d16d      	bne.n	40146c <memcpy+0xe8>
  401390:	3a40      	subs	r2, #64	; 0x40
  401392:	d341      	bcc.n	401418 <memcpy+0x94>
  401394:	f851 3b04 	ldr.w	r3, [r1], #4
  401398:	f840 3b04 	str.w	r3, [r0], #4
  40139c:	f851 3b04 	ldr.w	r3, [r1], #4
  4013a0:	f840 3b04 	str.w	r3, [r0], #4
  4013a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4013a8:	f840 3b04 	str.w	r3, [r0], #4
  4013ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4013b0:	f840 3b04 	str.w	r3, [r0], #4
  4013b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4013b8:	f840 3b04 	str.w	r3, [r0], #4
  4013bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4013c0:	f840 3b04 	str.w	r3, [r0], #4
  4013c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4013c8:	f840 3b04 	str.w	r3, [r0], #4
  4013cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4013d0:	f840 3b04 	str.w	r3, [r0], #4
  4013d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4013d8:	f840 3b04 	str.w	r3, [r0], #4
  4013dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4013e0:	f840 3b04 	str.w	r3, [r0], #4
  4013e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4013e8:	f840 3b04 	str.w	r3, [r0], #4
  4013ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4013f0:	f840 3b04 	str.w	r3, [r0], #4
  4013f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4013f8:	f840 3b04 	str.w	r3, [r0], #4
  4013fc:	f851 3b04 	ldr.w	r3, [r1], #4
  401400:	f840 3b04 	str.w	r3, [r0], #4
  401404:	f851 3b04 	ldr.w	r3, [r1], #4
  401408:	f840 3b04 	str.w	r3, [r0], #4
  40140c:	f851 3b04 	ldr.w	r3, [r1], #4
  401410:	f840 3b04 	str.w	r3, [r0], #4
  401414:	3a40      	subs	r2, #64	; 0x40
  401416:	d2bd      	bcs.n	401394 <memcpy+0x10>
  401418:	3230      	adds	r2, #48	; 0x30
  40141a:	d311      	bcc.n	401440 <memcpy+0xbc>
  40141c:	f851 3b04 	ldr.w	r3, [r1], #4
  401420:	f840 3b04 	str.w	r3, [r0], #4
  401424:	f851 3b04 	ldr.w	r3, [r1], #4
  401428:	f840 3b04 	str.w	r3, [r0], #4
  40142c:	f851 3b04 	ldr.w	r3, [r1], #4
  401430:	f840 3b04 	str.w	r3, [r0], #4
  401434:	f851 3b04 	ldr.w	r3, [r1], #4
  401438:	f840 3b04 	str.w	r3, [r0], #4
  40143c:	3a10      	subs	r2, #16
  40143e:	d2ed      	bcs.n	40141c <memcpy+0x98>
  401440:	320c      	adds	r2, #12
  401442:	d305      	bcc.n	401450 <memcpy+0xcc>
  401444:	f851 3b04 	ldr.w	r3, [r1], #4
  401448:	f840 3b04 	str.w	r3, [r0], #4
  40144c:	3a04      	subs	r2, #4
  40144e:	d2f9      	bcs.n	401444 <memcpy+0xc0>
  401450:	3204      	adds	r2, #4
  401452:	d008      	beq.n	401466 <memcpy+0xe2>
  401454:	07d2      	lsls	r2, r2, #31
  401456:	bf1c      	itt	ne
  401458:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40145c:	f800 3b01 	strbne.w	r3, [r0], #1
  401460:	d301      	bcc.n	401466 <memcpy+0xe2>
  401462:	880b      	ldrh	r3, [r1, #0]
  401464:	8003      	strh	r3, [r0, #0]
  401466:	4660      	mov	r0, ip
  401468:	4770      	bx	lr
  40146a:	bf00      	nop
  40146c:	2a08      	cmp	r2, #8
  40146e:	d313      	bcc.n	401498 <memcpy+0x114>
  401470:	078b      	lsls	r3, r1, #30
  401472:	d08d      	beq.n	401390 <memcpy+0xc>
  401474:	f010 0303 	ands.w	r3, r0, #3
  401478:	d08a      	beq.n	401390 <memcpy+0xc>
  40147a:	f1c3 0304 	rsb	r3, r3, #4
  40147e:	1ad2      	subs	r2, r2, r3
  401480:	07db      	lsls	r3, r3, #31
  401482:	bf1c      	itt	ne
  401484:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401488:	f800 3b01 	strbne.w	r3, [r0], #1
  40148c:	d380      	bcc.n	401390 <memcpy+0xc>
  40148e:	f831 3b02 	ldrh.w	r3, [r1], #2
  401492:	f820 3b02 	strh.w	r3, [r0], #2
  401496:	e77b      	b.n	401390 <memcpy+0xc>
  401498:	3a04      	subs	r2, #4
  40149a:	d3d9      	bcc.n	401450 <memcpy+0xcc>
  40149c:	3a01      	subs	r2, #1
  40149e:	f811 3b01 	ldrb.w	r3, [r1], #1
  4014a2:	f800 3b01 	strb.w	r3, [r0], #1
  4014a6:	d2f9      	bcs.n	40149c <memcpy+0x118>
  4014a8:	780b      	ldrb	r3, [r1, #0]
  4014aa:	7003      	strb	r3, [r0, #0]
  4014ac:	784b      	ldrb	r3, [r1, #1]
  4014ae:	7043      	strb	r3, [r0, #1]
  4014b0:	788b      	ldrb	r3, [r1, #2]
  4014b2:	7083      	strb	r3, [r0, #2]
  4014b4:	4660      	mov	r0, ip
  4014b6:	4770      	bx	lr

004014b8 <memset>:
  4014b8:	b470      	push	{r4, r5, r6}
  4014ba:	0786      	lsls	r6, r0, #30
  4014bc:	d046      	beq.n	40154c <memset+0x94>
  4014be:	1e54      	subs	r4, r2, #1
  4014c0:	2a00      	cmp	r2, #0
  4014c2:	d041      	beq.n	401548 <memset+0x90>
  4014c4:	b2ca      	uxtb	r2, r1
  4014c6:	4603      	mov	r3, r0
  4014c8:	e002      	b.n	4014d0 <memset+0x18>
  4014ca:	f114 34ff 	adds.w	r4, r4, #4294967295
  4014ce:	d33b      	bcc.n	401548 <memset+0x90>
  4014d0:	f803 2b01 	strb.w	r2, [r3], #1
  4014d4:	079d      	lsls	r5, r3, #30
  4014d6:	d1f8      	bne.n	4014ca <memset+0x12>
  4014d8:	2c03      	cmp	r4, #3
  4014da:	d92e      	bls.n	40153a <memset+0x82>
  4014dc:	b2cd      	uxtb	r5, r1
  4014de:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4014e2:	2c0f      	cmp	r4, #15
  4014e4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4014e8:	d919      	bls.n	40151e <memset+0x66>
  4014ea:	f103 0210 	add.w	r2, r3, #16
  4014ee:	4626      	mov	r6, r4
  4014f0:	3e10      	subs	r6, #16
  4014f2:	2e0f      	cmp	r6, #15
  4014f4:	f842 5c10 	str.w	r5, [r2, #-16]
  4014f8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4014fc:	f842 5c08 	str.w	r5, [r2, #-8]
  401500:	f842 5c04 	str.w	r5, [r2, #-4]
  401504:	f102 0210 	add.w	r2, r2, #16
  401508:	d8f2      	bhi.n	4014f0 <memset+0x38>
  40150a:	f1a4 0210 	sub.w	r2, r4, #16
  40150e:	f022 020f 	bic.w	r2, r2, #15
  401512:	f004 040f 	and.w	r4, r4, #15
  401516:	3210      	adds	r2, #16
  401518:	2c03      	cmp	r4, #3
  40151a:	4413      	add	r3, r2
  40151c:	d90d      	bls.n	40153a <memset+0x82>
  40151e:	461e      	mov	r6, r3
  401520:	4622      	mov	r2, r4
  401522:	3a04      	subs	r2, #4
  401524:	2a03      	cmp	r2, #3
  401526:	f846 5b04 	str.w	r5, [r6], #4
  40152a:	d8fa      	bhi.n	401522 <memset+0x6a>
  40152c:	1f22      	subs	r2, r4, #4
  40152e:	f022 0203 	bic.w	r2, r2, #3
  401532:	3204      	adds	r2, #4
  401534:	4413      	add	r3, r2
  401536:	f004 0403 	and.w	r4, r4, #3
  40153a:	b12c      	cbz	r4, 401548 <memset+0x90>
  40153c:	b2c9      	uxtb	r1, r1
  40153e:	441c      	add	r4, r3
  401540:	f803 1b01 	strb.w	r1, [r3], #1
  401544:	429c      	cmp	r4, r3
  401546:	d1fb      	bne.n	401540 <memset+0x88>
  401548:	bc70      	pop	{r4, r5, r6}
  40154a:	4770      	bx	lr
  40154c:	4614      	mov	r4, r2
  40154e:	4603      	mov	r3, r0
  401550:	e7c2      	b.n	4014d8 <memset+0x20>
  401552:	bf00      	nop

00401554 <setbuf>:
  401554:	2900      	cmp	r1, #0
  401556:	bf0c      	ite	eq
  401558:	2202      	moveq	r2, #2
  40155a:	2200      	movne	r2, #0
  40155c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401560:	f000 b800 	b.w	401564 <setvbuf>

00401564 <setvbuf>:
  401564:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401568:	4c61      	ldr	r4, [pc, #388]	; (4016f0 <setvbuf+0x18c>)
  40156a:	6825      	ldr	r5, [r4, #0]
  40156c:	b083      	sub	sp, #12
  40156e:	4604      	mov	r4, r0
  401570:	460f      	mov	r7, r1
  401572:	4690      	mov	r8, r2
  401574:	461e      	mov	r6, r3
  401576:	b115      	cbz	r5, 40157e <setvbuf+0x1a>
  401578:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40157a:	2b00      	cmp	r3, #0
  40157c:	d064      	beq.n	401648 <setvbuf+0xe4>
  40157e:	f1b8 0f02 	cmp.w	r8, #2
  401582:	d006      	beq.n	401592 <setvbuf+0x2e>
  401584:	f1b8 0f01 	cmp.w	r8, #1
  401588:	f200 809f 	bhi.w	4016ca <setvbuf+0x166>
  40158c:	2e00      	cmp	r6, #0
  40158e:	f2c0 809c 	blt.w	4016ca <setvbuf+0x166>
  401592:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401594:	07d8      	lsls	r0, r3, #31
  401596:	d534      	bpl.n	401602 <setvbuf+0x9e>
  401598:	4621      	mov	r1, r4
  40159a:	4628      	mov	r0, r5
  40159c:	f003 fb3a 	bl	404c14 <_fflush_r>
  4015a0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4015a2:	b141      	cbz	r1, 4015b6 <setvbuf+0x52>
  4015a4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4015a8:	4299      	cmp	r1, r3
  4015aa:	d002      	beq.n	4015b2 <setvbuf+0x4e>
  4015ac:	4628      	mov	r0, r5
  4015ae:	f003 fcaf 	bl	404f10 <_free_r>
  4015b2:	2300      	movs	r3, #0
  4015b4:	6323      	str	r3, [r4, #48]	; 0x30
  4015b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4015ba:	2200      	movs	r2, #0
  4015bc:	61a2      	str	r2, [r4, #24]
  4015be:	6062      	str	r2, [r4, #4]
  4015c0:	061a      	lsls	r2, r3, #24
  4015c2:	d43a      	bmi.n	40163a <setvbuf+0xd6>
  4015c4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4015c8:	f023 0303 	bic.w	r3, r3, #3
  4015cc:	f1b8 0f02 	cmp.w	r8, #2
  4015d0:	81a3      	strh	r3, [r4, #12]
  4015d2:	d01d      	beq.n	401610 <setvbuf+0xac>
  4015d4:	ab01      	add	r3, sp, #4
  4015d6:	466a      	mov	r2, sp
  4015d8:	4621      	mov	r1, r4
  4015da:	4628      	mov	r0, r5
  4015dc:	f003 ff44 	bl	405468 <__swhatbuf_r>
  4015e0:	89a3      	ldrh	r3, [r4, #12]
  4015e2:	4318      	orrs	r0, r3
  4015e4:	81a0      	strh	r0, [r4, #12]
  4015e6:	2e00      	cmp	r6, #0
  4015e8:	d132      	bne.n	401650 <setvbuf+0xec>
  4015ea:	9e00      	ldr	r6, [sp, #0]
  4015ec:	4630      	mov	r0, r6
  4015ee:	f003 ffb3 	bl	405558 <malloc>
  4015f2:	4607      	mov	r7, r0
  4015f4:	2800      	cmp	r0, #0
  4015f6:	d06b      	beq.n	4016d0 <setvbuf+0x16c>
  4015f8:	89a3      	ldrh	r3, [r4, #12]
  4015fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4015fe:	81a3      	strh	r3, [r4, #12]
  401600:	e028      	b.n	401654 <setvbuf+0xf0>
  401602:	89a3      	ldrh	r3, [r4, #12]
  401604:	0599      	lsls	r1, r3, #22
  401606:	d4c7      	bmi.n	401598 <setvbuf+0x34>
  401608:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40160a:	f003 ff29 	bl	405460 <__retarget_lock_acquire_recursive>
  40160e:	e7c3      	b.n	401598 <setvbuf+0x34>
  401610:	2500      	movs	r5, #0
  401612:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401614:	2600      	movs	r6, #0
  401616:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40161a:	f043 0302 	orr.w	r3, r3, #2
  40161e:	2001      	movs	r0, #1
  401620:	60a6      	str	r6, [r4, #8]
  401622:	07ce      	lsls	r6, r1, #31
  401624:	81a3      	strh	r3, [r4, #12]
  401626:	6022      	str	r2, [r4, #0]
  401628:	6122      	str	r2, [r4, #16]
  40162a:	6160      	str	r0, [r4, #20]
  40162c:	d401      	bmi.n	401632 <setvbuf+0xce>
  40162e:	0598      	lsls	r0, r3, #22
  401630:	d53e      	bpl.n	4016b0 <setvbuf+0x14c>
  401632:	4628      	mov	r0, r5
  401634:	b003      	add	sp, #12
  401636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40163a:	6921      	ldr	r1, [r4, #16]
  40163c:	4628      	mov	r0, r5
  40163e:	f003 fc67 	bl	404f10 <_free_r>
  401642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401646:	e7bd      	b.n	4015c4 <setvbuf+0x60>
  401648:	4628      	mov	r0, r5
  40164a:	f003 fb3b 	bl	404cc4 <__sinit>
  40164e:	e796      	b.n	40157e <setvbuf+0x1a>
  401650:	2f00      	cmp	r7, #0
  401652:	d0cb      	beq.n	4015ec <setvbuf+0x88>
  401654:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401656:	2b00      	cmp	r3, #0
  401658:	d033      	beq.n	4016c2 <setvbuf+0x15e>
  40165a:	9b00      	ldr	r3, [sp, #0]
  40165c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401660:	6027      	str	r7, [r4, #0]
  401662:	429e      	cmp	r6, r3
  401664:	bf1c      	itt	ne
  401666:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40166a:	81a2      	strhne	r2, [r4, #12]
  40166c:	f1b8 0f01 	cmp.w	r8, #1
  401670:	bf04      	itt	eq
  401672:	f042 0201 	orreq.w	r2, r2, #1
  401676:	81a2      	strheq	r2, [r4, #12]
  401678:	b292      	uxth	r2, r2
  40167a:	f012 0308 	ands.w	r3, r2, #8
  40167e:	6127      	str	r7, [r4, #16]
  401680:	6166      	str	r6, [r4, #20]
  401682:	d00e      	beq.n	4016a2 <setvbuf+0x13e>
  401684:	07d1      	lsls	r1, r2, #31
  401686:	d51a      	bpl.n	4016be <setvbuf+0x15a>
  401688:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40168a:	4276      	negs	r6, r6
  40168c:	2300      	movs	r3, #0
  40168e:	f015 0501 	ands.w	r5, r5, #1
  401692:	61a6      	str	r6, [r4, #24]
  401694:	60a3      	str	r3, [r4, #8]
  401696:	d009      	beq.n	4016ac <setvbuf+0x148>
  401698:	2500      	movs	r5, #0
  40169a:	4628      	mov	r0, r5
  40169c:	b003      	add	sp, #12
  40169e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016a2:	60a3      	str	r3, [r4, #8]
  4016a4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4016a6:	f015 0501 	ands.w	r5, r5, #1
  4016aa:	d1f5      	bne.n	401698 <setvbuf+0x134>
  4016ac:	0593      	lsls	r3, r2, #22
  4016ae:	d4c0      	bmi.n	401632 <setvbuf+0xce>
  4016b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4016b2:	f003 fed7 	bl	405464 <__retarget_lock_release_recursive>
  4016b6:	4628      	mov	r0, r5
  4016b8:	b003      	add	sp, #12
  4016ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016be:	60a6      	str	r6, [r4, #8]
  4016c0:	e7f0      	b.n	4016a4 <setvbuf+0x140>
  4016c2:	4628      	mov	r0, r5
  4016c4:	f003 fafe 	bl	404cc4 <__sinit>
  4016c8:	e7c7      	b.n	40165a <setvbuf+0xf6>
  4016ca:	f04f 35ff 	mov.w	r5, #4294967295
  4016ce:	e7b0      	b.n	401632 <setvbuf+0xce>
  4016d0:	f8dd 9000 	ldr.w	r9, [sp]
  4016d4:	45b1      	cmp	r9, r6
  4016d6:	d004      	beq.n	4016e2 <setvbuf+0x17e>
  4016d8:	4648      	mov	r0, r9
  4016da:	f003 ff3d 	bl	405558 <malloc>
  4016de:	4607      	mov	r7, r0
  4016e0:	b920      	cbnz	r0, 4016ec <setvbuf+0x188>
  4016e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016e6:	f04f 35ff 	mov.w	r5, #4294967295
  4016ea:	e792      	b.n	401612 <setvbuf+0xae>
  4016ec:	464e      	mov	r6, r9
  4016ee:	e783      	b.n	4015f8 <setvbuf+0x94>
  4016f0:	20400008 	.word	0x20400008

004016f4 <sprintf>:
  4016f4:	b40e      	push	{r1, r2, r3}
  4016f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4016f8:	b09c      	sub	sp, #112	; 0x70
  4016fa:	ab21      	add	r3, sp, #132	; 0x84
  4016fc:	490f      	ldr	r1, [pc, #60]	; (40173c <sprintf+0x48>)
  4016fe:	f853 2b04 	ldr.w	r2, [r3], #4
  401702:	9301      	str	r3, [sp, #4]
  401704:	4605      	mov	r5, r0
  401706:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40170a:	6808      	ldr	r0, [r1, #0]
  40170c:	9502      	str	r5, [sp, #8]
  40170e:	f44f 7702 	mov.w	r7, #520	; 0x208
  401712:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401716:	a902      	add	r1, sp, #8
  401718:	9506      	str	r5, [sp, #24]
  40171a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40171e:	9404      	str	r4, [sp, #16]
  401720:	9407      	str	r4, [sp, #28]
  401722:	f8ad 6016 	strh.w	r6, [sp, #22]
  401726:	f000 f8ab 	bl	401880 <_svfprintf_r>
  40172a:	9b02      	ldr	r3, [sp, #8]
  40172c:	2200      	movs	r2, #0
  40172e:	701a      	strb	r2, [r3, #0]
  401730:	b01c      	add	sp, #112	; 0x70
  401732:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401736:	b003      	add	sp, #12
  401738:	4770      	bx	lr
  40173a:	bf00      	nop
  40173c:	20400008 	.word	0x20400008

00401740 <strlen>:
  401740:	f890 f000 	pld	[r0]
  401744:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401748:	f020 0107 	bic.w	r1, r0, #7
  40174c:	f06f 0c00 	mvn.w	ip, #0
  401750:	f010 0407 	ands.w	r4, r0, #7
  401754:	f891 f020 	pld	[r1, #32]
  401758:	f040 8049 	bne.w	4017ee <strlen+0xae>
  40175c:	f04f 0400 	mov.w	r4, #0
  401760:	f06f 0007 	mvn.w	r0, #7
  401764:	e9d1 2300 	ldrd	r2, r3, [r1]
  401768:	f891 f040 	pld	[r1, #64]	; 0x40
  40176c:	f100 0008 	add.w	r0, r0, #8
  401770:	fa82 f24c 	uadd8	r2, r2, ip
  401774:	faa4 f28c 	sel	r2, r4, ip
  401778:	fa83 f34c 	uadd8	r3, r3, ip
  40177c:	faa2 f38c 	sel	r3, r2, ip
  401780:	bb4b      	cbnz	r3, 4017d6 <strlen+0x96>
  401782:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401786:	fa82 f24c 	uadd8	r2, r2, ip
  40178a:	f100 0008 	add.w	r0, r0, #8
  40178e:	faa4 f28c 	sel	r2, r4, ip
  401792:	fa83 f34c 	uadd8	r3, r3, ip
  401796:	faa2 f38c 	sel	r3, r2, ip
  40179a:	b9e3      	cbnz	r3, 4017d6 <strlen+0x96>
  40179c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4017a0:	fa82 f24c 	uadd8	r2, r2, ip
  4017a4:	f100 0008 	add.w	r0, r0, #8
  4017a8:	faa4 f28c 	sel	r2, r4, ip
  4017ac:	fa83 f34c 	uadd8	r3, r3, ip
  4017b0:	faa2 f38c 	sel	r3, r2, ip
  4017b4:	b97b      	cbnz	r3, 4017d6 <strlen+0x96>
  4017b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4017ba:	f101 0120 	add.w	r1, r1, #32
  4017be:	fa82 f24c 	uadd8	r2, r2, ip
  4017c2:	f100 0008 	add.w	r0, r0, #8
  4017c6:	faa4 f28c 	sel	r2, r4, ip
  4017ca:	fa83 f34c 	uadd8	r3, r3, ip
  4017ce:	faa2 f38c 	sel	r3, r2, ip
  4017d2:	2b00      	cmp	r3, #0
  4017d4:	d0c6      	beq.n	401764 <strlen+0x24>
  4017d6:	2a00      	cmp	r2, #0
  4017d8:	bf04      	itt	eq
  4017da:	3004      	addeq	r0, #4
  4017dc:	461a      	moveq	r2, r3
  4017de:	ba12      	rev	r2, r2
  4017e0:	fab2 f282 	clz	r2, r2
  4017e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4017e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4017ec:	4770      	bx	lr
  4017ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4017f2:	f004 0503 	and.w	r5, r4, #3
  4017f6:	f1c4 0000 	rsb	r0, r4, #0
  4017fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4017fe:	f014 0f04 	tst.w	r4, #4
  401802:	f891 f040 	pld	[r1, #64]	; 0x40
  401806:	fa0c f505 	lsl.w	r5, ip, r5
  40180a:	ea62 0205 	orn	r2, r2, r5
  40180e:	bf1c      	itt	ne
  401810:	ea63 0305 	ornne	r3, r3, r5
  401814:	4662      	movne	r2, ip
  401816:	f04f 0400 	mov.w	r4, #0
  40181a:	e7a9      	b.n	401770 <strlen+0x30>

0040181c <strncpy>:
  40181c:	ea40 0301 	orr.w	r3, r0, r1
  401820:	f013 0f03 	tst.w	r3, #3
  401824:	b470      	push	{r4, r5, r6}
  401826:	4603      	mov	r3, r0
  401828:	d024      	beq.n	401874 <strncpy+0x58>
  40182a:	b1a2      	cbz	r2, 401856 <strncpy+0x3a>
  40182c:	780c      	ldrb	r4, [r1, #0]
  40182e:	701c      	strb	r4, [r3, #0]
  401830:	3a01      	subs	r2, #1
  401832:	3301      	adds	r3, #1
  401834:	3101      	adds	r1, #1
  401836:	b13c      	cbz	r4, 401848 <strncpy+0x2c>
  401838:	b16a      	cbz	r2, 401856 <strncpy+0x3a>
  40183a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40183e:	f803 4b01 	strb.w	r4, [r3], #1
  401842:	3a01      	subs	r2, #1
  401844:	2c00      	cmp	r4, #0
  401846:	d1f7      	bne.n	401838 <strncpy+0x1c>
  401848:	b12a      	cbz	r2, 401856 <strncpy+0x3a>
  40184a:	441a      	add	r2, r3
  40184c:	2100      	movs	r1, #0
  40184e:	f803 1b01 	strb.w	r1, [r3], #1
  401852:	429a      	cmp	r2, r3
  401854:	d1fb      	bne.n	40184e <strncpy+0x32>
  401856:	bc70      	pop	{r4, r5, r6}
  401858:	4770      	bx	lr
  40185a:	460e      	mov	r6, r1
  40185c:	f851 5b04 	ldr.w	r5, [r1], #4
  401860:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  401864:	ea24 0405 	bic.w	r4, r4, r5
  401868:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40186c:	d105      	bne.n	40187a <strncpy+0x5e>
  40186e:	f843 5b04 	str.w	r5, [r3], #4
  401872:	3a04      	subs	r2, #4
  401874:	2a03      	cmp	r2, #3
  401876:	d8f0      	bhi.n	40185a <strncpy+0x3e>
  401878:	e7d7      	b.n	40182a <strncpy+0xe>
  40187a:	4631      	mov	r1, r6
  40187c:	e7d6      	b.n	40182c <strncpy+0x10>
  40187e:	bf00      	nop

00401880 <_svfprintf_r>:
  401880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401884:	b0c3      	sub	sp, #268	; 0x10c
  401886:	460c      	mov	r4, r1
  401888:	910b      	str	r1, [sp, #44]	; 0x2c
  40188a:	4692      	mov	sl, r2
  40188c:	930f      	str	r3, [sp, #60]	; 0x3c
  40188e:	900c      	str	r0, [sp, #48]	; 0x30
  401890:	f003 fdd4 	bl	40543c <_localeconv_r>
  401894:	6803      	ldr	r3, [r0, #0]
  401896:	931a      	str	r3, [sp, #104]	; 0x68
  401898:	4618      	mov	r0, r3
  40189a:	f7ff ff51 	bl	401740 <strlen>
  40189e:	89a3      	ldrh	r3, [r4, #12]
  4018a0:	9019      	str	r0, [sp, #100]	; 0x64
  4018a2:	0619      	lsls	r1, r3, #24
  4018a4:	d503      	bpl.n	4018ae <_svfprintf_r+0x2e>
  4018a6:	6923      	ldr	r3, [r4, #16]
  4018a8:	2b00      	cmp	r3, #0
  4018aa:	f001 8003 	beq.w	4028b4 <_svfprintf_r+0x1034>
  4018ae:	2300      	movs	r3, #0
  4018b0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4018b4:	9313      	str	r3, [sp, #76]	; 0x4c
  4018b6:	9315      	str	r3, [sp, #84]	; 0x54
  4018b8:	9314      	str	r3, [sp, #80]	; 0x50
  4018ba:	9327      	str	r3, [sp, #156]	; 0x9c
  4018bc:	9326      	str	r3, [sp, #152]	; 0x98
  4018be:	9318      	str	r3, [sp, #96]	; 0x60
  4018c0:	931b      	str	r3, [sp, #108]	; 0x6c
  4018c2:	9309      	str	r3, [sp, #36]	; 0x24
  4018c4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4018c8:	46c8      	mov	r8, r9
  4018ca:	9316      	str	r3, [sp, #88]	; 0x58
  4018cc:	9317      	str	r3, [sp, #92]	; 0x5c
  4018ce:	f89a 3000 	ldrb.w	r3, [sl]
  4018d2:	4654      	mov	r4, sl
  4018d4:	b1e3      	cbz	r3, 401910 <_svfprintf_r+0x90>
  4018d6:	2b25      	cmp	r3, #37	; 0x25
  4018d8:	d102      	bne.n	4018e0 <_svfprintf_r+0x60>
  4018da:	e019      	b.n	401910 <_svfprintf_r+0x90>
  4018dc:	2b25      	cmp	r3, #37	; 0x25
  4018de:	d003      	beq.n	4018e8 <_svfprintf_r+0x68>
  4018e0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4018e4:	2b00      	cmp	r3, #0
  4018e6:	d1f9      	bne.n	4018dc <_svfprintf_r+0x5c>
  4018e8:	eba4 050a 	sub.w	r5, r4, sl
  4018ec:	b185      	cbz	r5, 401910 <_svfprintf_r+0x90>
  4018ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4018f0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4018f2:	f8c8 a000 	str.w	sl, [r8]
  4018f6:	3301      	adds	r3, #1
  4018f8:	442a      	add	r2, r5
  4018fa:	2b07      	cmp	r3, #7
  4018fc:	f8c8 5004 	str.w	r5, [r8, #4]
  401900:	9227      	str	r2, [sp, #156]	; 0x9c
  401902:	9326      	str	r3, [sp, #152]	; 0x98
  401904:	dc7f      	bgt.n	401a06 <_svfprintf_r+0x186>
  401906:	f108 0808 	add.w	r8, r8, #8
  40190a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40190c:	442b      	add	r3, r5
  40190e:	9309      	str	r3, [sp, #36]	; 0x24
  401910:	7823      	ldrb	r3, [r4, #0]
  401912:	2b00      	cmp	r3, #0
  401914:	d07f      	beq.n	401a16 <_svfprintf_r+0x196>
  401916:	2300      	movs	r3, #0
  401918:	461a      	mov	r2, r3
  40191a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40191e:	4619      	mov	r1, r3
  401920:	930d      	str	r3, [sp, #52]	; 0x34
  401922:	469b      	mov	fp, r3
  401924:	f04f 30ff 	mov.w	r0, #4294967295
  401928:	7863      	ldrb	r3, [r4, #1]
  40192a:	900a      	str	r0, [sp, #40]	; 0x28
  40192c:	f104 0a01 	add.w	sl, r4, #1
  401930:	f10a 0a01 	add.w	sl, sl, #1
  401934:	f1a3 0020 	sub.w	r0, r3, #32
  401938:	2858      	cmp	r0, #88	; 0x58
  40193a:	f200 83c1 	bhi.w	4020c0 <_svfprintf_r+0x840>
  40193e:	e8df f010 	tbh	[pc, r0, lsl #1]
  401942:	0238      	.short	0x0238
  401944:	03bf03bf 	.word	0x03bf03bf
  401948:	03bf0240 	.word	0x03bf0240
  40194c:	03bf03bf 	.word	0x03bf03bf
  401950:	03bf03bf 	.word	0x03bf03bf
  401954:	024503bf 	.word	0x024503bf
  401958:	03bf0203 	.word	0x03bf0203
  40195c:	026b005d 	.word	0x026b005d
  401960:	028603bf 	.word	0x028603bf
  401964:	039d039d 	.word	0x039d039d
  401968:	039d039d 	.word	0x039d039d
  40196c:	039d039d 	.word	0x039d039d
  401970:	039d039d 	.word	0x039d039d
  401974:	03bf039d 	.word	0x03bf039d
  401978:	03bf03bf 	.word	0x03bf03bf
  40197c:	03bf03bf 	.word	0x03bf03bf
  401980:	03bf03bf 	.word	0x03bf03bf
  401984:	03bf03bf 	.word	0x03bf03bf
  401988:	033703bf 	.word	0x033703bf
  40198c:	03bf0357 	.word	0x03bf0357
  401990:	03bf0357 	.word	0x03bf0357
  401994:	03bf03bf 	.word	0x03bf03bf
  401998:	039803bf 	.word	0x039803bf
  40199c:	03bf03bf 	.word	0x03bf03bf
  4019a0:	03bf03ad 	.word	0x03bf03ad
  4019a4:	03bf03bf 	.word	0x03bf03bf
  4019a8:	03bf03bf 	.word	0x03bf03bf
  4019ac:	03bf0259 	.word	0x03bf0259
  4019b0:	031e03bf 	.word	0x031e03bf
  4019b4:	03bf03bf 	.word	0x03bf03bf
  4019b8:	03bf03bf 	.word	0x03bf03bf
  4019bc:	03bf03bf 	.word	0x03bf03bf
  4019c0:	03bf03bf 	.word	0x03bf03bf
  4019c4:	03bf03bf 	.word	0x03bf03bf
  4019c8:	02db02c6 	.word	0x02db02c6
  4019cc:	03570357 	.word	0x03570357
  4019d0:	028b0357 	.word	0x028b0357
  4019d4:	03bf02db 	.word	0x03bf02db
  4019d8:	029003bf 	.word	0x029003bf
  4019dc:	029d03bf 	.word	0x029d03bf
  4019e0:	02b401cc 	.word	0x02b401cc
  4019e4:	03bf0208 	.word	0x03bf0208
  4019e8:	03bf01e1 	.word	0x03bf01e1
  4019ec:	03bf007e 	.word	0x03bf007e
  4019f0:	020d03bf 	.word	0x020d03bf
  4019f4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4019f6:	930f      	str	r3, [sp, #60]	; 0x3c
  4019f8:	4240      	negs	r0, r0
  4019fa:	900d      	str	r0, [sp, #52]	; 0x34
  4019fc:	f04b 0b04 	orr.w	fp, fp, #4
  401a00:	f89a 3000 	ldrb.w	r3, [sl]
  401a04:	e794      	b.n	401930 <_svfprintf_r+0xb0>
  401a06:	aa25      	add	r2, sp, #148	; 0x94
  401a08:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a0a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a0c:	f004 fe2e 	bl	40666c <__ssprint_r>
  401a10:	b940      	cbnz	r0, 401a24 <_svfprintf_r+0x1a4>
  401a12:	46c8      	mov	r8, r9
  401a14:	e779      	b.n	40190a <_svfprintf_r+0x8a>
  401a16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401a18:	b123      	cbz	r3, 401a24 <_svfprintf_r+0x1a4>
  401a1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a1e:	aa25      	add	r2, sp, #148	; 0x94
  401a20:	f004 fe24 	bl	40666c <__ssprint_r>
  401a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401a26:	899b      	ldrh	r3, [r3, #12]
  401a28:	f013 0f40 	tst.w	r3, #64	; 0x40
  401a2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401a2e:	bf18      	it	ne
  401a30:	f04f 33ff 	movne.w	r3, #4294967295
  401a34:	9309      	str	r3, [sp, #36]	; 0x24
  401a36:	9809      	ldr	r0, [sp, #36]	; 0x24
  401a38:	b043      	add	sp, #268	; 0x10c
  401a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a3e:	f01b 0f20 	tst.w	fp, #32
  401a42:	9311      	str	r3, [sp, #68]	; 0x44
  401a44:	f040 81dd 	bne.w	401e02 <_svfprintf_r+0x582>
  401a48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a4a:	f01b 0f10 	tst.w	fp, #16
  401a4e:	4613      	mov	r3, r2
  401a50:	f040 856e 	bne.w	402530 <_svfprintf_r+0xcb0>
  401a54:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401a58:	f000 856a 	beq.w	402530 <_svfprintf_r+0xcb0>
  401a5c:	8814      	ldrh	r4, [r2, #0]
  401a5e:	3204      	adds	r2, #4
  401a60:	2500      	movs	r5, #0
  401a62:	2301      	movs	r3, #1
  401a64:	920f      	str	r2, [sp, #60]	; 0x3c
  401a66:	2700      	movs	r7, #0
  401a68:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401a6c:	990a      	ldr	r1, [sp, #40]	; 0x28
  401a6e:	1c4a      	adds	r2, r1, #1
  401a70:	f000 8265 	beq.w	401f3e <_svfprintf_r+0x6be>
  401a74:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401a78:	9207      	str	r2, [sp, #28]
  401a7a:	ea54 0205 	orrs.w	r2, r4, r5
  401a7e:	f040 8264 	bne.w	401f4a <_svfprintf_r+0x6ca>
  401a82:	2900      	cmp	r1, #0
  401a84:	f040 843c 	bne.w	402300 <_svfprintf_r+0xa80>
  401a88:	2b00      	cmp	r3, #0
  401a8a:	f040 84d7 	bne.w	40243c <_svfprintf_r+0xbbc>
  401a8e:	f01b 0301 	ands.w	r3, fp, #1
  401a92:	930e      	str	r3, [sp, #56]	; 0x38
  401a94:	f000 8604 	beq.w	4026a0 <_svfprintf_r+0xe20>
  401a98:	ae42      	add	r6, sp, #264	; 0x108
  401a9a:	2330      	movs	r3, #48	; 0x30
  401a9c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401aa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401aa4:	4293      	cmp	r3, r2
  401aa6:	bfb8      	it	lt
  401aa8:	4613      	movlt	r3, r2
  401aaa:	9308      	str	r3, [sp, #32]
  401aac:	2300      	movs	r3, #0
  401aae:	9312      	str	r3, [sp, #72]	; 0x48
  401ab0:	b117      	cbz	r7, 401ab8 <_svfprintf_r+0x238>
  401ab2:	9b08      	ldr	r3, [sp, #32]
  401ab4:	3301      	adds	r3, #1
  401ab6:	9308      	str	r3, [sp, #32]
  401ab8:	9b07      	ldr	r3, [sp, #28]
  401aba:	f013 0302 	ands.w	r3, r3, #2
  401abe:	9310      	str	r3, [sp, #64]	; 0x40
  401ac0:	d002      	beq.n	401ac8 <_svfprintf_r+0x248>
  401ac2:	9b08      	ldr	r3, [sp, #32]
  401ac4:	3302      	adds	r3, #2
  401ac6:	9308      	str	r3, [sp, #32]
  401ac8:	9b07      	ldr	r3, [sp, #28]
  401aca:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401ace:	f040 830e 	bne.w	4020ee <_svfprintf_r+0x86e>
  401ad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401ad4:	9a08      	ldr	r2, [sp, #32]
  401ad6:	eba3 0b02 	sub.w	fp, r3, r2
  401ada:	f1bb 0f00 	cmp.w	fp, #0
  401ade:	f340 8306 	ble.w	4020ee <_svfprintf_r+0x86e>
  401ae2:	f1bb 0f10 	cmp.w	fp, #16
  401ae6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ae8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401aea:	dd29      	ble.n	401b40 <_svfprintf_r+0x2c0>
  401aec:	4643      	mov	r3, r8
  401aee:	4621      	mov	r1, r4
  401af0:	46a8      	mov	r8, r5
  401af2:	2710      	movs	r7, #16
  401af4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401af6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401af8:	e006      	b.n	401b08 <_svfprintf_r+0x288>
  401afa:	f1ab 0b10 	sub.w	fp, fp, #16
  401afe:	f1bb 0f10 	cmp.w	fp, #16
  401b02:	f103 0308 	add.w	r3, r3, #8
  401b06:	dd18      	ble.n	401b3a <_svfprintf_r+0x2ba>
  401b08:	3201      	adds	r2, #1
  401b0a:	48b7      	ldr	r0, [pc, #732]	; (401de8 <_svfprintf_r+0x568>)
  401b0c:	9226      	str	r2, [sp, #152]	; 0x98
  401b0e:	3110      	adds	r1, #16
  401b10:	2a07      	cmp	r2, #7
  401b12:	9127      	str	r1, [sp, #156]	; 0x9c
  401b14:	e883 0081 	stmia.w	r3, {r0, r7}
  401b18:	ddef      	ble.n	401afa <_svfprintf_r+0x27a>
  401b1a:	aa25      	add	r2, sp, #148	; 0x94
  401b1c:	4629      	mov	r1, r5
  401b1e:	4620      	mov	r0, r4
  401b20:	f004 fda4 	bl	40666c <__ssprint_r>
  401b24:	2800      	cmp	r0, #0
  401b26:	f47f af7d 	bne.w	401a24 <_svfprintf_r+0x1a4>
  401b2a:	f1ab 0b10 	sub.w	fp, fp, #16
  401b2e:	f1bb 0f10 	cmp.w	fp, #16
  401b32:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401b34:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401b36:	464b      	mov	r3, r9
  401b38:	dce6      	bgt.n	401b08 <_svfprintf_r+0x288>
  401b3a:	4645      	mov	r5, r8
  401b3c:	460c      	mov	r4, r1
  401b3e:	4698      	mov	r8, r3
  401b40:	3201      	adds	r2, #1
  401b42:	4ba9      	ldr	r3, [pc, #676]	; (401de8 <_svfprintf_r+0x568>)
  401b44:	9226      	str	r2, [sp, #152]	; 0x98
  401b46:	445c      	add	r4, fp
  401b48:	2a07      	cmp	r2, #7
  401b4a:	9427      	str	r4, [sp, #156]	; 0x9c
  401b4c:	e888 0808 	stmia.w	r8, {r3, fp}
  401b50:	f300 8498 	bgt.w	402484 <_svfprintf_r+0xc04>
  401b54:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401b58:	f108 0808 	add.w	r8, r8, #8
  401b5c:	b177      	cbz	r7, 401b7c <_svfprintf_r+0x2fc>
  401b5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b60:	3301      	adds	r3, #1
  401b62:	3401      	adds	r4, #1
  401b64:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401b68:	2201      	movs	r2, #1
  401b6a:	2b07      	cmp	r3, #7
  401b6c:	9427      	str	r4, [sp, #156]	; 0x9c
  401b6e:	9326      	str	r3, [sp, #152]	; 0x98
  401b70:	e888 0006 	stmia.w	r8, {r1, r2}
  401b74:	f300 83db 	bgt.w	40232e <_svfprintf_r+0xaae>
  401b78:	f108 0808 	add.w	r8, r8, #8
  401b7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401b7e:	b16b      	cbz	r3, 401b9c <_svfprintf_r+0x31c>
  401b80:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b82:	3301      	adds	r3, #1
  401b84:	3402      	adds	r4, #2
  401b86:	a91e      	add	r1, sp, #120	; 0x78
  401b88:	2202      	movs	r2, #2
  401b8a:	2b07      	cmp	r3, #7
  401b8c:	9427      	str	r4, [sp, #156]	; 0x9c
  401b8e:	9326      	str	r3, [sp, #152]	; 0x98
  401b90:	e888 0006 	stmia.w	r8, {r1, r2}
  401b94:	f300 83d6 	bgt.w	402344 <_svfprintf_r+0xac4>
  401b98:	f108 0808 	add.w	r8, r8, #8
  401b9c:	2d80      	cmp	r5, #128	; 0x80
  401b9e:	f000 8315 	beq.w	4021cc <_svfprintf_r+0x94c>
  401ba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ba4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ba6:	1a9f      	subs	r7, r3, r2
  401ba8:	2f00      	cmp	r7, #0
  401baa:	dd36      	ble.n	401c1a <_svfprintf_r+0x39a>
  401bac:	2f10      	cmp	r7, #16
  401bae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bb0:	4d8e      	ldr	r5, [pc, #568]	; (401dec <_svfprintf_r+0x56c>)
  401bb2:	dd27      	ble.n	401c04 <_svfprintf_r+0x384>
  401bb4:	4642      	mov	r2, r8
  401bb6:	4621      	mov	r1, r4
  401bb8:	46b0      	mov	r8, r6
  401bba:	f04f 0b10 	mov.w	fp, #16
  401bbe:	462e      	mov	r6, r5
  401bc0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401bc2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401bc4:	e004      	b.n	401bd0 <_svfprintf_r+0x350>
  401bc6:	3f10      	subs	r7, #16
  401bc8:	2f10      	cmp	r7, #16
  401bca:	f102 0208 	add.w	r2, r2, #8
  401bce:	dd15      	ble.n	401bfc <_svfprintf_r+0x37c>
  401bd0:	3301      	adds	r3, #1
  401bd2:	3110      	adds	r1, #16
  401bd4:	2b07      	cmp	r3, #7
  401bd6:	9127      	str	r1, [sp, #156]	; 0x9c
  401bd8:	9326      	str	r3, [sp, #152]	; 0x98
  401bda:	e882 0840 	stmia.w	r2, {r6, fp}
  401bde:	ddf2      	ble.n	401bc6 <_svfprintf_r+0x346>
  401be0:	aa25      	add	r2, sp, #148	; 0x94
  401be2:	4629      	mov	r1, r5
  401be4:	4620      	mov	r0, r4
  401be6:	f004 fd41 	bl	40666c <__ssprint_r>
  401bea:	2800      	cmp	r0, #0
  401bec:	f47f af1a 	bne.w	401a24 <_svfprintf_r+0x1a4>
  401bf0:	3f10      	subs	r7, #16
  401bf2:	2f10      	cmp	r7, #16
  401bf4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401bf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bf8:	464a      	mov	r2, r9
  401bfa:	dce9      	bgt.n	401bd0 <_svfprintf_r+0x350>
  401bfc:	4635      	mov	r5, r6
  401bfe:	460c      	mov	r4, r1
  401c00:	4646      	mov	r6, r8
  401c02:	4690      	mov	r8, r2
  401c04:	3301      	adds	r3, #1
  401c06:	443c      	add	r4, r7
  401c08:	2b07      	cmp	r3, #7
  401c0a:	9427      	str	r4, [sp, #156]	; 0x9c
  401c0c:	9326      	str	r3, [sp, #152]	; 0x98
  401c0e:	e888 00a0 	stmia.w	r8, {r5, r7}
  401c12:	f300 8381 	bgt.w	402318 <_svfprintf_r+0xa98>
  401c16:	f108 0808 	add.w	r8, r8, #8
  401c1a:	9b07      	ldr	r3, [sp, #28]
  401c1c:	05df      	lsls	r7, r3, #23
  401c1e:	f100 8268 	bmi.w	4020f2 <_svfprintf_r+0x872>
  401c22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c24:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c26:	f8c8 6000 	str.w	r6, [r8]
  401c2a:	3301      	adds	r3, #1
  401c2c:	440c      	add	r4, r1
  401c2e:	2b07      	cmp	r3, #7
  401c30:	9427      	str	r4, [sp, #156]	; 0x9c
  401c32:	f8c8 1004 	str.w	r1, [r8, #4]
  401c36:	9326      	str	r3, [sp, #152]	; 0x98
  401c38:	f300 834d 	bgt.w	4022d6 <_svfprintf_r+0xa56>
  401c3c:	f108 0808 	add.w	r8, r8, #8
  401c40:	9b07      	ldr	r3, [sp, #28]
  401c42:	075b      	lsls	r3, r3, #29
  401c44:	d53a      	bpl.n	401cbc <_svfprintf_r+0x43c>
  401c46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401c48:	9a08      	ldr	r2, [sp, #32]
  401c4a:	1a9d      	subs	r5, r3, r2
  401c4c:	2d00      	cmp	r5, #0
  401c4e:	dd35      	ble.n	401cbc <_svfprintf_r+0x43c>
  401c50:	2d10      	cmp	r5, #16
  401c52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c54:	dd20      	ble.n	401c98 <_svfprintf_r+0x418>
  401c56:	2610      	movs	r6, #16
  401c58:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401c5a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401c5e:	e004      	b.n	401c6a <_svfprintf_r+0x3ea>
  401c60:	3d10      	subs	r5, #16
  401c62:	2d10      	cmp	r5, #16
  401c64:	f108 0808 	add.w	r8, r8, #8
  401c68:	dd16      	ble.n	401c98 <_svfprintf_r+0x418>
  401c6a:	3301      	adds	r3, #1
  401c6c:	4a5e      	ldr	r2, [pc, #376]	; (401de8 <_svfprintf_r+0x568>)
  401c6e:	9326      	str	r3, [sp, #152]	; 0x98
  401c70:	3410      	adds	r4, #16
  401c72:	2b07      	cmp	r3, #7
  401c74:	9427      	str	r4, [sp, #156]	; 0x9c
  401c76:	e888 0044 	stmia.w	r8, {r2, r6}
  401c7a:	ddf1      	ble.n	401c60 <_svfprintf_r+0x3e0>
  401c7c:	aa25      	add	r2, sp, #148	; 0x94
  401c7e:	4659      	mov	r1, fp
  401c80:	4638      	mov	r0, r7
  401c82:	f004 fcf3 	bl	40666c <__ssprint_r>
  401c86:	2800      	cmp	r0, #0
  401c88:	f47f aecc 	bne.w	401a24 <_svfprintf_r+0x1a4>
  401c8c:	3d10      	subs	r5, #16
  401c8e:	2d10      	cmp	r5, #16
  401c90:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c94:	46c8      	mov	r8, r9
  401c96:	dce8      	bgt.n	401c6a <_svfprintf_r+0x3ea>
  401c98:	3301      	adds	r3, #1
  401c9a:	4a53      	ldr	r2, [pc, #332]	; (401de8 <_svfprintf_r+0x568>)
  401c9c:	9326      	str	r3, [sp, #152]	; 0x98
  401c9e:	442c      	add	r4, r5
  401ca0:	2b07      	cmp	r3, #7
  401ca2:	9427      	str	r4, [sp, #156]	; 0x9c
  401ca4:	e888 0024 	stmia.w	r8, {r2, r5}
  401ca8:	dd08      	ble.n	401cbc <_svfprintf_r+0x43c>
  401caa:	aa25      	add	r2, sp, #148	; 0x94
  401cac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401cae:	980c      	ldr	r0, [sp, #48]	; 0x30
  401cb0:	f004 fcdc 	bl	40666c <__ssprint_r>
  401cb4:	2800      	cmp	r0, #0
  401cb6:	f47f aeb5 	bne.w	401a24 <_svfprintf_r+0x1a4>
  401cba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401cbe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401cc0:	9908      	ldr	r1, [sp, #32]
  401cc2:	428a      	cmp	r2, r1
  401cc4:	bfac      	ite	ge
  401cc6:	189b      	addge	r3, r3, r2
  401cc8:	185b      	addlt	r3, r3, r1
  401cca:	9309      	str	r3, [sp, #36]	; 0x24
  401ccc:	2c00      	cmp	r4, #0
  401cce:	f040 830d 	bne.w	4022ec <_svfprintf_r+0xa6c>
  401cd2:	2300      	movs	r3, #0
  401cd4:	9326      	str	r3, [sp, #152]	; 0x98
  401cd6:	46c8      	mov	r8, r9
  401cd8:	e5f9      	b.n	4018ce <_svfprintf_r+0x4e>
  401cda:	9311      	str	r3, [sp, #68]	; 0x44
  401cdc:	f01b 0320 	ands.w	r3, fp, #32
  401ce0:	f040 81e3 	bne.w	4020aa <_svfprintf_r+0x82a>
  401ce4:	f01b 0210 	ands.w	r2, fp, #16
  401ce8:	f040 842e 	bne.w	402548 <_svfprintf_r+0xcc8>
  401cec:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401cf0:	f000 842a 	beq.w	402548 <_svfprintf_r+0xcc8>
  401cf4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401cf6:	4613      	mov	r3, r2
  401cf8:	460a      	mov	r2, r1
  401cfa:	3204      	adds	r2, #4
  401cfc:	880c      	ldrh	r4, [r1, #0]
  401cfe:	920f      	str	r2, [sp, #60]	; 0x3c
  401d00:	2500      	movs	r5, #0
  401d02:	e6b0      	b.n	401a66 <_svfprintf_r+0x1e6>
  401d04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d06:	9311      	str	r3, [sp, #68]	; 0x44
  401d08:	6816      	ldr	r6, [r2, #0]
  401d0a:	2400      	movs	r4, #0
  401d0c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401d10:	1d15      	adds	r5, r2, #4
  401d12:	2e00      	cmp	r6, #0
  401d14:	f000 86a7 	beq.w	402a66 <_svfprintf_r+0x11e6>
  401d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401d1a:	1c53      	adds	r3, r2, #1
  401d1c:	f000 8609 	beq.w	402932 <_svfprintf_r+0x10b2>
  401d20:	4621      	mov	r1, r4
  401d22:	4630      	mov	r0, r6
  401d24:	f003 feec 	bl	405b00 <memchr>
  401d28:	2800      	cmp	r0, #0
  401d2a:	f000 86e1 	beq.w	402af0 <_svfprintf_r+0x1270>
  401d2e:	1b83      	subs	r3, r0, r6
  401d30:	930e      	str	r3, [sp, #56]	; 0x38
  401d32:	940a      	str	r4, [sp, #40]	; 0x28
  401d34:	950f      	str	r5, [sp, #60]	; 0x3c
  401d36:	f8cd b01c 	str.w	fp, [sp, #28]
  401d3a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401d3e:	9308      	str	r3, [sp, #32]
  401d40:	9412      	str	r4, [sp, #72]	; 0x48
  401d42:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401d46:	e6b3      	b.n	401ab0 <_svfprintf_r+0x230>
  401d48:	f89a 3000 	ldrb.w	r3, [sl]
  401d4c:	2201      	movs	r2, #1
  401d4e:	212b      	movs	r1, #43	; 0x2b
  401d50:	e5ee      	b.n	401930 <_svfprintf_r+0xb0>
  401d52:	f04b 0b20 	orr.w	fp, fp, #32
  401d56:	f89a 3000 	ldrb.w	r3, [sl]
  401d5a:	e5e9      	b.n	401930 <_svfprintf_r+0xb0>
  401d5c:	9311      	str	r3, [sp, #68]	; 0x44
  401d5e:	2a00      	cmp	r2, #0
  401d60:	f040 8795 	bne.w	402c8e <_svfprintf_r+0x140e>
  401d64:	4b22      	ldr	r3, [pc, #136]	; (401df0 <_svfprintf_r+0x570>)
  401d66:	9318      	str	r3, [sp, #96]	; 0x60
  401d68:	f01b 0f20 	tst.w	fp, #32
  401d6c:	f040 8111 	bne.w	401f92 <_svfprintf_r+0x712>
  401d70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d72:	f01b 0f10 	tst.w	fp, #16
  401d76:	4613      	mov	r3, r2
  401d78:	f040 83e1 	bne.w	40253e <_svfprintf_r+0xcbe>
  401d7c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401d80:	f000 83dd 	beq.w	40253e <_svfprintf_r+0xcbe>
  401d84:	3304      	adds	r3, #4
  401d86:	8814      	ldrh	r4, [r2, #0]
  401d88:	930f      	str	r3, [sp, #60]	; 0x3c
  401d8a:	2500      	movs	r5, #0
  401d8c:	f01b 0f01 	tst.w	fp, #1
  401d90:	f000 810c 	beq.w	401fac <_svfprintf_r+0x72c>
  401d94:	ea54 0305 	orrs.w	r3, r4, r5
  401d98:	f000 8108 	beq.w	401fac <_svfprintf_r+0x72c>
  401d9c:	2330      	movs	r3, #48	; 0x30
  401d9e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401da2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401da6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401daa:	f04b 0b02 	orr.w	fp, fp, #2
  401dae:	2302      	movs	r3, #2
  401db0:	e659      	b.n	401a66 <_svfprintf_r+0x1e6>
  401db2:	f89a 3000 	ldrb.w	r3, [sl]
  401db6:	2900      	cmp	r1, #0
  401db8:	f47f adba 	bne.w	401930 <_svfprintf_r+0xb0>
  401dbc:	2201      	movs	r2, #1
  401dbe:	2120      	movs	r1, #32
  401dc0:	e5b6      	b.n	401930 <_svfprintf_r+0xb0>
  401dc2:	f04b 0b01 	orr.w	fp, fp, #1
  401dc6:	f89a 3000 	ldrb.w	r3, [sl]
  401dca:	e5b1      	b.n	401930 <_svfprintf_r+0xb0>
  401dcc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401dce:	6823      	ldr	r3, [r4, #0]
  401dd0:	930d      	str	r3, [sp, #52]	; 0x34
  401dd2:	4618      	mov	r0, r3
  401dd4:	2800      	cmp	r0, #0
  401dd6:	4623      	mov	r3, r4
  401dd8:	f103 0304 	add.w	r3, r3, #4
  401ddc:	f6ff ae0a 	blt.w	4019f4 <_svfprintf_r+0x174>
  401de0:	930f      	str	r3, [sp, #60]	; 0x3c
  401de2:	f89a 3000 	ldrb.w	r3, [sl]
  401de6:	e5a3      	b.n	401930 <_svfprintf_r+0xb0>
  401de8:	00407854 	.word	0x00407854
  401dec:	00407864 	.word	0x00407864
  401df0:	00407834 	.word	0x00407834
  401df4:	f04b 0b10 	orr.w	fp, fp, #16
  401df8:	f01b 0f20 	tst.w	fp, #32
  401dfc:	9311      	str	r3, [sp, #68]	; 0x44
  401dfe:	f43f ae23 	beq.w	401a48 <_svfprintf_r+0x1c8>
  401e02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401e04:	3507      	adds	r5, #7
  401e06:	f025 0307 	bic.w	r3, r5, #7
  401e0a:	f103 0208 	add.w	r2, r3, #8
  401e0e:	e9d3 4500 	ldrd	r4, r5, [r3]
  401e12:	920f      	str	r2, [sp, #60]	; 0x3c
  401e14:	2301      	movs	r3, #1
  401e16:	e626      	b.n	401a66 <_svfprintf_r+0x1e6>
  401e18:	f89a 3000 	ldrb.w	r3, [sl]
  401e1c:	2b2a      	cmp	r3, #42	; 0x2a
  401e1e:	f10a 0401 	add.w	r4, sl, #1
  401e22:	f000 8727 	beq.w	402c74 <_svfprintf_r+0x13f4>
  401e26:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401e2a:	2809      	cmp	r0, #9
  401e2c:	46a2      	mov	sl, r4
  401e2e:	f200 86ad 	bhi.w	402b8c <_svfprintf_r+0x130c>
  401e32:	2300      	movs	r3, #0
  401e34:	461c      	mov	r4, r3
  401e36:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401e3a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401e3e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401e42:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401e46:	2809      	cmp	r0, #9
  401e48:	d9f5      	bls.n	401e36 <_svfprintf_r+0x5b6>
  401e4a:	940a      	str	r4, [sp, #40]	; 0x28
  401e4c:	e572      	b.n	401934 <_svfprintf_r+0xb4>
  401e4e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  401e52:	f89a 3000 	ldrb.w	r3, [sl]
  401e56:	e56b      	b.n	401930 <_svfprintf_r+0xb0>
  401e58:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401e5c:	f89a 3000 	ldrb.w	r3, [sl]
  401e60:	e566      	b.n	401930 <_svfprintf_r+0xb0>
  401e62:	f89a 3000 	ldrb.w	r3, [sl]
  401e66:	2b6c      	cmp	r3, #108	; 0x6c
  401e68:	bf03      	ittte	eq
  401e6a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  401e6e:	f04b 0b20 	orreq.w	fp, fp, #32
  401e72:	f10a 0a01 	addeq.w	sl, sl, #1
  401e76:	f04b 0b10 	orrne.w	fp, fp, #16
  401e7a:	e559      	b.n	401930 <_svfprintf_r+0xb0>
  401e7c:	2a00      	cmp	r2, #0
  401e7e:	f040 8711 	bne.w	402ca4 <_svfprintf_r+0x1424>
  401e82:	f01b 0f20 	tst.w	fp, #32
  401e86:	f040 84f9 	bne.w	40287c <_svfprintf_r+0xffc>
  401e8a:	f01b 0f10 	tst.w	fp, #16
  401e8e:	f040 84ac 	bne.w	4027ea <_svfprintf_r+0xf6a>
  401e92:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401e96:	f000 84a8 	beq.w	4027ea <_svfprintf_r+0xf6a>
  401e9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e9c:	6813      	ldr	r3, [r2, #0]
  401e9e:	3204      	adds	r2, #4
  401ea0:	920f      	str	r2, [sp, #60]	; 0x3c
  401ea2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401ea6:	801a      	strh	r2, [r3, #0]
  401ea8:	e511      	b.n	4018ce <_svfprintf_r+0x4e>
  401eaa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401eac:	4bb3      	ldr	r3, [pc, #716]	; (40217c <_svfprintf_r+0x8fc>)
  401eae:	680c      	ldr	r4, [r1, #0]
  401eb0:	9318      	str	r3, [sp, #96]	; 0x60
  401eb2:	2230      	movs	r2, #48	; 0x30
  401eb4:	2378      	movs	r3, #120	; 0x78
  401eb6:	3104      	adds	r1, #4
  401eb8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401ebc:	9311      	str	r3, [sp, #68]	; 0x44
  401ebe:	f04b 0b02 	orr.w	fp, fp, #2
  401ec2:	910f      	str	r1, [sp, #60]	; 0x3c
  401ec4:	2500      	movs	r5, #0
  401ec6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  401eca:	2302      	movs	r3, #2
  401ecc:	e5cb      	b.n	401a66 <_svfprintf_r+0x1e6>
  401ece:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401ed0:	9311      	str	r3, [sp, #68]	; 0x44
  401ed2:	680a      	ldr	r2, [r1, #0]
  401ed4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401ed8:	2300      	movs	r3, #0
  401eda:	460a      	mov	r2, r1
  401edc:	461f      	mov	r7, r3
  401ede:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401ee2:	3204      	adds	r2, #4
  401ee4:	2301      	movs	r3, #1
  401ee6:	9308      	str	r3, [sp, #32]
  401ee8:	f8cd b01c 	str.w	fp, [sp, #28]
  401eec:	970a      	str	r7, [sp, #40]	; 0x28
  401eee:	9712      	str	r7, [sp, #72]	; 0x48
  401ef0:	920f      	str	r2, [sp, #60]	; 0x3c
  401ef2:	930e      	str	r3, [sp, #56]	; 0x38
  401ef4:	ae28      	add	r6, sp, #160	; 0xa0
  401ef6:	e5df      	b.n	401ab8 <_svfprintf_r+0x238>
  401ef8:	9311      	str	r3, [sp, #68]	; 0x44
  401efa:	2a00      	cmp	r2, #0
  401efc:	f040 86ea 	bne.w	402cd4 <_svfprintf_r+0x1454>
  401f00:	f01b 0f20 	tst.w	fp, #32
  401f04:	d15d      	bne.n	401fc2 <_svfprintf_r+0x742>
  401f06:	f01b 0f10 	tst.w	fp, #16
  401f0a:	f040 8308 	bne.w	40251e <_svfprintf_r+0xc9e>
  401f0e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401f12:	f000 8304 	beq.w	40251e <_svfprintf_r+0xc9e>
  401f16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401f18:	f9b1 4000 	ldrsh.w	r4, [r1]
  401f1c:	3104      	adds	r1, #4
  401f1e:	17e5      	asrs	r5, r4, #31
  401f20:	4622      	mov	r2, r4
  401f22:	462b      	mov	r3, r5
  401f24:	910f      	str	r1, [sp, #60]	; 0x3c
  401f26:	2a00      	cmp	r2, #0
  401f28:	f173 0300 	sbcs.w	r3, r3, #0
  401f2c:	db58      	blt.n	401fe0 <_svfprintf_r+0x760>
  401f2e:	990a      	ldr	r1, [sp, #40]	; 0x28
  401f30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f34:	1c4a      	adds	r2, r1, #1
  401f36:	f04f 0301 	mov.w	r3, #1
  401f3a:	f47f ad9b 	bne.w	401a74 <_svfprintf_r+0x1f4>
  401f3e:	ea54 0205 	orrs.w	r2, r4, r5
  401f42:	f000 81df 	beq.w	402304 <_svfprintf_r+0xa84>
  401f46:	f8cd b01c 	str.w	fp, [sp, #28]
  401f4a:	2b01      	cmp	r3, #1
  401f4c:	f000 827b 	beq.w	402446 <_svfprintf_r+0xbc6>
  401f50:	2b02      	cmp	r3, #2
  401f52:	f040 8206 	bne.w	402362 <_svfprintf_r+0xae2>
  401f56:	9818      	ldr	r0, [sp, #96]	; 0x60
  401f58:	464e      	mov	r6, r9
  401f5a:	0923      	lsrs	r3, r4, #4
  401f5c:	f004 010f 	and.w	r1, r4, #15
  401f60:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401f64:	092a      	lsrs	r2, r5, #4
  401f66:	461c      	mov	r4, r3
  401f68:	4615      	mov	r5, r2
  401f6a:	5c43      	ldrb	r3, [r0, r1]
  401f6c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401f70:	ea54 0305 	orrs.w	r3, r4, r5
  401f74:	d1f1      	bne.n	401f5a <_svfprintf_r+0x6da>
  401f76:	eba9 0306 	sub.w	r3, r9, r6
  401f7a:	930e      	str	r3, [sp, #56]	; 0x38
  401f7c:	e590      	b.n	401aa0 <_svfprintf_r+0x220>
  401f7e:	9311      	str	r3, [sp, #68]	; 0x44
  401f80:	2a00      	cmp	r2, #0
  401f82:	f040 86a3 	bne.w	402ccc <_svfprintf_r+0x144c>
  401f86:	4b7e      	ldr	r3, [pc, #504]	; (402180 <_svfprintf_r+0x900>)
  401f88:	9318      	str	r3, [sp, #96]	; 0x60
  401f8a:	f01b 0f20 	tst.w	fp, #32
  401f8e:	f43f aeef 	beq.w	401d70 <_svfprintf_r+0x4f0>
  401f92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401f94:	3507      	adds	r5, #7
  401f96:	f025 0307 	bic.w	r3, r5, #7
  401f9a:	f103 0208 	add.w	r2, r3, #8
  401f9e:	f01b 0f01 	tst.w	fp, #1
  401fa2:	920f      	str	r2, [sp, #60]	; 0x3c
  401fa4:	e9d3 4500 	ldrd	r4, r5, [r3]
  401fa8:	f47f aef4 	bne.w	401d94 <_svfprintf_r+0x514>
  401fac:	2302      	movs	r3, #2
  401fae:	e55a      	b.n	401a66 <_svfprintf_r+0x1e6>
  401fb0:	9311      	str	r3, [sp, #68]	; 0x44
  401fb2:	2a00      	cmp	r2, #0
  401fb4:	f040 8686 	bne.w	402cc4 <_svfprintf_r+0x1444>
  401fb8:	f04b 0b10 	orr.w	fp, fp, #16
  401fbc:	f01b 0f20 	tst.w	fp, #32
  401fc0:	d0a1      	beq.n	401f06 <_svfprintf_r+0x686>
  401fc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401fc4:	3507      	adds	r5, #7
  401fc6:	f025 0507 	bic.w	r5, r5, #7
  401fca:	e9d5 2300 	ldrd	r2, r3, [r5]
  401fce:	2a00      	cmp	r2, #0
  401fd0:	f105 0108 	add.w	r1, r5, #8
  401fd4:	461d      	mov	r5, r3
  401fd6:	f173 0300 	sbcs.w	r3, r3, #0
  401fda:	910f      	str	r1, [sp, #60]	; 0x3c
  401fdc:	4614      	mov	r4, r2
  401fde:	daa6      	bge.n	401f2e <_svfprintf_r+0x6ae>
  401fe0:	272d      	movs	r7, #45	; 0x2d
  401fe2:	4264      	negs	r4, r4
  401fe4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401fe8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401fec:	2301      	movs	r3, #1
  401fee:	e53d      	b.n	401a6c <_svfprintf_r+0x1ec>
  401ff0:	9311      	str	r3, [sp, #68]	; 0x44
  401ff2:	2a00      	cmp	r2, #0
  401ff4:	f040 8662 	bne.w	402cbc <_svfprintf_r+0x143c>
  401ff8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ffa:	3507      	adds	r5, #7
  401ffc:	f025 0307 	bic.w	r3, r5, #7
  402000:	f103 0208 	add.w	r2, r3, #8
  402004:	920f      	str	r2, [sp, #60]	; 0x3c
  402006:	681a      	ldr	r2, [r3, #0]
  402008:	9215      	str	r2, [sp, #84]	; 0x54
  40200a:	685b      	ldr	r3, [r3, #4]
  40200c:	9314      	str	r3, [sp, #80]	; 0x50
  40200e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402010:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402012:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402016:	4628      	mov	r0, r5
  402018:	4621      	mov	r1, r4
  40201a:	f04f 32ff 	mov.w	r2, #4294967295
  40201e:	4b59      	ldr	r3, [pc, #356]	; (402184 <_svfprintf_r+0x904>)
  402020:	f005 f9f2 	bl	407408 <__aeabi_dcmpun>
  402024:	2800      	cmp	r0, #0
  402026:	f040 834a 	bne.w	4026be <_svfprintf_r+0xe3e>
  40202a:	4628      	mov	r0, r5
  40202c:	4621      	mov	r1, r4
  40202e:	f04f 32ff 	mov.w	r2, #4294967295
  402032:	4b54      	ldr	r3, [pc, #336]	; (402184 <_svfprintf_r+0x904>)
  402034:	f005 f9ca 	bl	4073cc <__aeabi_dcmple>
  402038:	2800      	cmp	r0, #0
  40203a:	f040 8340 	bne.w	4026be <_svfprintf_r+0xe3e>
  40203e:	a815      	add	r0, sp, #84	; 0x54
  402040:	c80d      	ldmia	r0, {r0, r2, r3}
  402042:	9914      	ldr	r1, [sp, #80]	; 0x50
  402044:	f005 f9b8 	bl	4073b8 <__aeabi_dcmplt>
  402048:	2800      	cmp	r0, #0
  40204a:	f040 8530 	bne.w	402aae <_svfprintf_r+0x122e>
  40204e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402052:	4e4d      	ldr	r6, [pc, #308]	; (402188 <_svfprintf_r+0x908>)
  402054:	4b4d      	ldr	r3, [pc, #308]	; (40218c <_svfprintf_r+0x90c>)
  402056:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40205a:	9007      	str	r0, [sp, #28]
  40205c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40205e:	2203      	movs	r2, #3
  402060:	2100      	movs	r1, #0
  402062:	9208      	str	r2, [sp, #32]
  402064:	910a      	str	r1, [sp, #40]	; 0x28
  402066:	2847      	cmp	r0, #71	; 0x47
  402068:	bfd8      	it	le
  40206a:	461e      	movle	r6, r3
  40206c:	920e      	str	r2, [sp, #56]	; 0x38
  40206e:	9112      	str	r1, [sp, #72]	; 0x48
  402070:	e51e      	b.n	401ab0 <_svfprintf_r+0x230>
  402072:	f04b 0b08 	orr.w	fp, fp, #8
  402076:	f89a 3000 	ldrb.w	r3, [sl]
  40207a:	e459      	b.n	401930 <_svfprintf_r+0xb0>
  40207c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402080:	2300      	movs	r3, #0
  402082:	461c      	mov	r4, r3
  402084:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402088:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40208c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402090:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402094:	2809      	cmp	r0, #9
  402096:	d9f5      	bls.n	402084 <_svfprintf_r+0x804>
  402098:	940d      	str	r4, [sp, #52]	; 0x34
  40209a:	e44b      	b.n	401934 <_svfprintf_r+0xb4>
  40209c:	f04b 0b10 	orr.w	fp, fp, #16
  4020a0:	9311      	str	r3, [sp, #68]	; 0x44
  4020a2:	f01b 0320 	ands.w	r3, fp, #32
  4020a6:	f43f ae1d 	beq.w	401ce4 <_svfprintf_r+0x464>
  4020aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4020ac:	3507      	adds	r5, #7
  4020ae:	f025 0307 	bic.w	r3, r5, #7
  4020b2:	f103 0208 	add.w	r2, r3, #8
  4020b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4020ba:	920f      	str	r2, [sp, #60]	; 0x3c
  4020bc:	2300      	movs	r3, #0
  4020be:	e4d2      	b.n	401a66 <_svfprintf_r+0x1e6>
  4020c0:	9311      	str	r3, [sp, #68]	; 0x44
  4020c2:	2a00      	cmp	r2, #0
  4020c4:	f040 85e7 	bne.w	402c96 <_svfprintf_r+0x1416>
  4020c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020ca:	2a00      	cmp	r2, #0
  4020cc:	f43f aca3 	beq.w	401a16 <_svfprintf_r+0x196>
  4020d0:	2300      	movs	r3, #0
  4020d2:	2101      	movs	r1, #1
  4020d4:	461f      	mov	r7, r3
  4020d6:	9108      	str	r1, [sp, #32]
  4020d8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4020dc:	f8cd b01c 	str.w	fp, [sp, #28]
  4020e0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4020e4:	930a      	str	r3, [sp, #40]	; 0x28
  4020e6:	9312      	str	r3, [sp, #72]	; 0x48
  4020e8:	910e      	str	r1, [sp, #56]	; 0x38
  4020ea:	ae28      	add	r6, sp, #160	; 0xa0
  4020ec:	e4e4      	b.n	401ab8 <_svfprintf_r+0x238>
  4020ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4020f0:	e534      	b.n	401b5c <_svfprintf_r+0x2dc>
  4020f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4020f4:	2b65      	cmp	r3, #101	; 0x65
  4020f6:	f340 80a7 	ble.w	402248 <_svfprintf_r+0x9c8>
  4020fa:	a815      	add	r0, sp, #84	; 0x54
  4020fc:	c80d      	ldmia	r0, {r0, r2, r3}
  4020fe:	9914      	ldr	r1, [sp, #80]	; 0x50
  402100:	f005 f950 	bl	4073a4 <__aeabi_dcmpeq>
  402104:	2800      	cmp	r0, #0
  402106:	f000 8150 	beq.w	4023aa <_svfprintf_r+0xb2a>
  40210a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40210c:	4a20      	ldr	r2, [pc, #128]	; (402190 <_svfprintf_r+0x910>)
  40210e:	f8c8 2000 	str.w	r2, [r8]
  402112:	3301      	adds	r3, #1
  402114:	3401      	adds	r4, #1
  402116:	2201      	movs	r2, #1
  402118:	2b07      	cmp	r3, #7
  40211a:	9427      	str	r4, [sp, #156]	; 0x9c
  40211c:	9326      	str	r3, [sp, #152]	; 0x98
  40211e:	f8c8 2004 	str.w	r2, [r8, #4]
  402122:	f300 836a 	bgt.w	4027fa <_svfprintf_r+0xf7a>
  402126:	f108 0808 	add.w	r8, r8, #8
  40212a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40212c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40212e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402130:	4293      	cmp	r3, r2
  402132:	db03      	blt.n	40213c <_svfprintf_r+0x8bc>
  402134:	9b07      	ldr	r3, [sp, #28]
  402136:	07dd      	lsls	r5, r3, #31
  402138:	f57f ad82 	bpl.w	401c40 <_svfprintf_r+0x3c0>
  40213c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40213e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402140:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402142:	f8c8 2000 	str.w	r2, [r8]
  402146:	3301      	adds	r3, #1
  402148:	440c      	add	r4, r1
  40214a:	2b07      	cmp	r3, #7
  40214c:	f8c8 1004 	str.w	r1, [r8, #4]
  402150:	9427      	str	r4, [sp, #156]	; 0x9c
  402152:	9326      	str	r3, [sp, #152]	; 0x98
  402154:	f300 839e 	bgt.w	402894 <_svfprintf_r+0x1014>
  402158:	f108 0808 	add.w	r8, r8, #8
  40215c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40215e:	1e5e      	subs	r6, r3, #1
  402160:	2e00      	cmp	r6, #0
  402162:	f77f ad6d 	ble.w	401c40 <_svfprintf_r+0x3c0>
  402166:	2e10      	cmp	r6, #16
  402168:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40216a:	4d0a      	ldr	r5, [pc, #40]	; (402194 <_svfprintf_r+0x914>)
  40216c:	f340 81f5 	ble.w	40255a <_svfprintf_r+0xcda>
  402170:	4622      	mov	r2, r4
  402172:	2710      	movs	r7, #16
  402174:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402178:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40217a:	e013      	b.n	4021a4 <_svfprintf_r+0x924>
  40217c:	00407834 	.word	0x00407834
  402180:	00407820 	.word	0x00407820
  402184:	7fefffff 	.word	0x7fefffff
  402188:	00407814 	.word	0x00407814
  40218c:	00407810 	.word	0x00407810
  402190:	00407850 	.word	0x00407850
  402194:	00407864 	.word	0x00407864
  402198:	f108 0808 	add.w	r8, r8, #8
  40219c:	3e10      	subs	r6, #16
  40219e:	2e10      	cmp	r6, #16
  4021a0:	f340 81da 	ble.w	402558 <_svfprintf_r+0xcd8>
  4021a4:	3301      	adds	r3, #1
  4021a6:	3210      	adds	r2, #16
  4021a8:	2b07      	cmp	r3, #7
  4021aa:	9227      	str	r2, [sp, #156]	; 0x9c
  4021ac:	9326      	str	r3, [sp, #152]	; 0x98
  4021ae:	e888 00a0 	stmia.w	r8, {r5, r7}
  4021b2:	ddf1      	ble.n	402198 <_svfprintf_r+0x918>
  4021b4:	aa25      	add	r2, sp, #148	; 0x94
  4021b6:	4621      	mov	r1, r4
  4021b8:	4658      	mov	r0, fp
  4021ba:	f004 fa57 	bl	40666c <__ssprint_r>
  4021be:	2800      	cmp	r0, #0
  4021c0:	f47f ac30 	bne.w	401a24 <_svfprintf_r+0x1a4>
  4021c4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4021c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021c8:	46c8      	mov	r8, r9
  4021ca:	e7e7      	b.n	40219c <_svfprintf_r+0x91c>
  4021cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021ce:	9a08      	ldr	r2, [sp, #32]
  4021d0:	1a9f      	subs	r7, r3, r2
  4021d2:	2f00      	cmp	r7, #0
  4021d4:	f77f ace5 	ble.w	401ba2 <_svfprintf_r+0x322>
  4021d8:	2f10      	cmp	r7, #16
  4021da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021dc:	4db6      	ldr	r5, [pc, #728]	; (4024b8 <_svfprintf_r+0xc38>)
  4021de:	dd27      	ble.n	402230 <_svfprintf_r+0x9b0>
  4021e0:	4642      	mov	r2, r8
  4021e2:	4621      	mov	r1, r4
  4021e4:	46b0      	mov	r8, r6
  4021e6:	f04f 0b10 	mov.w	fp, #16
  4021ea:	462e      	mov	r6, r5
  4021ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4021ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4021f0:	e004      	b.n	4021fc <_svfprintf_r+0x97c>
  4021f2:	3f10      	subs	r7, #16
  4021f4:	2f10      	cmp	r7, #16
  4021f6:	f102 0208 	add.w	r2, r2, #8
  4021fa:	dd15      	ble.n	402228 <_svfprintf_r+0x9a8>
  4021fc:	3301      	adds	r3, #1
  4021fe:	3110      	adds	r1, #16
  402200:	2b07      	cmp	r3, #7
  402202:	9127      	str	r1, [sp, #156]	; 0x9c
  402204:	9326      	str	r3, [sp, #152]	; 0x98
  402206:	e882 0840 	stmia.w	r2, {r6, fp}
  40220a:	ddf2      	ble.n	4021f2 <_svfprintf_r+0x972>
  40220c:	aa25      	add	r2, sp, #148	; 0x94
  40220e:	4629      	mov	r1, r5
  402210:	4620      	mov	r0, r4
  402212:	f004 fa2b 	bl	40666c <__ssprint_r>
  402216:	2800      	cmp	r0, #0
  402218:	f47f ac04 	bne.w	401a24 <_svfprintf_r+0x1a4>
  40221c:	3f10      	subs	r7, #16
  40221e:	2f10      	cmp	r7, #16
  402220:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402222:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402224:	464a      	mov	r2, r9
  402226:	dce9      	bgt.n	4021fc <_svfprintf_r+0x97c>
  402228:	4635      	mov	r5, r6
  40222a:	460c      	mov	r4, r1
  40222c:	4646      	mov	r6, r8
  40222e:	4690      	mov	r8, r2
  402230:	3301      	adds	r3, #1
  402232:	443c      	add	r4, r7
  402234:	2b07      	cmp	r3, #7
  402236:	9427      	str	r4, [sp, #156]	; 0x9c
  402238:	9326      	str	r3, [sp, #152]	; 0x98
  40223a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40223e:	f300 8232 	bgt.w	4026a6 <_svfprintf_r+0xe26>
  402242:	f108 0808 	add.w	r8, r8, #8
  402246:	e4ac      	b.n	401ba2 <_svfprintf_r+0x322>
  402248:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40224a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40224c:	2b01      	cmp	r3, #1
  40224e:	f340 81fe 	ble.w	40264e <_svfprintf_r+0xdce>
  402252:	3701      	adds	r7, #1
  402254:	3401      	adds	r4, #1
  402256:	2301      	movs	r3, #1
  402258:	2f07      	cmp	r7, #7
  40225a:	9427      	str	r4, [sp, #156]	; 0x9c
  40225c:	9726      	str	r7, [sp, #152]	; 0x98
  40225e:	f8c8 6000 	str.w	r6, [r8]
  402262:	f8c8 3004 	str.w	r3, [r8, #4]
  402266:	f300 8203 	bgt.w	402670 <_svfprintf_r+0xdf0>
  40226a:	f108 0808 	add.w	r8, r8, #8
  40226e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402270:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402272:	f8c8 3000 	str.w	r3, [r8]
  402276:	3701      	adds	r7, #1
  402278:	4414      	add	r4, r2
  40227a:	2f07      	cmp	r7, #7
  40227c:	9427      	str	r4, [sp, #156]	; 0x9c
  40227e:	9726      	str	r7, [sp, #152]	; 0x98
  402280:	f8c8 2004 	str.w	r2, [r8, #4]
  402284:	f300 8200 	bgt.w	402688 <_svfprintf_r+0xe08>
  402288:	f108 0808 	add.w	r8, r8, #8
  40228c:	a815      	add	r0, sp, #84	; 0x54
  40228e:	c80d      	ldmia	r0, {r0, r2, r3}
  402290:	9914      	ldr	r1, [sp, #80]	; 0x50
  402292:	f005 f887 	bl	4073a4 <__aeabi_dcmpeq>
  402296:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402298:	2800      	cmp	r0, #0
  40229a:	f040 8101 	bne.w	4024a0 <_svfprintf_r+0xc20>
  40229e:	3b01      	subs	r3, #1
  4022a0:	3701      	adds	r7, #1
  4022a2:	3601      	adds	r6, #1
  4022a4:	441c      	add	r4, r3
  4022a6:	2f07      	cmp	r7, #7
  4022a8:	9726      	str	r7, [sp, #152]	; 0x98
  4022aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4022ac:	f8c8 6000 	str.w	r6, [r8]
  4022b0:	f8c8 3004 	str.w	r3, [r8, #4]
  4022b4:	f300 8127 	bgt.w	402506 <_svfprintf_r+0xc86>
  4022b8:	f108 0808 	add.w	r8, r8, #8
  4022bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4022be:	f8c8 2004 	str.w	r2, [r8, #4]
  4022c2:	3701      	adds	r7, #1
  4022c4:	4414      	add	r4, r2
  4022c6:	ab21      	add	r3, sp, #132	; 0x84
  4022c8:	2f07      	cmp	r7, #7
  4022ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4022cc:	9726      	str	r7, [sp, #152]	; 0x98
  4022ce:	f8c8 3000 	str.w	r3, [r8]
  4022d2:	f77f acb3 	ble.w	401c3c <_svfprintf_r+0x3bc>
  4022d6:	aa25      	add	r2, sp, #148	; 0x94
  4022d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022dc:	f004 f9c6 	bl	40666c <__ssprint_r>
  4022e0:	2800      	cmp	r0, #0
  4022e2:	f47f ab9f 	bne.w	401a24 <_svfprintf_r+0x1a4>
  4022e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4022e8:	46c8      	mov	r8, r9
  4022ea:	e4a9      	b.n	401c40 <_svfprintf_r+0x3c0>
  4022ec:	aa25      	add	r2, sp, #148	; 0x94
  4022ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022f2:	f004 f9bb 	bl	40666c <__ssprint_r>
  4022f6:	2800      	cmp	r0, #0
  4022f8:	f43f aceb 	beq.w	401cd2 <_svfprintf_r+0x452>
  4022fc:	f7ff bb92 	b.w	401a24 <_svfprintf_r+0x1a4>
  402300:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402304:	2b01      	cmp	r3, #1
  402306:	f000 8134 	beq.w	402572 <_svfprintf_r+0xcf2>
  40230a:	2b02      	cmp	r3, #2
  40230c:	d125      	bne.n	40235a <_svfprintf_r+0xada>
  40230e:	f8cd b01c 	str.w	fp, [sp, #28]
  402312:	2400      	movs	r4, #0
  402314:	2500      	movs	r5, #0
  402316:	e61e      	b.n	401f56 <_svfprintf_r+0x6d6>
  402318:	aa25      	add	r2, sp, #148	; 0x94
  40231a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40231c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40231e:	f004 f9a5 	bl	40666c <__ssprint_r>
  402322:	2800      	cmp	r0, #0
  402324:	f47f ab7e 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402328:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40232a:	46c8      	mov	r8, r9
  40232c:	e475      	b.n	401c1a <_svfprintf_r+0x39a>
  40232e:	aa25      	add	r2, sp, #148	; 0x94
  402330:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402332:	980c      	ldr	r0, [sp, #48]	; 0x30
  402334:	f004 f99a 	bl	40666c <__ssprint_r>
  402338:	2800      	cmp	r0, #0
  40233a:	f47f ab73 	bne.w	401a24 <_svfprintf_r+0x1a4>
  40233e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402340:	46c8      	mov	r8, r9
  402342:	e41b      	b.n	401b7c <_svfprintf_r+0x2fc>
  402344:	aa25      	add	r2, sp, #148	; 0x94
  402346:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402348:	980c      	ldr	r0, [sp, #48]	; 0x30
  40234a:	f004 f98f 	bl	40666c <__ssprint_r>
  40234e:	2800      	cmp	r0, #0
  402350:	f47f ab68 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402354:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402356:	46c8      	mov	r8, r9
  402358:	e420      	b.n	401b9c <_svfprintf_r+0x31c>
  40235a:	f8cd b01c 	str.w	fp, [sp, #28]
  40235e:	2400      	movs	r4, #0
  402360:	2500      	movs	r5, #0
  402362:	4649      	mov	r1, r9
  402364:	e000      	b.n	402368 <_svfprintf_r+0xae8>
  402366:	4631      	mov	r1, r6
  402368:	08e2      	lsrs	r2, r4, #3
  40236a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40236e:	08e8      	lsrs	r0, r5, #3
  402370:	f004 0307 	and.w	r3, r4, #7
  402374:	4605      	mov	r5, r0
  402376:	4614      	mov	r4, r2
  402378:	3330      	adds	r3, #48	; 0x30
  40237a:	ea54 0205 	orrs.w	r2, r4, r5
  40237e:	f801 3c01 	strb.w	r3, [r1, #-1]
  402382:	f101 36ff 	add.w	r6, r1, #4294967295
  402386:	d1ee      	bne.n	402366 <_svfprintf_r+0xae6>
  402388:	9a07      	ldr	r2, [sp, #28]
  40238a:	07d2      	lsls	r2, r2, #31
  40238c:	f57f adf3 	bpl.w	401f76 <_svfprintf_r+0x6f6>
  402390:	2b30      	cmp	r3, #48	; 0x30
  402392:	f43f adf0 	beq.w	401f76 <_svfprintf_r+0x6f6>
  402396:	3902      	subs	r1, #2
  402398:	2330      	movs	r3, #48	; 0x30
  40239a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40239e:	eba9 0301 	sub.w	r3, r9, r1
  4023a2:	930e      	str	r3, [sp, #56]	; 0x38
  4023a4:	460e      	mov	r6, r1
  4023a6:	f7ff bb7b 	b.w	401aa0 <_svfprintf_r+0x220>
  4023aa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4023ac:	2900      	cmp	r1, #0
  4023ae:	f340 822e 	ble.w	40280e <_svfprintf_r+0xf8e>
  4023b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4023b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4023b6:	4293      	cmp	r3, r2
  4023b8:	bfa8      	it	ge
  4023ba:	4613      	movge	r3, r2
  4023bc:	2b00      	cmp	r3, #0
  4023be:	461f      	mov	r7, r3
  4023c0:	dd0d      	ble.n	4023de <_svfprintf_r+0xb5e>
  4023c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023c4:	f8c8 6000 	str.w	r6, [r8]
  4023c8:	3301      	adds	r3, #1
  4023ca:	443c      	add	r4, r7
  4023cc:	2b07      	cmp	r3, #7
  4023ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4023d0:	f8c8 7004 	str.w	r7, [r8, #4]
  4023d4:	9326      	str	r3, [sp, #152]	; 0x98
  4023d6:	f300 831f 	bgt.w	402a18 <_svfprintf_r+0x1198>
  4023da:	f108 0808 	add.w	r8, r8, #8
  4023de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4023e0:	2f00      	cmp	r7, #0
  4023e2:	bfa8      	it	ge
  4023e4:	1bdb      	subge	r3, r3, r7
  4023e6:	2b00      	cmp	r3, #0
  4023e8:	461f      	mov	r7, r3
  4023ea:	f340 80d6 	ble.w	40259a <_svfprintf_r+0xd1a>
  4023ee:	2f10      	cmp	r7, #16
  4023f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023f2:	4d31      	ldr	r5, [pc, #196]	; (4024b8 <_svfprintf_r+0xc38>)
  4023f4:	f340 81ed 	ble.w	4027d2 <_svfprintf_r+0xf52>
  4023f8:	4642      	mov	r2, r8
  4023fa:	4621      	mov	r1, r4
  4023fc:	46b0      	mov	r8, r6
  4023fe:	f04f 0b10 	mov.w	fp, #16
  402402:	462e      	mov	r6, r5
  402404:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402406:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402408:	e004      	b.n	402414 <_svfprintf_r+0xb94>
  40240a:	3208      	adds	r2, #8
  40240c:	3f10      	subs	r7, #16
  40240e:	2f10      	cmp	r7, #16
  402410:	f340 81db 	ble.w	4027ca <_svfprintf_r+0xf4a>
  402414:	3301      	adds	r3, #1
  402416:	3110      	adds	r1, #16
  402418:	2b07      	cmp	r3, #7
  40241a:	9127      	str	r1, [sp, #156]	; 0x9c
  40241c:	9326      	str	r3, [sp, #152]	; 0x98
  40241e:	e882 0840 	stmia.w	r2, {r6, fp}
  402422:	ddf2      	ble.n	40240a <_svfprintf_r+0xb8a>
  402424:	aa25      	add	r2, sp, #148	; 0x94
  402426:	4629      	mov	r1, r5
  402428:	4620      	mov	r0, r4
  40242a:	f004 f91f 	bl	40666c <__ssprint_r>
  40242e:	2800      	cmp	r0, #0
  402430:	f47f aaf8 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402434:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402436:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402438:	464a      	mov	r2, r9
  40243a:	e7e7      	b.n	40240c <_svfprintf_r+0xb8c>
  40243c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40243e:	930e      	str	r3, [sp, #56]	; 0x38
  402440:	464e      	mov	r6, r9
  402442:	f7ff bb2d 	b.w	401aa0 <_svfprintf_r+0x220>
  402446:	2d00      	cmp	r5, #0
  402448:	bf08      	it	eq
  40244a:	2c0a      	cmpeq	r4, #10
  40244c:	f0c0 808f 	bcc.w	40256e <_svfprintf_r+0xcee>
  402450:	464e      	mov	r6, r9
  402452:	4620      	mov	r0, r4
  402454:	4629      	mov	r1, r5
  402456:	220a      	movs	r2, #10
  402458:	2300      	movs	r3, #0
  40245a:	f005 f813 	bl	407484 <__aeabi_uldivmod>
  40245e:	3230      	adds	r2, #48	; 0x30
  402460:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402464:	4620      	mov	r0, r4
  402466:	4629      	mov	r1, r5
  402468:	2300      	movs	r3, #0
  40246a:	220a      	movs	r2, #10
  40246c:	f005 f80a 	bl	407484 <__aeabi_uldivmod>
  402470:	4604      	mov	r4, r0
  402472:	460d      	mov	r5, r1
  402474:	ea54 0305 	orrs.w	r3, r4, r5
  402478:	d1eb      	bne.n	402452 <_svfprintf_r+0xbd2>
  40247a:	eba9 0306 	sub.w	r3, r9, r6
  40247e:	930e      	str	r3, [sp, #56]	; 0x38
  402480:	f7ff bb0e 	b.w	401aa0 <_svfprintf_r+0x220>
  402484:	aa25      	add	r2, sp, #148	; 0x94
  402486:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402488:	980c      	ldr	r0, [sp, #48]	; 0x30
  40248a:	f004 f8ef 	bl	40666c <__ssprint_r>
  40248e:	2800      	cmp	r0, #0
  402490:	f47f aac8 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402494:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402498:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40249a:	46c8      	mov	r8, r9
  40249c:	f7ff bb5e 	b.w	401b5c <_svfprintf_r+0x2dc>
  4024a0:	1e5e      	subs	r6, r3, #1
  4024a2:	2e00      	cmp	r6, #0
  4024a4:	f77f af0a 	ble.w	4022bc <_svfprintf_r+0xa3c>
  4024a8:	2e10      	cmp	r6, #16
  4024aa:	4d03      	ldr	r5, [pc, #12]	; (4024b8 <_svfprintf_r+0xc38>)
  4024ac:	dd22      	ble.n	4024f4 <_svfprintf_r+0xc74>
  4024ae:	4622      	mov	r2, r4
  4024b0:	f04f 0b10 	mov.w	fp, #16
  4024b4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4024b6:	e006      	b.n	4024c6 <_svfprintf_r+0xc46>
  4024b8:	00407864 	.word	0x00407864
  4024bc:	3e10      	subs	r6, #16
  4024be:	2e10      	cmp	r6, #16
  4024c0:	f108 0808 	add.w	r8, r8, #8
  4024c4:	dd15      	ble.n	4024f2 <_svfprintf_r+0xc72>
  4024c6:	3701      	adds	r7, #1
  4024c8:	3210      	adds	r2, #16
  4024ca:	2f07      	cmp	r7, #7
  4024cc:	9227      	str	r2, [sp, #156]	; 0x9c
  4024ce:	9726      	str	r7, [sp, #152]	; 0x98
  4024d0:	e888 0820 	stmia.w	r8, {r5, fp}
  4024d4:	ddf2      	ble.n	4024bc <_svfprintf_r+0xc3c>
  4024d6:	aa25      	add	r2, sp, #148	; 0x94
  4024d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024da:	4620      	mov	r0, r4
  4024dc:	f004 f8c6 	bl	40666c <__ssprint_r>
  4024e0:	2800      	cmp	r0, #0
  4024e2:	f47f aa9f 	bne.w	401a24 <_svfprintf_r+0x1a4>
  4024e6:	3e10      	subs	r6, #16
  4024e8:	2e10      	cmp	r6, #16
  4024ea:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4024ec:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4024ee:	46c8      	mov	r8, r9
  4024f0:	dce9      	bgt.n	4024c6 <_svfprintf_r+0xc46>
  4024f2:	4614      	mov	r4, r2
  4024f4:	3701      	adds	r7, #1
  4024f6:	4434      	add	r4, r6
  4024f8:	2f07      	cmp	r7, #7
  4024fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4024fc:	9726      	str	r7, [sp, #152]	; 0x98
  4024fe:	e888 0060 	stmia.w	r8, {r5, r6}
  402502:	f77f aed9 	ble.w	4022b8 <_svfprintf_r+0xa38>
  402506:	aa25      	add	r2, sp, #148	; 0x94
  402508:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40250a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40250c:	f004 f8ae 	bl	40666c <__ssprint_r>
  402510:	2800      	cmp	r0, #0
  402512:	f47f aa87 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402516:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402518:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40251a:	46c8      	mov	r8, r9
  40251c:	e6ce      	b.n	4022bc <_svfprintf_r+0xa3c>
  40251e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402520:	6814      	ldr	r4, [r2, #0]
  402522:	4613      	mov	r3, r2
  402524:	3304      	adds	r3, #4
  402526:	17e5      	asrs	r5, r4, #31
  402528:	930f      	str	r3, [sp, #60]	; 0x3c
  40252a:	4622      	mov	r2, r4
  40252c:	462b      	mov	r3, r5
  40252e:	e4fa      	b.n	401f26 <_svfprintf_r+0x6a6>
  402530:	3204      	adds	r2, #4
  402532:	681c      	ldr	r4, [r3, #0]
  402534:	920f      	str	r2, [sp, #60]	; 0x3c
  402536:	2301      	movs	r3, #1
  402538:	2500      	movs	r5, #0
  40253a:	f7ff ba94 	b.w	401a66 <_svfprintf_r+0x1e6>
  40253e:	681c      	ldr	r4, [r3, #0]
  402540:	3304      	adds	r3, #4
  402542:	930f      	str	r3, [sp, #60]	; 0x3c
  402544:	2500      	movs	r5, #0
  402546:	e421      	b.n	401d8c <_svfprintf_r+0x50c>
  402548:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40254a:	460a      	mov	r2, r1
  40254c:	3204      	adds	r2, #4
  40254e:	680c      	ldr	r4, [r1, #0]
  402550:	920f      	str	r2, [sp, #60]	; 0x3c
  402552:	2500      	movs	r5, #0
  402554:	f7ff ba87 	b.w	401a66 <_svfprintf_r+0x1e6>
  402558:	4614      	mov	r4, r2
  40255a:	3301      	adds	r3, #1
  40255c:	4434      	add	r4, r6
  40255e:	2b07      	cmp	r3, #7
  402560:	9427      	str	r4, [sp, #156]	; 0x9c
  402562:	9326      	str	r3, [sp, #152]	; 0x98
  402564:	e888 0060 	stmia.w	r8, {r5, r6}
  402568:	f77f ab68 	ble.w	401c3c <_svfprintf_r+0x3bc>
  40256c:	e6b3      	b.n	4022d6 <_svfprintf_r+0xa56>
  40256e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402572:	f8cd b01c 	str.w	fp, [sp, #28]
  402576:	ae42      	add	r6, sp, #264	; 0x108
  402578:	3430      	adds	r4, #48	; 0x30
  40257a:	2301      	movs	r3, #1
  40257c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402580:	930e      	str	r3, [sp, #56]	; 0x38
  402582:	f7ff ba8d 	b.w	401aa0 <_svfprintf_r+0x220>
  402586:	aa25      	add	r2, sp, #148	; 0x94
  402588:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40258a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40258c:	f004 f86e 	bl	40666c <__ssprint_r>
  402590:	2800      	cmp	r0, #0
  402592:	f47f aa47 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402596:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402598:	46c8      	mov	r8, r9
  40259a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40259c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40259e:	429a      	cmp	r2, r3
  4025a0:	db44      	blt.n	40262c <_svfprintf_r+0xdac>
  4025a2:	9b07      	ldr	r3, [sp, #28]
  4025a4:	07d9      	lsls	r1, r3, #31
  4025a6:	d441      	bmi.n	40262c <_svfprintf_r+0xdac>
  4025a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4025aa:	9812      	ldr	r0, [sp, #72]	; 0x48
  4025ac:	1a9a      	subs	r2, r3, r2
  4025ae:	1a1d      	subs	r5, r3, r0
  4025b0:	4295      	cmp	r5, r2
  4025b2:	bfa8      	it	ge
  4025b4:	4615      	movge	r5, r2
  4025b6:	2d00      	cmp	r5, #0
  4025b8:	dd0e      	ble.n	4025d8 <_svfprintf_r+0xd58>
  4025ba:	9926      	ldr	r1, [sp, #152]	; 0x98
  4025bc:	f8c8 5004 	str.w	r5, [r8, #4]
  4025c0:	3101      	adds	r1, #1
  4025c2:	4406      	add	r6, r0
  4025c4:	442c      	add	r4, r5
  4025c6:	2907      	cmp	r1, #7
  4025c8:	f8c8 6000 	str.w	r6, [r8]
  4025cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4025ce:	9126      	str	r1, [sp, #152]	; 0x98
  4025d0:	f300 823b 	bgt.w	402a4a <_svfprintf_r+0x11ca>
  4025d4:	f108 0808 	add.w	r8, r8, #8
  4025d8:	2d00      	cmp	r5, #0
  4025da:	bfac      	ite	ge
  4025dc:	1b56      	subge	r6, r2, r5
  4025de:	4616      	movlt	r6, r2
  4025e0:	2e00      	cmp	r6, #0
  4025e2:	f77f ab2d 	ble.w	401c40 <_svfprintf_r+0x3c0>
  4025e6:	2e10      	cmp	r6, #16
  4025e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025ea:	4db0      	ldr	r5, [pc, #704]	; (4028ac <_svfprintf_r+0x102c>)
  4025ec:	ddb5      	ble.n	40255a <_svfprintf_r+0xcda>
  4025ee:	4622      	mov	r2, r4
  4025f0:	2710      	movs	r7, #16
  4025f2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4025f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4025f8:	e004      	b.n	402604 <_svfprintf_r+0xd84>
  4025fa:	f108 0808 	add.w	r8, r8, #8
  4025fe:	3e10      	subs	r6, #16
  402600:	2e10      	cmp	r6, #16
  402602:	dda9      	ble.n	402558 <_svfprintf_r+0xcd8>
  402604:	3301      	adds	r3, #1
  402606:	3210      	adds	r2, #16
  402608:	2b07      	cmp	r3, #7
  40260a:	9227      	str	r2, [sp, #156]	; 0x9c
  40260c:	9326      	str	r3, [sp, #152]	; 0x98
  40260e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402612:	ddf2      	ble.n	4025fa <_svfprintf_r+0xd7a>
  402614:	aa25      	add	r2, sp, #148	; 0x94
  402616:	4621      	mov	r1, r4
  402618:	4658      	mov	r0, fp
  40261a:	f004 f827 	bl	40666c <__ssprint_r>
  40261e:	2800      	cmp	r0, #0
  402620:	f47f aa00 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402624:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402626:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402628:	46c8      	mov	r8, r9
  40262a:	e7e8      	b.n	4025fe <_svfprintf_r+0xd7e>
  40262c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40262e:	9819      	ldr	r0, [sp, #100]	; 0x64
  402630:	991a      	ldr	r1, [sp, #104]	; 0x68
  402632:	f8c8 1000 	str.w	r1, [r8]
  402636:	3301      	adds	r3, #1
  402638:	4404      	add	r4, r0
  40263a:	2b07      	cmp	r3, #7
  40263c:	9427      	str	r4, [sp, #156]	; 0x9c
  40263e:	f8c8 0004 	str.w	r0, [r8, #4]
  402642:	9326      	str	r3, [sp, #152]	; 0x98
  402644:	f300 81f5 	bgt.w	402a32 <_svfprintf_r+0x11b2>
  402648:	f108 0808 	add.w	r8, r8, #8
  40264c:	e7ac      	b.n	4025a8 <_svfprintf_r+0xd28>
  40264e:	9b07      	ldr	r3, [sp, #28]
  402650:	07da      	lsls	r2, r3, #31
  402652:	f53f adfe 	bmi.w	402252 <_svfprintf_r+0x9d2>
  402656:	3701      	adds	r7, #1
  402658:	3401      	adds	r4, #1
  40265a:	2301      	movs	r3, #1
  40265c:	2f07      	cmp	r7, #7
  40265e:	9427      	str	r4, [sp, #156]	; 0x9c
  402660:	9726      	str	r7, [sp, #152]	; 0x98
  402662:	f8c8 6000 	str.w	r6, [r8]
  402666:	f8c8 3004 	str.w	r3, [r8, #4]
  40266a:	f77f ae25 	ble.w	4022b8 <_svfprintf_r+0xa38>
  40266e:	e74a      	b.n	402506 <_svfprintf_r+0xc86>
  402670:	aa25      	add	r2, sp, #148	; 0x94
  402672:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402674:	980c      	ldr	r0, [sp, #48]	; 0x30
  402676:	f003 fff9 	bl	40666c <__ssprint_r>
  40267a:	2800      	cmp	r0, #0
  40267c:	f47f a9d2 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402680:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402682:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402684:	46c8      	mov	r8, r9
  402686:	e5f2      	b.n	40226e <_svfprintf_r+0x9ee>
  402688:	aa25      	add	r2, sp, #148	; 0x94
  40268a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40268c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40268e:	f003 ffed 	bl	40666c <__ssprint_r>
  402692:	2800      	cmp	r0, #0
  402694:	f47f a9c6 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402698:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40269a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40269c:	46c8      	mov	r8, r9
  40269e:	e5f5      	b.n	40228c <_svfprintf_r+0xa0c>
  4026a0:	464e      	mov	r6, r9
  4026a2:	f7ff b9fd 	b.w	401aa0 <_svfprintf_r+0x220>
  4026a6:	aa25      	add	r2, sp, #148	; 0x94
  4026a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026ac:	f003 ffde 	bl	40666c <__ssprint_r>
  4026b0:	2800      	cmp	r0, #0
  4026b2:	f47f a9b7 	bne.w	401a24 <_svfprintf_r+0x1a4>
  4026b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026b8:	46c8      	mov	r8, r9
  4026ba:	f7ff ba72 	b.w	401ba2 <_svfprintf_r+0x322>
  4026be:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4026c0:	4622      	mov	r2, r4
  4026c2:	4620      	mov	r0, r4
  4026c4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4026c6:	4623      	mov	r3, r4
  4026c8:	4621      	mov	r1, r4
  4026ca:	f004 fe9d 	bl	407408 <__aeabi_dcmpun>
  4026ce:	2800      	cmp	r0, #0
  4026d0:	f040 8286 	bne.w	402be0 <_svfprintf_r+0x1360>
  4026d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4026d6:	3301      	adds	r3, #1
  4026d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4026da:	f023 0320 	bic.w	r3, r3, #32
  4026de:	930e      	str	r3, [sp, #56]	; 0x38
  4026e0:	f000 81e2 	beq.w	402aa8 <_svfprintf_r+0x1228>
  4026e4:	2b47      	cmp	r3, #71	; 0x47
  4026e6:	f000 811e 	beq.w	402926 <_svfprintf_r+0x10a6>
  4026ea:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4026ee:	9307      	str	r3, [sp, #28]
  4026f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4026f2:	1e1f      	subs	r7, r3, #0
  4026f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4026f6:	9308      	str	r3, [sp, #32]
  4026f8:	bfbb      	ittet	lt
  4026fa:	463b      	movlt	r3, r7
  4026fc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402700:	2300      	movge	r3, #0
  402702:	232d      	movlt	r3, #45	; 0x2d
  402704:	9310      	str	r3, [sp, #64]	; 0x40
  402706:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402708:	2b66      	cmp	r3, #102	; 0x66
  40270a:	f000 81bb 	beq.w	402a84 <_svfprintf_r+0x1204>
  40270e:	2b46      	cmp	r3, #70	; 0x46
  402710:	f000 80df 	beq.w	4028d2 <_svfprintf_r+0x1052>
  402714:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402716:	9a08      	ldr	r2, [sp, #32]
  402718:	2b45      	cmp	r3, #69	; 0x45
  40271a:	bf0c      	ite	eq
  40271c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40271e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402720:	a823      	add	r0, sp, #140	; 0x8c
  402722:	a920      	add	r1, sp, #128	; 0x80
  402724:	bf08      	it	eq
  402726:	1c5d      	addeq	r5, r3, #1
  402728:	9004      	str	r0, [sp, #16]
  40272a:	9103      	str	r1, [sp, #12]
  40272c:	a81f      	add	r0, sp, #124	; 0x7c
  40272e:	2102      	movs	r1, #2
  402730:	463b      	mov	r3, r7
  402732:	9002      	str	r0, [sp, #8]
  402734:	9501      	str	r5, [sp, #4]
  402736:	9100      	str	r1, [sp, #0]
  402738:	980c      	ldr	r0, [sp, #48]	; 0x30
  40273a:	f001 faa1 	bl	403c80 <_dtoa_r>
  40273e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402740:	2b67      	cmp	r3, #103	; 0x67
  402742:	4606      	mov	r6, r0
  402744:	f040 81e0 	bne.w	402b08 <_svfprintf_r+0x1288>
  402748:	f01b 0f01 	tst.w	fp, #1
  40274c:	f000 8246 	beq.w	402bdc <_svfprintf_r+0x135c>
  402750:	1974      	adds	r4, r6, r5
  402752:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402754:	9808      	ldr	r0, [sp, #32]
  402756:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402758:	4639      	mov	r1, r7
  40275a:	f004 fe23 	bl	4073a4 <__aeabi_dcmpeq>
  40275e:	2800      	cmp	r0, #0
  402760:	f040 8165 	bne.w	402a2e <_svfprintf_r+0x11ae>
  402764:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402766:	42a3      	cmp	r3, r4
  402768:	d206      	bcs.n	402778 <_svfprintf_r+0xef8>
  40276a:	2130      	movs	r1, #48	; 0x30
  40276c:	1c5a      	adds	r2, r3, #1
  40276e:	9223      	str	r2, [sp, #140]	; 0x8c
  402770:	7019      	strb	r1, [r3, #0]
  402772:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402774:	429c      	cmp	r4, r3
  402776:	d8f9      	bhi.n	40276c <_svfprintf_r+0xeec>
  402778:	1b9b      	subs	r3, r3, r6
  40277a:	9313      	str	r3, [sp, #76]	; 0x4c
  40277c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40277e:	2b47      	cmp	r3, #71	; 0x47
  402780:	f000 80e9 	beq.w	402956 <_svfprintf_r+0x10d6>
  402784:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402786:	2b65      	cmp	r3, #101	; 0x65
  402788:	f340 81cd 	ble.w	402b26 <_svfprintf_r+0x12a6>
  40278c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40278e:	2b66      	cmp	r3, #102	; 0x66
  402790:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402792:	9312      	str	r3, [sp, #72]	; 0x48
  402794:	f000 819e 	beq.w	402ad4 <_svfprintf_r+0x1254>
  402798:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40279a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40279c:	4619      	mov	r1, r3
  40279e:	4291      	cmp	r1, r2
  4027a0:	f300 818a 	bgt.w	402ab8 <_svfprintf_r+0x1238>
  4027a4:	f01b 0f01 	tst.w	fp, #1
  4027a8:	f040 8213 	bne.w	402bd2 <_svfprintf_r+0x1352>
  4027ac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4027b0:	9308      	str	r3, [sp, #32]
  4027b2:	2367      	movs	r3, #103	; 0x67
  4027b4:	920e      	str	r2, [sp, #56]	; 0x38
  4027b6:	9311      	str	r3, [sp, #68]	; 0x44
  4027b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4027ba:	2b00      	cmp	r3, #0
  4027bc:	f040 80c4 	bne.w	402948 <_svfprintf_r+0x10c8>
  4027c0:	930a      	str	r3, [sp, #40]	; 0x28
  4027c2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4027c6:	f7ff b973 	b.w	401ab0 <_svfprintf_r+0x230>
  4027ca:	4635      	mov	r5, r6
  4027cc:	460c      	mov	r4, r1
  4027ce:	4646      	mov	r6, r8
  4027d0:	4690      	mov	r8, r2
  4027d2:	3301      	adds	r3, #1
  4027d4:	443c      	add	r4, r7
  4027d6:	2b07      	cmp	r3, #7
  4027d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4027da:	9326      	str	r3, [sp, #152]	; 0x98
  4027dc:	e888 00a0 	stmia.w	r8, {r5, r7}
  4027e0:	f73f aed1 	bgt.w	402586 <_svfprintf_r+0xd06>
  4027e4:	f108 0808 	add.w	r8, r8, #8
  4027e8:	e6d7      	b.n	40259a <_svfprintf_r+0xd1a>
  4027ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027ec:	6813      	ldr	r3, [r2, #0]
  4027ee:	3204      	adds	r2, #4
  4027f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4027f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4027f4:	601a      	str	r2, [r3, #0]
  4027f6:	f7ff b86a 	b.w	4018ce <_svfprintf_r+0x4e>
  4027fa:	aa25      	add	r2, sp, #148	; 0x94
  4027fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  402800:	f003 ff34 	bl	40666c <__ssprint_r>
  402804:	2800      	cmp	r0, #0
  402806:	f47f a90d 	bne.w	401a24 <_svfprintf_r+0x1a4>
  40280a:	46c8      	mov	r8, r9
  40280c:	e48d      	b.n	40212a <_svfprintf_r+0x8aa>
  40280e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402810:	4a27      	ldr	r2, [pc, #156]	; (4028b0 <_svfprintf_r+0x1030>)
  402812:	f8c8 2000 	str.w	r2, [r8]
  402816:	3301      	adds	r3, #1
  402818:	3401      	adds	r4, #1
  40281a:	2201      	movs	r2, #1
  40281c:	2b07      	cmp	r3, #7
  40281e:	9427      	str	r4, [sp, #156]	; 0x9c
  402820:	9326      	str	r3, [sp, #152]	; 0x98
  402822:	f8c8 2004 	str.w	r2, [r8, #4]
  402826:	dc72      	bgt.n	40290e <_svfprintf_r+0x108e>
  402828:	f108 0808 	add.w	r8, r8, #8
  40282c:	b929      	cbnz	r1, 40283a <_svfprintf_r+0xfba>
  40282e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402830:	b91b      	cbnz	r3, 40283a <_svfprintf_r+0xfba>
  402832:	9b07      	ldr	r3, [sp, #28]
  402834:	07d8      	lsls	r0, r3, #31
  402836:	f57f aa03 	bpl.w	401c40 <_svfprintf_r+0x3c0>
  40283a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40283c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40283e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402840:	f8c8 2000 	str.w	r2, [r8]
  402844:	3301      	adds	r3, #1
  402846:	4602      	mov	r2, r0
  402848:	4422      	add	r2, r4
  40284a:	2b07      	cmp	r3, #7
  40284c:	9227      	str	r2, [sp, #156]	; 0x9c
  40284e:	f8c8 0004 	str.w	r0, [r8, #4]
  402852:	9326      	str	r3, [sp, #152]	; 0x98
  402854:	f300 818d 	bgt.w	402b72 <_svfprintf_r+0x12f2>
  402858:	f108 0808 	add.w	r8, r8, #8
  40285c:	2900      	cmp	r1, #0
  40285e:	f2c0 8165 	blt.w	402b2c <_svfprintf_r+0x12ac>
  402862:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402864:	f8c8 6000 	str.w	r6, [r8]
  402868:	3301      	adds	r3, #1
  40286a:	188c      	adds	r4, r1, r2
  40286c:	2b07      	cmp	r3, #7
  40286e:	9427      	str	r4, [sp, #156]	; 0x9c
  402870:	9326      	str	r3, [sp, #152]	; 0x98
  402872:	f8c8 1004 	str.w	r1, [r8, #4]
  402876:	f77f a9e1 	ble.w	401c3c <_svfprintf_r+0x3bc>
  40287a:	e52c      	b.n	4022d6 <_svfprintf_r+0xa56>
  40287c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40287e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402880:	6813      	ldr	r3, [r2, #0]
  402882:	17cd      	asrs	r5, r1, #31
  402884:	4608      	mov	r0, r1
  402886:	3204      	adds	r2, #4
  402888:	4629      	mov	r1, r5
  40288a:	920f      	str	r2, [sp, #60]	; 0x3c
  40288c:	e9c3 0100 	strd	r0, r1, [r3]
  402890:	f7ff b81d 	b.w	4018ce <_svfprintf_r+0x4e>
  402894:	aa25      	add	r2, sp, #148	; 0x94
  402896:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402898:	980c      	ldr	r0, [sp, #48]	; 0x30
  40289a:	f003 fee7 	bl	40666c <__ssprint_r>
  40289e:	2800      	cmp	r0, #0
  4028a0:	f47f a8c0 	bne.w	401a24 <_svfprintf_r+0x1a4>
  4028a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028a6:	46c8      	mov	r8, r9
  4028a8:	e458      	b.n	40215c <_svfprintf_r+0x8dc>
  4028aa:	bf00      	nop
  4028ac:	00407864 	.word	0x00407864
  4028b0:	00407850 	.word	0x00407850
  4028b4:	2140      	movs	r1, #64	; 0x40
  4028b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028b8:	f002 fe56 	bl	405568 <_malloc_r>
  4028bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4028be:	6010      	str	r0, [r2, #0]
  4028c0:	6110      	str	r0, [r2, #16]
  4028c2:	2800      	cmp	r0, #0
  4028c4:	f000 81f2 	beq.w	402cac <_svfprintf_r+0x142c>
  4028c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4028ca:	2340      	movs	r3, #64	; 0x40
  4028cc:	6153      	str	r3, [r2, #20]
  4028ce:	f7fe bfee 	b.w	4018ae <_svfprintf_r+0x2e>
  4028d2:	a823      	add	r0, sp, #140	; 0x8c
  4028d4:	a920      	add	r1, sp, #128	; 0x80
  4028d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4028d8:	9004      	str	r0, [sp, #16]
  4028da:	9103      	str	r1, [sp, #12]
  4028dc:	a81f      	add	r0, sp, #124	; 0x7c
  4028de:	2103      	movs	r1, #3
  4028e0:	9002      	str	r0, [sp, #8]
  4028e2:	9a08      	ldr	r2, [sp, #32]
  4028e4:	9401      	str	r4, [sp, #4]
  4028e6:	463b      	mov	r3, r7
  4028e8:	9100      	str	r1, [sp, #0]
  4028ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028ec:	f001 f9c8 	bl	403c80 <_dtoa_r>
  4028f0:	4625      	mov	r5, r4
  4028f2:	4606      	mov	r6, r0
  4028f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028f6:	2b46      	cmp	r3, #70	; 0x46
  4028f8:	eb06 0405 	add.w	r4, r6, r5
  4028fc:	f47f af29 	bne.w	402752 <_svfprintf_r+0xed2>
  402900:	7833      	ldrb	r3, [r6, #0]
  402902:	2b30      	cmp	r3, #48	; 0x30
  402904:	f000 8178 	beq.w	402bf8 <_svfprintf_r+0x1378>
  402908:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40290a:	442c      	add	r4, r5
  40290c:	e721      	b.n	402752 <_svfprintf_r+0xed2>
  40290e:	aa25      	add	r2, sp, #148	; 0x94
  402910:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402912:	980c      	ldr	r0, [sp, #48]	; 0x30
  402914:	f003 feaa 	bl	40666c <__ssprint_r>
  402918:	2800      	cmp	r0, #0
  40291a:	f47f a883 	bne.w	401a24 <_svfprintf_r+0x1a4>
  40291e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402920:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402922:	46c8      	mov	r8, r9
  402924:	e782      	b.n	40282c <_svfprintf_r+0xfac>
  402926:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402928:	2b00      	cmp	r3, #0
  40292a:	bf08      	it	eq
  40292c:	2301      	moveq	r3, #1
  40292e:	930a      	str	r3, [sp, #40]	; 0x28
  402930:	e6db      	b.n	4026ea <_svfprintf_r+0xe6a>
  402932:	4630      	mov	r0, r6
  402934:	940a      	str	r4, [sp, #40]	; 0x28
  402936:	f7fe ff03 	bl	401740 <strlen>
  40293a:	950f      	str	r5, [sp, #60]	; 0x3c
  40293c:	900e      	str	r0, [sp, #56]	; 0x38
  40293e:	f8cd b01c 	str.w	fp, [sp, #28]
  402942:	4603      	mov	r3, r0
  402944:	f7ff b9f9 	b.w	401d3a <_svfprintf_r+0x4ba>
  402948:	272d      	movs	r7, #45	; 0x2d
  40294a:	2300      	movs	r3, #0
  40294c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402950:	930a      	str	r3, [sp, #40]	; 0x28
  402952:	f7ff b8ae 	b.w	401ab2 <_svfprintf_r+0x232>
  402956:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402958:	9312      	str	r3, [sp, #72]	; 0x48
  40295a:	461a      	mov	r2, r3
  40295c:	3303      	adds	r3, #3
  40295e:	db04      	blt.n	40296a <_svfprintf_r+0x10ea>
  402960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402962:	4619      	mov	r1, r3
  402964:	4291      	cmp	r1, r2
  402966:	f6bf af17 	bge.w	402798 <_svfprintf_r+0xf18>
  40296a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40296c:	3b02      	subs	r3, #2
  40296e:	9311      	str	r3, [sp, #68]	; 0x44
  402970:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402974:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402978:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40297a:	3b01      	subs	r3, #1
  40297c:	2b00      	cmp	r3, #0
  40297e:	931f      	str	r3, [sp, #124]	; 0x7c
  402980:	bfbd      	ittte	lt
  402982:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402984:	f1c3 0301 	rsblt	r3, r3, #1
  402988:	222d      	movlt	r2, #45	; 0x2d
  40298a:	222b      	movge	r2, #43	; 0x2b
  40298c:	2b09      	cmp	r3, #9
  40298e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402992:	f340 8116 	ble.w	402bc2 <_svfprintf_r+0x1342>
  402996:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40299a:	4620      	mov	r0, r4
  40299c:	4dab      	ldr	r5, [pc, #684]	; (402c4c <_svfprintf_r+0x13cc>)
  40299e:	e000      	b.n	4029a2 <_svfprintf_r+0x1122>
  4029a0:	4610      	mov	r0, r2
  4029a2:	fb85 1203 	smull	r1, r2, r5, r3
  4029a6:	17d9      	asrs	r1, r3, #31
  4029a8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4029ac:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4029b0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4029b4:	3230      	adds	r2, #48	; 0x30
  4029b6:	2909      	cmp	r1, #9
  4029b8:	f800 2c01 	strb.w	r2, [r0, #-1]
  4029bc:	460b      	mov	r3, r1
  4029be:	f100 32ff 	add.w	r2, r0, #4294967295
  4029c2:	dced      	bgt.n	4029a0 <_svfprintf_r+0x1120>
  4029c4:	3330      	adds	r3, #48	; 0x30
  4029c6:	3802      	subs	r0, #2
  4029c8:	b2d9      	uxtb	r1, r3
  4029ca:	4284      	cmp	r4, r0
  4029cc:	f802 1c01 	strb.w	r1, [r2, #-1]
  4029d0:	f240 8165 	bls.w	402c9e <_svfprintf_r+0x141e>
  4029d4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4029d8:	4613      	mov	r3, r2
  4029da:	e001      	b.n	4029e0 <_svfprintf_r+0x1160>
  4029dc:	f813 1b01 	ldrb.w	r1, [r3], #1
  4029e0:	f800 1b01 	strb.w	r1, [r0], #1
  4029e4:	42a3      	cmp	r3, r4
  4029e6:	d1f9      	bne.n	4029dc <_svfprintf_r+0x115c>
  4029e8:	3301      	adds	r3, #1
  4029ea:	1a9b      	subs	r3, r3, r2
  4029ec:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4029f0:	4413      	add	r3, r2
  4029f2:	aa21      	add	r2, sp, #132	; 0x84
  4029f4:	1a9b      	subs	r3, r3, r2
  4029f6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4029f8:	931b      	str	r3, [sp, #108]	; 0x6c
  4029fa:	2a01      	cmp	r2, #1
  4029fc:	4413      	add	r3, r2
  4029fe:	930e      	str	r3, [sp, #56]	; 0x38
  402a00:	f340 8119 	ble.w	402c36 <_svfprintf_r+0x13b6>
  402a04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a06:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402a08:	4413      	add	r3, r2
  402a0a:	930e      	str	r3, [sp, #56]	; 0x38
  402a0c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a10:	9308      	str	r3, [sp, #32]
  402a12:	2300      	movs	r3, #0
  402a14:	9312      	str	r3, [sp, #72]	; 0x48
  402a16:	e6cf      	b.n	4027b8 <_svfprintf_r+0xf38>
  402a18:	aa25      	add	r2, sp, #148	; 0x94
  402a1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a1e:	f003 fe25 	bl	40666c <__ssprint_r>
  402a22:	2800      	cmp	r0, #0
  402a24:	f47e affe 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402a28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a2a:	46c8      	mov	r8, r9
  402a2c:	e4d7      	b.n	4023de <_svfprintf_r+0xb5e>
  402a2e:	4623      	mov	r3, r4
  402a30:	e6a2      	b.n	402778 <_svfprintf_r+0xef8>
  402a32:	aa25      	add	r2, sp, #148	; 0x94
  402a34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a38:	f003 fe18 	bl	40666c <__ssprint_r>
  402a3c:	2800      	cmp	r0, #0
  402a3e:	f47e aff1 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402a42:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402a44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a46:	46c8      	mov	r8, r9
  402a48:	e5ae      	b.n	4025a8 <_svfprintf_r+0xd28>
  402a4a:	aa25      	add	r2, sp, #148	; 0x94
  402a4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a50:	f003 fe0c 	bl	40666c <__ssprint_r>
  402a54:	2800      	cmp	r0, #0
  402a56:	f47e afe5 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402a5a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402a5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a60:	1a9a      	subs	r2, r3, r2
  402a62:	46c8      	mov	r8, r9
  402a64:	e5b8      	b.n	4025d8 <_svfprintf_r+0xd58>
  402a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a68:	9612      	str	r6, [sp, #72]	; 0x48
  402a6a:	2b06      	cmp	r3, #6
  402a6c:	bf28      	it	cs
  402a6e:	2306      	movcs	r3, #6
  402a70:	960a      	str	r6, [sp, #40]	; 0x28
  402a72:	4637      	mov	r7, r6
  402a74:	9308      	str	r3, [sp, #32]
  402a76:	950f      	str	r5, [sp, #60]	; 0x3c
  402a78:	f8cd b01c 	str.w	fp, [sp, #28]
  402a7c:	930e      	str	r3, [sp, #56]	; 0x38
  402a7e:	4e74      	ldr	r6, [pc, #464]	; (402c50 <_svfprintf_r+0x13d0>)
  402a80:	f7ff b816 	b.w	401ab0 <_svfprintf_r+0x230>
  402a84:	a823      	add	r0, sp, #140	; 0x8c
  402a86:	a920      	add	r1, sp, #128	; 0x80
  402a88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402a8a:	9004      	str	r0, [sp, #16]
  402a8c:	9103      	str	r1, [sp, #12]
  402a8e:	a81f      	add	r0, sp, #124	; 0x7c
  402a90:	2103      	movs	r1, #3
  402a92:	9002      	str	r0, [sp, #8]
  402a94:	9a08      	ldr	r2, [sp, #32]
  402a96:	9501      	str	r5, [sp, #4]
  402a98:	463b      	mov	r3, r7
  402a9a:	9100      	str	r1, [sp, #0]
  402a9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a9e:	f001 f8ef 	bl	403c80 <_dtoa_r>
  402aa2:	4606      	mov	r6, r0
  402aa4:	1944      	adds	r4, r0, r5
  402aa6:	e72b      	b.n	402900 <_svfprintf_r+0x1080>
  402aa8:	2306      	movs	r3, #6
  402aaa:	930a      	str	r3, [sp, #40]	; 0x28
  402aac:	e61d      	b.n	4026ea <_svfprintf_r+0xe6a>
  402aae:	272d      	movs	r7, #45	; 0x2d
  402ab0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ab4:	f7ff bacd 	b.w	402052 <_svfprintf_r+0x7d2>
  402ab8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402aba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402abc:	4413      	add	r3, r2
  402abe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ac0:	930e      	str	r3, [sp, #56]	; 0x38
  402ac2:	2a00      	cmp	r2, #0
  402ac4:	f340 80b0 	ble.w	402c28 <_svfprintf_r+0x13a8>
  402ac8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402acc:	9308      	str	r3, [sp, #32]
  402ace:	2367      	movs	r3, #103	; 0x67
  402ad0:	9311      	str	r3, [sp, #68]	; 0x44
  402ad2:	e671      	b.n	4027b8 <_svfprintf_r+0xf38>
  402ad4:	2b00      	cmp	r3, #0
  402ad6:	f340 80c3 	ble.w	402c60 <_svfprintf_r+0x13e0>
  402ada:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402adc:	2a00      	cmp	r2, #0
  402ade:	f040 8099 	bne.w	402c14 <_svfprintf_r+0x1394>
  402ae2:	f01b 0f01 	tst.w	fp, #1
  402ae6:	f040 8095 	bne.w	402c14 <_svfprintf_r+0x1394>
  402aea:	9308      	str	r3, [sp, #32]
  402aec:	930e      	str	r3, [sp, #56]	; 0x38
  402aee:	e663      	b.n	4027b8 <_svfprintf_r+0xf38>
  402af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402af2:	9308      	str	r3, [sp, #32]
  402af4:	930e      	str	r3, [sp, #56]	; 0x38
  402af6:	900a      	str	r0, [sp, #40]	; 0x28
  402af8:	950f      	str	r5, [sp, #60]	; 0x3c
  402afa:	f8cd b01c 	str.w	fp, [sp, #28]
  402afe:	9012      	str	r0, [sp, #72]	; 0x48
  402b00:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b04:	f7fe bfd4 	b.w	401ab0 <_svfprintf_r+0x230>
  402b08:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b0a:	2b47      	cmp	r3, #71	; 0x47
  402b0c:	f47f ae20 	bne.w	402750 <_svfprintf_r+0xed0>
  402b10:	f01b 0f01 	tst.w	fp, #1
  402b14:	f47f aeee 	bne.w	4028f4 <_svfprintf_r+0x1074>
  402b18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402b1a:	1b9b      	subs	r3, r3, r6
  402b1c:	9313      	str	r3, [sp, #76]	; 0x4c
  402b1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b20:	2b47      	cmp	r3, #71	; 0x47
  402b22:	f43f af18 	beq.w	402956 <_svfprintf_r+0x10d6>
  402b26:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b28:	9312      	str	r3, [sp, #72]	; 0x48
  402b2a:	e721      	b.n	402970 <_svfprintf_r+0x10f0>
  402b2c:	424f      	negs	r7, r1
  402b2e:	3110      	adds	r1, #16
  402b30:	4d48      	ldr	r5, [pc, #288]	; (402c54 <_svfprintf_r+0x13d4>)
  402b32:	da2f      	bge.n	402b94 <_svfprintf_r+0x1314>
  402b34:	2410      	movs	r4, #16
  402b36:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b3a:	e004      	b.n	402b46 <_svfprintf_r+0x12c6>
  402b3c:	f108 0808 	add.w	r8, r8, #8
  402b40:	3f10      	subs	r7, #16
  402b42:	2f10      	cmp	r7, #16
  402b44:	dd26      	ble.n	402b94 <_svfprintf_r+0x1314>
  402b46:	3301      	adds	r3, #1
  402b48:	3210      	adds	r2, #16
  402b4a:	2b07      	cmp	r3, #7
  402b4c:	9227      	str	r2, [sp, #156]	; 0x9c
  402b4e:	9326      	str	r3, [sp, #152]	; 0x98
  402b50:	f8c8 5000 	str.w	r5, [r8]
  402b54:	f8c8 4004 	str.w	r4, [r8, #4]
  402b58:	ddf0      	ble.n	402b3c <_svfprintf_r+0x12bc>
  402b5a:	aa25      	add	r2, sp, #148	; 0x94
  402b5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b5e:	4658      	mov	r0, fp
  402b60:	f003 fd84 	bl	40666c <__ssprint_r>
  402b64:	2800      	cmp	r0, #0
  402b66:	f47e af5d 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402b6a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b6e:	46c8      	mov	r8, r9
  402b70:	e7e6      	b.n	402b40 <_svfprintf_r+0x12c0>
  402b72:	aa25      	add	r2, sp, #148	; 0x94
  402b74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b76:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b78:	f003 fd78 	bl	40666c <__ssprint_r>
  402b7c:	2800      	cmp	r0, #0
  402b7e:	f47e af51 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402b82:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402b84:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b88:	46c8      	mov	r8, r9
  402b8a:	e667      	b.n	40285c <_svfprintf_r+0xfdc>
  402b8c:	2000      	movs	r0, #0
  402b8e:	900a      	str	r0, [sp, #40]	; 0x28
  402b90:	f7fe bed0 	b.w	401934 <_svfprintf_r+0xb4>
  402b94:	3301      	adds	r3, #1
  402b96:	443a      	add	r2, r7
  402b98:	2b07      	cmp	r3, #7
  402b9a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b9e:	9227      	str	r2, [sp, #156]	; 0x9c
  402ba0:	9326      	str	r3, [sp, #152]	; 0x98
  402ba2:	f108 0808 	add.w	r8, r8, #8
  402ba6:	f77f ae5c 	ble.w	402862 <_svfprintf_r+0xfe2>
  402baa:	aa25      	add	r2, sp, #148	; 0x94
  402bac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bae:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bb0:	f003 fd5c 	bl	40666c <__ssprint_r>
  402bb4:	2800      	cmp	r0, #0
  402bb6:	f47e af35 	bne.w	401a24 <_svfprintf_r+0x1a4>
  402bba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bbc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bbe:	46c8      	mov	r8, r9
  402bc0:	e64f      	b.n	402862 <_svfprintf_r+0xfe2>
  402bc2:	3330      	adds	r3, #48	; 0x30
  402bc4:	2230      	movs	r2, #48	; 0x30
  402bc6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402bca:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402bce:	ab22      	add	r3, sp, #136	; 0x88
  402bd0:	e70f      	b.n	4029f2 <_svfprintf_r+0x1172>
  402bd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402bd4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402bd6:	4413      	add	r3, r2
  402bd8:	930e      	str	r3, [sp, #56]	; 0x38
  402bda:	e775      	b.n	402ac8 <_svfprintf_r+0x1248>
  402bdc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402bde:	e5cb      	b.n	402778 <_svfprintf_r+0xef8>
  402be0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402be2:	4e1d      	ldr	r6, [pc, #116]	; (402c58 <_svfprintf_r+0x13d8>)
  402be4:	2b00      	cmp	r3, #0
  402be6:	bfb6      	itet	lt
  402be8:	272d      	movlt	r7, #45	; 0x2d
  402bea:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402bee:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402bf2:	4b1a      	ldr	r3, [pc, #104]	; (402c5c <_svfprintf_r+0x13dc>)
  402bf4:	f7ff ba2f 	b.w	402056 <_svfprintf_r+0x7d6>
  402bf8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402bfa:	9808      	ldr	r0, [sp, #32]
  402bfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402bfe:	4639      	mov	r1, r7
  402c00:	f004 fbd0 	bl	4073a4 <__aeabi_dcmpeq>
  402c04:	2800      	cmp	r0, #0
  402c06:	f47f ae7f 	bne.w	402908 <_svfprintf_r+0x1088>
  402c0a:	f1c5 0501 	rsb	r5, r5, #1
  402c0e:	951f      	str	r5, [sp, #124]	; 0x7c
  402c10:	442c      	add	r4, r5
  402c12:	e59e      	b.n	402752 <_svfprintf_r+0xed2>
  402c14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c16:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c18:	4413      	add	r3, r2
  402c1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402c1c:	441a      	add	r2, r3
  402c1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402c22:	920e      	str	r2, [sp, #56]	; 0x38
  402c24:	9308      	str	r3, [sp, #32]
  402c26:	e5c7      	b.n	4027b8 <_svfprintf_r+0xf38>
  402c28:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c2c:	f1c3 0301 	rsb	r3, r3, #1
  402c30:	441a      	add	r2, r3
  402c32:	4613      	mov	r3, r2
  402c34:	e7d0      	b.n	402bd8 <_svfprintf_r+0x1358>
  402c36:	f01b 0301 	ands.w	r3, fp, #1
  402c3a:	9312      	str	r3, [sp, #72]	; 0x48
  402c3c:	f47f aee2 	bne.w	402a04 <_svfprintf_r+0x1184>
  402c40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c46:	9308      	str	r3, [sp, #32]
  402c48:	e5b6      	b.n	4027b8 <_svfprintf_r+0xf38>
  402c4a:	bf00      	nop
  402c4c:	66666667 	.word	0x66666667
  402c50:	00407848 	.word	0x00407848
  402c54:	00407864 	.word	0x00407864
  402c58:	0040781c 	.word	0x0040781c
  402c5c:	00407818 	.word	0x00407818
  402c60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c62:	b913      	cbnz	r3, 402c6a <_svfprintf_r+0x13ea>
  402c64:	f01b 0f01 	tst.w	fp, #1
  402c68:	d002      	beq.n	402c70 <_svfprintf_r+0x13f0>
  402c6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402c6c:	3301      	adds	r3, #1
  402c6e:	e7d4      	b.n	402c1a <_svfprintf_r+0x139a>
  402c70:	2301      	movs	r3, #1
  402c72:	e73a      	b.n	402aea <_svfprintf_r+0x126a>
  402c74:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c76:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402c7a:	6828      	ldr	r0, [r5, #0]
  402c7c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402c80:	900a      	str	r0, [sp, #40]	; 0x28
  402c82:	4628      	mov	r0, r5
  402c84:	3004      	adds	r0, #4
  402c86:	46a2      	mov	sl, r4
  402c88:	900f      	str	r0, [sp, #60]	; 0x3c
  402c8a:	f7fe be51 	b.w	401930 <_svfprintf_r+0xb0>
  402c8e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402c92:	f7ff b867 	b.w	401d64 <_svfprintf_r+0x4e4>
  402c96:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402c9a:	f7ff ba15 	b.w	4020c8 <_svfprintf_r+0x848>
  402c9e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402ca2:	e6a6      	b.n	4029f2 <_svfprintf_r+0x1172>
  402ca4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ca8:	f7ff b8eb 	b.w	401e82 <_svfprintf_r+0x602>
  402cac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402cae:	230c      	movs	r3, #12
  402cb0:	6013      	str	r3, [r2, #0]
  402cb2:	f04f 33ff 	mov.w	r3, #4294967295
  402cb6:	9309      	str	r3, [sp, #36]	; 0x24
  402cb8:	f7fe bebd 	b.w	401a36 <_svfprintf_r+0x1b6>
  402cbc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402cc0:	f7ff b99a 	b.w	401ff8 <_svfprintf_r+0x778>
  402cc4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402cc8:	f7ff b976 	b.w	401fb8 <_svfprintf_r+0x738>
  402ccc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402cd0:	f7ff b959 	b.w	401f86 <_svfprintf_r+0x706>
  402cd4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402cd8:	f7ff b912 	b.w	401f00 <_svfprintf_r+0x680>

00402cdc <__sprint_r.part.0>:
  402cdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ce0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402ce2:	049c      	lsls	r4, r3, #18
  402ce4:	4693      	mov	fp, r2
  402ce6:	d52f      	bpl.n	402d48 <__sprint_r.part.0+0x6c>
  402ce8:	6893      	ldr	r3, [r2, #8]
  402cea:	6812      	ldr	r2, [r2, #0]
  402cec:	b353      	cbz	r3, 402d44 <__sprint_r.part.0+0x68>
  402cee:	460e      	mov	r6, r1
  402cf0:	4607      	mov	r7, r0
  402cf2:	f102 0908 	add.w	r9, r2, #8
  402cf6:	e919 0420 	ldmdb	r9, {r5, sl}
  402cfa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402cfe:	d017      	beq.n	402d30 <__sprint_r.part.0+0x54>
  402d00:	3d04      	subs	r5, #4
  402d02:	2400      	movs	r4, #0
  402d04:	e001      	b.n	402d0a <__sprint_r.part.0+0x2e>
  402d06:	45a0      	cmp	r8, r4
  402d08:	d010      	beq.n	402d2c <__sprint_r.part.0+0x50>
  402d0a:	4632      	mov	r2, r6
  402d0c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402d10:	4638      	mov	r0, r7
  402d12:	f002 f879 	bl	404e08 <_fputwc_r>
  402d16:	1c43      	adds	r3, r0, #1
  402d18:	f104 0401 	add.w	r4, r4, #1
  402d1c:	d1f3      	bne.n	402d06 <__sprint_r.part.0+0x2a>
  402d1e:	2300      	movs	r3, #0
  402d20:	f8cb 3008 	str.w	r3, [fp, #8]
  402d24:	f8cb 3004 	str.w	r3, [fp, #4]
  402d28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d2c:	f8db 3008 	ldr.w	r3, [fp, #8]
  402d30:	f02a 0a03 	bic.w	sl, sl, #3
  402d34:	eba3 030a 	sub.w	r3, r3, sl
  402d38:	f8cb 3008 	str.w	r3, [fp, #8]
  402d3c:	f109 0908 	add.w	r9, r9, #8
  402d40:	2b00      	cmp	r3, #0
  402d42:	d1d8      	bne.n	402cf6 <__sprint_r.part.0+0x1a>
  402d44:	2000      	movs	r0, #0
  402d46:	e7ea      	b.n	402d1e <__sprint_r.part.0+0x42>
  402d48:	f002 f9c8 	bl	4050dc <__sfvwrite_r>
  402d4c:	2300      	movs	r3, #0
  402d4e:	f8cb 3008 	str.w	r3, [fp, #8]
  402d52:	f8cb 3004 	str.w	r3, [fp, #4]
  402d56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d5a:	bf00      	nop

00402d5c <_vfiprintf_r>:
  402d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d60:	b0ad      	sub	sp, #180	; 0xb4
  402d62:	461d      	mov	r5, r3
  402d64:	468b      	mov	fp, r1
  402d66:	4690      	mov	r8, r2
  402d68:	9307      	str	r3, [sp, #28]
  402d6a:	9006      	str	r0, [sp, #24]
  402d6c:	b118      	cbz	r0, 402d76 <_vfiprintf_r+0x1a>
  402d6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402d70:	2b00      	cmp	r3, #0
  402d72:	f000 80f3 	beq.w	402f5c <_vfiprintf_r+0x200>
  402d76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402d7a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402d7e:	07df      	lsls	r7, r3, #31
  402d80:	b281      	uxth	r1, r0
  402d82:	d402      	bmi.n	402d8a <_vfiprintf_r+0x2e>
  402d84:	058e      	lsls	r6, r1, #22
  402d86:	f140 80fc 	bpl.w	402f82 <_vfiprintf_r+0x226>
  402d8a:	048c      	lsls	r4, r1, #18
  402d8c:	d40a      	bmi.n	402da4 <_vfiprintf_r+0x48>
  402d8e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402d92:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402d9a:	f8ab 100c 	strh.w	r1, [fp, #12]
  402d9e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  402da2:	b289      	uxth	r1, r1
  402da4:	0708      	lsls	r0, r1, #28
  402da6:	f140 80b3 	bpl.w	402f10 <_vfiprintf_r+0x1b4>
  402daa:	f8db 3010 	ldr.w	r3, [fp, #16]
  402dae:	2b00      	cmp	r3, #0
  402db0:	f000 80ae 	beq.w	402f10 <_vfiprintf_r+0x1b4>
  402db4:	f001 031a 	and.w	r3, r1, #26
  402db8:	2b0a      	cmp	r3, #10
  402dba:	f000 80b5 	beq.w	402f28 <_vfiprintf_r+0x1cc>
  402dbe:	2300      	movs	r3, #0
  402dc0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  402dc4:	930b      	str	r3, [sp, #44]	; 0x2c
  402dc6:	9311      	str	r3, [sp, #68]	; 0x44
  402dc8:	9310      	str	r3, [sp, #64]	; 0x40
  402dca:	9303      	str	r3, [sp, #12]
  402dcc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402dd0:	46ca      	mov	sl, r9
  402dd2:	f8cd b010 	str.w	fp, [sp, #16]
  402dd6:	f898 3000 	ldrb.w	r3, [r8]
  402dda:	4644      	mov	r4, r8
  402ddc:	b1fb      	cbz	r3, 402e1e <_vfiprintf_r+0xc2>
  402dde:	2b25      	cmp	r3, #37	; 0x25
  402de0:	d102      	bne.n	402de8 <_vfiprintf_r+0x8c>
  402de2:	e01c      	b.n	402e1e <_vfiprintf_r+0xc2>
  402de4:	2b25      	cmp	r3, #37	; 0x25
  402de6:	d003      	beq.n	402df0 <_vfiprintf_r+0x94>
  402de8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402dec:	2b00      	cmp	r3, #0
  402dee:	d1f9      	bne.n	402de4 <_vfiprintf_r+0x88>
  402df0:	eba4 0508 	sub.w	r5, r4, r8
  402df4:	b19d      	cbz	r5, 402e1e <_vfiprintf_r+0xc2>
  402df6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402df8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402dfa:	f8ca 8000 	str.w	r8, [sl]
  402dfe:	3301      	adds	r3, #1
  402e00:	442a      	add	r2, r5
  402e02:	2b07      	cmp	r3, #7
  402e04:	f8ca 5004 	str.w	r5, [sl, #4]
  402e08:	9211      	str	r2, [sp, #68]	; 0x44
  402e0a:	9310      	str	r3, [sp, #64]	; 0x40
  402e0c:	dd7a      	ble.n	402f04 <_vfiprintf_r+0x1a8>
  402e0e:	2a00      	cmp	r2, #0
  402e10:	f040 84b0 	bne.w	403774 <_vfiprintf_r+0xa18>
  402e14:	9b03      	ldr	r3, [sp, #12]
  402e16:	9210      	str	r2, [sp, #64]	; 0x40
  402e18:	442b      	add	r3, r5
  402e1a:	46ca      	mov	sl, r9
  402e1c:	9303      	str	r3, [sp, #12]
  402e1e:	7823      	ldrb	r3, [r4, #0]
  402e20:	2b00      	cmp	r3, #0
  402e22:	f000 83e0 	beq.w	4035e6 <_vfiprintf_r+0x88a>
  402e26:	2000      	movs	r0, #0
  402e28:	f04f 0300 	mov.w	r3, #0
  402e2c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  402e30:	f104 0801 	add.w	r8, r4, #1
  402e34:	7862      	ldrb	r2, [r4, #1]
  402e36:	4605      	mov	r5, r0
  402e38:	4606      	mov	r6, r0
  402e3a:	4603      	mov	r3, r0
  402e3c:	f04f 34ff 	mov.w	r4, #4294967295
  402e40:	f108 0801 	add.w	r8, r8, #1
  402e44:	f1a2 0120 	sub.w	r1, r2, #32
  402e48:	2958      	cmp	r1, #88	; 0x58
  402e4a:	f200 82de 	bhi.w	40340a <_vfiprintf_r+0x6ae>
  402e4e:	e8df f011 	tbh	[pc, r1, lsl #1]
  402e52:	0221      	.short	0x0221
  402e54:	02dc02dc 	.word	0x02dc02dc
  402e58:	02dc0229 	.word	0x02dc0229
  402e5c:	02dc02dc 	.word	0x02dc02dc
  402e60:	02dc02dc 	.word	0x02dc02dc
  402e64:	028902dc 	.word	0x028902dc
  402e68:	02dc0295 	.word	0x02dc0295
  402e6c:	02bd00a2 	.word	0x02bd00a2
  402e70:	019f02dc 	.word	0x019f02dc
  402e74:	01a401a4 	.word	0x01a401a4
  402e78:	01a401a4 	.word	0x01a401a4
  402e7c:	01a401a4 	.word	0x01a401a4
  402e80:	01a401a4 	.word	0x01a401a4
  402e84:	02dc01a4 	.word	0x02dc01a4
  402e88:	02dc02dc 	.word	0x02dc02dc
  402e8c:	02dc02dc 	.word	0x02dc02dc
  402e90:	02dc02dc 	.word	0x02dc02dc
  402e94:	02dc02dc 	.word	0x02dc02dc
  402e98:	01b202dc 	.word	0x01b202dc
  402e9c:	02dc02dc 	.word	0x02dc02dc
  402ea0:	02dc02dc 	.word	0x02dc02dc
  402ea4:	02dc02dc 	.word	0x02dc02dc
  402ea8:	02dc02dc 	.word	0x02dc02dc
  402eac:	02dc02dc 	.word	0x02dc02dc
  402eb0:	02dc0197 	.word	0x02dc0197
  402eb4:	02dc02dc 	.word	0x02dc02dc
  402eb8:	02dc02dc 	.word	0x02dc02dc
  402ebc:	02dc019b 	.word	0x02dc019b
  402ec0:	025302dc 	.word	0x025302dc
  402ec4:	02dc02dc 	.word	0x02dc02dc
  402ec8:	02dc02dc 	.word	0x02dc02dc
  402ecc:	02dc02dc 	.word	0x02dc02dc
  402ed0:	02dc02dc 	.word	0x02dc02dc
  402ed4:	02dc02dc 	.word	0x02dc02dc
  402ed8:	021b025a 	.word	0x021b025a
  402edc:	02dc02dc 	.word	0x02dc02dc
  402ee0:	026e02dc 	.word	0x026e02dc
  402ee4:	02dc021b 	.word	0x02dc021b
  402ee8:	027302dc 	.word	0x027302dc
  402eec:	01f502dc 	.word	0x01f502dc
  402ef0:	02090182 	.word	0x02090182
  402ef4:	02dc02d7 	.word	0x02dc02d7
  402ef8:	02dc029a 	.word	0x02dc029a
  402efc:	02dc00a7 	.word	0x02dc00a7
  402f00:	022e02dc 	.word	0x022e02dc
  402f04:	f10a 0a08 	add.w	sl, sl, #8
  402f08:	9b03      	ldr	r3, [sp, #12]
  402f0a:	442b      	add	r3, r5
  402f0c:	9303      	str	r3, [sp, #12]
  402f0e:	e786      	b.n	402e1e <_vfiprintf_r+0xc2>
  402f10:	4659      	mov	r1, fp
  402f12:	9806      	ldr	r0, [sp, #24]
  402f14:	f000 fdac 	bl	403a70 <__swsetup_r>
  402f18:	bb18      	cbnz	r0, 402f62 <_vfiprintf_r+0x206>
  402f1a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  402f1e:	f001 031a 	and.w	r3, r1, #26
  402f22:	2b0a      	cmp	r3, #10
  402f24:	f47f af4b 	bne.w	402dbe <_vfiprintf_r+0x62>
  402f28:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  402f2c:	2b00      	cmp	r3, #0
  402f2e:	f6ff af46 	blt.w	402dbe <_vfiprintf_r+0x62>
  402f32:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402f36:	07db      	lsls	r3, r3, #31
  402f38:	d405      	bmi.n	402f46 <_vfiprintf_r+0x1ea>
  402f3a:	058f      	lsls	r7, r1, #22
  402f3c:	d403      	bmi.n	402f46 <_vfiprintf_r+0x1ea>
  402f3e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402f42:	f002 fa8f 	bl	405464 <__retarget_lock_release_recursive>
  402f46:	462b      	mov	r3, r5
  402f48:	4642      	mov	r2, r8
  402f4a:	4659      	mov	r1, fp
  402f4c:	9806      	ldr	r0, [sp, #24]
  402f4e:	f000 fd4d 	bl	4039ec <__sbprintf>
  402f52:	9003      	str	r0, [sp, #12]
  402f54:	9803      	ldr	r0, [sp, #12]
  402f56:	b02d      	add	sp, #180	; 0xb4
  402f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f5c:	f001 feb2 	bl	404cc4 <__sinit>
  402f60:	e709      	b.n	402d76 <_vfiprintf_r+0x1a>
  402f62:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402f66:	07d9      	lsls	r1, r3, #31
  402f68:	d404      	bmi.n	402f74 <_vfiprintf_r+0x218>
  402f6a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402f6e:	059a      	lsls	r2, r3, #22
  402f70:	f140 84aa 	bpl.w	4038c8 <_vfiprintf_r+0xb6c>
  402f74:	f04f 33ff 	mov.w	r3, #4294967295
  402f78:	9303      	str	r3, [sp, #12]
  402f7a:	9803      	ldr	r0, [sp, #12]
  402f7c:	b02d      	add	sp, #180	; 0xb4
  402f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f82:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402f86:	f002 fa6b 	bl	405460 <__retarget_lock_acquire_recursive>
  402f8a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402f8e:	b281      	uxth	r1, r0
  402f90:	e6fb      	b.n	402d8a <_vfiprintf_r+0x2e>
  402f92:	4276      	negs	r6, r6
  402f94:	9207      	str	r2, [sp, #28]
  402f96:	f043 0304 	orr.w	r3, r3, #4
  402f9a:	f898 2000 	ldrb.w	r2, [r8]
  402f9e:	e74f      	b.n	402e40 <_vfiprintf_r+0xe4>
  402fa0:	9608      	str	r6, [sp, #32]
  402fa2:	069e      	lsls	r6, r3, #26
  402fa4:	f100 8450 	bmi.w	403848 <_vfiprintf_r+0xaec>
  402fa8:	9907      	ldr	r1, [sp, #28]
  402faa:	06dd      	lsls	r5, r3, #27
  402fac:	460a      	mov	r2, r1
  402fae:	f100 83ef 	bmi.w	403790 <_vfiprintf_r+0xa34>
  402fb2:	0658      	lsls	r0, r3, #25
  402fb4:	f140 83ec 	bpl.w	403790 <_vfiprintf_r+0xa34>
  402fb8:	880e      	ldrh	r6, [r1, #0]
  402fba:	3104      	adds	r1, #4
  402fbc:	2700      	movs	r7, #0
  402fbe:	2201      	movs	r2, #1
  402fc0:	9107      	str	r1, [sp, #28]
  402fc2:	f04f 0100 	mov.w	r1, #0
  402fc6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  402fca:	2500      	movs	r5, #0
  402fcc:	1c61      	adds	r1, r4, #1
  402fce:	f000 8116 	beq.w	4031fe <_vfiprintf_r+0x4a2>
  402fd2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  402fd6:	9102      	str	r1, [sp, #8]
  402fd8:	ea56 0107 	orrs.w	r1, r6, r7
  402fdc:	f040 8114 	bne.w	403208 <_vfiprintf_r+0x4ac>
  402fe0:	2c00      	cmp	r4, #0
  402fe2:	f040 835c 	bne.w	40369e <_vfiprintf_r+0x942>
  402fe6:	2a00      	cmp	r2, #0
  402fe8:	f040 83b7 	bne.w	40375a <_vfiprintf_r+0x9fe>
  402fec:	f013 0301 	ands.w	r3, r3, #1
  402ff0:	9305      	str	r3, [sp, #20]
  402ff2:	f000 8457 	beq.w	4038a4 <_vfiprintf_r+0xb48>
  402ff6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  402ffa:	2330      	movs	r3, #48	; 0x30
  402ffc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403000:	9b05      	ldr	r3, [sp, #20]
  403002:	42a3      	cmp	r3, r4
  403004:	bfb8      	it	lt
  403006:	4623      	movlt	r3, r4
  403008:	9301      	str	r3, [sp, #4]
  40300a:	b10d      	cbz	r5, 403010 <_vfiprintf_r+0x2b4>
  40300c:	3301      	adds	r3, #1
  40300e:	9301      	str	r3, [sp, #4]
  403010:	9b02      	ldr	r3, [sp, #8]
  403012:	f013 0302 	ands.w	r3, r3, #2
  403016:	9309      	str	r3, [sp, #36]	; 0x24
  403018:	d002      	beq.n	403020 <_vfiprintf_r+0x2c4>
  40301a:	9b01      	ldr	r3, [sp, #4]
  40301c:	3302      	adds	r3, #2
  40301e:	9301      	str	r3, [sp, #4]
  403020:	9b02      	ldr	r3, [sp, #8]
  403022:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403026:	930a      	str	r3, [sp, #40]	; 0x28
  403028:	f040 8217 	bne.w	40345a <_vfiprintf_r+0x6fe>
  40302c:	9b08      	ldr	r3, [sp, #32]
  40302e:	9a01      	ldr	r2, [sp, #4]
  403030:	1a9d      	subs	r5, r3, r2
  403032:	2d00      	cmp	r5, #0
  403034:	f340 8211 	ble.w	40345a <_vfiprintf_r+0x6fe>
  403038:	2d10      	cmp	r5, #16
  40303a:	f340 8490 	ble.w	40395e <_vfiprintf_r+0xc02>
  40303e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403040:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403042:	4ec4      	ldr	r6, [pc, #784]	; (403354 <_vfiprintf_r+0x5f8>)
  403044:	46d6      	mov	lr, sl
  403046:	2710      	movs	r7, #16
  403048:	46a2      	mov	sl, r4
  40304a:	4619      	mov	r1, r3
  40304c:	9c06      	ldr	r4, [sp, #24]
  40304e:	e007      	b.n	403060 <_vfiprintf_r+0x304>
  403050:	f101 0c02 	add.w	ip, r1, #2
  403054:	f10e 0e08 	add.w	lr, lr, #8
  403058:	4601      	mov	r1, r0
  40305a:	3d10      	subs	r5, #16
  40305c:	2d10      	cmp	r5, #16
  40305e:	dd11      	ble.n	403084 <_vfiprintf_r+0x328>
  403060:	1c48      	adds	r0, r1, #1
  403062:	3210      	adds	r2, #16
  403064:	2807      	cmp	r0, #7
  403066:	9211      	str	r2, [sp, #68]	; 0x44
  403068:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40306c:	9010      	str	r0, [sp, #64]	; 0x40
  40306e:	ddef      	ble.n	403050 <_vfiprintf_r+0x2f4>
  403070:	2a00      	cmp	r2, #0
  403072:	f040 81e4 	bne.w	40343e <_vfiprintf_r+0x6e2>
  403076:	3d10      	subs	r5, #16
  403078:	2d10      	cmp	r5, #16
  40307a:	4611      	mov	r1, r2
  40307c:	f04f 0c01 	mov.w	ip, #1
  403080:	46ce      	mov	lr, r9
  403082:	dced      	bgt.n	403060 <_vfiprintf_r+0x304>
  403084:	4654      	mov	r4, sl
  403086:	4661      	mov	r1, ip
  403088:	46f2      	mov	sl, lr
  40308a:	442a      	add	r2, r5
  40308c:	2907      	cmp	r1, #7
  40308e:	9211      	str	r2, [sp, #68]	; 0x44
  403090:	f8ca 6000 	str.w	r6, [sl]
  403094:	f8ca 5004 	str.w	r5, [sl, #4]
  403098:	9110      	str	r1, [sp, #64]	; 0x40
  40309a:	f300 82ec 	bgt.w	403676 <_vfiprintf_r+0x91a>
  40309e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4030a2:	f10a 0a08 	add.w	sl, sl, #8
  4030a6:	1c48      	adds	r0, r1, #1
  4030a8:	2d00      	cmp	r5, #0
  4030aa:	f040 81de 	bne.w	40346a <_vfiprintf_r+0x70e>
  4030ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4030b0:	2b00      	cmp	r3, #0
  4030b2:	f000 81f8 	beq.w	4034a6 <_vfiprintf_r+0x74a>
  4030b6:	3202      	adds	r2, #2
  4030b8:	a90e      	add	r1, sp, #56	; 0x38
  4030ba:	2302      	movs	r3, #2
  4030bc:	2807      	cmp	r0, #7
  4030be:	9211      	str	r2, [sp, #68]	; 0x44
  4030c0:	9010      	str	r0, [sp, #64]	; 0x40
  4030c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4030c6:	f340 81ea 	ble.w	40349e <_vfiprintf_r+0x742>
  4030ca:	2a00      	cmp	r2, #0
  4030cc:	f040 838c 	bne.w	4037e8 <_vfiprintf_r+0xa8c>
  4030d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030d2:	2b80      	cmp	r3, #128	; 0x80
  4030d4:	f04f 0001 	mov.w	r0, #1
  4030d8:	4611      	mov	r1, r2
  4030da:	46ca      	mov	sl, r9
  4030dc:	f040 81e7 	bne.w	4034ae <_vfiprintf_r+0x752>
  4030e0:	9b08      	ldr	r3, [sp, #32]
  4030e2:	9d01      	ldr	r5, [sp, #4]
  4030e4:	1b5e      	subs	r6, r3, r5
  4030e6:	2e00      	cmp	r6, #0
  4030e8:	f340 81e1 	ble.w	4034ae <_vfiprintf_r+0x752>
  4030ec:	2e10      	cmp	r6, #16
  4030ee:	4d9a      	ldr	r5, [pc, #616]	; (403358 <_vfiprintf_r+0x5fc>)
  4030f0:	f340 8450 	ble.w	403994 <_vfiprintf_r+0xc38>
  4030f4:	46d4      	mov	ip, sl
  4030f6:	2710      	movs	r7, #16
  4030f8:	46a2      	mov	sl, r4
  4030fa:	9c06      	ldr	r4, [sp, #24]
  4030fc:	e007      	b.n	40310e <_vfiprintf_r+0x3b2>
  4030fe:	f101 0e02 	add.w	lr, r1, #2
  403102:	f10c 0c08 	add.w	ip, ip, #8
  403106:	4601      	mov	r1, r0
  403108:	3e10      	subs	r6, #16
  40310a:	2e10      	cmp	r6, #16
  40310c:	dd11      	ble.n	403132 <_vfiprintf_r+0x3d6>
  40310e:	1c48      	adds	r0, r1, #1
  403110:	3210      	adds	r2, #16
  403112:	2807      	cmp	r0, #7
  403114:	9211      	str	r2, [sp, #68]	; 0x44
  403116:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40311a:	9010      	str	r0, [sp, #64]	; 0x40
  40311c:	ddef      	ble.n	4030fe <_vfiprintf_r+0x3a2>
  40311e:	2a00      	cmp	r2, #0
  403120:	f040 829d 	bne.w	40365e <_vfiprintf_r+0x902>
  403124:	3e10      	subs	r6, #16
  403126:	2e10      	cmp	r6, #16
  403128:	f04f 0e01 	mov.w	lr, #1
  40312c:	4611      	mov	r1, r2
  40312e:	46cc      	mov	ip, r9
  403130:	dced      	bgt.n	40310e <_vfiprintf_r+0x3b2>
  403132:	4654      	mov	r4, sl
  403134:	46e2      	mov	sl, ip
  403136:	4432      	add	r2, r6
  403138:	f1be 0f07 	cmp.w	lr, #7
  40313c:	9211      	str	r2, [sp, #68]	; 0x44
  40313e:	e88a 0060 	stmia.w	sl, {r5, r6}
  403142:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403146:	f300 8369 	bgt.w	40381c <_vfiprintf_r+0xac0>
  40314a:	f10a 0a08 	add.w	sl, sl, #8
  40314e:	f10e 0001 	add.w	r0, lr, #1
  403152:	4671      	mov	r1, lr
  403154:	e1ab      	b.n	4034ae <_vfiprintf_r+0x752>
  403156:	9608      	str	r6, [sp, #32]
  403158:	f013 0220 	ands.w	r2, r3, #32
  40315c:	f040 838c 	bne.w	403878 <_vfiprintf_r+0xb1c>
  403160:	f013 0110 	ands.w	r1, r3, #16
  403164:	f040 831a 	bne.w	40379c <_vfiprintf_r+0xa40>
  403168:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40316c:	f000 8316 	beq.w	40379c <_vfiprintf_r+0xa40>
  403170:	9807      	ldr	r0, [sp, #28]
  403172:	460a      	mov	r2, r1
  403174:	4601      	mov	r1, r0
  403176:	3104      	adds	r1, #4
  403178:	8806      	ldrh	r6, [r0, #0]
  40317a:	9107      	str	r1, [sp, #28]
  40317c:	2700      	movs	r7, #0
  40317e:	e720      	b.n	402fc2 <_vfiprintf_r+0x266>
  403180:	9608      	str	r6, [sp, #32]
  403182:	f043 0310 	orr.w	r3, r3, #16
  403186:	e7e7      	b.n	403158 <_vfiprintf_r+0x3fc>
  403188:	9608      	str	r6, [sp, #32]
  40318a:	f043 0310 	orr.w	r3, r3, #16
  40318e:	e708      	b.n	402fa2 <_vfiprintf_r+0x246>
  403190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403194:	f898 2000 	ldrb.w	r2, [r8]
  403198:	e652      	b.n	402e40 <_vfiprintf_r+0xe4>
  40319a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40319e:	2600      	movs	r6, #0
  4031a0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4031a4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4031a8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4031ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4031b0:	2909      	cmp	r1, #9
  4031b2:	d9f5      	bls.n	4031a0 <_vfiprintf_r+0x444>
  4031b4:	e646      	b.n	402e44 <_vfiprintf_r+0xe8>
  4031b6:	9608      	str	r6, [sp, #32]
  4031b8:	2800      	cmp	r0, #0
  4031ba:	f040 8408 	bne.w	4039ce <_vfiprintf_r+0xc72>
  4031be:	f043 0310 	orr.w	r3, r3, #16
  4031c2:	069e      	lsls	r6, r3, #26
  4031c4:	f100 834c 	bmi.w	403860 <_vfiprintf_r+0xb04>
  4031c8:	06dd      	lsls	r5, r3, #27
  4031ca:	f100 82f3 	bmi.w	4037b4 <_vfiprintf_r+0xa58>
  4031ce:	0658      	lsls	r0, r3, #25
  4031d0:	f140 82f0 	bpl.w	4037b4 <_vfiprintf_r+0xa58>
  4031d4:	9d07      	ldr	r5, [sp, #28]
  4031d6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4031da:	462a      	mov	r2, r5
  4031dc:	17f7      	asrs	r7, r6, #31
  4031de:	3204      	adds	r2, #4
  4031e0:	4630      	mov	r0, r6
  4031e2:	4639      	mov	r1, r7
  4031e4:	9207      	str	r2, [sp, #28]
  4031e6:	2800      	cmp	r0, #0
  4031e8:	f171 0200 	sbcs.w	r2, r1, #0
  4031ec:	f2c0 835d 	blt.w	4038aa <_vfiprintf_r+0xb4e>
  4031f0:	1c61      	adds	r1, r4, #1
  4031f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4031f6:	f04f 0201 	mov.w	r2, #1
  4031fa:	f47f aeea 	bne.w	402fd2 <_vfiprintf_r+0x276>
  4031fe:	ea56 0107 	orrs.w	r1, r6, r7
  403202:	f000 824d 	beq.w	4036a0 <_vfiprintf_r+0x944>
  403206:	9302      	str	r3, [sp, #8]
  403208:	2a01      	cmp	r2, #1
  40320a:	f000 828c 	beq.w	403726 <_vfiprintf_r+0x9ca>
  40320e:	2a02      	cmp	r2, #2
  403210:	f040 825c 	bne.w	4036cc <_vfiprintf_r+0x970>
  403214:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403216:	46cb      	mov	fp, r9
  403218:	0933      	lsrs	r3, r6, #4
  40321a:	f006 010f 	and.w	r1, r6, #15
  40321e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403222:	093a      	lsrs	r2, r7, #4
  403224:	461e      	mov	r6, r3
  403226:	4617      	mov	r7, r2
  403228:	5c43      	ldrb	r3, [r0, r1]
  40322a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40322e:	ea56 0307 	orrs.w	r3, r6, r7
  403232:	d1f1      	bne.n	403218 <_vfiprintf_r+0x4bc>
  403234:	eba9 030b 	sub.w	r3, r9, fp
  403238:	9305      	str	r3, [sp, #20]
  40323a:	e6e1      	b.n	403000 <_vfiprintf_r+0x2a4>
  40323c:	2800      	cmp	r0, #0
  40323e:	f040 83c0 	bne.w	4039c2 <_vfiprintf_r+0xc66>
  403242:	0699      	lsls	r1, r3, #26
  403244:	f100 8367 	bmi.w	403916 <_vfiprintf_r+0xbba>
  403248:	06da      	lsls	r2, r3, #27
  40324a:	f100 80f1 	bmi.w	403430 <_vfiprintf_r+0x6d4>
  40324e:	065b      	lsls	r3, r3, #25
  403250:	f140 80ee 	bpl.w	403430 <_vfiprintf_r+0x6d4>
  403254:	9a07      	ldr	r2, [sp, #28]
  403256:	6813      	ldr	r3, [r2, #0]
  403258:	3204      	adds	r2, #4
  40325a:	9207      	str	r2, [sp, #28]
  40325c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403260:	801a      	strh	r2, [r3, #0]
  403262:	e5b8      	b.n	402dd6 <_vfiprintf_r+0x7a>
  403264:	9807      	ldr	r0, [sp, #28]
  403266:	4a3d      	ldr	r2, [pc, #244]	; (40335c <_vfiprintf_r+0x600>)
  403268:	9608      	str	r6, [sp, #32]
  40326a:	920b      	str	r2, [sp, #44]	; 0x2c
  40326c:	6806      	ldr	r6, [r0, #0]
  40326e:	2278      	movs	r2, #120	; 0x78
  403270:	2130      	movs	r1, #48	; 0x30
  403272:	3004      	adds	r0, #4
  403274:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403278:	f043 0302 	orr.w	r3, r3, #2
  40327c:	9007      	str	r0, [sp, #28]
  40327e:	2700      	movs	r7, #0
  403280:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403284:	2202      	movs	r2, #2
  403286:	e69c      	b.n	402fc2 <_vfiprintf_r+0x266>
  403288:	9608      	str	r6, [sp, #32]
  40328a:	2800      	cmp	r0, #0
  40328c:	d099      	beq.n	4031c2 <_vfiprintf_r+0x466>
  40328e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403292:	e796      	b.n	4031c2 <_vfiprintf_r+0x466>
  403294:	f898 2000 	ldrb.w	r2, [r8]
  403298:	2d00      	cmp	r5, #0
  40329a:	f47f add1 	bne.w	402e40 <_vfiprintf_r+0xe4>
  40329e:	2001      	movs	r0, #1
  4032a0:	2520      	movs	r5, #32
  4032a2:	e5cd      	b.n	402e40 <_vfiprintf_r+0xe4>
  4032a4:	f043 0301 	orr.w	r3, r3, #1
  4032a8:	f898 2000 	ldrb.w	r2, [r8]
  4032ac:	e5c8      	b.n	402e40 <_vfiprintf_r+0xe4>
  4032ae:	9608      	str	r6, [sp, #32]
  4032b0:	2800      	cmp	r0, #0
  4032b2:	f040 8393 	bne.w	4039dc <_vfiprintf_r+0xc80>
  4032b6:	4929      	ldr	r1, [pc, #164]	; (40335c <_vfiprintf_r+0x600>)
  4032b8:	910b      	str	r1, [sp, #44]	; 0x2c
  4032ba:	069f      	lsls	r7, r3, #26
  4032bc:	f100 82e8 	bmi.w	403890 <_vfiprintf_r+0xb34>
  4032c0:	9807      	ldr	r0, [sp, #28]
  4032c2:	06de      	lsls	r6, r3, #27
  4032c4:	4601      	mov	r1, r0
  4032c6:	f100 8270 	bmi.w	4037aa <_vfiprintf_r+0xa4e>
  4032ca:	065d      	lsls	r5, r3, #25
  4032cc:	f140 826d 	bpl.w	4037aa <_vfiprintf_r+0xa4e>
  4032d0:	3104      	adds	r1, #4
  4032d2:	8806      	ldrh	r6, [r0, #0]
  4032d4:	9107      	str	r1, [sp, #28]
  4032d6:	2700      	movs	r7, #0
  4032d8:	07d8      	lsls	r0, r3, #31
  4032da:	f140 8222 	bpl.w	403722 <_vfiprintf_r+0x9c6>
  4032de:	ea56 0107 	orrs.w	r1, r6, r7
  4032e2:	f000 821e 	beq.w	403722 <_vfiprintf_r+0x9c6>
  4032e6:	2130      	movs	r1, #48	; 0x30
  4032e8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4032ec:	f043 0302 	orr.w	r3, r3, #2
  4032f0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4032f4:	2202      	movs	r2, #2
  4032f6:	e664      	b.n	402fc2 <_vfiprintf_r+0x266>
  4032f8:	9608      	str	r6, [sp, #32]
  4032fa:	2800      	cmp	r0, #0
  4032fc:	f040 836b 	bne.w	4039d6 <_vfiprintf_r+0xc7a>
  403300:	4917      	ldr	r1, [pc, #92]	; (403360 <_vfiprintf_r+0x604>)
  403302:	910b      	str	r1, [sp, #44]	; 0x2c
  403304:	e7d9      	b.n	4032ba <_vfiprintf_r+0x55e>
  403306:	9907      	ldr	r1, [sp, #28]
  403308:	9608      	str	r6, [sp, #32]
  40330a:	680a      	ldr	r2, [r1, #0]
  40330c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403310:	f04f 0000 	mov.w	r0, #0
  403314:	460a      	mov	r2, r1
  403316:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40331a:	3204      	adds	r2, #4
  40331c:	2001      	movs	r0, #1
  40331e:	9001      	str	r0, [sp, #4]
  403320:	9207      	str	r2, [sp, #28]
  403322:	9005      	str	r0, [sp, #20]
  403324:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403328:	9302      	str	r3, [sp, #8]
  40332a:	2400      	movs	r4, #0
  40332c:	e670      	b.n	403010 <_vfiprintf_r+0x2b4>
  40332e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403332:	f898 2000 	ldrb.w	r2, [r8]
  403336:	e583      	b.n	402e40 <_vfiprintf_r+0xe4>
  403338:	f898 2000 	ldrb.w	r2, [r8]
  40333c:	2a6c      	cmp	r2, #108	; 0x6c
  40333e:	bf03      	ittte	eq
  403340:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403344:	f043 0320 	orreq.w	r3, r3, #32
  403348:	f108 0801 	addeq.w	r8, r8, #1
  40334c:	f043 0310 	orrne.w	r3, r3, #16
  403350:	e576      	b.n	402e40 <_vfiprintf_r+0xe4>
  403352:	bf00      	nop
  403354:	00407874 	.word	0x00407874
  403358:	00407884 	.word	0x00407884
  40335c:	00407834 	.word	0x00407834
  403360:	00407820 	.word	0x00407820
  403364:	9907      	ldr	r1, [sp, #28]
  403366:	680e      	ldr	r6, [r1, #0]
  403368:	460a      	mov	r2, r1
  40336a:	2e00      	cmp	r6, #0
  40336c:	f102 0204 	add.w	r2, r2, #4
  403370:	f6ff ae0f 	blt.w	402f92 <_vfiprintf_r+0x236>
  403374:	9207      	str	r2, [sp, #28]
  403376:	f898 2000 	ldrb.w	r2, [r8]
  40337a:	e561      	b.n	402e40 <_vfiprintf_r+0xe4>
  40337c:	f898 2000 	ldrb.w	r2, [r8]
  403380:	2001      	movs	r0, #1
  403382:	252b      	movs	r5, #43	; 0x2b
  403384:	e55c      	b.n	402e40 <_vfiprintf_r+0xe4>
  403386:	9907      	ldr	r1, [sp, #28]
  403388:	9608      	str	r6, [sp, #32]
  40338a:	f8d1 b000 	ldr.w	fp, [r1]
  40338e:	f04f 0200 	mov.w	r2, #0
  403392:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403396:	1d0e      	adds	r6, r1, #4
  403398:	f1bb 0f00 	cmp.w	fp, #0
  40339c:	f000 82e5 	beq.w	40396a <_vfiprintf_r+0xc0e>
  4033a0:	1c67      	adds	r7, r4, #1
  4033a2:	f000 82c4 	beq.w	40392e <_vfiprintf_r+0xbd2>
  4033a6:	4622      	mov	r2, r4
  4033a8:	2100      	movs	r1, #0
  4033aa:	4658      	mov	r0, fp
  4033ac:	9301      	str	r3, [sp, #4]
  4033ae:	f002 fba7 	bl	405b00 <memchr>
  4033b2:	9b01      	ldr	r3, [sp, #4]
  4033b4:	2800      	cmp	r0, #0
  4033b6:	f000 82e5 	beq.w	403984 <_vfiprintf_r+0xc28>
  4033ba:	eba0 020b 	sub.w	r2, r0, fp
  4033be:	9205      	str	r2, [sp, #20]
  4033c0:	9607      	str	r6, [sp, #28]
  4033c2:	9302      	str	r3, [sp, #8]
  4033c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4033c8:	2400      	movs	r4, #0
  4033ca:	e619      	b.n	403000 <_vfiprintf_r+0x2a4>
  4033cc:	f898 2000 	ldrb.w	r2, [r8]
  4033d0:	2a2a      	cmp	r2, #42	; 0x2a
  4033d2:	f108 0701 	add.w	r7, r8, #1
  4033d6:	f000 82e9 	beq.w	4039ac <_vfiprintf_r+0xc50>
  4033da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4033de:	2909      	cmp	r1, #9
  4033e0:	46b8      	mov	r8, r7
  4033e2:	f04f 0400 	mov.w	r4, #0
  4033e6:	f63f ad2d 	bhi.w	402e44 <_vfiprintf_r+0xe8>
  4033ea:	f818 2b01 	ldrb.w	r2, [r8], #1
  4033ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4033f2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4033f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4033fa:	2909      	cmp	r1, #9
  4033fc:	d9f5      	bls.n	4033ea <_vfiprintf_r+0x68e>
  4033fe:	e521      	b.n	402e44 <_vfiprintf_r+0xe8>
  403400:	f043 0320 	orr.w	r3, r3, #32
  403404:	f898 2000 	ldrb.w	r2, [r8]
  403408:	e51a      	b.n	402e40 <_vfiprintf_r+0xe4>
  40340a:	9608      	str	r6, [sp, #32]
  40340c:	2800      	cmp	r0, #0
  40340e:	f040 82db 	bne.w	4039c8 <_vfiprintf_r+0xc6c>
  403412:	2a00      	cmp	r2, #0
  403414:	f000 80e7 	beq.w	4035e6 <_vfiprintf_r+0x88a>
  403418:	2101      	movs	r1, #1
  40341a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40341e:	f04f 0200 	mov.w	r2, #0
  403422:	9101      	str	r1, [sp, #4]
  403424:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403428:	9105      	str	r1, [sp, #20]
  40342a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40342e:	e77b      	b.n	403328 <_vfiprintf_r+0x5cc>
  403430:	9a07      	ldr	r2, [sp, #28]
  403432:	6813      	ldr	r3, [r2, #0]
  403434:	3204      	adds	r2, #4
  403436:	9207      	str	r2, [sp, #28]
  403438:	9a03      	ldr	r2, [sp, #12]
  40343a:	601a      	str	r2, [r3, #0]
  40343c:	e4cb      	b.n	402dd6 <_vfiprintf_r+0x7a>
  40343e:	aa0f      	add	r2, sp, #60	; 0x3c
  403440:	9904      	ldr	r1, [sp, #16]
  403442:	4620      	mov	r0, r4
  403444:	f7ff fc4a 	bl	402cdc <__sprint_r.part.0>
  403448:	2800      	cmp	r0, #0
  40344a:	f040 8139 	bne.w	4036c0 <_vfiprintf_r+0x964>
  40344e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403450:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403452:	f101 0c01 	add.w	ip, r1, #1
  403456:	46ce      	mov	lr, r9
  403458:	e5ff      	b.n	40305a <_vfiprintf_r+0x2fe>
  40345a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40345c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40345e:	1c48      	adds	r0, r1, #1
  403460:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403464:	2d00      	cmp	r5, #0
  403466:	f43f ae22 	beq.w	4030ae <_vfiprintf_r+0x352>
  40346a:	3201      	adds	r2, #1
  40346c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403470:	2101      	movs	r1, #1
  403472:	2807      	cmp	r0, #7
  403474:	9211      	str	r2, [sp, #68]	; 0x44
  403476:	9010      	str	r0, [sp, #64]	; 0x40
  403478:	f8ca 5000 	str.w	r5, [sl]
  40347c:	f8ca 1004 	str.w	r1, [sl, #4]
  403480:	f340 8108 	ble.w	403694 <_vfiprintf_r+0x938>
  403484:	2a00      	cmp	r2, #0
  403486:	f040 81bc 	bne.w	403802 <_vfiprintf_r+0xaa6>
  40348a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40348c:	2b00      	cmp	r3, #0
  40348e:	f43f ae1f 	beq.w	4030d0 <_vfiprintf_r+0x374>
  403492:	ab0e      	add	r3, sp, #56	; 0x38
  403494:	2202      	movs	r2, #2
  403496:	4608      	mov	r0, r1
  403498:	931c      	str	r3, [sp, #112]	; 0x70
  40349a:	921d      	str	r2, [sp, #116]	; 0x74
  40349c:	46ca      	mov	sl, r9
  40349e:	4601      	mov	r1, r0
  4034a0:	f10a 0a08 	add.w	sl, sl, #8
  4034a4:	3001      	adds	r0, #1
  4034a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034a8:	2b80      	cmp	r3, #128	; 0x80
  4034aa:	f43f ae19 	beq.w	4030e0 <_vfiprintf_r+0x384>
  4034ae:	9b05      	ldr	r3, [sp, #20]
  4034b0:	1ae4      	subs	r4, r4, r3
  4034b2:	2c00      	cmp	r4, #0
  4034b4:	dd2e      	ble.n	403514 <_vfiprintf_r+0x7b8>
  4034b6:	2c10      	cmp	r4, #16
  4034b8:	4db3      	ldr	r5, [pc, #716]	; (403788 <_vfiprintf_r+0xa2c>)
  4034ba:	dd1e      	ble.n	4034fa <_vfiprintf_r+0x79e>
  4034bc:	46d6      	mov	lr, sl
  4034be:	2610      	movs	r6, #16
  4034c0:	9f06      	ldr	r7, [sp, #24]
  4034c2:	f8dd a010 	ldr.w	sl, [sp, #16]
  4034c6:	e006      	b.n	4034d6 <_vfiprintf_r+0x77a>
  4034c8:	1c88      	adds	r0, r1, #2
  4034ca:	f10e 0e08 	add.w	lr, lr, #8
  4034ce:	4619      	mov	r1, r3
  4034d0:	3c10      	subs	r4, #16
  4034d2:	2c10      	cmp	r4, #16
  4034d4:	dd10      	ble.n	4034f8 <_vfiprintf_r+0x79c>
  4034d6:	1c4b      	adds	r3, r1, #1
  4034d8:	3210      	adds	r2, #16
  4034da:	2b07      	cmp	r3, #7
  4034dc:	9211      	str	r2, [sp, #68]	; 0x44
  4034de:	e88e 0060 	stmia.w	lr, {r5, r6}
  4034e2:	9310      	str	r3, [sp, #64]	; 0x40
  4034e4:	ddf0      	ble.n	4034c8 <_vfiprintf_r+0x76c>
  4034e6:	2a00      	cmp	r2, #0
  4034e8:	d165      	bne.n	4035b6 <_vfiprintf_r+0x85a>
  4034ea:	3c10      	subs	r4, #16
  4034ec:	2c10      	cmp	r4, #16
  4034ee:	f04f 0001 	mov.w	r0, #1
  4034f2:	4611      	mov	r1, r2
  4034f4:	46ce      	mov	lr, r9
  4034f6:	dcee      	bgt.n	4034d6 <_vfiprintf_r+0x77a>
  4034f8:	46f2      	mov	sl, lr
  4034fa:	4422      	add	r2, r4
  4034fc:	2807      	cmp	r0, #7
  4034fe:	9211      	str	r2, [sp, #68]	; 0x44
  403500:	f8ca 5000 	str.w	r5, [sl]
  403504:	f8ca 4004 	str.w	r4, [sl, #4]
  403508:	9010      	str	r0, [sp, #64]	; 0x40
  40350a:	f300 8085 	bgt.w	403618 <_vfiprintf_r+0x8bc>
  40350e:	f10a 0a08 	add.w	sl, sl, #8
  403512:	3001      	adds	r0, #1
  403514:	9905      	ldr	r1, [sp, #20]
  403516:	f8ca b000 	str.w	fp, [sl]
  40351a:	440a      	add	r2, r1
  40351c:	2807      	cmp	r0, #7
  40351e:	9211      	str	r2, [sp, #68]	; 0x44
  403520:	f8ca 1004 	str.w	r1, [sl, #4]
  403524:	9010      	str	r0, [sp, #64]	; 0x40
  403526:	f340 8082 	ble.w	40362e <_vfiprintf_r+0x8d2>
  40352a:	2a00      	cmp	r2, #0
  40352c:	f040 8118 	bne.w	403760 <_vfiprintf_r+0xa04>
  403530:	9b02      	ldr	r3, [sp, #8]
  403532:	9210      	str	r2, [sp, #64]	; 0x40
  403534:	0758      	lsls	r0, r3, #29
  403536:	d535      	bpl.n	4035a4 <_vfiprintf_r+0x848>
  403538:	9b08      	ldr	r3, [sp, #32]
  40353a:	9901      	ldr	r1, [sp, #4]
  40353c:	1a5c      	subs	r4, r3, r1
  40353e:	2c00      	cmp	r4, #0
  403540:	f340 80e7 	ble.w	403712 <_vfiprintf_r+0x9b6>
  403544:	46ca      	mov	sl, r9
  403546:	2c10      	cmp	r4, #16
  403548:	f340 8218 	ble.w	40397c <_vfiprintf_r+0xc20>
  40354c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40354e:	4e8f      	ldr	r6, [pc, #572]	; (40378c <_vfiprintf_r+0xa30>)
  403550:	9f06      	ldr	r7, [sp, #24]
  403552:	f8dd b010 	ldr.w	fp, [sp, #16]
  403556:	2510      	movs	r5, #16
  403558:	e006      	b.n	403568 <_vfiprintf_r+0x80c>
  40355a:	1c88      	adds	r0, r1, #2
  40355c:	f10a 0a08 	add.w	sl, sl, #8
  403560:	4619      	mov	r1, r3
  403562:	3c10      	subs	r4, #16
  403564:	2c10      	cmp	r4, #16
  403566:	dd11      	ble.n	40358c <_vfiprintf_r+0x830>
  403568:	1c4b      	adds	r3, r1, #1
  40356a:	3210      	adds	r2, #16
  40356c:	2b07      	cmp	r3, #7
  40356e:	9211      	str	r2, [sp, #68]	; 0x44
  403570:	f8ca 6000 	str.w	r6, [sl]
  403574:	f8ca 5004 	str.w	r5, [sl, #4]
  403578:	9310      	str	r3, [sp, #64]	; 0x40
  40357a:	ddee      	ble.n	40355a <_vfiprintf_r+0x7fe>
  40357c:	bb42      	cbnz	r2, 4035d0 <_vfiprintf_r+0x874>
  40357e:	3c10      	subs	r4, #16
  403580:	2c10      	cmp	r4, #16
  403582:	f04f 0001 	mov.w	r0, #1
  403586:	4611      	mov	r1, r2
  403588:	46ca      	mov	sl, r9
  40358a:	dced      	bgt.n	403568 <_vfiprintf_r+0x80c>
  40358c:	4422      	add	r2, r4
  40358e:	2807      	cmp	r0, #7
  403590:	9211      	str	r2, [sp, #68]	; 0x44
  403592:	f8ca 6000 	str.w	r6, [sl]
  403596:	f8ca 4004 	str.w	r4, [sl, #4]
  40359a:	9010      	str	r0, [sp, #64]	; 0x40
  40359c:	dd51      	ble.n	403642 <_vfiprintf_r+0x8e6>
  40359e:	2a00      	cmp	r2, #0
  4035a0:	f040 819b 	bne.w	4038da <_vfiprintf_r+0xb7e>
  4035a4:	9b03      	ldr	r3, [sp, #12]
  4035a6:	9a08      	ldr	r2, [sp, #32]
  4035a8:	9901      	ldr	r1, [sp, #4]
  4035aa:	428a      	cmp	r2, r1
  4035ac:	bfac      	ite	ge
  4035ae:	189b      	addge	r3, r3, r2
  4035b0:	185b      	addlt	r3, r3, r1
  4035b2:	9303      	str	r3, [sp, #12]
  4035b4:	e04e      	b.n	403654 <_vfiprintf_r+0x8f8>
  4035b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4035b8:	4651      	mov	r1, sl
  4035ba:	4638      	mov	r0, r7
  4035bc:	f7ff fb8e 	bl	402cdc <__sprint_r.part.0>
  4035c0:	2800      	cmp	r0, #0
  4035c2:	f040 813f 	bne.w	403844 <_vfiprintf_r+0xae8>
  4035c6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4035c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4035ca:	1c48      	adds	r0, r1, #1
  4035cc:	46ce      	mov	lr, r9
  4035ce:	e77f      	b.n	4034d0 <_vfiprintf_r+0x774>
  4035d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4035d2:	4659      	mov	r1, fp
  4035d4:	4638      	mov	r0, r7
  4035d6:	f7ff fb81 	bl	402cdc <__sprint_r.part.0>
  4035da:	b960      	cbnz	r0, 4035f6 <_vfiprintf_r+0x89a>
  4035dc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4035de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4035e0:	1c48      	adds	r0, r1, #1
  4035e2:	46ca      	mov	sl, r9
  4035e4:	e7bd      	b.n	403562 <_vfiprintf_r+0x806>
  4035e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035e8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4035ec:	2b00      	cmp	r3, #0
  4035ee:	f040 81d4 	bne.w	40399a <_vfiprintf_r+0xc3e>
  4035f2:	2300      	movs	r3, #0
  4035f4:	9310      	str	r3, [sp, #64]	; 0x40
  4035f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4035fa:	f013 0f01 	tst.w	r3, #1
  4035fe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403602:	d102      	bne.n	40360a <_vfiprintf_r+0x8ae>
  403604:	059a      	lsls	r2, r3, #22
  403606:	f140 80de 	bpl.w	4037c6 <_vfiprintf_r+0xa6a>
  40360a:	065b      	lsls	r3, r3, #25
  40360c:	f53f acb2 	bmi.w	402f74 <_vfiprintf_r+0x218>
  403610:	9803      	ldr	r0, [sp, #12]
  403612:	b02d      	add	sp, #180	; 0xb4
  403614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403618:	2a00      	cmp	r2, #0
  40361a:	f040 8106 	bne.w	40382a <_vfiprintf_r+0xace>
  40361e:	9a05      	ldr	r2, [sp, #20]
  403620:	921d      	str	r2, [sp, #116]	; 0x74
  403622:	2301      	movs	r3, #1
  403624:	9211      	str	r2, [sp, #68]	; 0x44
  403626:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40362a:	9310      	str	r3, [sp, #64]	; 0x40
  40362c:	46ca      	mov	sl, r9
  40362e:	f10a 0a08 	add.w	sl, sl, #8
  403632:	9b02      	ldr	r3, [sp, #8]
  403634:	0759      	lsls	r1, r3, #29
  403636:	d504      	bpl.n	403642 <_vfiprintf_r+0x8e6>
  403638:	9b08      	ldr	r3, [sp, #32]
  40363a:	9901      	ldr	r1, [sp, #4]
  40363c:	1a5c      	subs	r4, r3, r1
  40363e:	2c00      	cmp	r4, #0
  403640:	dc81      	bgt.n	403546 <_vfiprintf_r+0x7ea>
  403642:	9b03      	ldr	r3, [sp, #12]
  403644:	9908      	ldr	r1, [sp, #32]
  403646:	9801      	ldr	r0, [sp, #4]
  403648:	4281      	cmp	r1, r0
  40364a:	bfac      	ite	ge
  40364c:	185b      	addge	r3, r3, r1
  40364e:	181b      	addlt	r3, r3, r0
  403650:	9303      	str	r3, [sp, #12]
  403652:	bb72      	cbnz	r2, 4036b2 <_vfiprintf_r+0x956>
  403654:	2300      	movs	r3, #0
  403656:	9310      	str	r3, [sp, #64]	; 0x40
  403658:	46ca      	mov	sl, r9
  40365a:	f7ff bbbc 	b.w	402dd6 <_vfiprintf_r+0x7a>
  40365e:	aa0f      	add	r2, sp, #60	; 0x3c
  403660:	9904      	ldr	r1, [sp, #16]
  403662:	4620      	mov	r0, r4
  403664:	f7ff fb3a 	bl	402cdc <__sprint_r.part.0>
  403668:	bb50      	cbnz	r0, 4036c0 <_vfiprintf_r+0x964>
  40366a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40366c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40366e:	f101 0e01 	add.w	lr, r1, #1
  403672:	46cc      	mov	ip, r9
  403674:	e548      	b.n	403108 <_vfiprintf_r+0x3ac>
  403676:	2a00      	cmp	r2, #0
  403678:	f040 8140 	bne.w	4038fc <_vfiprintf_r+0xba0>
  40367c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403680:	2900      	cmp	r1, #0
  403682:	f000 811b 	beq.w	4038bc <_vfiprintf_r+0xb60>
  403686:	2201      	movs	r2, #1
  403688:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40368c:	4610      	mov	r0, r2
  40368e:	921d      	str	r2, [sp, #116]	; 0x74
  403690:	911c      	str	r1, [sp, #112]	; 0x70
  403692:	46ca      	mov	sl, r9
  403694:	4601      	mov	r1, r0
  403696:	f10a 0a08 	add.w	sl, sl, #8
  40369a:	3001      	adds	r0, #1
  40369c:	e507      	b.n	4030ae <_vfiprintf_r+0x352>
  40369e:	9b02      	ldr	r3, [sp, #8]
  4036a0:	2a01      	cmp	r2, #1
  4036a2:	f000 8098 	beq.w	4037d6 <_vfiprintf_r+0xa7a>
  4036a6:	2a02      	cmp	r2, #2
  4036a8:	d10d      	bne.n	4036c6 <_vfiprintf_r+0x96a>
  4036aa:	9302      	str	r3, [sp, #8]
  4036ac:	2600      	movs	r6, #0
  4036ae:	2700      	movs	r7, #0
  4036b0:	e5b0      	b.n	403214 <_vfiprintf_r+0x4b8>
  4036b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4036b4:	9904      	ldr	r1, [sp, #16]
  4036b6:	9806      	ldr	r0, [sp, #24]
  4036b8:	f7ff fb10 	bl	402cdc <__sprint_r.part.0>
  4036bc:	2800      	cmp	r0, #0
  4036be:	d0c9      	beq.n	403654 <_vfiprintf_r+0x8f8>
  4036c0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4036c4:	e797      	b.n	4035f6 <_vfiprintf_r+0x89a>
  4036c6:	9302      	str	r3, [sp, #8]
  4036c8:	2600      	movs	r6, #0
  4036ca:	2700      	movs	r7, #0
  4036cc:	4649      	mov	r1, r9
  4036ce:	e000      	b.n	4036d2 <_vfiprintf_r+0x976>
  4036d0:	4659      	mov	r1, fp
  4036d2:	08f2      	lsrs	r2, r6, #3
  4036d4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4036d8:	08f8      	lsrs	r0, r7, #3
  4036da:	f006 0307 	and.w	r3, r6, #7
  4036de:	4607      	mov	r7, r0
  4036e0:	4616      	mov	r6, r2
  4036e2:	3330      	adds	r3, #48	; 0x30
  4036e4:	ea56 0207 	orrs.w	r2, r6, r7
  4036e8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4036ec:	f101 3bff 	add.w	fp, r1, #4294967295
  4036f0:	d1ee      	bne.n	4036d0 <_vfiprintf_r+0x974>
  4036f2:	9a02      	ldr	r2, [sp, #8]
  4036f4:	07d6      	lsls	r6, r2, #31
  4036f6:	f57f ad9d 	bpl.w	403234 <_vfiprintf_r+0x4d8>
  4036fa:	2b30      	cmp	r3, #48	; 0x30
  4036fc:	f43f ad9a 	beq.w	403234 <_vfiprintf_r+0x4d8>
  403700:	3902      	subs	r1, #2
  403702:	2330      	movs	r3, #48	; 0x30
  403704:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403708:	eba9 0301 	sub.w	r3, r9, r1
  40370c:	9305      	str	r3, [sp, #20]
  40370e:	468b      	mov	fp, r1
  403710:	e476      	b.n	403000 <_vfiprintf_r+0x2a4>
  403712:	9b03      	ldr	r3, [sp, #12]
  403714:	9a08      	ldr	r2, [sp, #32]
  403716:	428a      	cmp	r2, r1
  403718:	bfac      	ite	ge
  40371a:	189b      	addge	r3, r3, r2
  40371c:	185b      	addlt	r3, r3, r1
  40371e:	9303      	str	r3, [sp, #12]
  403720:	e798      	b.n	403654 <_vfiprintf_r+0x8f8>
  403722:	2202      	movs	r2, #2
  403724:	e44d      	b.n	402fc2 <_vfiprintf_r+0x266>
  403726:	2f00      	cmp	r7, #0
  403728:	bf08      	it	eq
  40372a:	2e0a      	cmpeq	r6, #10
  40372c:	d352      	bcc.n	4037d4 <_vfiprintf_r+0xa78>
  40372e:	46cb      	mov	fp, r9
  403730:	4630      	mov	r0, r6
  403732:	4639      	mov	r1, r7
  403734:	220a      	movs	r2, #10
  403736:	2300      	movs	r3, #0
  403738:	f003 fea4 	bl	407484 <__aeabi_uldivmod>
  40373c:	3230      	adds	r2, #48	; 0x30
  40373e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403742:	4630      	mov	r0, r6
  403744:	4639      	mov	r1, r7
  403746:	2300      	movs	r3, #0
  403748:	220a      	movs	r2, #10
  40374a:	f003 fe9b 	bl	407484 <__aeabi_uldivmod>
  40374e:	4606      	mov	r6, r0
  403750:	460f      	mov	r7, r1
  403752:	ea56 0307 	orrs.w	r3, r6, r7
  403756:	d1eb      	bne.n	403730 <_vfiprintf_r+0x9d4>
  403758:	e56c      	b.n	403234 <_vfiprintf_r+0x4d8>
  40375a:	9405      	str	r4, [sp, #20]
  40375c:	46cb      	mov	fp, r9
  40375e:	e44f      	b.n	403000 <_vfiprintf_r+0x2a4>
  403760:	aa0f      	add	r2, sp, #60	; 0x3c
  403762:	9904      	ldr	r1, [sp, #16]
  403764:	9806      	ldr	r0, [sp, #24]
  403766:	f7ff fab9 	bl	402cdc <__sprint_r.part.0>
  40376a:	2800      	cmp	r0, #0
  40376c:	d1a8      	bne.n	4036c0 <_vfiprintf_r+0x964>
  40376e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403770:	46ca      	mov	sl, r9
  403772:	e75e      	b.n	403632 <_vfiprintf_r+0x8d6>
  403774:	aa0f      	add	r2, sp, #60	; 0x3c
  403776:	9904      	ldr	r1, [sp, #16]
  403778:	9806      	ldr	r0, [sp, #24]
  40377a:	f7ff faaf 	bl	402cdc <__sprint_r.part.0>
  40377e:	2800      	cmp	r0, #0
  403780:	d19e      	bne.n	4036c0 <_vfiprintf_r+0x964>
  403782:	46ca      	mov	sl, r9
  403784:	f7ff bbc0 	b.w	402f08 <_vfiprintf_r+0x1ac>
  403788:	00407884 	.word	0x00407884
  40378c:	00407874 	.word	0x00407874
  403790:	3104      	adds	r1, #4
  403792:	6816      	ldr	r6, [r2, #0]
  403794:	9107      	str	r1, [sp, #28]
  403796:	2201      	movs	r2, #1
  403798:	2700      	movs	r7, #0
  40379a:	e412      	b.n	402fc2 <_vfiprintf_r+0x266>
  40379c:	9807      	ldr	r0, [sp, #28]
  40379e:	4601      	mov	r1, r0
  4037a0:	3104      	adds	r1, #4
  4037a2:	6806      	ldr	r6, [r0, #0]
  4037a4:	9107      	str	r1, [sp, #28]
  4037a6:	2700      	movs	r7, #0
  4037a8:	e40b      	b.n	402fc2 <_vfiprintf_r+0x266>
  4037aa:	680e      	ldr	r6, [r1, #0]
  4037ac:	3104      	adds	r1, #4
  4037ae:	9107      	str	r1, [sp, #28]
  4037b0:	2700      	movs	r7, #0
  4037b2:	e591      	b.n	4032d8 <_vfiprintf_r+0x57c>
  4037b4:	9907      	ldr	r1, [sp, #28]
  4037b6:	680e      	ldr	r6, [r1, #0]
  4037b8:	460a      	mov	r2, r1
  4037ba:	17f7      	asrs	r7, r6, #31
  4037bc:	3204      	adds	r2, #4
  4037be:	9207      	str	r2, [sp, #28]
  4037c0:	4630      	mov	r0, r6
  4037c2:	4639      	mov	r1, r7
  4037c4:	e50f      	b.n	4031e6 <_vfiprintf_r+0x48a>
  4037c6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4037ca:	f001 fe4b 	bl	405464 <__retarget_lock_release_recursive>
  4037ce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4037d2:	e71a      	b.n	40360a <_vfiprintf_r+0x8ae>
  4037d4:	9b02      	ldr	r3, [sp, #8]
  4037d6:	9302      	str	r3, [sp, #8]
  4037d8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4037dc:	3630      	adds	r6, #48	; 0x30
  4037de:	2301      	movs	r3, #1
  4037e0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4037e4:	9305      	str	r3, [sp, #20]
  4037e6:	e40b      	b.n	403000 <_vfiprintf_r+0x2a4>
  4037e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4037ea:	9904      	ldr	r1, [sp, #16]
  4037ec:	9806      	ldr	r0, [sp, #24]
  4037ee:	f7ff fa75 	bl	402cdc <__sprint_r.part.0>
  4037f2:	2800      	cmp	r0, #0
  4037f4:	f47f af64 	bne.w	4036c0 <_vfiprintf_r+0x964>
  4037f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037fc:	1c48      	adds	r0, r1, #1
  4037fe:	46ca      	mov	sl, r9
  403800:	e651      	b.n	4034a6 <_vfiprintf_r+0x74a>
  403802:	aa0f      	add	r2, sp, #60	; 0x3c
  403804:	9904      	ldr	r1, [sp, #16]
  403806:	9806      	ldr	r0, [sp, #24]
  403808:	f7ff fa68 	bl	402cdc <__sprint_r.part.0>
  40380c:	2800      	cmp	r0, #0
  40380e:	f47f af57 	bne.w	4036c0 <_vfiprintf_r+0x964>
  403812:	9910      	ldr	r1, [sp, #64]	; 0x40
  403814:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403816:	1c48      	adds	r0, r1, #1
  403818:	46ca      	mov	sl, r9
  40381a:	e448      	b.n	4030ae <_vfiprintf_r+0x352>
  40381c:	2a00      	cmp	r2, #0
  40381e:	f040 8091 	bne.w	403944 <_vfiprintf_r+0xbe8>
  403822:	2001      	movs	r0, #1
  403824:	4611      	mov	r1, r2
  403826:	46ca      	mov	sl, r9
  403828:	e641      	b.n	4034ae <_vfiprintf_r+0x752>
  40382a:	aa0f      	add	r2, sp, #60	; 0x3c
  40382c:	9904      	ldr	r1, [sp, #16]
  40382e:	9806      	ldr	r0, [sp, #24]
  403830:	f7ff fa54 	bl	402cdc <__sprint_r.part.0>
  403834:	2800      	cmp	r0, #0
  403836:	f47f af43 	bne.w	4036c0 <_vfiprintf_r+0x964>
  40383a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40383c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40383e:	3001      	adds	r0, #1
  403840:	46ca      	mov	sl, r9
  403842:	e667      	b.n	403514 <_vfiprintf_r+0x7b8>
  403844:	46d3      	mov	fp, sl
  403846:	e6d6      	b.n	4035f6 <_vfiprintf_r+0x89a>
  403848:	9e07      	ldr	r6, [sp, #28]
  40384a:	3607      	adds	r6, #7
  40384c:	f026 0207 	bic.w	r2, r6, #7
  403850:	f102 0108 	add.w	r1, r2, #8
  403854:	e9d2 6700 	ldrd	r6, r7, [r2]
  403858:	9107      	str	r1, [sp, #28]
  40385a:	2201      	movs	r2, #1
  40385c:	f7ff bbb1 	b.w	402fc2 <_vfiprintf_r+0x266>
  403860:	9e07      	ldr	r6, [sp, #28]
  403862:	3607      	adds	r6, #7
  403864:	f026 0607 	bic.w	r6, r6, #7
  403868:	e9d6 0100 	ldrd	r0, r1, [r6]
  40386c:	f106 0208 	add.w	r2, r6, #8
  403870:	9207      	str	r2, [sp, #28]
  403872:	4606      	mov	r6, r0
  403874:	460f      	mov	r7, r1
  403876:	e4b6      	b.n	4031e6 <_vfiprintf_r+0x48a>
  403878:	9e07      	ldr	r6, [sp, #28]
  40387a:	3607      	adds	r6, #7
  40387c:	f026 0207 	bic.w	r2, r6, #7
  403880:	f102 0108 	add.w	r1, r2, #8
  403884:	e9d2 6700 	ldrd	r6, r7, [r2]
  403888:	9107      	str	r1, [sp, #28]
  40388a:	2200      	movs	r2, #0
  40388c:	f7ff bb99 	b.w	402fc2 <_vfiprintf_r+0x266>
  403890:	9e07      	ldr	r6, [sp, #28]
  403892:	3607      	adds	r6, #7
  403894:	f026 0107 	bic.w	r1, r6, #7
  403898:	f101 0008 	add.w	r0, r1, #8
  40389c:	9007      	str	r0, [sp, #28]
  40389e:	e9d1 6700 	ldrd	r6, r7, [r1]
  4038a2:	e519      	b.n	4032d8 <_vfiprintf_r+0x57c>
  4038a4:	46cb      	mov	fp, r9
  4038a6:	f7ff bbab 	b.w	403000 <_vfiprintf_r+0x2a4>
  4038aa:	252d      	movs	r5, #45	; 0x2d
  4038ac:	4276      	negs	r6, r6
  4038ae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4038b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4038b6:	2201      	movs	r2, #1
  4038b8:	f7ff bb88 	b.w	402fcc <_vfiprintf_r+0x270>
  4038bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4038be:	b9b3      	cbnz	r3, 4038ee <_vfiprintf_r+0xb92>
  4038c0:	4611      	mov	r1, r2
  4038c2:	2001      	movs	r0, #1
  4038c4:	46ca      	mov	sl, r9
  4038c6:	e5f2      	b.n	4034ae <_vfiprintf_r+0x752>
  4038c8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4038cc:	f001 fdca 	bl	405464 <__retarget_lock_release_recursive>
  4038d0:	f04f 33ff 	mov.w	r3, #4294967295
  4038d4:	9303      	str	r3, [sp, #12]
  4038d6:	f7ff bb50 	b.w	402f7a <_vfiprintf_r+0x21e>
  4038da:	aa0f      	add	r2, sp, #60	; 0x3c
  4038dc:	9904      	ldr	r1, [sp, #16]
  4038de:	9806      	ldr	r0, [sp, #24]
  4038e0:	f7ff f9fc 	bl	402cdc <__sprint_r.part.0>
  4038e4:	2800      	cmp	r0, #0
  4038e6:	f47f aeeb 	bne.w	4036c0 <_vfiprintf_r+0x964>
  4038ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4038ec:	e6a9      	b.n	403642 <_vfiprintf_r+0x8e6>
  4038ee:	ab0e      	add	r3, sp, #56	; 0x38
  4038f0:	2202      	movs	r2, #2
  4038f2:	931c      	str	r3, [sp, #112]	; 0x70
  4038f4:	921d      	str	r2, [sp, #116]	; 0x74
  4038f6:	2001      	movs	r0, #1
  4038f8:	46ca      	mov	sl, r9
  4038fa:	e5d0      	b.n	40349e <_vfiprintf_r+0x742>
  4038fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4038fe:	9904      	ldr	r1, [sp, #16]
  403900:	9806      	ldr	r0, [sp, #24]
  403902:	f7ff f9eb 	bl	402cdc <__sprint_r.part.0>
  403906:	2800      	cmp	r0, #0
  403908:	f47f aeda 	bne.w	4036c0 <_vfiprintf_r+0x964>
  40390c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40390e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403910:	1c48      	adds	r0, r1, #1
  403912:	46ca      	mov	sl, r9
  403914:	e5a4      	b.n	403460 <_vfiprintf_r+0x704>
  403916:	9a07      	ldr	r2, [sp, #28]
  403918:	9903      	ldr	r1, [sp, #12]
  40391a:	6813      	ldr	r3, [r2, #0]
  40391c:	17cd      	asrs	r5, r1, #31
  40391e:	4608      	mov	r0, r1
  403920:	3204      	adds	r2, #4
  403922:	4629      	mov	r1, r5
  403924:	9207      	str	r2, [sp, #28]
  403926:	e9c3 0100 	strd	r0, r1, [r3]
  40392a:	f7ff ba54 	b.w	402dd6 <_vfiprintf_r+0x7a>
  40392e:	4658      	mov	r0, fp
  403930:	9607      	str	r6, [sp, #28]
  403932:	9302      	str	r3, [sp, #8]
  403934:	f7fd ff04 	bl	401740 <strlen>
  403938:	2400      	movs	r4, #0
  40393a:	9005      	str	r0, [sp, #20]
  40393c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403940:	f7ff bb5e 	b.w	403000 <_vfiprintf_r+0x2a4>
  403944:	aa0f      	add	r2, sp, #60	; 0x3c
  403946:	9904      	ldr	r1, [sp, #16]
  403948:	9806      	ldr	r0, [sp, #24]
  40394a:	f7ff f9c7 	bl	402cdc <__sprint_r.part.0>
  40394e:	2800      	cmp	r0, #0
  403950:	f47f aeb6 	bne.w	4036c0 <_vfiprintf_r+0x964>
  403954:	9910      	ldr	r1, [sp, #64]	; 0x40
  403956:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403958:	1c48      	adds	r0, r1, #1
  40395a:	46ca      	mov	sl, r9
  40395c:	e5a7      	b.n	4034ae <_vfiprintf_r+0x752>
  40395e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403960:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403962:	4e20      	ldr	r6, [pc, #128]	; (4039e4 <_vfiprintf_r+0xc88>)
  403964:	3101      	adds	r1, #1
  403966:	f7ff bb90 	b.w	40308a <_vfiprintf_r+0x32e>
  40396a:	2c06      	cmp	r4, #6
  40396c:	bf28      	it	cs
  40396e:	2406      	movcs	r4, #6
  403970:	9405      	str	r4, [sp, #20]
  403972:	9607      	str	r6, [sp, #28]
  403974:	9401      	str	r4, [sp, #4]
  403976:	f8df b070 	ldr.w	fp, [pc, #112]	; 4039e8 <_vfiprintf_r+0xc8c>
  40397a:	e4d5      	b.n	403328 <_vfiprintf_r+0x5cc>
  40397c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40397e:	4e19      	ldr	r6, [pc, #100]	; (4039e4 <_vfiprintf_r+0xc88>)
  403980:	3001      	adds	r0, #1
  403982:	e603      	b.n	40358c <_vfiprintf_r+0x830>
  403984:	9405      	str	r4, [sp, #20]
  403986:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40398a:	9607      	str	r6, [sp, #28]
  40398c:	9302      	str	r3, [sp, #8]
  40398e:	4604      	mov	r4, r0
  403990:	f7ff bb36 	b.w	403000 <_vfiprintf_r+0x2a4>
  403994:	4686      	mov	lr, r0
  403996:	f7ff bbce 	b.w	403136 <_vfiprintf_r+0x3da>
  40399a:	9806      	ldr	r0, [sp, #24]
  40399c:	aa0f      	add	r2, sp, #60	; 0x3c
  40399e:	4659      	mov	r1, fp
  4039a0:	f7ff f99c 	bl	402cdc <__sprint_r.part.0>
  4039a4:	2800      	cmp	r0, #0
  4039a6:	f43f ae24 	beq.w	4035f2 <_vfiprintf_r+0x896>
  4039aa:	e624      	b.n	4035f6 <_vfiprintf_r+0x89a>
  4039ac:	9907      	ldr	r1, [sp, #28]
  4039ae:	f898 2001 	ldrb.w	r2, [r8, #1]
  4039b2:	680c      	ldr	r4, [r1, #0]
  4039b4:	3104      	adds	r1, #4
  4039b6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4039ba:	46b8      	mov	r8, r7
  4039bc:	9107      	str	r1, [sp, #28]
  4039be:	f7ff ba3f 	b.w	402e40 <_vfiprintf_r+0xe4>
  4039c2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039c6:	e43c      	b.n	403242 <_vfiprintf_r+0x4e6>
  4039c8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039cc:	e521      	b.n	403412 <_vfiprintf_r+0x6b6>
  4039ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039d2:	f7ff bbf4 	b.w	4031be <_vfiprintf_r+0x462>
  4039d6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039da:	e491      	b.n	403300 <_vfiprintf_r+0x5a4>
  4039dc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4039e0:	e469      	b.n	4032b6 <_vfiprintf_r+0x55a>
  4039e2:	bf00      	nop
  4039e4:	00407874 	.word	0x00407874
  4039e8:	00407848 	.word	0x00407848

004039ec <__sbprintf>:
  4039ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039f0:	460c      	mov	r4, r1
  4039f2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4039f6:	8989      	ldrh	r1, [r1, #12]
  4039f8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4039fa:	89e5      	ldrh	r5, [r4, #14]
  4039fc:	9619      	str	r6, [sp, #100]	; 0x64
  4039fe:	f021 0102 	bic.w	r1, r1, #2
  403a02:	4606      	mov	r6, r0
  403a04:	69e0      	ldr	r0, [r4, #28]
  403a06:	f8ad 100c 	strh.w	r1, [sp, #12]
  403a0a:	4617      	mov	r7, r2
  403a0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403a10:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403a12:	f8ad 500e 	strh.w	r5, [sp, #14]
  403a16:	4698      	mov	r8, r3
  403a18:	ad1a      	add	r5, sp, #104	; 0x68
  403a1a:	2300      	movs	r3, #0
  403a1c:	9007      	str	r0, [sp, #28]
  403a1e:	a816      	add	r0, sp, #88	; 0x58
  403a20:	9209      	str	r2, [sp, #36]	; 0x24
  403a22:	9306      	str	r3, [sp, #24]
  403a24:	9500      	str	r5, [sp, #0]
  403a26:	9504      	str	r5, [sp, #16]
  403a28:	9102      	str	r1, [sp, #8]
  403a2a:	9105      	str	r1, [sp, #20]
  403a2c:	f001 fd14 	bl	405458 <__retarget_lock_init_recursive>
  403a30:	4643      	mov	r3, r8
  403a32:	463a      	mov	r2, r7
  403a34:	4669      	mov	r1, sp
  403a36:	4630      	mov	r0, r6
  403a38:	f7ff f990 	bl	402d5c <_vfiprintf_r>
  403a3c:	1e05      	subs	r5, r0, #0
  403a3e:	db07      	blt.n	403a50 <__sbprintf+0x64>
  403a40:	4630      	mov	r0, r6
  403a42:	4669      	mov	r1, sp
  403a44:	f001 f8e6 	bl	404c14 <_fflush_r>
  403a48:	2800      	cmp	r0, #0
  403a4a:	bf18      	it	ne
  403a4c:	f04f 35ff 	movne.w	r5, #4294967295
  403a50:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403a54:	065b      	lsls	r3, r3, #25
  403a56:	d503      	bpl.n	403a60 <__sbprintf+0x74>
  403a58:	89a3      	ldrh	r3, [r4, #12]
  403a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403a5e:	81a3      	strh	r3, [r4, #12]
  403a60:	9816      	ldr	r0, [sp, #88]	; 0x58
  403a62:	f001 fcfb 	bl	40545c <__retarget_lock_close_recursive>
  403a66:	4628      	mov	r0, r5
  403a68:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403a70 <__swsetup_r>:
  403a70:	b538      	push	{r3, r4, r5, lr}
  403a72:	4b30      	ldr	r3, [pc, #192]	; (403b34 <__swsetup_r+0xc4>)
  403a74:	681b      	ldr	r3, [r3, #0]
  403a76:	4605      	mov	r5, r0
  403a78:	460c      	mov	r4, r1
  403a7a:	b113      	cbz	r3, 403a82 <__swsetup_r+0x12>
  403a7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403a7e:	2a00      	cmp	r2, #0
  403a80:	d038      	beq.n	403af4 <__swsetup_r+0x84>
  403a82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403a86:	b293      	uxth	r3, r2
  403a88:	0718      	lsls	r0, r3, #28
  403a8a:	d50c      	bpl.n	403aa6 <__swsetup_r+0x36>
  403a8c:	6920      	ldr	r0, [r4, #16]
  403a8e:	b1a8      	cbz	r0, 403abc <__swsetup_r+0x4c>
  403a90:	f013 0201 	ands.w	r2, r3, #1
  403a94:	d01e      	beq.n	403ad4 <__swsetup_r+0x64>
  403a96:	6963      	ldr	r3, [r4, #20]
  403a98:	2200      	movs	r2, #0
  403a9a:	425b      	negs	r3, r3
  403a9c:	61a3      	str	r3, [r4, #24]
  403a9e:	60a2      	str	r2, [r4, #8]
  403aa0:	b1f0      	cbz	r0, 403ae0 <__swsetup_r+0x70>
  403aa2:	2000      	movs	r0, #0
  403aa4:	bd38      	pop	{r3, r4, r5, pc}
  403aa6:	06d9      	lsls	r1, r3, #27
  403aa8:	d53c      	bpl.n	403b24 <__swsetup_r+0xb4>
  403aaa:	0758      	lsls	r0, r3, #29
  403aac:	d426      	bmi.n	403afc <__swsetup_r+0x8c>
  403aae:	6920      	ldr	r0, [r4, #16]
  403ab0:	f042 0308 	orr.w	r3, r2, #8
  403ab4:	81a3      	strh	r3, [r4, #12]
  403ab6:	b29b      	uxth	r3, r3
  403ab8:	2800      	cmp	r0, #0
  403aba:	d1e9      	bne.n	403a90 <__swsetup_r+0x20>
  403abc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403ac0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403ac4:	d0e4      	beq.n	403a90 <__swsetup_r+0x20>
  403ac6:	4628      	mov	r0, r5
  403ac8:	4621      	mov	r1, r4
  403aca:	f001 fcfb 	bl	4054c4 <__smakebuf_r>
  403ace:	89a3      	ldrh	r3, [r4, #12]
  403ad0:	6920      	ldr	r0, [r4, #16]
  403ad2:	e7dd      	b.n	403a90 <__swsetup_r+0x20>
  403ad4:	0799      	lsls	r1, r3, #30
  403ad6:	bf58      	it	pl
  403ad8:	6962      	ldrpl	r2, [r4, #20]
  403ada:	60a2      	str	r2, [r4, #8]
  403adc:	2800      	cmp	r0, #0
  403ade:	d1e0      	bne.n	403aa2 <__swsetup_r+0x32>
  403ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ae4:	061a      	lsls	r2, r3, #24
  403ae6:	d5dd      	bpl.n	403aa4 <__swsetup_r+0x34>
  403ae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403aec:	81a3      	strh	r3, [r4, #12]
  403aee:	f04f 30ff 	mov.w	r0, #4294967295
  403af2:	bd38      	pop	{r3, r4, r5, pc}
  403af4:	4618      	mov	r0, r3
  403af6:	f001 f8e5 	bl	404cc4 <__sinit>
  403afa:	e7c2      	b.n	403a82 <__swsetup_r+0x12>
  403afc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403afe:	b151      	cbz	r1, 403b16 <__swsetup_r+0xa6>
  403b00:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403b04:	4299      	cmp	r1, r3
  403b06:	d004      	beq.n	403b12 <__swsetup_r+0xa2>
  403b08:	4628      	mov	r0, r5
  403b0a:	f001 fa01 	bl	404f10 <_free_r>
  403b0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b12:	2300      	movs	r3, #0
  403b14:	6323      	str	r3, [r4, #48]	; 0x30
  403b16:	2300      	movs	r3, #0
  403b18:	6920      	ldr	r0, [r4, #16]
  403b1a:	6063      	str	r3, [r4, #4]
  403b1c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403b20:	6020      	str	r0, [r4, #0]
  403b22:	e7c5      	b.n	403ab0 <__swsetup_r+0x40>
  403b24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403b28:	2309      	movs	r3, #9
  403b2a:	602b      	str	r3, [r5, #0]
  403b2c:	f04f 30ff 	mov.w	r0, #4294967295
  403b30:	81a2      	strh	r2, [r4, #12]
  403b32:	bd38      	pop	{r3, r4, r5, pc}
  403b34:	20400008 	.word	0x20400008

00403b38 <register_fini>:
  403b38:	4b02      	ldr	r3, [pc, #8]	; (403b44 <register_fini+0xc>)
  403b3a:	b113      	cbz	r3, 403b42 <register_fini+0xa>
  403b3c:	4802      	ldr	r0, [pc, #8]	; (403b48 <register_fini+0x10>)
  403b3e:	f000 b805 	b.w	403b4c <atexit>
  403b42:	4770      	bx	lr
  403b44:	00000000 	.word	0x00000000
  403b48:	00404d35 	.word	0x00404d35

00403b4c <atexit>:
  403b4c:	2300      	movs	r3, #0
  403b4e:	4601      	mov	r1, r0
  403b50:	461a      	mov	r2, r3
  403b52:	4618      	mov	r0, r3
  403b54:	f002 beae 	b.w	4068b4 <__register_exitproc>

00403b58 <quorem>:
  403b58:	6902      	ldr	r2, [r0, #16]
  403b5a:	690b      	ldr	r3, [r1, #16]
  403b5c:	4293      	cmp	r3, r2
  403b5e:	f300 808d 	bgt.w	403c7c <quorem+0x124>
  403b62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b66:	f103 38ff 	add.w	r8, r3, #4294967295
  403b6a:	f101 0714 	add.w	r7, r1, #20
  403b6e:	f100 0b14 	add.w	fp, r0, #20
  403b72:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403b76:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403b7a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403b7e:	b083      	sub	sp, #12
  403b80:	3201      	adds	r2, #1
  403b82:	fbb3 f9f2 	udiv	r9, r3, r2
  403b86:	eb0b 0304 	add.w	r3, fp, r4
  403b8a:	9400      	str	r4, [sp, #0]
  403b8c:	eb07 0a04 	add.w	sl, r7, r4
  403b90:	9301      	str	r3, [sp, #4]
  403b92:	f1b9 0f00 	cmp.w	r9, #0
  403b96:	d039      	beq.n	403c0c <quorem+0xb4>
  403b98:	2500      	movs	r5, #0
  403b9a:	462e      	mov	r6, r5
  403b9c:	46bc      	mov	ip, r7
  403b9e:	46de      	mov	lr, fp
  403ba0:	f85c 4b04 	ldr.w	r4, [ip], #4
  403ba4:	f8de 3000 	ldr.w	r3, [lr]
  403ba8:	b2a2      	uxth	r2, r4
  403baa:	fb09 5502 	mla	r5, r9, r2, r5
  403bae:	0c22      	lsrs	r2, r4, #16
  403bb0:	0c2c      	lsrs	r4, r5, #16
  403bb2:	fb09 4202 	mla	r2, r9, r2, r4
  403bb6:	b2ad      	uxth	r5, r5
  403bb8:	1b75      	subs	r5, r6, r5
  403bba:	b296      	uxth	r6, r2
  403bbc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403bc0:	fa15 f383 	uxtah	r3, r5, r3
  403bc4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403bc8:	b29b      	uxth	r3, r3
  403bca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403bce:	45e2      	cmp	sl, ip
  403bd0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403bd4:	f84e 3b04 	str.w	r3, [lr], #4
  403bd8:	ea4f 4626 	mov.w	r6, r6, asr #16
  403bdc:	d2e0      	bcs.n	403ba0 <quorem+0x48>
  403bde:	9b00      	ldr	r3, [sp, #0]
  403be0:	f85b 3003 	ldr.w	r3, [fp, r3]
  403be4:	b993      	cbnz	r3, 403c0c <quorem+0xb4>
  403be6:	9c01      	ldr	r4, [sp, #4]
  403be8:	1f23      	subs	r3, r4, #4
  403bea:	459b      	cmp	fp, r3
  403bec:	d20c      	bcs.n	403c08 <quorem+0xb0>
  403bee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403bf2:	b94b      	cbnz	r3, 403c08 <quorem+0xb0>
  403bf4:	f1a4 0308 	sub.w	r3, r4, #8
  403bf8:	e002      	b.n	403c00 <quorem+0xa8>
  403bfa:	681a      	ldr	r2, [r3, #0]
  403bfc:	3b04      	subs	r3, #4
  403bfe:	b91a      	cbnz	r2, 403c08 <quorem+0xb0>
  403c00:	459b      	cmp	fp, r3
  403c02:	f108 38ff 	add.w	r8, r8, #4294967295
  403c06:	d3f8      	bcc.n	403bfa <quorem+0xa2>
  403c08:	f8c0 8010 	str.w	r8, [r0, #16]
  403c0c:	4604      	mov	r4, r0
  403c0e:	f002 fa35 	bl	40607c <__mcmp>
  403c12:	2800      	cmp	r0, #0
  403c14:	db2e      	blt.n	403c74 <quorem+0x11c>
  403c16:	f109 0901 	add.w	r9, r9, #1
  403c1a:	465d      	mov	r5, fp
  403c1c:	2300      	movs	r3, #0
  403c1e:	f857 1b04 	ldr.w	r1, [r7], #4
  403c22:	6828      	ldr	r0, [r5, #0]
  403c24:	b28a      	uxth	r2, r1
  403c26:	1a9a      	subs	r2, r3, r2
  403c28:	0c0b      	lsrs	r3, r1, #16
  403c2a:	fa12 f280 	uxtah	r2, r2, r0
  403c2e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403c32:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403c36:	b292      	uxth	r2, r2
  403c38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403c3c:	45ba      	cmp	sl, r7
  403c3e:	f845 2b04 	str.w	r2, [r5], #4
  403c42:	ea4f 4323 	mov.w	r3, r3, asr #16
  403c46:	d2ea      	bcs.n	403c1e <quorem+0xc6>
  403c48:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403c4c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403c50:	b982      	cbnz	r2, 403c74 <quorem+0x11c>
  403c52:	1f1a      	subs	r2, r3, #4
  403c54:	4593      	cmp	fp, r2
  403c56:	d20b      	bcs.n	403c70 <quorem+0x118>
  403c58:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403c5c:	b942      	cbnz	r2, 403c70 <quorem+0x118>
  403c5e:	3b08      	subs	r3, #8
  403c60:	e002      	b.n	403c68 <quorem+0x110>
  403c62:	681a      	ldr	r2, [r3, #0]
  403c64:	3b04      	subs	r3, #4
  403c66:	b91a      	cbnz	r2, 403c70 <quorem+0x118>
  403c68:	459b      	cmp	fp, r3
  403c6a:	f108 38ff 	add.w	r8, r8, #4294967295
  403c6e:	d3f8      	bcc.n	403c62 <quorem+0x10a>
  403c70:	f8c4 8010 	str.w	r8, [r4, #16]
  403c74:	4648      	mov	r0, r9
  403c76:	b003      	add	sp, #12
  403c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c7c:	2000      	movs	r0, #0
  403c7e:	4770      	bx	lr

00403c80 <_dtoa_r>:
  403c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c84:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403c86:	b09b      	sub	sp, #108	; 0x6c
  403c88:	4604      	mov	r4, r0
  403c8a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403c8c:	4692      	mov	sl, r2
  403c8e:	469b      	mov	fp, r3
  403c90:	b141      	cbz	r1, 403ca4 <_dtoa_r+0x24>
  403c92:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403c94:	604a      	str	r2, [r1, #4]
  403c96:	2301      	movs	r3, #1
  403c98:	4093      	lsls	r3, r2
  403c9a:	608b      	str	r3, [r1, #8]
  403c9c:	f002 f816 	bl	405ccc <_Bfree>
  403ca0:	2300      	movs	r3, #0
  403ca2:	6423      	str	r3, [r4, #64]	; 0x40
  403ca4:	f1bb 0f00 	cmp.w	fp, #0
  403ca8:	465d      	mov	r5, fp
  403caa:	db35      	blt.n	403d18 <_dtoa_r+0x98>
  403cac:	2300      	movs	r3, #0
  403cae:	6033      	str	r3, [r6, #0]
  403cb0:	4b9d      	ldr	r3, [pc, #628]	; (403f28 <_dtoa_r+0x2a8>)
  403cb2:	43ab      	bics	r3, r5
  403cb4:	d015      	beq.n	403ce2 <_dtoa_r+0x62>
  403cb6:	4650      	mov	r0, sl
  403cb8:	4659      	mov	r1, fp
  403cba:	2200      	movs	r2, #0
  403cbc:	2300      	movs	r3, #0
  403cbe:	f003 fb71 	bl	4073a4 <__aeabi_dcmpeq>
  403cc2:	4680      	mov	r8, r0
  403cc4:	2800      	cmp	r0, #0
  403cc6:	d02d      	beq.n	403d24 <_dtoa_r+0xa4>
  403cc8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403cca:	2301      	movs	r3, #1
  403ccc:	6013      	str	r3, [r2, #0]
  403cce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403cd0:	2b00      	cmp	r3, #0
  403cd2:	f000 80bd 	beq.w	403e50 <_dtoa_r+0x1d0>
  403cd6:	4895      	ldr	r0, [pc, #596]	; (403f2c <_dtoa_r+0x2ac>)
  403cd8:	6018      	str	r0, [r3, #0]
  403cda:	3801      	subs	r0, #1
  403cdc:	b01b      	add	sp, #108	; 0x6c
  403cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ce2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403ce4:	f242 730f 	movw	r3, #9999	; 0x270f
  403ce8:	6013      	str	r3, [r2, #0]
  403cea:	f1ba 0f00 	cmp.w	sl, #0
  403cee:	d10d      	bne.n	403d0c <_dtoa_r+0x8c>
  403cf0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403cf4:	b955      	cbnz	r5, 403d0c <_dtoa_r+0x8c>
  403cf6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403cf8:	488d      	ldr	r0, [pc, #564]	; (403f30 <_dtoa_r+0x2b0>)
  403cfa:	2b00      	cmp	r3, #0
  403cfc:	d0ee      	beq.n	403cdc <_dtoa_r+0x5c>
  403cfe:	f100 0308 	add.w	r3, r0, #8
  403d02:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403d04:	6013      	str	r3, [r2, #0]
  403d06:	b01b      	add	sp, #108	; 0x6c
  403d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d0e:	4889      	ldr	r0, [pc, #548]	; (403f34 <_dtoa_r+0x2b4>)
  403d10:	2b00      	cmp	r3, #0
  403d12:	d0e3      	beq.n	403cdc <_dtoa_r+0x5c>
  403d14:	1cc3      	adds	r3, r0, #3
  403d16:	e7f4      	b.n	403d02 <_dtoa_r+0x82>
  403d18:	2301      	movs	r3, #1
  403d1a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403d1e:	6033      	str	r3, [r6, #0]
  403d20:	46ab      	mov	fp, r5
  403d22:	e7c5      	b.n	403cb0 <_dtoa_r+0x30>
  403d24:	aa18      	add	r2, sp, #96	; 0x60
  403d26:	ab19      	add	r3, sp, #100	; 0x64
  403d28:	9201      	str	r2, [sp, #4]
  403d2a:	9300      	str	r3, [sp, #0]
  403d2c:	4652      	mov	r2, sl
  403d2e:	465b      	mov	r3, fp
  403d30:	4620      	mov	r0, r4
  403d32:	f002 fa43 	bl	4061bc <__d2b>
  403d36:	0d2b      	lsrs	r3, r5, #20
  403d38:	4681      	mov	r9, r0
  403d3a:	d071      	beq.n	403e20 <_dtoa_r+0x1a0>
  403d3c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403d40:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403d44:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403d46:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403d4a:	4650      	mov	r0, sl
  403d4c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403d50:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403d54:	2200      	movs	r2, #0
  403d56:	4b78      	ldr	r3, [pc, #480]	; (403f38 <_dtoa_r+0x2b8>)
  403d58:	f002 ff08 	bl	406b6c <__aeabi_dsub>
  403d5c:	a36c      	add	r3, pc, #432	; (adr r3, 403f10 <_dtoa_r+0x290>)
  403d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d62:	f003 f8b7 	bl	406ed4 <__aeabi_dmul>
  403d66:	a36c      	add	r3, pc, #432	; (adr r3, 403f18 <_dtoa_r+0x298>)
  403d68:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d6c:	f002 ff00 	bl	406b70 <__adddf3>
  403d70:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d74:	4630      	mov	r0, r6
  403d76:	f003 f847 	bl	406e08 <__aeabi_i2d>
  403d7a:	a369      	add	r3, pc, #420	; (adr r3, 403f20 <_dtoa_r+0x2a0>)
  403d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d80:	f003 f8a8 	bl	406ed4 <__aeabi_dmul>
  403d84:	4602      	mov	r2, r0
  403d86:	460b      	mov	r3, r1
  403d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d8c:	f002 fef0 	bl	406b70 <__adddf3>
  403d90:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403d94:	f003 fb4e 	bl	407434 <__aeabi_d2iz>
  403d98:	2200      	movs	r2, #0
  403d9a:	9002      	str	r0, [sp, #8]
  403d9c:	2300      	movs	r3, #0
  403d9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403da2:	f003 fb09 	bl	4073b8 <__aeabi_dcmplt>
  403da6:	2800      	cmp	r0, #0
  403da8:	f040 8173 	bne.w	404092 <_dtoa_r+0x412>
  403dac:	9d02      	ldr	r5, [sp, #8]
  403dae:	2d16      	cmp	r5, #22
  403db0:	f200 815d 	bhi.w	40406e <_dtoa_r+0x3ee>
  403db4:	4b61      	ldr	r3, [pc, #388]	; (403f3c <_dtoa_r+0x2bc>)
  403db6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403dba:	e9d3 0100 	ldrd	r0, r1, [r3]
  403dbe:	4652      	mov	r2, sl
  403dc0:	465b      	mov	r3, fp
  403dc2:	f003 fb17 	bl	4073f4 <__aeabi_dcmpgt>
  403dc6:	2800      	cmp	r0, #0
  403dc8:	f000 81c5 	beq.w	404156 <_dtoa_r+0x4d6>
  403dcc:	1e6b      	subs	r3, r5, #1
  403dce:	9302      	str	r3, [sp, #8]
  403dd0:	2300      	movs	r3, #0
  403dd2:	930e      	str	r3, [sp, #56]	; 0x38
  403dd4:	1bbf      	subs	r7, r7, r6
  403dd6:	1e7b      	subs	r3, r7, #1
  403dd8:	9306      	str	r3, [sp, #24]
  403dda:	f100 8154 	bmi.w	404086 <_dtoa_r+0x406>
  403dde:	2300      	movs	r3, #0
  403de0:	9308      	str	r3, [sp, #32]
  403de2:	9b02      	ldr	r3, [sp, #8]
  403de4:	2b00      	cmp	r3, #0
  403de6:	f2c0 8145 	blt.w	404074 <_dtoa_r+0x3f4>
  403dea:	9a06      	ldr	r2, [sp, #24]
  403dec:	930d      	str	r3, [sp, #52]	; 0x34
  403dee:	4611      	mov	r1, r2
  403df0:	4419      	add	r1, r3
  403df2:	2300      	movs	r3, #0
  403df4:	9106      	str	r1, [sp, #24]
  403df6:	930c      	str	r3, [sp, #48]	; 0x30
  403df8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403dfa:	2b09      	cmp	r3, #9
  403dfc:	d82a      	bhi.n	403e54 <_dtoa_r+0x1d4>
  403dfe:	2b05      	cmp	r3, #5
  403e00:	f340 865b 	ble.w	404aba <_dtoa_r+0xe3a>
  403e04:	3b04      	subs	r3, #4
  403e06:	9324      	str	r3, [sp, #144]	; 0x90
  403e08:	2500      	movs	r5, #0
  403e0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e0c:	3b02      	subs	r3, #2
  403e0e:	2b03      	cmp	r3, #3
  403e10:	f200 8642 	bhi.w	404a98 <_dtoa_r+0xe18>
  403e14:	e8df f013 	tbh	[pc, r3, lsl #1]
  403e18:	02c903d4 	.word	0x02c903d4
  403e1c:	046103df 	.word	0x046103df
  403e20:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403e22:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403e24:	443e      	add	r6, r7
  403e26:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403e2a:	2b20      	cmp	r3, #32
  403e2c:	f340 818e 	ble.w	40414c <_dtoa_r+0x4cc>
  403e30:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403e34:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403e38:	409d      	lsls	r5, r3
  403e3a:	fa2a f000 	lsr.w	r0, sl, r0
  403e3e:	4328      	orrs	r0, r5
  403e40:	f002 ffd2 	bl	406de8 <__aeabi_ui2d>
  403e44:	2301      	movs	r3, #1
  403e46:	3e01      	subs	r6, #1
  403e48:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403e4c:	9314      	str	r3, [sp, #80]	; 0x50
  403e4e:	e781      	b.n	403d54 <_dtoa_r+0xd4>
  403e50:	483b      	ldr	r0, [pc, #236]	; (403f40 <_dtoa_r+0x2c0>)
  403e52:	e743      	b.n	403cdc <_dtoa_r+0x5c>
  403e54:	2100      	movs	r1, #0
  403e56:	6461      	str	r1, [r4, #68]	; 0x44
  403e58:	4620      	mov	r0, r4
  403e5a:	9125      	str	r1, [sp, #148]	; 0x94
  403e5c:	f001 ff10 	bl	405c80 <_Balloc>
  403e60:	f04f 33ff 	mov.w	r3, #4294967295
  403e64:	930a      	str	r3, [sp, #40]	; 0x28
  403e66:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403e68:	930f      	str	r3, [sp, #60]	; 0x3c
  403e6a:	2301      	movs	r3, #1
  403e6c:	9004      	str	r0, [sp, #16]
  403e6e:	6420      	str	r0, [r4, #64]	; 0x40
  403e70:	9224      	str	r2, [sp, #144]	; 0x90
  403e72:	930b      	str	r3, [sp, #44]	; 0x2c
  403e74:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403e76:	2b00      	cmp	r3, #0
  403e78:	f2c0 80d9 	blt.w	40402e <_dtoa_r+0x3ae>
  403e7c:	9a02      	ldr	r2, [sp, #8]
  403e7e:	2a0e      	cmp	r2, #14
  403e80:	f300 80d5 	bgt.w	40402e <_dtoa_r+0x3ae>
  403e84:	4b2d      	ldr	r3, [pc, #180]	; (403f3c <_dtoa_r+0x2bc>)
  403e86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403e92:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e94:	2b00      	cmp	r3, #0
  403e96:	f2c0 83ba 	blt.w	40460e <_dtoa_r+0x98e>
  403e9a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403e9e:	4650      	mov	r0, sl
  403ea0:	462a      	mov	r2, r5
  403ea2:	4633      	mov	r3, r6
  403ea4:	4659      	mov	r1, fp
  403ea6:	f003 f93f 	bl	407128 <__aeabi_ddiv>
  403eaa:	f003 fac3 	bl	407434 <__aeabi_d2iz>
  403eae:	4680      	mov	r8, r0
  403eb0:	f002 ffaa 	bl	406e08 <__aeabi_i2d>
  403eb4:	462a      	mov	r2, r5
  403eb6:	4633      	mov	r3, r6
  403eb8:	f003 f80c 	bl	406ed4 <__aeabi_dmul>
  403ebc:	460b      	mov	r3, r1
  403ebe:	4602      	mov	r2, r0
  403ec0:	4659      	mov	r1, fp
  403ec2:	4650      	mov	r0, sl
  403ec4:	f002 fe52 	bl	406b6c <__aeabi_dsub>
  403ec8:	9d04      	ldr	r5, [sp, #16]
  403eca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403ece:	702b      	strb	r3, [r5, #0]
  403ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ed2:	2b01      	cmp	r3, #1
  403ed4:	4606      	mov	r6, r0
  403ed6:	460f      	mov	r7, r1
  403ed8:	f105 0501 	add.w	r5, r5, #1
  403edc:	d068      	beq.n	403fb0 <_dtoa_r+0x330>
  403ede:	2200      	movs	r2, #0
  403ee0:	4b18      	ldr	r3, [pc, #96]	; (403f44 <_dtoa_r+0x2c4>)
  403ee2:	f002 fff7 	bl	406ed4 <__aeabi_dmul>
  403ee6:	2200      	movs	r2, #0
  403ee8:	2300      	movs	r3, #0
  403eea:	4606      	mov	r6, r0
  403eec:	460f      	mov	r7, r1
  403eee:	f003 fa59 	bl	4073a4 <__aeabi_dcmpeq>
  403ef2:	2800      	cmp	r0, #0
  403ef4:	f040 8088 	bne.w	404008 <_dtoa_r+0x388>
  403ef8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403efc:	f04f 0a00 	mov.w	sl, #0
  403f00:	f8df b040 	ldr.w	fp, [pc, #64]	; 403f44 <_dtoa_r+0x2c4>
  403f04:	940c      	str	r4, [sp, #48]	; 0x30
  403f06:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403f0a:	e028      	b.n	403f5e <_dtoa_r+0x2de>
  403f0c:	f3af 8000 	nop.w
  403f10:	636f4361 	.word	0x636f4361
  403f14:	3fd287a7 	.word	0x3fd287a7
  403f18:	8b60c8b3 	.word	0x8b60c8b3
  403f1c:	3fc68a28 	.word	0x3fc68a28
  403f20:	509f79fb 	.word	0x509f79fb
  403f24:	3fd34413 	.word	0x3fd34413
  403f28:	7ff00000 	.word	0x7ff00000
  403f2c:	00407851 	.word	0x00407851
  403f30:	00407894 	.word	0x00407894
  403f34:	004078a0 	.word	0x004078a0
  403f38:	3ff80000 	.word	0x3ff80000
  403f3c:	004078e0 	.word	0x004078e0
  403f40:	00407850 	.word	0x00407850
  403f44:	40240000 	.word	0x40240000
  403f48:	f002 ffc4 	bl	406ed4 <__aeabi_dmul>
  403f4c:	2200      	movs	r2, #0
  403f4e:	2300      	movs	r3, #0
  403f50:	4606      	mov	r6, r0
  403f52:	460f      	mov	r7, r1
  403f54:	f003 fa26 	bl	4073a4 <__aeabi_dcmpeq>
  403f58:	2800      	cmp	r0, #0
  403f5a:	f040 83c1 	bne.w	4046e0 <_dtoa_r+0xa60>
  403f5e:	4642      	mov	r2, r8
  403f60:	464b      	mov	r3, r9
  403f62:	4630      	mov	r0, r6
  403f64:	4639      	mov	r1, r7
  403f66:	f003 f8df 	bl	407128 <__aeabi_ddiv>
  403f6a:	f003 fa63 	bl	407434 <__aeabi_d2iz>
  403f6e:	4604      	mov	r4, r0
  403f70:	f002 ff4a 	bl	406e08 <__aeabi_i2d>
  403f74:	4642      	mov	r2, r8
  403f76:	464b      	mov	r3, r9
  403f78:	f002 ffac 	bl	406ed4 <__aeabi_dmul>
  403f7c:	4602      	mov	r2, r0
  403f7e:	460b      	mov	r3, r1
  403f80:	4630      	mov	r0, r6
  403f82:	4639      	mov	r1, r7
  403f84:	f002 fdf2 	bl	406b6c <__aeabi_dsub>
  403f88:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403f8c:	9e04      	ldr	r6, [sp, #16]
  403f8e:	f805 eb01 	strb.w	lr, [r5], #1
  403f92:	eba5 0e06 	sub.w	lr, r5, r6
  403f96:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403f98:	45b6      	cmp	lr, r6
  403f9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403f9e:	4652      	mov	r2, sl
  403fa0:	465b      	mov	r3, fp
  403fa2:	d1d1      	bne.n	403f48 <_dtoa_r+0x2c8>
  403fa4:	46a0      	mov	r8, r4
  403fa6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403faa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403fac:	4606      	mov	r6, r0
  403fae:	460f      	mov	r7, r1
  403fb0:	4632      	mov	r2, r6
  403fb2:	463b      	mov	r3, r7
  403fb4:	4630      	mov	r0, r6
  403fb6:	4639      	mov	r1, r7
  403fb8:	f002 fdda 	bl	406b70 <__adddf3>
  403fbc:	4606      	mov	r6, r0
  403fbe:	460f      	mov	r7, r1
  403fc0:	4602      	mov	r2, r0
  403fc2:	460b      	mov	r3, r1
  403fc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403fc8:	f003 f9f6 	bl	4073b8 <__aeabi_dcmplt>
  403fcc:	b948      	cbnz	r0, 403fe2 <_dtoa_r+0x362>
  403fce:	4632      	mov	r2, r6
  403fd0:	463b      	mov	r3, r7
  403fd2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403fd6:	f003 f9e5 	bl	4073a4 <__aeabi_dcmpeq>
  403fda:	b1a8      	cbz	r0, 404008 <_dtoa_r+0x388>
  403fdc:	f018 0f01 	tst.w	r8, #1
  403fe0:	d012      	beq.n	404008 <_dtoa_r+0x388>
  403fe2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403fe6:	9a04      	ldr	r2, [sp, #16]
  403fe8:	1e6b      	subs	r3, r5, #1
  403fea:	e004      	b.n	403ff6 <_dtoa_r+0x376>
  403fec:	429a      	cmp	r2, r3
  403fee:	f000 8401 	beq.w	4047f4 <_dtoa_r+0xb74>
  403ff2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403ff6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403ffa:	f103 0501 	add.w	r5, r3, #1
  403ffe:	d0f5      	beq.n	403fec <_dtoa_r+0x36c>
  404000:	f108 0801 	add.w	r8, r8, #1
  404004:	f883 8000 	strb.w	r8, [r3]
  404008:	4649      	mov	r1, r9
  40400a:	4620      	mov	r0, r4
  40400c:	f001 fe5e 	bl	405ccc <_Bfree>
  404010:	2200      	movs	r2, #0
  404012:	9b02      	ldr	r3, [sp, #8]
  404014:	702a      	strb	r2, [r5, #0]
  404016:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404018:	3301      	adds	r3, #1
  40401a:	6013      	str	r3, [r2, #0]
  40401c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40401e:	2b00      	cmp	r3, #0
  404020:	f000 839e 	beq.w	404760 <_dtoa_r+0xae0>
  404024:	9804      	ldr	r0, [sp, #16]
  404026:	601d      	str	r5, [r3, #0]
  404028:	b01b      	add	sp, #108	; 0x6c
  40402a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40402e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404030:	2a00      	cmp	r2, #0
  404032:	d03e      	beq.n	4040b2 <_dtoa_r+0x432>
  404034:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404036:	2a01      	cmp	r2, #1
  404038:	f340 8311 	ble.w	40465e <_dtoa_r+0x9de>
  40403c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40403e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404040:	1e5f      	subs	r7, r3, #1
  404042:	42ba      	cmp	r2, r7
  404044:	f2c0 838f 	blt.w	404766 <_dtoa_r+0xae6>
  404048:	1bd7      	subs	r7, r2, r7
  40404a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40404c:	2b00      	cmp	r3, #0
  40404e:	f2c0 848b 	blt.w	404968 <_dtoa_r+0xce8>
  404052:	9d08      	ldr	r5, [sp, #32]
  404054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404056:	9a08      	ldr	r2, [sp, #32]
  404058:	441a      	add	r2, r3
  40405a:	9208      	str	r2, [sp, #32]
  40405c:	9a06      	ldr	r2, [sp, #24]
  40405e:	2101      	movs	r1, #1
  404060:	441a      	add	r2, r3
  404062:	4620      	mov	r0, r4
  404064:	9206      	str	r2, [sp, #24]
  404066:	f001 fecb 	bl	405e00 <__i2b>
  40406a:	4606      	mov	r6, r0
  40406c:	e024      	b.n	4040b8 <_dtoa_r+0x438>
  40406e:	2301      	movs	r3, #1
  404070:	930e      	str	r3, [sp, #56]	; 0x38
  404072:	e6af      	b.n	403dd4 <_dtoa_r+0x154>
  404074:	9a08      	ldr	r2, [sp, #32]
  404076:	9b02      	ldr	r3, [sp, #8]
  404078:	1ad2      	subs	r2, r2, r3
  40407a:	425b      	negs	r3, r3
  40407c:	930c      	str	r3, [sp, #48]	; 0x30
  40407e:	2300      	movs	r3, #0
  404080:	9208      	str	r2, [sp, #32]
  404082:	930d      	str	r3, [sp, #52]	; 0x34
  404084:	e6b8      	b.n	403df8 <_dtoa_r+0x178>
  404086:	f1c7 0301 	rsb	r3, r7, #1
  40408a:	9308      	str	r3, [sp, #32]
  40408c:	2300      	movs	r3, #0
  40408e:	9306      	str	r3, [sp, #24]
  404090:	e6a7      	b.n	403de2 <_dtoa_r+0x162>
  404092:	9d02      	ldr	r5, [sp, #8]
  404094:	4628      	mov	r0, r5
  404096:	f002 feb7 	bl	406e08 <__aeabi_i2d>
  40409a:	4602      	mov	r2, r0
  40409c:	460b      	mov	r3, r1
  40409e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4040a2:	f003 f97f 	bl	4073a4 <__aeabi_dcmpeq>
  4040a6:	2800      	cmp	r0, #0
  4040a8:	f47f ae80 	bne.w	403dac <_dtoa_r+0x12c>
  4040ac:	1e6b      	subs	r3, r5, #1
  4040ae:	9302      	str	r3, [sp, #8]
  4040b0:	e67c      	b.n	403dac <_dtoa_r+0x12c>
  4040b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040b4:	9d08      	ldr	r5, [sp, #32]
  4040b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4040b8:	2d00      	cmp	r5, #0
  4040ba:	dd0c      	ble.n	4040d6 <_dtoa_r+0x456>
  4040bc:	9906      	ldr	r1, [sp, #24]
  4040be:	2900      	cmp	r1, #0
  4040c0:	460b      	mov	r3, r1
  4040c2:	dd08      	ble.n	4040d6 <_dtoa_r+0x456>
  4040c4:	42a9      	cmp	r1, r5
  4040c6:	9a08      	ldr	r2, [sp, #32]
  4040c8:	bfa8      	it	ge
  4040ca:	462b      	movge	r3, r5
  4040cc:	1ad2      	subs	r2, r2, r3
  4040ce:	1aed      	subs	r5, r5, r3
  4040d0:	1acb      	subs	r3, r1, r3
  4040d2:	9208      	str	r2, [sp, #32]
  4040d4:	9306      	str	r3, [sp, #24]
  4040d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4040d8:	b1d3      	cbz	r3, 404110 <_dtoa_r+0x490>
  4040da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4040dc:	2b00      	cmp	r3, #0
  4040de:	f000 82b7 	beq.w	404650 <_dtoa_r+0x9d0>
  4040e2:	2f00      	cmp	r7, #0
  4040e4:	dd10      	ble.n	404108 <_dtoa_r+0x488>
  4040e6:	4631      	mov	r1, r6
  4040e8:	463a      	mov	r2, r7
  4040ea:	4620      	mov	r0, r4
  4040ec:	f001 ff24 	bl	405f38 <__pow5mult>
  4040f0:	464a      	mov	r2, r9
  4040f2:	4601      	mov	r1, r0
  4040f4:	4606      	mov	r6, r0
  4040f6:	4620      	mov	r0, r4
  4040f8:	f001 fe8c 	bl	405e14 <__multiply>
  4040fc:	4649      	mov	r1, r9
  4040fe:	4680      	mov	r8, r0
  404100:	4620      	mov	r0, r4
  404102:	f001 fde3 	bl	405ccc <_Bfree>
  404106:	46c1      	mov	r9, r8
  404108:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40410a:	1bda      	subs	r2, r3, r7
  40410c:	f040 82a1 	bne.w	404652 <_dtoa_r+0x9d2>
  404110:	2101      	movs	r1, #1
  404112:	4620      	mov	r0, r4
  404114:	f001 fe74 	bl	405e00 <__i2b>
  404118:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40411a:	2b00      	cmp	r3, #0
  40411c:	4680      	mov	r8, r0
  40411e:	dd1c      	ble.n	40415a <_dtoa_r+0x4da>
  404120:	4601      	mov	r1, r0
  404122:	461a      	mov	r2, r3
  404124:	4620      	mov	r0, r4
  404126:	f001 ff07 	bl	405f38 <__pow5mult>
  40412a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40412c:	2b01      	cmp	r3, #1
  40412e:	4680      	mov	r8, r0
  404130:	f340 8254 	ble.w	4045dc <_dtoa_r+0x95c>
  404134:	2300      	movs	r3, #0
  404136:	930c      	str	r3, [sp, #48]	; 0x30
  404138:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40413c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404140:	6918      	ldr	r0, [r3, #16]
  404142:	f001 fe0d 	bl	405d60 <__hi0bits>
  404146:	f1c0 0020 	rsb	r0, r0, #32
  40414a:	e010      	b.n	40416e <_dtoa_r+0x4ee>
  40414c:	f1c3 0520 	rsb	r5, r3, #32
  404150:	fa0a f005 	lsl.w	r0, sl, r5
  404154:	e674      	b.n	403e40 <_dtoa_r+0x1c0>
  404156:	900e      	str	r0, [sp, #56]	; 0x38
  404158:	e63c      	b.n	403dd4 <_dtoa_r+0x154>
  40415a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40415c:	2b01      	cmp	r3, #1
  40415e:	f340 8287 	ble.w	404670 <_dtoa_r+0x9f0>
  404162:	2300      	movs	r3, #0
  404164:	930c      	str	r3, [sp, #48]	; 0x30
  404166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404168:	2001      	movs	r0, #1
  40416a:	2b00      	cmp	r3, #0
  40416c:	d1e4      	bne.n	404138 <_dtoa_r+0x4b8>
  40416e:	9a06      	ldr	r2, [sp, #24]
  404170:	4410      	add	r0, r2
  404172:	f010 001f 	ands.w	r0, r0, #31
  404176:	f000 80a1 	beq.w	4042bc <_dtoa_r+0x63c>
  40417a:	f1c0 0320 	rsb	r3, r0, #32
  40417e:	2b04      	cmp	r3, #4
  404180:	f340 849e 	ble.w	404ac0 <_dtoa_r+0xe40>
  404184:	9b08      	ldr	r3, [sp, #32]
  404186:	f1c0 001c 	rsb	r0, r0, #28
  40418a:	4403      	add	r3, r0
  40418c:	9308      	str	r3, [sp, #32]
  40418e:	4613      	mov	r3, r2
  404190:	4403      	add	r3, r0
  404192:	4405      	add	r5, r0
  404194:	9306      	str	r3, [sp, #24]
  404196:	9b08      	ldr	r3, [sp, #32]
  404198:	2b00      	cmp	r3, #0
  40419a:	dd05      	ble.n	4041a8 <_dtoa_r+0x528>
  40419c:	4649      	mov	r1, r9
  40419e:	461a      	mov	r2, r3
  4041a0:	4620      	mov	r0, r4
  4041a2:	f001 ff19 	bl	405fd8 <__lshift>
  4041a6:	4681      	mov	r9, r0
  4041a8:	9b06      	ldr	r3, [sp, #24]
  4041aa:	2b00      	cmp	r3, #0
  4041ac:	dd05      	ble.n	4041ba <_dtoa_r+0x53a>
  4041ae:	4641      	mov	r1, r8
  4041b0:	461a      	mov	r2, r3
  4041b2:	4620      	mov	r0, r4
  4041b4:	f001 ff10 	bl	405fd8 <__lshift>
  4041b8:	4680      	mov	r8, r0
  4041ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041bc:	2b00      	cmp	r3, #0
  4041be:	f040 8086 	bne.w	4042ce <_dtoa_r+0x64e>
  4041c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041c4:	2b00      	cmp	r3, #0
  4041c6:	f340 8266 	ble.w	404696 <_dtoa_r+0xa16>
  4041ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041cc:	2b00      	cmp	r3, #0
  4041ce:	f000 8098 	beq.w	404302 <_dtoa_r+0x682>
  4041d2:	2d00      	cmp	r5, #0
  4041d4:	dd05      	ble.n	4041e2 <_dtoa_r+0x562>
  4041d6:	4631      	mov	r1, r6
  4041d8:	462a      	mov	r2, r5
  4041da:	4620      	mov	r0, r4
  4041dc:	f001 fefc 	bl	405fd8 <__lshift>
  4041e0:	4606      	mov	r6, r0
  4041e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4041e4:	2b00      	cmp	r3, #0
  4041e6:	f040 8337 	bne.w	404858 <_dtoa_r+0xbd8>
  4041ea:	9606      	str	r6, [sp, #24]
  4041ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041ee:	9a04      	ldr	r2, [sp, #16]
  4041f0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4041f4:	3b01      	subs	r3, #1
  4041f6:	18d3      	adds	r3, r2, r3
  4041f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4041fa:	f00a 0301 	and.w	r3, sl, #1
  4041fe:	930c      	str	r3, [sp, #48]	; 0x30
  404200:	4617      	mov	r7, r2
  404202:	46c2      	mov	sl, r8
  404204:	4651      	mov	r1, sl
  404206:	4648      	mov	r0, r9
  404208:	f7ff fca6 	bl	403b58 <quorem>
  40420c:	4631      	mov	r1, r6
  40420e:	4605      	mov	r5, r0
  404210:	4648      	mov	r0, r9
  404212:	f001 ff33 	bl	40607c <__mcmp>
  404216:	465a      	mov	r2, fp
  404218:	900a      	str	r0, [sp, #40]	; 0x28
  40421a:	4651      	mov	r1, sl
  40421c:	4620      	mov	r0, r4
  40421e:	f001 ff49 	bl	4060b4 <__mdiff>
  404222:	68c2      	ldr	r2, [r0, #12]
  404224:	4680      	mov	r8, r0
  404226:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40422a:	2a00      	cmp	r2, #0
  40422c:	f040 822b 	bne.w	404686 <_dtoa_r+0xa06>
  404230:	4601      	mov	r1, r0
  404232:	4648      	mov	r0, r9
  404234:	9308      	str	r3, [sp, #32]
  404236:	f001 ff21 	bl	40607c <__mcmp>
  40423a:	4641      	mov	r1, r8
  40423c:	9006      	str	r0, [sp, #24]
  40423e:	4620      	mov	r0, r4
  404240:	f001 fd44 	bl	405ccc <_Bfree>
  404244:	9a06      	ldr	r2, [sp, #24]
  404246:	9b08      	ldr	r3, [sp, #32]
  404248:	b932      	cbnz	r2, 404258 <_dtoa_r+0x5d8>
  40424a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40424c:	b921      	cbnz	r1, 404258 <_dtoa_r+0x5d8>
  40424e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404250:	2a00      	cmp	r2, #0
  404252:	f000 83ef 	beq.w	404a34 <_dtoa_r+0xdb4>
  404256:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404258:	990a      	ldr	r1, [sp, #40]	; 0x28
  40425a:	2900      	cmp	r1, #0
  40425c:	f2c0 829f 	blt.w	40479e <_dtoa_r+0xb1e>
  404260:	d105      	bne.n	40426e <_dtoa_r+0x5ee>
  404262:	9924      	ldr	r1, [sp, #144]	; 0x90
  404264:	b919      	cbnz	r1, 40426e <_dtoa_r+0x5ee>
  404266:	990c      	ldr	r1, [sp, #48]	; 0x30
  404268:	2900      	cmp	r1, #0
  40426a:	f000 8298 	beq.w	40479e <_dtoa_r+0xb1e>
  40426e:	2a00      	cmp	r2, #0
  404270:	f300 8306 	bgt.w	404880 <_dtoa_r+0xc00>
  404274:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404276:	703b      	strb	r3, [r7, #0]
  404278:	f107 0801 	add.w	r8, r7, #1
  40427c:	4297      	cmp	r7, r2
  40427e:	4645      	mov	r5, r8
  404280:	f000 830c 	beq.w	40489c <_dtoa_r+0xc1c>
  404284:	4649      	mov	r1, r9
  404286:	2300      	movs	r3, #0
  404288:	220a      	movs	r2, #10
  40428a:	4620      	mov	r0, r4
  40428c:	f001 fd28 	bl	405ce0 <__multadd>
  404290:	455e      	cmp	r6, fp
  404292:	4681      	mov	r9, r0
  404294:	4631      	mov	r1, r6
  404296:	f04f 0300 	mov.w	r3, #0
  40429a:	f04f 020a 	mov.w	r2, #10
  40429e:	4620      	mov	r0, r4
  4042a0:	f000 81eb 	beq.w	40467a <_dtoa_r+0x9fa>
  4042a4:	f001 fd1c 	bl	405ce0 <__multadd>
  4042a8:	4659      	mov	r1, fp
  4042aa:	4606      	mov	r6, r0
  4042ac:	2300      	movs	r3, #0
  4042ae:	220a      	movs	r2, #10
  4042b0:	4620      	mov	r0, r4
  4042b2:	f001 fd15 	bl	405ce0 <__multadd>
  4042b6:	4647      	mov	r7, r8
  4042b8:	4683      	mov	fp, r0
  4042ba:	e7a3      	b.n	404204 <_dtoa_r+0x584>
  4042bc:	201c      	movs	r0, #28
  4042be:	9b08      	ldr	r3, [sp, #32]
  4042c0:	4403      	add	r3, r0
  4042c2:	9308      	str	r3, [sp, #32]
  4042c4:	9b06      	ldr	r3, [sp, #24]
  4042c6:	4403      	add	r3, r0
  4042c8:	4405      	add	r5, r0
  4042ca:	9306      	str	r3, [sp, #24]
  4042cc:	e763      	b.n	404196 <_dtoa_r+0x516>
  4042ce:	4641      	mov	r1, r8
  4042d0:	4648      	mov	r0, r9
  4042d2:	f001 fed3 	bl	40607c <__mcmp>
  4042d6:	2800      	cmp	r0, #0
  4042d8:	f6bf af73 	bge.w	4041c2 <_dtoa_r+0x542>
  4042dc:	9f02      	ldr	r7, [sp, #8]
  4042de:	4649      	mov	r1, r9
  4042e0:	2300      	movs	r3, #0
  4042e2:	220a      	movs	r2, #10
  4042e4:	4620      	mov	r0, r4
  4042e6:	3f01      	subs	r7, #1
  4042e8:	9702      	str	r7, [sp, #8]
  4042ea:	f001 fcf9 	bl	405ce0 <__multadd>
  4042ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042f0:	4681      	mov	r9, r0
  4042f2:	2b00      	cmp	r3, #0
  4042f4:	f040 83b6 	bne.w	404a64 <_dtoa_r+0xde4>
  4042f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042fa:	2b00      	cmp	r3, #0
  4042fc:	f340 83bf 	ble.w	404a7e <_dtoa_r+0xdfe>
  404300:	930a      	str	r3, [sp, #40]	; 0x28
  404302:	f8dd b010 	ldr.w	fp, [sp, #16]
  404306:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404308:	465d      	mov	r5, fp
  40430a:	e002      	b.n	404312 <_dtoa_r+0x692>
  40430c:	f001 fce8 	bl	405ce0 <__multadd>
  404310:	4681      	mov	r9, r0
  404312:	4641      	mov	r1, r8
  404314:	4648      	mov	r0, r9
  404316:	f7ff fc1f 	bl	403b58 <quorem>
  40431a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40431e:	f805 ab01 	strb.w	sl, [r5], #1
  404322:	eba5 030b 	sub.w	r3, r5, fp
  404326:	42bb      	cmp	r3, r7
  404328:	f04f 020a 	mov.w	r2, #10
  40432c:	f04f 0300 	mov.w	r3, #0
  404330:	4649      	mov	r1, r9
  404332:	4620      	mov	r0, r4
  404334:	dbea      	blt.n	40430c <_dtoa_r+0x68c>
  404336:	9b04      	ldr	r3, [sp, #16]
  404338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40433a:	2a01      	cmp	r2, #1
  40433c:	bfac      	ite	ge
  40433e:	189b      	addge	r3, r3, r2
  404340:	3301      	addlt	r3, #1
  404342:	461d      	mov	r5, r3
  404344:	f04f 0b00 	mov.w	fp, #0
  404348:	4649      	mov	r1, r9
  40434a:	2201      	movs	r2, #1
  40434c:	4620      	mov	r0, r4
  40434e:	f001 fe43 	bl	405fd8 <__lshift>
  404352:	4641      	mov	r1, r8
  404354:	4681      	mov	r9, r0
  404356:	f001 fe91 	bl	40607c <__mcmp>
  40435a:	2800      	cmp	r0, #0
  40435c:	f340 823d 	ble.w	4047da <_dtoa_r+0xb5a>
  404360:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404364:	9904      	ldr	r1, [sp, #16]
  404366:	1e6b      	subs	r3, r5, #1
  404368:	e004      	b.n	404374 <_dtoa_r+0x6f4>
  40436a:	428b      	cmp	r3, r1
  40436c:	f000 81ae 	beq.w	4046cc <_dtoa_r+0xa4c>
  404370:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404374:	2a39      	cmp	r2, #57	; 0x39
  404376:	f103 0501 	add.w	r5, r3, #1
  40437a:	d0f6      	beq.n	40436a <_dtoa_r+0x6ea>
  40437c:	3201      	adds	r2, #1
  40437e:	701a      	strb	r2, [r3, #0]
  404380:	4641      	mov	r1, r8
  404382:	4620      	mov	r0, r4
  404384:	f001 fca2 	bl	405ccc <_Bfree>
  404388:	2e00      	cmp	r6, #0
  40438a:	f43f ae3d 	beq.w	404008 <_dtoa_r+0x388>
  40438e:	f1bb 0f00 	cmp.w	fp, #0
  404392:	d005      	beq.n	4043a0 <_dtoa_r+0x720>
  404394:	45b3      	cmp	fp, r6
  404396:	d003      	beq.n	4043a0 <_dtoa_r+0x720>
  404398:	4659      	mov	r1, fp
  40439a:	4620      	mov	r0, r4
  40439c:	f001 fc96 	bl	405ccc <_Bfree>
  4043a0:	4631      	mov	r1, r6
  4043a2:	4620      	mov	r0, r4
  4043a4:	f001 fc92 	bl	405ccc <_Bfree>
  4043a8:	e62e      	b.n	404008 <_dtoa_r+0x388>
  4043aa:	2300      	movs	r3, #0
  4043ac:	930b      	str	r3, [sp, #44]	; 0x2c
  4043ae:	9b02      	ldr	r3, [sp, #8]
  4043b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4043b2:	4413      	add	r3, r2
  4043b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4043b6:	3301      	adds	r3, #1
  4043b8:	2b01      	cmp	r3, #1
  4043ba:	461f      	mov	r7, r3
  4043bc:	461e      	mov	r6, r3
  4043be:	930a      	str	r3, [sp, #40]	; 0x28
  4043c0:	bfb8      	it	lt
  4043c2:	2701      	movlt	r7, #1
  4043c4:	2100      	movs	r1, #0
  4043c6:	2f17      	cmp	r7, #23
  4043c8:	6461      	str	r1, [r4, #68]	; 0x44
  4043ca:	d90a      	bls.n	4043e2 <_dtoa_r+0x762>
  4043cc:	2201      	movs	r2, #1
  4043ce:	2304      	movs	r3, #4
  4043d0:	005b      	lsls	r3, r3, #1
  4043d2:	f103 0014 	add.w	r0, r3, #20
  4043d6:	4287      	cmp	r7, r0
  4043d8:	4611      	mov	r1, r2
  4043da:	f102 0201 	add.w	r2, r2, #1
  4043de:	d2f7      	bcs.n	4043d0 <_dtoa_r+0x750>
  4043e0:	6461      	str	r1, [r4, #68]	; 0x44
  4043e2:	4620      	mov	r0, r4
  4043e4:	f001 fc4c 	bl	405c80 <_Balloc>
  4043e8:	2e0e      	cmp	r6, #14
  4043ea:	9004      	str	r0, [sp, #16]
  4043ec:	6420      	str	r0, [r4, #64]	; 0x40
  4043ee:	f63f ad41 	bhi.w	403e74 <_dtoa_r+0x1f4>
  4043f2:	2d00      	cmp	r5, #0
  4043f4:	f43f ad3e 	beq.w	403e74 <_dtoa_r+0x1f4>
  4043f8:	9902      	ldr	r1, [sp, #8]
  4043fa:	2900      	cmp	r1, #0
  4043fc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404400:	f340 8202 	ble.w	404808 <_dtoa_r+0xb88>
  404404:	4bb8      	ldr	r3, [pc, #736]	; (4046e8 <_dtoa_r+0xa68>)
  404406:	f001 020f 	and.w	r2, r1, #15
  40440a:	110d      	asrs	r5, r1, #4
  40440c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404410:	06e9      	lsls	r1, r5, #27
  404412:	e9d3 6700 	ldrd	r6, r7, [r3]
  404416:	f140 81ae 	bpl.w	404776 <_dtoa_r+0xaf6>
  40441a:	4bb4      	ldr	r3, [pc, #720]	; (4046ec <_dtoa_r+0xa6c>)
  40441c:	4650      	mov	r0, sl
  40441e:	4659      	mov	r1, fp
  404420:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404424:	f002 fe80 	bl	407128 <__aeabi_ddiv>
  404428:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40442c:	f005 050f 	and.w	r5, r5, #15
  404430:	f04f 0a03 	mov.w	sl, #3
  404434:	b18d      	cbz	r5, 40445a <_dtoa_r+0x7da>
  404436:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4046ec <_dtoa_r+0xa6c>
  40443a:	07ea      	lsls	r2, r5, #31
  40443c:	d509      	bpl.n	404452 <_dtoa_r+0x7d2>
  40443e:	4630      	mov	r0, r6
  404440:	4639      	mov	r1, r7
  404442:	e9d8 2300 	ldrd	r2, r3, [r8]
  404446:	f002 fd45 	bl	406ed4 <__aeabi_dmul>
  40444a:	f10a 0a01 	add.w	sl, sl, #1
  40444e:	4606      	mov	r6, r0
  404450:	460f      	mov	r7, r1
  404452:	106d      	asrs	r5, r5, #1
  404454:	f108 0808 	add.w	r8, r8, #8
  404458:	d1ef      	bne.n	40443a <_dtoa_r+0x7ba>
  40445a:	463b      	mov	r3, r7
  40445c:	4632      	mov	r2, r6
  40445e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404462:	f002 fe61 	bl	407128 <__aeabi_ddiv>
  404466:	4607      	mov	r7, r0
  404468:	4688      	mov	r8, r1
  40446a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40446c:	b143      	cbz	r3, 404480 <_dtoa_r+0x800>
  40446e:	2200      	movs	r2, #0
  404470:	4b9f      	ldr	r3, [pc, #636]	; (4046f0 <_dtoa_r+0xa70>)
  404472:	4638      	mov	r0, r7
  404474:	4641      	mov	r1, r8
  404476:	f002 ff9f 	bl	4073b8 <__aeabi_dcmplt>
  40447a:	2800      	cmp	r0, #0
  40447c:	f040 8286 	bne.w	40498c <_dtoa_r+0xd0c>
  404480:	4650      	mov	r0, sl
  404482:	f002 fcc1 	bl	406e08 <__aeabi_i2d>
  404486:	463a      	mov	r2, r7
  404488:	4643      	mov	r3, r8
  40448a:	f002 fd23 	bl	406ed4 <__aeabi_dmul>
  40448e:	4b99      	ldr	r3, [pc, #612]	; (4046f4 <_dtoa_r+0xa74>)
  404490:	2200      	movs	r2, #0
  404492:	f002 fb6d 	bl	406b70 <__adddf3>
  404496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404498:	4605      	mov	r5, r0
  40449a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40449e:	2b00      	cmp	r3, #0
  4044a0:	f000 813e 	beq.w	404720 <_dtoa_r+0xaa0>
  4044a4:	9b02      	ldr	r3, [sp, #8]
  4044a6:	9315      	str	r3, [sp, #84]	; 0x54
  4044a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044aa:	9312      	str	r3, [sp, #72]	; 0x48
  4044ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4044ae:	2b00      	cmp	r3, #0
  4044b0:	f000 81fa 	beq.w	4048a8 <_dtoa_r+0xc28>
  4044b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4044b6:	4b8c      	ldr	r3, [pc, #560]	; (4046e8 <_dtoa_r+0xa68>)
  4044b8:	498f      	ldr	r1, [pc, #572]	; (4046f8 <_dtoa_r+0xa78>)
  4044ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4044be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4044c2:	2000      	movs	r0, #0
  4044c4:	f002 fe30 	bl	407128 <__aeabi_ddiv>
  4044c8:	462a      	mov	r2, r5
  4044ca:	4633      	mov	r3, r6
  4044cc:	f002 fb4e 	bl	406b6c <__aeabi_dsub>
  4044d0:	4682      	mov	sl, r0
  4044d2:	468b      	mov	fp, r1
  4044d4:	4638      	mov	r0, r7
  4044d6:	4641      	mov	r1, r8
  4044d8:	f002 ffac 	bl	407434 <__aeabi_d2iz>
  4044dc:	4605      	mov	r5, r0
  4044de:	f002 fc93 	bl	406e08 <__aeabi_i2d>
  4044e2:	4602      	mov	r2, r0
  4044e4:	460b      	mov	r3, r1
  4044e6:	4638      	mov	r0, r7
  4044e8:	4641      	mov	r1, r8
  4044ea:	f002 fb3f 	bl	406b6c <__aeabi_dsub>
  4044ee:	3530      	adds	r5, #48	; 0x30
  4044f0:	fa5f f885 	uxtb.w	r8, r5
  4044f4:	9d04      	ldr	r5, [sp, #16]
  4044f6:	4606      	mov	r6, r0
  4044f8:	460f      	mov	r7, r1
  4044fa:	f885 8000 	strb.w	r8, [r5]
  4044fe:	4602      	mov	r2, r0
  404500:	460b      	mov	r3, r1
  404502:	4650      	mov	r0, sl
  404504:	4659      	mov	r1, fp
  404506:	3501      	adds	r5, #1
  404508:	f002 ff74 	bl	4073f4 <__aeabi_dcmpgt>
  40450c:	2800      	cmp	r0, #0
  40450e:	d154      	bne.n	4045ba <_dtoa_r+0x93a>
  404510:	4632      	mov	r2, r6
  404512:	463b      	mov	r3, r7
  404514:	2000      	movs	r0, #0
  404516:	4976      	ldr	r1, [pc, #472]	; (4046f0 <_dtoa_r+0xa70>)
  404518:	f002 fb28 	bl	406b6c <__aeabi_dsub>
  40451c:	4602      	mov	r2, r0
  40451e:	460b      	mov	r3, r1
  404520:	4650      	mov	r0, sl
  404522:	4659      	mov	r1, fp
  404524:	f002 ff66 	bl	4073f4 <__aeabi_dcmpgt>
  404528:	2800      	cmp	r0, #0
  40452a:	f040 8270 	bne.w	404a0e <_dtoa_r+0xd8e>
  40452e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404530:	2a01      	cmp	r2, #1
  404532:	f000 8111 	beq.w	404758 <_dtoa_r+0xad8>
  404536:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404538:	9a04      	ldr	r2, [sp, #16]
  40453a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40453e:	4413      	add	r3, r2
  404540:	4699      	mov	r9, r3
  404542:	e00d      	b.n	404560 <_dtoa_r+0x8e0>
  404544:	2000      	movs	r0, #0
  404546:	496a      	ldr	r1, [pc, #424]	; (4046f0 <_dtoa_r+0xa70>)
  404548:	f002 fb10 	bl	406b6c <__aeabi_dsub>
  40454c:	4652      	mov	r2, sl
  40454e:	465b      	mov	r3, fp
  404550:	f002 ff32 	bl	4073b8 <__aeabi_dcmplt>
  404554:	2800      	cmp	r0, #0
  404556:	f040 8258 	bne.w	404a0a <_dtoa_r+0xd8a>
  40455a:	454d      	cmp	r5, r9
  40455c:	f000 80fa 	beq.w	404754 <_dtoa_r+0xad4>
  404560:	4650      	mov	r0, sl
  404562:	4659      	mov	r1, fp
  404564:	2200      	movs	r2, #0
  404566:	4b65      	ldr	r3, [pc, #404]	; (4046fc <_dtoa_r+0xa7c>)
  404568:	f002 fcb4 	bl	406ed4 <__aeabi_dmul>
  40456c:	2200      	movs	r2, #0
  40456e:	4b63      	ldr	r3, [pc, #396]	; (4046fc <_dtoa_r+0xa7c>)
  404570:	4682      	mov	sl, r0
  404572:	468b      	mov	fp, r1
  404574:	4630      	mov	r0, r6
  404576:	4639      	mov	r1, r7
  404578:	f002 fcac 	bl	406ed4 <__aeabi_dmul>
  40457c:	460f      	mov	r7, r1
  40457e:	4606      	mov	r6, r0
  404580:	f002 ff58 	bl	407434 <__aeabi_d2iz>
  404584:	4680      	mov	r8, r0
  404586:	f002 fc3f 	bl	406e08 <__aeabi_i2d>
  40458a:	4602      	mov	r2, r0
  40458c:	460b      	mov	r3, r1
  40458e:	4630      	mov	r0, r6
  404590:	4639      	mov	r1, r7
  404592:	f002 faeb 	bl	406b6c <__aeabi_dsub>
  404596:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40459a:	fa5f f888 	uxtb.w	r8, r8
  40459e:	4652      	mov	r2, sl
  4045a0:	465b      	mov	r3, fp
  4045a2:	f805 8b01 	strb.w	r8, [r5], #1
  4045a6:	4606      	mov	r6, r0
  4045a8:	460f      	mov	r7, r1
  4045aa:	f002 ff05 	bl	4073b8 <__aeabi_dcmplt>
  4045ae:	4632      	mov	r2, r6
  4045b0:	463b      	mov	r3, r7
  4045b2:	2800      	cmp	r0, #0
  4045b4:	d0c6      	beq.n	404544 <_dtoa_r+0x8c4>
  4045b6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4045bc:	9302      	str	r3, [sp, #8]
  4045be:	e523      	b.n	404008 <_dtoa_r+0x388>
  4045c0:	2300      	movs	r3, #0
  4045c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4045c4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4045c6:	2b00      	cmp	r3, #0
  4045c8:	f340 80dc 	ble.w	404784 <_dtoa_r+0xb04>
  4045cc:	461f      	mov	r7, r3
  4045ce:	461e      	mov	r6, r3
  4045d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4045d2:	930a      	str	r3, [sp, #40]	; 0x28
  4045d4:	e6f6      	b.n	4043c4 <_dtoa_r+0x744>
  4045d6:	2301      	movs	r3, #1
  4045d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4045da:	e7f3      	b.n	4045c4 <_dtoa_r+0x944>
  4045dc:	f1ba 0f00 	cmp.w	sl, #0
  4045e0:	f47f ada8 	bne.w	404134 <_dtoa_r+0x4b4>
  4045e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4045e8:	2b00      	cmp	r3, #0
  4045ea:	f47f adba 	bne.w	404162 <_dtoa_r+0x4e2>
  4045ee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4045f2:	0d3f      	lsrs	r7, r7, #20
  4045f4:	053f      	lsls	r7, r7, #20
  4045f6:	2f00      	cmp	r7, #0
  4045f8:	f000 820d 	beq.w	404a16 <_dtoa_r+0xd96>
  4045fc:	9b08      	ldr	r3, [sp, #32]
  4045fe:	3301      	adds	r3, #1
  404600:	9308      	str	r3, [sp, #32]
  404602:	9b06      	ldr	r3, [sp, #24]
  404604:	3301      	adds	r3, #1
  404606:	9306      	str	r3, [sp, #24]
  404608:	2301      	movs	r3, #1
  40460a:	930c      	str	r3, [sp, #48]	; 0x30
  40460c:	e5ab      	b.n	404166 <_dtoa_r+0x4e6>
  40460e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404610:	2b00      	cmp	r3, #0
  404612:	f73f ac42 	bgt.w	403e9a <_dtoa_r+0x21a>
  404616:	f040 8221 	bne.w	404a5c <_dtoa_r+0xddc>
  40461a:	2200      	movs	r2, #0
  40461c:	4b38      	ldr	r3, [pc, #224]	; (404700 <_dtoa_r+0xa80>)
  40461e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404622:	f002 fc57 	bl	406ed4 <__aeabi_dmul>
  404626:	4652      	mov	r2, sl
  404628:	465b      	mov	r3, fp
  40462a:	f002 fed9 	bl	4073e0 <__aeabi_dcmpge>
  40462e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404632:	4646      	mov	r6, r8
  404634:	2800      	cmp	r0, #0
  404636:	d041      	beq.n	4046bc <_dtoa_r+0xa3c>
  404638:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40463a:	9d04      	ldr	r5, [sp, #16]
  40463c:	43db      	mvns	r3, r3
  40463e:	9302      	str	r3, [sp, #8]
  404640:	4641      	mov	r1, r8
  404642:	4620      	mov	r0, r4
  404644:	f001 fb42 	bl	405ccc <_Bfree>
  404648:	2e00      	cmp	r6, #0
  40464a:	f43f acdd 	beq.w	404008 <_dtoa_r+0x388>
  40464e:	e6a7      	b.n	4043a0 <_dtoa_r+0x720>
  404650:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404652:	4649      	mov	r1, r9
  404654:	4620      	mov	r0, r4
  404656:	f001 fc6f 	bl	405f38 <__pow5mult>
  40465a:	4681      	mov	r9, r0
  40465c:	e558      	b.n	404110 <_dtoa_r+0x490>
  40465e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404660:	2a00      	cmp	r2, #0
  404662:	f000 8187 	beq.w	404974 <_dtoa_r+0xcf4>
  404666:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40466a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40466c:	9d08      	ldr	r5, [sp, #32]
  40466e:	e4f2      	b.n	404056 <_dtoa_r+0x3d6>
  404670:	f1ba 0f00 	cmp.w	sl, #0
  404674:	f47f ad75 	bne.w	404162 <_dtoa_r+0x4e2>
  404678:	e7b4      	b.n	4045e4 <_dtoa_r+0x964>
  40467a:	f001 fb31 	bl	405ce0 <__multadd>
  40467e:	4647      	mov	r7, r8
  404680:	4606      	mov	r6, r0
  404682:	4683      	mov	fp, r0
  404684:	e5be      	b.n	404204 <_dtoa_r+0x584>
  404686:	4601      	mov	r1, r0
  404688:	4620      	mov	r0, r4
  40468a:	9306      	str	r3, [sp, #24]
  40468c:	f001 fb1e 	bl	405ccc <_Bfree>
  404690:	2201      	movs	r2, #1
  404692:	9b06      	ldr	r3, [sp, #24]
  404694:	e5e0      	b.n	404258 <_dtoa_r+0x5d8>
  404696:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404698:	2b02      	cmp	r3, #2
  40469a:	f77f ad96 	ble.w	4041ca <_dtoa_r+0x54a>
  40469e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046a0:	2b00      	cmp	r3, #0
  4046a2:	d1c9      	bne.n	404638 <_dtoa_r+0x9b8>
  4046a4:	4641      	mov	r1, r8
  4046a6:	2205      	movs	r2, #5
  4046a8:	4620      	mov	r0, r4
  4046aa:	f001 fb19 	bl	405ce0 <__multadd>
  4046ae:	4601      	mov	r1, r0
  4046b0:	4680      	mov	r8, r0
  4046b2:	4648      	mov	r0, r9
  4046b4:	f001 fce2 	bl	40607c <__mcmp>
  4046b8:	2800      	cmp	r0, #0
  4046ba:	ddbd      	ble.n	404638 <_dtoa_r+0x9b8>
  4046bc:	9a02      	ldr	r2, [sp, #8]
  4046be:	9904      	ldr	r1, [sp, #16]
  4046c0:	2331      	movs	r3, #49	; 0x31
  4046c2:	3201      	adds	r2, #1
  4046c4:	9202      	str	r2, [sp, #8]
  4046c6:	700b      	strb	r3, [r1, #0]
  4046c8:	1c4d      	adds	r5, r1, #1
  4046ca:	e7b9      	b.n	404640 <_dtoa_r+0x9c0>
  4046cc:	9a02      	ldr	r2, [sp, #8]
  4046ce:	3201      	adds	r2, #1
  4046d0:	9202      	str	r2, [sp, #8]
  4046d2:	9a04      	ldr	r2, [sp, #16]
  4046d4:	2331      	movs	r3, #49	; 0x31
  4046d6:	7013      	strb	r3, [r2, #0]
  4046d8:	e652      	b.n	404380 <_dtoa_r+0x700>
  4046da:	2301      	movs	r3, #1
  4046dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4046de:	e666      	b.n	4043ae <_dtoa_r+0x72e>
  4046e0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4046e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4046e6:	e48f      	b.n	404008 <_dtoa_r+0x388>
  4046e8:	004078e0 	.word	0x004078e0
  4046ec:	004078b8 	.word	0x004078b8
  4046f0:	3ff00000 	.word	0x3ff00000
  4046f4:	401c0000 	.word	0x401c0000
  4046f8:	3fe00000 	.word	0x3fe00000
  4046fc:	40240000 	.word	0x40240000
  404700:	40140000 	.word	0x40140000
  404704:	4650      	mov	r0, sl
  404706:	f002 fb7f 	bl	406e08 <__aeabi_i2d>
  40470a:	463a      	mov	r2, r7
  40470c:	4643      	mov	r3, r8
  40470e:	f002 fbe1 	bl	406ed4 <__aeabi_dmul>
  404712:	2200      	movs	r2, #0
  404714:	4bc1      	ldr	r3, [pc, #772]	; (404a1c <_dtoa_r+0xd9c>)
  404716:	f002 fa2b 	bl	406b70 <__adddf3>
  40471a:	4605      	mov	r5, r0
  40471c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404720:	4641      	mov	r1, r8
  404722:	2200      	movs	r2, #0
  404724:	4bbe      	ldr	r3, [pc, #760]	; (404a20 <_dtoa_r+0xda0>)
  404726:	4638      	mov	r0, r7
  404728:	f002 fa20 	bl	406b6c <__aeabi_dsub>
  40472c:	462a      	mov	r2, r5
  40472e:	4633      	mov	r3, r6
  404730:	4682      	mov	sl, r0
  404732:	468b      	mov	fp, r1
  404734:	f002 fe5e 	bl	4073f4 <__aeabi_dcmpgt>
  404738:	4680      	mov	r8, r0
  40473a:	2800      	cmp	r0, #0
  40473c:	f040 8110 	bne.w	404960 <_dtoa_r+0xce0>
  404740:	462a      	mov	r2, r5
  404742:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404746:	4650      	mov	r0, sl
  404748:	4659      	mov	r1, fp
  40474a:	f002 fe35 	bl	4073b8 <__aeabi_dcmplt>
  40474e:	b118      	cbz	r0, 404758 <_dtoa_r+0xad8>
  404750:	4646      	mov	r6, r8
  404752:	e771      	b.n	404638 <_dtoa_r+0x9b8>
  404754:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404758:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40475c:	f7ff bb8a 	b.w	403e74 <_dtoa_r+0x1f4>
  404760:	9804      	ldr	r0, [sp, #16]
  404762:	f7ff babb 	b.w	403cdc <_dtoa_r+0x5c>
  404766:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404768:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40476a:	970c      	str	r7, [sp, #48]	; 0x30
  40476c:	1afb      	subs	r3, r7, r3
  40476e:	441a      	add	r2, r3
  404770:	920d      	str	r2, [sp, #52]	; 0x34
  404772:	2700      	movs	r7, #0
  404774:	e469      	b.n	40404a <_dtoa_r+0x3ca>
  404776:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40477a:	f04f 0a02 	mov.w	sl, #2
  40477e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404782:	e657      	b.n	404434 <_dtoa_r+0x7b4>
  404784:	2100      	movs	r1, #0
  404786:	2301      	movs	r3, #1
  404788:	6461      	str	r1, [r4, #68]	; 0x44
  40478a:	4620      	mov	r0, r4
  40478c:	9325      	str	r3, [sp, #148]	; 0x94
  40478e:	f001 fa77 	bl	405c80 <_Balloc>
  404792:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404794:	9004      	str	r0, [sp, #16]
  404796:	6420      	str	r0, [r4, #64]	; 0x40
  404798:	930a      	str	r3, [sp, #40]	; 0x28
  40479a:	930f      	str	r3, [sp, #60]	; 0x3c
  40479c:	e629      	b.n	4043f2 <_dtoa_r+0x772>
  40479e:	2a00      	cmp	r2, #0
  4047a0:	46d0      	mov	r8, sl
  4047a2:	f8cd b018 	str.w	fp, [sp, #24]
  4047a6:	469a      	mov	sl, r3
  4047a8:	dd11      	ble.n	4047ce <_dtoa_r+0xb4e>
  4047aa:	4649      	mov	r1, r9
  4047ac:	2201      	movs	r2, #1
  4047ae:	4620      	mov	r0, r4
  4047b0:	f001 fc12 	bl	405fd8 <__lshift>
  4047b4:	4641      	mov	r1, r8
  4047b6:	4681      	mov	r9, r0
  4047b8:	f001 fc60 	bl	40607c <__mcmp>
  4047bc:	2800      	cmp	r0, #0
  4047be:	f340 8146 	ble.w	404a4e <_dtoa_r+0xdce>
  4047c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4047c6:	f000 8106 	beq.w	4049d6 <_dtoa_r+0xd56>
  4047ca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4047ce:	46b3      	mov	fp, r6
  4047d0:	f887 a000 	strb.w	sl, [r7]
  4047d4:	1c7d      	adds	r5, r7, #1
  4047d6:	9e06      	ldr	r6, [sp, #24]
  4047d8:	e5d2      	b.n	404380 <_dtoa_r+0x700>
  4047da:	d104      	bne.n	4047e6 <_dtoa_r+0xb66>
  4047dc:	f01a 0f01 	tst.w	sl, #1
  4047e0:	d001      	beq.n	4047e6 <_dtoa_r+0xb66>
  4047e2:	e5bd      	b.n	404360 <_dtoa_r+0x6e0>
  4047e4:	4615      	mov	r5, r2
  4047e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4047ea:	2b30      	cmp	r3, #48	; 0x30
  4047ec:	f105 32ff 	add.w	r2, r5, #4294967295
  4047f0:	d0f8      	beq.n	4047e4 <_dtoa_r+0xb64>
  4047f2:	e5c5      	b.n	404380 <_dtoa_r+0x700>
  4047f4:	9904      	ldr	r1, [sp, #16]
  4047f6:	2230      	movs	r2, #48	; 0x30
  4047f8:	700a      	strb	r2, [r1, #0]
  4047fa:	9a02      	ldr	r2, [sp, #8]
  4047fc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404800:	3201      	adds	r2, #1
  404802:	9202      	str	r2, [sp, #8]
  404804:	f7ff bbfc 	b.w	404000 <_dtoa_r+0x380>
  404808:	f000 80bb 	beq.w	404982 <_dtoa_r+0xd02>
  40480c:	9b02      	ldr	r3, [sp, #8]
  40480e:	425d      	negs	r5, r3
  404810:	4b84      	ldr	r3, [pc, #528]	; (404a24 <_dtoa_r+0xda4>)
  404812:	f005 020f 	and.w	r2, r5, #15
  404816:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40481a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40481e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404822:	f002 fb57 	bl	406ed4 <__aeabi_dmul>
  404826:	112d      	asrs	r5, r5, #4
  404828:	4607      	mov	r7, r0
  40482a:	4688      	mov	r8, r1
  40482c:	f000 812c 	beq.w	404a88 <_dtoa_r+0xe08>
  404830:	4e7d      	ldr	r6, [pc, #500]	; (404a28 <_dtoa_r+0xda8>)
  404832:	f04f 0a02 	mov.w	sl, #2
  404836:	07eb      	lsls	r3, r5, #31
  404838:	d509      	bpl.n	40484e <_dtoa_r+0xbce>
  40483a:	4638      	mov	r0, r7
  40483c:	4641      	mov	r1, r8
  40483e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404842:	f002 fb47 	bl	406ed4 <__aeabi_dmul>
  404846:	f10a 0a01 	add.w	sl, sl, #1
  40484a:	4607      	mov	r7, r0
  40484c:	4688      	mov	r8, r1
  40484e:	106d      	asrs	r5, r5, #1
  404850:	f106 0608 	add.w	r6, r6, #8
  404854:	d1ef      	bne.n	404836 <_dtoa_r+0xbb6>
  404856:	e608      	b.n	40446a <_dtoa_r+0x7ea>
  404858:	6871      	ldr	r1, [r6, #4]
  40485a:	4620      	mov	r0, r4
  40485c:	f001 fa10 	bl	405c80 <_Balloc>
  404860:	6933      	ldr	r3, [r6, #16]
  404862:	3302      	adds	r3, #2
  404864:	009a      	lsls	r2, r3, #2
  404866:	4605      	mov	r5, r0
  404868:	f106 010c 	add.w	r1, r6, #12
  40486c:	300c      	adds	r0, #12
  40486e:	f7fc fd89 	bl	401384 <memcpy>
  404872:	4629      	mov	r1, r5
  404874:	2201      	movs	r2, #1
  404876:	4620      	mov	r0, r4
  404878:	f001 fbae 	bl	405fd8 <__lshift>
  40487c:	9006      	str	r0, [sp, #24]
  40487e:	e4b5      	b.n	4041ec <_dtoa_r+0x56c>
  404880:	2b39      	cmp	r3, #57	; 0x39
  404882:	f8cd b018 	str.w	fp, [sp, #24]
  404886:	46d0      	mov	r8, sl
  404888:	f000 80a5 	beq.w	4049d6 <_dtoa_r+0xd56>
  40488c:	f103 0a01 	add.w	sl, r3, #1
  404890:	46b3      	mov	fp, r6
  404892:	f887 a000 	strb.w	sl, [r7]
  404896:	1c7d      	adds	r5, r7, #1
  404898:	9e06      	ldr	r6, [sp, #24]
  40489a:	e571      	b.n	404380 <_dtoa_r+0x700>
  40489c:	465a      	mov	r2, fp
  40489e:	46d0      	mov	r8, sl
  4048a0:	46b3      	mov	fp, r6
  4048a2:	469a      	mov	sl, r3
  4048a4:	4616      	mov	r6, r2
  4048a6:	e54f      	b.n	404348 <_dtoa_r+0x6c8>
  4048a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048aa:	495e      	ldr	r1, [pc, #376]	; (404a24 <_dtoa_r+0xda4>)
  4048ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4048b0:	462a      	mov	r2, r5
  4048b2:	4633      	mov	r3, r6
  4048b4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4048b8:	f002 fb0c 	bl	406ed4 <__aeabi_dmul>
  4048bc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4048c0:	4638      	mov	r0, r7
  4048c2:	4641      	mov	r1, r8
  4048c4:	f002 fdb6 	bl	407434 <__aeabi_d2iz>
  4048c8:	4605      	mov	r5, r0
  4048ca:	f002 fa9d 	bl	406e08 <__aeabi_i2d>
  4048ce:	460b      	mov	r3, r1
  4048d0:	4602      	mov	r2, r0
  4048d2:	4641      	mov	r1, r8
  4048d4:	4638      	mov	r0, r7
  4048d6:	f002 f949 	bl	406b6c <__aeabi_dsub>
  4048da:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048dc:	460f      	mov	r7, r1
  4048de:	9904      	ldr	r1, [sp, #16]
  4048e0:	3530      	adds	r5, #48	; 0x30
  4048e2:	2b01      	cmp	r3, #1
  4048e4:	700d      	strb	r5, [r1, #0]
  4048e6:	4606      	mov	r6, r0
  4048e8:	f101 0501 	add.w	r5, r1, #1
  4048ec:	d026      	beq.n	40493c <_dtoa_r+0xcbc>
  4048ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048f0:	9a04      	ldr	r2, [sp, #16]
  4048f2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404a30 <_dtoa_r+0xdb0>
  4048f6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4048fa:	4413      	add	r3, r2
  4048fc:	f04f 0a00 	mov.w	sl, #0
  404900:	4699      	mov	r9, r3
  404902:	4652      	mov	r2, sl
  404904:	465b      	mov	r3, fp
  404906:	4630      	mov	r0, r6
  404908:	4639      	mov	r1, r7
  40490a:	f002 fae3 	bl	406ed4 <__aeabi_dmul>
  40490e:	460f      	mov	r7, r1
  404910:	4606      	mov	r6, r0
  404912:	f002 fd8f 	bl	407434 <__aeabi_d2iz>
  404916:	4680      	mov	r8, r0
  404918:	f002 fa76 	bl	406e08 <__aeabi_i2d>
  40491c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404920:	4602      	mov	r2, r0
  404922:	460b      	mov	r3, r1
  404924:	4630      	mov	r0, r6
  404926:	4639      	mov	r1, r7
  404928:	f002 f920 	bl	406b6c <__aeabi_dsub>
  40492c:	f805 8b01 	strb.w	r8, [r5], #1
  404930:	454d      	cmp	r5, r9
  404932:	4606      	mov	r6, r0
  404934:	460f      	mov	r7, r1
  404936:	d1e4      	bne.n	404902 <_dtoa_r+0xc82>
  404938:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40493c:	4b3b      	ldr	r3, [pc, #236]	; (404a2c <_dtoa_r+0xdac>)
  40493e:	2200      	movs	r2, #0
  404940:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404944:	f002 f914 	bl	406b70 <__adddf3>
  404948:	4632      	mov	r2, r6
  40494a:	463b      	mov	r3, r7
  40494c:	f002 fd34 	bl	4073b8 <__aeabi_dcmplt>
  404950:	2800      	cmp	r0, #0
  404952:	d046      	beq.n	4049e2 <_dtoa_r+0xd62>
  404954:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404956:	9302      	str	r3, [sp, #8]
  404958:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40495c:	f7ff bb43 	b.w	403fe6 <_dtoa_r+0x366>
  404960:	f04f 0800 	mov.w	r8, #0
  404964:	4646      	mov	r6, r8
  404966:	e6a9      	b.n	4046bc <_dtoa_r+0xa3c>
  404968:	9b08      	ldr	r3, [sp, #32]
  40496a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40496c:	1a9d      	subs	r5, r3, r2
  40496e:	2300      	movs	r3, #0
  404970:	f7ff bb71 	b.w	404056 <_dtoa_r+0x3d6>
  404974:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404976:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404978:	9d08      	ldr	r5, [sp, #32]
  40497a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40497e:	f7ff bb6a 	b.w	404056 <_dtoa_r+0x3d6>
  404982:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404986:	f04f 0a02 	mov.w	sl, #2
  40498a:	e56e      	b.n	40446a <_dtoa_r+0x7ea>
  40498c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40498e:	2b00      	cmp	r3, #0
  404990:	f43f aeb8 	beq.w	404704 <_dtoa_r+0xa84>
  404994:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404996:	2b00      	cmp	r3, #0
  404998:	f77f aede 	ble.w	404758 <_dtoa_r+0xad8>
  40499c:	2200      	movs	r2, #0
  40499e:	4b24      	ldr	r3, [pc, #144]	; (404a30 <_dtoa_r+0xdb0>)
  4049a0:	4638      	mov	r0, r7
  4049a2:	4641      	mov	r1, r8
  4049a4:	f002 fa96 	bl	406ed4 <__aeabi_dmul>
  4049a8:	4607      	mov	r7, r0
  4049aa:	4688      	mov	r8, r1
  4049ac:	f10a 0001 	add.w	r0, sl, #1
  4049b0:	f002 fa2a 	bl	406e08 <__aeabi_i2d>
  4049b4:	463a      	mov	r2, r7
  4049b6:	4643      	mov	r3, r8
  4049b8:	f002 fa8c 	bl	406ed4 <__aeabi_dmul>
  4049bc:	2200      	movs	r2, #0
  4049be:	4b17      	ldr	r3, [pc, #92]	; (404a1c <_dtoa_r+0xd9c>)
  4049c0:	f002 f8d6 	bl	406b70 <__adddf3>
  4049c4:	9a02      	ldr	r2, [sp, #8]
  4049c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4049c8:	9312      	str	r3, [sp, #72]	; 0x48
  4049ca:	3a01      	subs	r2, #1
  4049cc:	4605      	mov	r5, r0
  4049ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4049d2:	9215      	str	r2, [sp, #84]	; 0x54
  4049d4:	e56a      	b.n	4044ac <_dtoa_r+0x82c>
  4049d6:	2239      	movs	r2, #57	; 0x39
  4049d8:	46b3      	mov	fp, r6
  4049da:	703a      	strb	r2, [r7, #0]
  4049dc:	9e06      	ldr	r6, [sp, #24]
  4049de:	1c7d      	adds	r5, r7, #1
  4049e0:	e4c0      	b.n	404364 <_dtoa_r+0x6e4>
  4049e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4049e6:	2000      	movs	r0, #0
  4049e8:	4910      	ldr	r1, [pc, #64]	; (404a2c <_dtoa_r+0xdac>)
  4049ea:	f002 f8bf 	bl	406b6c <__aeabi_dsub>
  4049ee:	4632      	mov	r2, r6
  4049f0:	463b      	mov	r3, r7
  4049f2:	f002 fcff 	bl	4073f4 <__aeabi_dcmpgt>
  4049f6:	b908      	cbnz	r0, 4049fc <_dtoa_r+0xd7c>
  4049f8:	e6ae      	b.n	404758 <_dtoa_r+0xad8>
  4049fa:	4615      	mov	r5, r2
  4049fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a00:	2b30      	cmp	r3, #48	; 0x30
  404a02:	f105 32ff 	add.w	r2, r5, #4294967295
  404a06:	d0f8      	beq.n	4049fa <_dtoa_r+0xd7a>
  404a08:	e5d7      	b.n	4045ba <_dtoa_r+0x93a>
  404a0a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404a0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404a10:	9302      	str	r3, [sp, #8]
  404a12:	f7ff bae8 	b.w	403fe6 <_dtoa_r+0x366>
  404a16:	970c      	str	r7, [sp, #48]	; 0x30
  404a18:	f7ff bba5 	b.w	404166 <_dtoa_r+0x4e6>
  404a1c:	401c0000 	.word	0x401c0000
  404a20:	40140000 	.word	0x40140000
  404a24:	004078e0 	.word	0x004078e0
  404a28:	004078b8 	.word	0x004078b8
  404a2c:	3fe00000 	.word	0x3fe00000
  404a30:	40240000 	.word	0x40240000
  404a34:	2b39      	cmp	r3, #57	; 0x39
  404a36:	f8cd b018 	str.w	fp, [sp, #24]
  404a3a:	46d0      	mov	r8, sl
  404a3c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404a40:	469a      	mov	sl, r3
  404a42:	d0c8      	beq.n	4049d6 <_dtoa_r+0xd56>
  404a44:	f1bb 0f00 	cmp.w	fp, #0
  404a48:	f73f aebf 	bgt.w	4047ca <_dtoa_r+0xb4a>
  404a4c:	e6bf      	b.n	4047ce <_dtoa_r+0xb4e>
  404a4e:	f47f aebe 	bne.w	4047ce <_dtoa_r+0xb4e>
  404a52:	f01a 0f01 	tst.w	sl, #1
  404a56:	f43f aeba 	beq.w	4047ce <_dtoa_r+0xb4e>
  404a5a:	e6b2      	b.n	4047c2 <_dtoa_r+0xb42>
  404a5c:	f04f 0800 	mov.w	r8, #0
  404a60:	4646      	mov	r6, r8
  404a62:	e5e9      	b.n	404638 <_dtoa_r+0x9b8>
  404a64:	4631      	mov	r1, r6
  404a66:	2300      	movs	r3, #0
  404a68:	220a      	movs	r2, #10
  404a6a:	4620      	mov	r0, r4
  404a6c:	f001 f938 	bl	405ce0 <__multadd>
  404a70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a72:	2b00      	cmp	r3, #0
  404a74:	4606      	mov	r6, r0
  404a76:	dd0a      	ble.n	404a8e <_dtoa_r+0xe0e>
  404a78:	930a      	str	r3, [sp, #40]	; 0x28
  404a7a:	f7ff bbaa 	b.w	4041d2 <_dtoa_r+0x552>
  404a7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a80:	2b02      	cmp	r3, #2
  404a82:	dc23      	bgt.n	404acc <_dtoa_r+0xe4c>
  404a84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a86:	e43b      	b.n	404300 <_dtoa_r+0x680>
  404a88:	f04f 0a02 	mov.w	sl, #2
  404a8c:	e4ed      	b.n	40446a <_dtoa_r+0x7ea>
  404a8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a90:	2b02      	cmp	r3, #2
  404a92:	dc1b      	bgt.n	404acc <_dtoa_r+0xe4c>
  404a94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a96:	e7ef      	b.n	404a78 <_dtoa_r+0xdf8>
  404a98:	2500      	movs	r5, #0
  404a9a:	6465      	str	r5, [r4, #68]	; 0x44
  404a9c:	4629      	mov	r1, r5
  404a9e:	4620      	mov	r0, r4
  404aa0:	f001 f8ee 	bl	405c80 <_Balloc>
  404aa4:	f04f 33ff 	mov.w	r3, #4294967295
  404aa8:	930a      	str	r3, [sp, #40]	; 0x28
  404aaa:	930f      	str	r3, [sp, #60]	; 0x3c
  404aac:	2301      	movs	r3, #1
  404aae:	9004      	str	r0, [sp, #16]
  404ab0:	9525      	str	r5, [sp, #148]	; 0x94
  404ab2:	6420      	str	r0, [r4, #64]	; 0x40
  404ab4:	930b      	str	r3, [sp, #44]	; 0x2c
  404ab6:	f7ff b9dd 	b.w	403e74 <_dtoa_r+0x1f4>
  404aba:	2501      	movs	r5, #1
  404abc:	f7ff b9a5 	b.w	403e0a <_dtoa_r+0x18a>
  404ac0:	f43f ab69 	beq.w	404196 <_dtoa_r+0x516>
  404ac4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404ac8:	f7ff bbf9 	b.w	4042be <_dtoa_r+0x63e>
  404acc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404ace:	930a      	str	r3, [sp, #40]	; 0x28
  404ad0:	e5e5      	b.n	40469e <_dtoa_r+0xa1e>
  404ad2:	bf00      	nop

00404ad4 <__sflush_r>:
  404ad4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404ad8:	b29a      	uxth	r2, r3
  404ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ade:	460d      	mov	r5, r1
  404ae0:	0711      	lsls	r1, r2, #28
  404ae2:	4680      	mov	r8, r0
  404ae4:	d43a      	bmi.n	404b5c <__sflush_r+0x88>
  404ae6:	686a      	ldr	r2, [r5, #4]
  404ae8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404aec:	2a00      	cmp	r2, #0
  404aee:	81ab      	strh	r3, [r5, #12]
  404af0:	dd6f      	ble.n	404bd2 <__sflush_r+0xfe>
  404af2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404af4:	2c00      	cmp	r4, #0
  404af6:	d049      	beq.n	404b8c <__sflush_r+0xb8>
  404af8:	2200      	movs	r2, #0
  404afa:	b29b      	uxth	r3, r3
  404afc:	f8d8 6000 	ldr.w	r6, [r8]
  404b00:	f8c8 2000 	str.w	r2, [r8]
  404b04:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404b08:	d067      	beq.n	404bda <__sflush_r+0x106>
  404b0a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404b0c:	075f      	lsls	r7, r3, #29
  404b0e:	d505      	bpl.n	404b1c <__sflush_r+0x48>
  404b10:	6869      	ldr	r1, [r5, #4]
  404b12:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404b14:	1a52      	subs	r2, r2, r1
  404b16:	b10b      	cbz	r3, 404b1c <__sflush_r+0x48>
  404b18:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404b1a:	1ad2      	subs	r2, r2, r3
  404b1c:	2300      	movs	r3, #0
  404b1e:	69e9      	ldr	r1, [r5, #28]
  404b20:	4640      	mov	r0, r8
  404b22:	47a0      	blx	r4
  404b24:	1c44      	adds	r4, r0, #1
  404b26:	d03c      	beq.n	404ba2 <__sflush_r+0xce>
  404b28:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404b2c:	692a      	ldr	r2, [r5, #16]
  404b2e:	602a      	str	r2, [r5, #0]
  404b30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404b34:	2200      	movs	r2, #0
  404b36:	81ab      	strh	r3, [r5, #12]
  404b38:	04db      	lsls	r3, r3, #19
  404b3a:	606a      	str	r2, [r5, #4]
  404b3c:	d447      	bmi.n	404bce <__sflush_r+0xfa>
  404b3e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404b40:	f8c8 6000 	str.w	r6, [r8]
  404b44:	b311      	cbz	r1, 404b8c <__sflush_r+0xb8>
  404b46:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404b4a:	4299      	cmp	r1, r3
  404b4c:	d002      	beq.n	404b54 <__sflush_r+0x80>
  404b4e:	4640      	mov	r0, r8
  404b50:	f000 f9de 	bl	404f10 <_free_r>
  404b54:	2000      	movs	r0, #0
  404b56:	6328      	str	r0, [r5, #48]	; 0x30
  404b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b5c:	692e      	ldr	r6, [r5, #16]
  404b5e:	b1ae      	cbz	r6, 404b8c <__sflush_r+0xb8>
  404b60:	682c      	ldr	r4, [r5, #0]
  404b62:	602e      	str	r6, [r5, #0]
  404b64:	0791      	lsls	r1, r2, #30
  404b66:	bf0c      	ite	eq
  404b68:	696b      	ldreq	r3, [r5, #20]
  404b6a:	2300      	movne	r3, #0
  404b6c:	1ba4      	subs	r4, r4, r6
  404b6e:	60ab      	str	r3, [r5, #8]
  404b70:	e00a      	b.n	404b88 <__sflush_r+0xb4>
  404b72:	4623      	mov	r3, r4
  404b74:	4632      	mov	r2, r6
  404b76:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404b78:	69e9      	ldr	r1, [r5, #28]
  404b7a:	4640      	mov	r0, r8
  404b7c:	47b8      	blx	r7
  404b7e:	2800      	cmp	r0, #0
  404b80:	eba4 0400 	sub.w	r4, r4, r0
  404b84:	4406      	add	r6, r0
  404b86:	dd04      	ble.n	404b92 <__sflush_r+0xbe>
  404b88:	2c00      	cmp	r4, #0
  404b8a:	dcf2      	bgt.n	404b72 <__sflush_r+0x9e>
  404b8c:	2000      	movs	r0, #0
  404b8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b92:	89ab      	ldrh	r3, [r5, #12]
  404b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b98:	81ab      	strh	r3, [r5, #12]
  404b9a:	f04f 30ff 	mov.w	r0, #4294967295
  404b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ba2:	f8d8 4000 	ldr.w	r4, [r8]
  404ba6:	2c1d      	cmp	r4, #29
  404ba8:	d8f3      	bhi.n	404b92 <__sflush_r+0xbe>
  404baa:	4b19      	ldr	r3, [pc, #100]	; (404c10 <__sflush_r+0x13c>)
  404bac:	40e3      	lsrs	r3, r4
  404bae:	43db      	mvns	r3, r3
  404bb0:	f013 0301 	ands.w	r3, r3, #1
  404bb4:	d1ed      	bne.n	404b92 <__sflush_r+0xbe>
  404bb6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404bba:	606b      	str	r3, [r5, #4]
  404bbc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404bc0:	6929      	ldr	r1, [r5, #16]
  404bc2:	81ab      	strh	r3, [r5, #12]
  404bc4:	04da      	lsls	r2, r3, #19
  404bc6:	6029      	str	r1, [r5, #0]
  404bc8:	d5b9      	bpl.n	404b3e <__sflush_r+0x6a>
  404bca:	2c00      	cmp	r4, #0
  404bcc:	d1b7      	bne.n	404b3e <__sflush_r+0x6a>
  404bce:	6528      	str	r0, [r5, #80]	; 0x50
  404bd0:	e7b5      	b.n	404b3e <__sflush_r+0x6a>
  404bd2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404bd4:	2a00      	cmp	r2, #0
  404bd6:	dc8c      	bgt.n	404af2 <__sflush_r+0x1e>
  404bd8:	e7d8      	b.n	404b8c <__sflush_r+0xb8>
  404bda:	2301      	movs	r3, #1
  404bdc:	69e9      	ldr	r1, [r5, #28]
  404bde:	4640      	mov	r0, r8
  404be0:	47a0      	blx	r4
  404be2:	1c43      	adds	r3, r0, #1
  404be4:	4602      	mov	r2, r0
  404be6:	d002      	beq.n	404bee <__sflush_r+0x11a>
  404be8:	89ab      	ldrh	r3, [r5, #12]
  404bea:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404bec:	e78e      	b.n	404b0c <__sflush_r+0x38>
  404bee:	f8d8 3000 	ldr.w	r3, [r8]
  404bf2:	2b00      	cmp	r3, #0
  404bf4:	d0f8      	beq.n	404be8 <__sflush_r+0x114>
  404bf6:	2b1d      	cmp	r3, #29
  404bf8:	d001      	beq.n	404bfe <__sflush_r+0x12a>
  404bfa:	2b16      	cmp	r3, #22
  404bfc:	d102      	bne.n	404c04 <__sflush_r+0x130>
  404bfe:	f8c8 6000 	str.w	r6, [r8]
  404c02:	e7c3      	b.n	404b8c <__sflush_r+0xb8>
  404c04:	89ab      	ldrh	r3, [r5, #12]
  404c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c0a:	81ab      	strh	r3, [r5, #12]
  404c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c10:	20400001 	.word	0x20400001

00404c14 <_fflush_r>:
  404c14:	b538      	push	{r3, r4, r5, lr}
  404c16:	460d      	mov	r5, r1
  404c18:	4604      	mov	r4, r0
  404c1a:	b108      	cbz	r0, 404c20 <_fflush_r+0xc>
  404c1c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c1e:	b1bb      	cbz	r3, 404c50 <_fflush_r+0x3c>
  404c20:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404c24:	b188      	cbz	r0, 404c4a <_fflush_r+0x36>
  404c26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404c28:	07db      	lsls	r3, r3, #31
  404c2a:	d401      	bmi.n	404c30 <_fflush_r+0x1c>
  404c2c:	0581      	lsls	r1, r0, #22
  404c2e:	d517      	bpl.n	404c60 <_fflush_r+0x4c>
  404c30:	4620      	mov	r0, r4
  404c32:	4629      	mov	r1, r5
  404c34:	f7ff ff4e 	bl	404ad4 <__sflush_r>
  404c38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404c3a:	07da      	lsls	r2, r3, #31
  404c3c:	4604      	mov	r4, r0
  404c3e:	d402      	bmi.n	404c46 <_fflush_r+0x32>
  404c40:	89ab      	ldrh	r3, [r5, #12]
  404c42:	059b      	lsls	r3, r3, #22
  404c44:	d507      	bpl.n	404c56 <_fflush_r+0x42>
  404c46:	4620      	mov	r0, r4
  404c48:	bd38      	pop	{r3, r4, r5, pc}
  404c4a:	4604      	mov	r4, r0
  404c4c:	4620      	mov	r0, r4
  404c4e:	bd38      	pop	{r3, r4, r5, pc}
  404c50:	f000 f838 	bl	404cc4 <__sinit>
  404c54:	e7e4      	b.n	404c20 <_fflush_r+0xc>
  404c56:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c58:	f000 fc04 	bl	405464 <__retarget_lock_release_recursive>
  404c5c:	4620      	mov	r0, r4
  404c5e:	bd38      	pop	{r3, r4, r5, pc}
  404c60:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c62:	f000 fbfd 	bl	405460 <__retarget_lock_acquire_recursive>
  404c66:	e7e3      	b.n	404c30 <_fflush_r+0x1c>

00404c68 <_cleanup_r>:
  404c68:	4901      	ldr	r1, [pc, #4]	; (404c70 <_cleanup_r+0x8>)
  404c6a:	f000 bbaf 	b.w	4053cc <_fwalk_reent>
  404c6e:	bf00      	nop
  404c70:	004069fd 	.word	0x004069fd

00404c74 <std.isra.0>:
  404c74:	b510      	push	{r4, lr}
  404c76:	2300      	movs	r3, #0
  404c78:	4604      	mov	r4, r0
  404c7a:	8181      	strh	r1, [r0, #12]
  404c7c:	81c2      	strh	r2, [r0, #14]
  404c7e:	6003      	str	r3, [r0, #0]
  404c80:	6043      	str	r3, [r0, #4]
  404c82:	6083      	str	r3, [r0, #8]
  404c84:	6643      	str	r3, [r0, #100]	; 0x64
  404c86:	6103      	str	r3, [r0, #16]
  404c88:	6143      	str	r3, [r0, #20]
  404c8a:	6183      	str	r3, [r0, #24]
  404c8c:	4619      	mov	r1, r3
  404c8e:	2208      	movs	r2, #8
  404c90:	305c      	adds	r0, #92	; 0x5c
  404c92:	f7fc fc11 	bl	4014b8 <memset>
  404c96:	4807      	ldr	r0, [pc, #28]	; (404cb4 <std.isra.0+0x40>)
  404c98:	4907      	ldr	r1, [pc, #28]	; (404cb8 <std.isra.0+0x44>)
  404c9a:	4a08      	ldr	r2, [pc, #32]	; (404cbc <std.isra.0+0x48>)
  404c9c:	4b08      	ldr	r3, [pc, #32]	; (404cc0 <std.isra.0+0x4c>)
  404c9e:	6220      	str	r0, [r4, #32]
  404ca0:	61e4      	str	r4, [r4, #28]
  404ca2:	6261      	str	r1, [r4, #36]	; 0x24
  404ca4:	62a2      	str	r2, [r4, #40]	; 0x28
  404ca6:	62e3      	str	r3, [r4, #44]	; 0x2c
  404ca8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404cb0:	f000 bbd2 	b.w	405458 <__retarget_lock_init_recursive>
  404cb4:	004065e5 	.word	0x004065e5
  404cb8:	00406609 	.word	0x00406609
  404cbc:	00406645 	.word	0x00406645
  404cc0:	00406665 	.word	0x00406665

00404cc4 <__sinit>:
  404cc4:	b510      	push	{r4, lr}
  404cc6:	4604      	mov	r4, r0
  404cc8:	4812      	ldr	r0, [pc, #72]	; (404d14 <__sinit+0x50>)
  404cca:	f000 fbc9 	bl	405460 <__retarget_lock_acquire_recursive>
  404cce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404cd0:	b9d2      	cbnz	r2, 404d08 <__sinit+0x44>
  404cd2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404cd6:	4810      	ldr	r0, [pc, #64]	; (404d18 <__sinit+0x54>)
  404cd8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404cdc:	2103      	movs	r1, #3
  404cde:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404ce2:	63e0      	str	r0, [r4, #60]	; 0x3c
  404ce4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404ce8:	6860      	ldr	r0, [r4, #4]
  404cea:	2104      	movs	r1, #4
  404cec:	f7ff ffc2 	bl	404c74 <std.isra.0>
  404cf0:	2201      	movs	r2, #1
  404cf2:	2109      	movs	r1, #9
  404cf4:	68a0      	ldr	r0, [r4, #8]
  404cf6:	f7ff ffbd 	bl	404c74 <std.isra.0>
  404cfa:	2202      	movs	r2, #2
  404cfc:	2112      	movs	r1, #18
  404cfe:	68e0      	ldr	r0, [r4, #12]
  404d00:	f7ff ffb8 	bl	404c74 <std.isra.0>
  404d04:	2301      	movs	r3, #1
  404d06:	63a3      	str	r3, [r4, #56]	; 0x38
  404d08:	4802      	ldr	r0, [pc, #8]	; (404d14 <__sinit+0x50>)
  404d0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404d0e:	f000 bba9 	b.w	405464 <__retarget_lock_release_recursive>
  404d12:	bf00      	nop
  404d14:	20400aa4 	.word	0x20400aa4
  404d18:	00404c69 	.word	0x00404c69

00404d1c <__sfp_lock_acquire>:
  404d1c:	4801      	ldr	r0, [pc, #4]	; (404d24 <__sfp_lock_acquire+0x8>)
  404d1e:	f000 bb9f 	b.w	405460 <__retarget_lock_acquire_recursive>
  404d22:	bf00      	nop
  404d24:	20400ab8 	.word	0x20400ab8

00404d28 <__sfp_lock_release>:
  404d28:	4801      	ldr	r0, [pc, #4]	; (404d30 <__sfp_lock_release+0x8>)
  404d2a:	f000 bb9b 	b.w	405464 <__retarget_lock_release_recursive>
  404d2e:	bf00      	nop
  404d30:	20400ab8 	.word	0x20400ab8

00404d34 <__libc_fini_array>:
  404d34:	b538      	push	{r3, r4, r5, lr}
  404d36:	4c0a      	ldr	r4, [pc, #40]	; (404d60 <__libc_fini_array+0x2c>)
  404d38:	4d0a      	ldr	r5, [pc, #40]	; (404d64 <__libc_fini_array+0x30>)
  404d3a:	1b64      	subs	r4, r4, r5
  404d3c:	10a4      	asrs	r4, r4, #2
  404d3e:	d00a      	beq.n	404d56 <__libc_fini_array+0x22>
  404d40:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404d44:	3b01      	subs	r3, #1
  404d46:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404d4a:	3c01      	subs	r4, #1
  404d4c:	f855 3904 	ldr.w	r3, [r5], #-4
  404d50:	4798      	blx	r3
  404d52:	2c00      	cmp	r4, #0
  404d54:	d1f9      	bne.n	404d4a <__libc_fini_array+0x16>
  404d56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404d5a:	f002 beb7 	b.w	407acc <_fini>
  404d5e:	bf00      	nop
  404d60:	00407adc 	.word	0x00407adc
  404d64:	00407ad8 	.word	0x00407ad8

00404d68 <__fputwc>:
  404d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404d6c:	b082      	sub	sp, #8
  404d6e:	4680      	mov	r8, r0
  404d70:	4689      	mov	r9, r1
  404d72:	4614      	mov	r4, r2
  404d74:	f000 fb54 	bl	405420 <__locale_mb_cur_max>
  404d78:	2801      	cmp	r0, #1
  404d7a:	d036      	beq.n	404dea <__fputwc+0x82>
  404d7c:	464a      	mov	r2, r9
  404d7e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404d82:	a901      	add	r1, sp, #4
  404d84:	4640      	mov	r0, r8
  404d86:	f001 fd47 	bl	406818 <_wcrtomb_r>
  404d8a:	1c42      	adds	r2, r0, #1
  404d8c:	4606      	mov	r6, r0
  404d8e:	d025      	beq.n	404ddc <__fputwc+0x74>
  404d90:	b3a8      	cbz	r0, 404dfe <__fputwc+0x96>
  404d92:	f89d e004 	ldrb.w	lr, [sp, #4]
  404d96:	2500      	movs	r5, #0
  404d98:	f10d 0a04 	add.w	sl, sp, #4
  404d9c:	e009      	b.n	404db2 <__fputwc+0x4a>
  404d9e:	6823      	ldr	r3, [r4, #0]
  404da0:	1c5a      	adds	r2, r3, #1
  404da2:	6022      	str	r2, [r4, #0]
  404da4:	f883 e000 	strb.w	lr, [r3]
  404da8:	3501      	adds	r5, #1
  404daa:	42b5      	cmp	r5, r6
  404dac:	d227      	bcs.n	404dfe <__fputwc+0x96>
  404dae:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404db2:	68a3      	ldr	r3, [r4, #8]
  404db4:	3b01      	subs	r3, #1
  404db6:	2b00      	cmp	r3, #0
  404db8:	60a3      	str	r3, [r4, #8]
  404dba:	daf0      	bge.n	404d9e <__fputwc+0x36>
  404dbc:	69a7      	ldr	r7, [r4, #24]
  404dbe:	42bb      	cmp	r3, r7
  404dc0:	4671      	mov	r1, lr
  404dc2:	4622      	mov	r2, r4
  404dc4:	4640      	mov	r0, r8
  404dc6:	db02      	blt.n	404dce <__fputwc+0x66>
  404dc8:	f1be 0f0a 	cmp.w	lr, #10
  404dcc:	d1e7      	bne.n	404d9e <__fputwc+0x36>
  404dce:	f001 fccb 	bl	406768 <__swbuf_r>
  404dd2:	1c43      	adds	r3, r0, #1
  404dd4:	d1e8      	bne.n	404da8 <__fputwc+0x40>
  404dd6:	b002      	add	sp, #8
  404dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404ddc:	89a3      	ldrh	r3, [r4, #12]
  404dde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404de2:	81a3      	strh	r3, [r4, #12]
  404de4:	b002      	add	sp, #8
  404de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404dea:	f109 33ff 	add.w	r3, r9, #4294967295
  404dee:	2bfe      	cmp	r3, #254	; 0xfe
  404df0:	d8c4      	bhi.n	404d7c <__fputwc+0x14>
  404df2:	fa5f fe89 	uxtb.w	lr, r9
  404df6:	4606      	mov	r6, r0
  404df8:	f88d e004 	strb.w	lr, [sp, #4]
  404dfc:	e7cb      	b.n	404d96 <__fputwc+0x2e>
  404dfe:	4648      	mov	r0, r9
  404e00:	b002      	add	sp, #8
  404e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e06:	bf00      	nop

00404e08 <_fputwc_r>:
  404e08:	b530      	push	{r4, r5, lr}
  404e0a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404e0c:	f013 0f01 	tst.w	r3, #1
  404e10:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404e14:	4614      	mov	r4, r2
  404e16:	b083      	sub	sp, #12
  404e18:	4605      	mov	r5, r0
  404e1a:	b29a      	uxth	r2, r3
  404e1c:	d101      	bne.n	404e22 <_fputwc_r+0x1a>
  404e1e:	0590      	lsls	r0, r2, #22
  404e20:	d51c      	bpl.n	404e5c <_fputwc_r+0x54>
  404e22:	0490      	lsls	r0, r2, #18
  404e24:	d406      	bmi.n	404e34 <_fputwc_r+0x2c>
  404e26:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404e28:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404e2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404e30:	81a3      	strh	r3, [r4, #12]
  404e32:	6662      	str	r2, [r4, #100]	; 0x64
  404e34:	4628      	mov	r0, r5
  404e36:	4622      	mov	r2, r4
  404e38:	f7ff ff96 	bl	404d68 <__fputwc>
  404e3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404e3e:	07da      	lsls	r2, r3, #31
  404e40:	4605      	mov	r5, r0
  404e42:	d402      	bmi.n	404e4a <_fputwc_r+0x42>
  404e44:	89a3      	ldrh	r3, [r4, #12]
  404e46:	059b      	lsls	r3, r3, #22
  404e48:	d502      	bpl.n	404e50 <_fputwc_r+0x48>
  404e4a:	4628      	mov	r0, r5
  404e4c:	b003      	add	sp, #12
  404e4e:	bd30      	pop	{r4, r5, pc}
  404e50:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e52:	f000 fb07 	bl	405464 <__retarget_lock_release_recursive>
  404e56:	4628      	mov	r0, r5
  404e58:	b003      	add	sp, #12
  404e5a:	bd30      	pop	{r4, r5, pc}
  404e5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e5e:	9101      	str	r1, [sp, #4]
  404e60:	f000 fafe 	bl	405460 <__retarget_lock_acquire_recursive>
  404e64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e68:	9901      	ldr	r1, [sp, #4]
  404e6a:	b29a      	uxth	r2, r3
  404e6c:	e7d9      	b.n	404e22 <_fputwc_r+0x1a>
  404e6e:	bf00      	nop

00404e70 <_malloc_trim_r>:
  404e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e72:	4f24      	ldr	r7, [pc, #144]	; (404f04 <_malloc_trim_r+0x94>)
  404e74:	460c      	mov	r4, r1
  404e76:	4606      	mov	r6, r0
  404e78:	f000 fef6 	bl	405c68 <__malloc_lock>
  404e7c:	68bb      	ldr	r3, [r7, #8]
  404e7e:	685d      	ldr	r5, [r3, #4]
  404e80:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404e84:	310f      	adds	r1, #15
  404e86:	f025 0503 	bic.w	r5, r5, #3
  404e8a:	4429      	add	r1, r5
  404e8c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404e90:	f021 010f 	bic.w	r1, r1, #15
  404e94:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404e98:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404e9c:	db07      	blt.n	404eae <_malloc_trim_r+0x3e>
  404e9e:	2100      	movs	r1, #0
  404ea0:	4630      	mov	r0, r6
  404ea2:	f001 fb8d 	bl	4065c0 <_sbrk_r>
  404ea6:	68bb      	ldr	r3, [r7, #8]
  404ea8:	442b      	add	r3, r5
  404eaa:	4298      	cmp	r0, r3
  404eac:	d004      	beq.n	404eb8 <_malloc_trim_r+0x48>
  404eae:	4630      	mov	r0, r6
  404eb0:	f000 fee0 	bl	405c74 <__malloc_unlock>
  404eb4:	2000      	movs	r0, #0
  404eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404eb8:	4261      	negs	r1, r4
  404eba:	4630      	mov	r0, r6
  404ebc:	f001 fb80 	bl	4065c0 <_sbrk_r>
  404ec0:	3001      	adds	r0, #1
  404ec2:	d00d      	beq.n	404ee0 <_malloc_trim_r+0x70>
  404ec4:	4b10      	ldr	r3, [pc, #64]	; (404f08 <_malloc_trim_r+0x98>)
  404ec6:	68ba      	ldr	r2, [r7, #8]
  404ec8:	6819      	ldr	r1, [r3, #0]
  404eca:	1b2d      	subs	r5, r5, r4
  404ecc:	f045 0501 	orr.w	r5, r5, #1
  404ed0:	4630      	mov	r0, r6
  404ed2:	1b09      	subs	r1, r1, r4
  404ed4:	6055      	str	r5, [r2, #4]
  404ed6:	6019      	str	r1, [r3, #0]
  404ed8:	f000 fecc 	bl	405c74 <__malloc_unlock>
  404edc:	2001      	movs	r0, #1
  404ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ee0:	2100      	movs	r1, #0
  404ee2:	4630      	mov	r0, r6
  404ee4:	f001 fb6c 	bl	4065c0 <_sbrk_r>
  404ee8:	68ba      	ldr	r2, [r7, #8]
  404eea:	1a83      	subs	r3, r0, r2
  404eec:	2b0f      	cmp	r3, #15
  404eee:	ddde      	ble.n	404eae <_malloc_trim_r+0x3e>
  404ef0:	4c06      	ldr	r4, [pc, #24]	; (404f0c <_malloc_trim_r+0x9c>)
  404ef2:	4905      	ldr	r1, [pc, #20]	; (404f08 <_malloc_trim_r+0x98>)
  404ef4:	6824      	ldr	r4, [r4, #0]
  404ef6:	f043 0301 	orr.w	r3, r3, #1
  404efa:	1b00      	subs	r0, r0, r4
  404efc:	6053      	str	r3, [r2, #4]
  404efe:	6008      	str	r0, [r1, #0]
  404f00:	e7d5      	b.n	404eae <_malloc_trim_r+0x3e>
  404f02:	bf00      	nop
  404f04:	204005a8 	.word	0x204005a8
  404f08:	20400a58 	.word	0x20400a58
  404f0c:	204009b0 	.word	0x204009b0

00404f10 <_free_r>:
  404f10:	2900      	cmp	r1, #0
  404f12:	d044      	beq.n	404f9e <_free_r+0x8e>
  404f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f18:	460d      	mov	r5, r1
  404f1a:	4680      	mov	r8, r0
  404f1c:	f000 fea4 	bl	405c68 <__malloc_lock>
  404f20:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404f24:	4969      	ldr	r1, [pc, #420]	; (4050cc <_free_r+0x1bc>)
  404f26:	f027 0301 	bic.w	r3, r7, #1
  404f2a:	f1a5 0408 	sub.w	r4, r5, #8
  404f2e:	18e2      	adds	r2, r4, r3
  404f30:	688e      	ldr	r6, [r1, #8]
  404f32:	6850      	ldr	r0, [r2, #4]
  404f34:	42b2      	cmp	r2, r6
  404f36:	f020 0003 	bic.w	r0, r0, #3
  404f3a:	d05e      	beq.n	404ffa <_free_r+0xea>
  404f3c:	07fe      	lsls	r6, r7, #31
  404f3e:	6050      	str	r0, [r2, #4]
  404f40:	d40b      	bmi.n	404f5a <_free_r+0x4a>
  404f42:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404f46:	1be4      	subs	r4, r4, r7
  404f48:	f101 0e08 	add.w	lr, r1, #8
  404f4c:	68a5      	ldr	r5, [r4, #8]
  404f4e:	4575      	cmp	r5, lr
  404f50:	443b      	add	r3, r7
  404f52:	d06d      	beq.n	405030 <_free_r+0x120>
  404f54:	68e7      	ldr	r7, [r4, #12]
  404f56:	60ef      	str	r7, [r5, #12]
  404f58:	60bd      	str	r5, [r7, #8]
  404f5a:	1815      	adds	r5, r2, r0
  404f5c:	686d      	ldr	r5, [r5, #4]
  404f5e:	07ed      	lsls	r5, r5, #31
  404f60:	d53e      	bpl.n	404fe0 <_free_r+0xd0>
  404f62:	f043 0201 	orr.w	r2, r3, #1
  404f66:	6062      	str	r2, [r4, #4]
  404f68:	50e3      	str	r3, [r4, r3]
  404f6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404f6e:	d217      	bcs.n	404fa0 <_free_r+0x90>
  404f70:	08db      	lsrs	r3, r3, #3
  404f72:	1c58      	adds	r0, r3, #1
  404f74:	109a      	asrs	r2, r3, #2
  404f76:	684d      	ldr	r5, [r1, #4]
  404f78:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404f7c:	60a7      	str	r7, [r4, #8]
  404f7e:	2301      	movs	r3, #1
  404f80:	4093      	lsls	r3, r2
  404f82:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404f86:	432b      	orrs	r3, r5
  404f88:	3a08      	subs	r2, #8
  404f8a:	60e2      	str	r2, [r4, #12]
  404f8c:	604b      	str	r3, [r1, #4]
  404f8e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404f92:	60fc      	str	r4, [r7, #12]
  404f94:	4640      	mov	r0, r8
  404f96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404f9a:	f000 be6b 	b.w	405c74 <__malloc_unlock>
  404f9e:	4770      	bx	lr
  404fa0:	0a5a      	lsrs	r2, r3, #9
  404fa2:	2a04      	cmp	r2, #4
  404fa4:	d852      	bhi.n	40504c <_free_r+0x13c>
  404fa6:	099a      	lsrs	r2, r3, #6
  404fa8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404fac:	00ff      	lsls	r7, r7, #3
  404fae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404fb2:	19c8      	adds	r0, r1, r7
  404fb4:	59ca      	ldr	r2, [r1, r7]
  404fb6:	3808      	subs	r0, #8
  404fb8:	4290      	cmp	r0, r2
  404fba:	d04f      	beq.n	40505c <_free_r+0x14c>
  404fbc:	6851      	ldr	r1, [r2, #4]
  404fbe:	f021 0103 	bic.w	r1, r1, #3
  404fc2:	428b      	cmp	r3, r1
  404fc4:	d232      	bcs.n	40502c <_free_r+0x11c>
  404fc6:	6892      	ldr	r2, [r2, #8]
  404fc8:	4290      	cmp	r0, r2
  404fca:	d1f7      	bne.n	404fbc <_free_r+0xac>
  404fcc:	68c3      	ldr	r3, [r0, #12]
  404fce:	60a0      	str	r0, [r4, #8]
  404fd0:	60e3      	str	r3, [r4, #12]
  404fd2:	609c      	str	r4, [r3, #8]
  404fd4:	60c4      	str	r4, [r0, #12]
  404fd6:	4640      	mov	r0, r8
  404fd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404fdc:	f000 be4a 	b.w	405c74 <__malloc_unlock>
  404fe0:	6895      	ldr	r5, [r2, #8]
  404fe2:	4f3b      	ldr	r7, [pc, #236]	; (4050d0 <_free_r+0x1c0>)
  404fe4:	42bd      	cmp	r5, r7
  404fe6:	4403      	add	r3, r0
  404fe8:	d040      	beq.n	40506c <_free_r+0x15c>
  404fea:	68d0      	ldr	r0, [r2, #12]
  404fec:	60e8      	str	r0, [r5, #12]
  404fee:	f043 0201 	orr.w	r2, r3, #1
  404ff2:	6085      	str	r5, [r0, #8]
  404ff4:	6062      	str	r2, [r4, #4]
  404ff6:	50e3      	str	r3, [r4, r3]
  404ff8:	e7b7      	b.n	404f6a <_free_r+0x5a>
  404ffa:	07ff      	lsls	r7, r7, #31
  404ffc:	4403      	add	r3, r0
  404ffe:	d407      	bmi.n	405010 <_free_r+0x100>
  405000:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405004:	1aa4      	subs	r4, r4, r2
  405006:	4413      	add	r3, r2
  405008:	68a0      	ldr	r0, [r4, #8]
  40500a:	68e2      	ldr	r2, [r4, #12]
  40500c:	60c2      	str	r2, [r0, #12]
  40500e:	6090      	str	r0, [r2, #8]
  405010:	4a30      	ldr	r2, [pc, #192]	; (4050d4 <_free_r+0x1c4>)
  405012:	6812      	ldr	r2, [r2, #0]
  405014:	f043 0001 	orr.w	r0, r3, #1
  405018:	4293      	cmp	r3, r2
  40501a:	6060      	str	r0, [r4, #4]
  40501c:	608c      	str	r4, [r1, #8]
  40501e:	d3b9      	bcc.n	404f94 <_free_r+0x84>
  405020:	4b2d      	ldr	r3, [pc, #180]	; (4050d8 <_free_r+0x1c8>)
  405022:	4640      	mov	r0, r8
  405024:	6819      	ldr	r1, [r3, #0]
  405026:	f7ff ff23 	bl	404e70 <_malloc_trim_r>
  40502a:	e7b3      	b.n	404f94 <_free_r+0x84>
  40502c:	4610      	mov	r0, r2
  40502e:	e7cd      	b.n	404fcc <_free_r+0xbc>
  405030:	1811      	adds	r1, r2, r0
  405032:	6849      	ldr	r1, [r1, #4]
  405034:	07c9      	lsls	r1, r1, #31
  405036:	d444      	bmi.n	4050c2 <_free_r+0x1b2>
  405038:	6891      	ldr	r1, [r2, #8]
  40503a:	68d2      	ldr	r2, [r2, #12]
  40503c:	60ca      	str	r2, [r1, #12]
  40503e:	4403      	add	r3, r0
  405040:	f043 0001 	orr.w	r0, r3, #1
  405044:	6091      	str	r1, [r2, #8]
  405046:	6060      	str	r0, [r4, #4]
  405048:	50e3      	str	r3, [r4, r3]
  40504a:	e7a3      	b.n	404f94 <_free_r+0x84>
  40504c:	2a14      	cmp	r2, #20
  40504e:	d816      	bhi.n	40507e <_free_r+0x16e>
  405050:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405054:	00ff      	lsls	r7, r7, #3
  405056:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40505a:	e7aa      	b.n	404fb2 <_free_r+0xa2>
  40505c:	10aa      	asrs	r2, r5, #2
  40505e:	2301      	movs	r3, #1
  405060:	684d      	ldr	r5, [r1, #4]
  405062:	4093      	lsls	r3, r2
  405064:	432b      	orrs	r3, r5
  405066:	604b      	str	r3, [r1, #4]
  405068:	4603      	mov	r3, r0
  40506a:	e7b0      	b.n	404fce <_free_r+0xbe>
  40506c:	f043 0201 	orr.w	r2, r3, #1
  405070:	614c      	str	r4, [r1, #20]
  405072:	610c      	str	r4, [r1, #16]
  405074:	60e5      	str	r5, [r4, #12]
  405076:	60a5      	str	r5, [r4, #8]
  405078:	6062      	str	r2, [r4, #4]
  40507a:	50e3      	str	r3, [r4, r3]
  40507c:	e78a      	b.n	404f94 <_free_r+0x84>
  40507e:	2a54      	cmp	r2, #84	; 0x54
  405080:	d806      	bhi.n	405090 <_free_r+0x180>
  405082:	0b1a      	lsrs	r2, r3, #12
  405084:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405088:	00ff      	lsls	r7, r7, #3
  40508a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40508e:	e790      	b.n	404fb2 <_free_r+0xa2>
  405090:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405094:	d806      	bhi.n	4050a4 <_free_r+0x194>
  405096:	0bda      	lsrs	r2, r3, #15
  405098:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40509c:	00ff      	lsls	r7, r7, #3
  40509e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4050a2:	e786      	b.n	404fb2 <_free_r+0xa2>
  4050a4:	f240 5054 	movw	r0, #1364	; 0x554
  4050a8:	4282      	cmp	r2, r0
  4050aa:	d806      	bhi.n	4050ba <_free_r+0x1aa>
  4050ac:	0c9a      	lsrs	r2, r3, #18
  4050ae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4050b2:	00ff      	lsls	r7, r7, #3
  4050b4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4050b8:	e77b      	b.n	404fb2 <_free_r+0xa2>
  4050ba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4050be:	257e      	movs	r5, #126	; 0x7e
  4050c0:	e777      	b.n	404fb2 <_free_r+0xa2>
  4050c2:	f043 0101 	orr.w	r1, r3, #1
  4050c6:	6061      	str	r1, [r4, #4]
  4050c8:	6013      	str	r3, [r2, #0]
  4050ca:	e763      	b.n	404f94 <_free_r+0x84>
  4050cc:	204005a8 	.word	0x204005a8
  4050d0:	204005b0 	.word	0x204005b0
  4050d4:	204009b4 	.word	0x204009b4
  4050d8:	20400a88 	.word	0x20400a88

004050dc <__sfvwrite_r>:
  4050dc:	6893      	ldr	r3, [r2, #8]
  4050de:	2b00      	cmp	r3, #0
  4050e0:	d073      	beq.n	4051ca <__sfvwrite_r+0xee>
  4050e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050e6:	898b      	ldrh	r3, [r1, #12]
  4050e8:	b083      	sub	sp, #12
  4050ea:	460c      	mov	r4, r1
  4050ec:	0719      	lsls	r1, r3, #28
  4050ee:	9000      	str	r0, [sp, #0]
  4050f0:	4616      	mov	r6, r2
  4050f2:	d526      	bpl.n	405142 <__sfvwrite_r+0x66>
  4050f4:	6922      	ldr	r2, [r4, #16]
  4050f6:	b322      	cbz	r2, 405142 <__sfvwrite_r+0x66>
  4050f8:	f013 0002 	ands.w	r0, r3, #2
  4050fc:	6835      	ldr	r5, [r6, #0]
  4050fe:	d02c      	beq.n	40515a <__sfvwrite_r+0x7e>
  405100:	f04f 0900 	mov.w	r9, #0
  405104:	4fb0      	ldr	r7, [pc, #704]	; (4053c8 <__sfvwrite_r+0x2ec>)
  405106:	46c8      	mov	r8, r9
  405108:	46b2      	mov	sl, r6
  40510a:	45b8      	cmp	r8, r7
  40510c:	4643      	mov	r3, r8
  40510e:	464a      	mov	r2, r9
  405110:	bf28      	it	cs
  405112:	463b      	movcs	r3, r7
  405114:	9800      	ldr	r0, [sp, #0]
  405116:	f1b8 0f00 	cmp.w	r8, #0
  40511a:	d050      	beq.n	4051be <__sfvwrite_r+0xe2>
  40511c:	69e1      	ldr	r1, [r4, #28]
  40511e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405120:	47b0      	blx	r6
  405122:	2800      	cmp	r0, #0
  405124:	dd58      	ble.n	4051d8 <__sfvwrite_r+0xfc>
  405126:	f8da 3008 	ldr.w	r3, [sl, #8]
  40512a:	1a1b      	subs	r3, r3, r0
  40512c:	4481      	add	r9, r0
  40512e:	eba8 0800 	sub.w	r8, r8, r0
  405132:	f8ca 3008 	str.w	r3, [sl, #8]
  405136:	2b00      	cmp	r3, #0
  405138:	d1e7      	bne.n	40510a <__sfvwrite_r+0x2e>
  40513a:	2000      	movs	r0, #0
  40513c:	b003      	add	sp, #12
  40513e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405142:	4621      	mov	r1, r4
  405144:	9800      	ldr	r0, [sp, #0]
  405146:	f7fe fc93 	bl	403a70 <__swsetup_r>
  40514a:	2800      	cmp	r0, #0
  40514c:	f040 8133 	bne.w	4053b6 <__sfvwrite_r+0x2da>
  405150:	89a3      	ldrh	r3, [r4, #12]
  405152:	6835      	ldr	r5, [r6, #0]
  405154:	f013 0002 	ands.w	r0, r3, #2
  405158:	d1d2      	bne.n	405100 <__sfvwrite_r+0x24>
  40515a:	f013 0901 	ands.w	r9, r3, #1
  40515e:	d145      	bne.n	4051ec <__sfvwrite_r+0x110>
  405160:	464f      	mov	r7, r9
  405162:	9601      	str	r6, [sp, #4]
  405164:	b337      	cbz	r7, 4051b4 <__sfvwrite_r+0xd8>
  405166:	059a      	lsls	r2, r3, #22
  405168:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40516c:	f140 8083 	bpl.w	405276 <__sfvwrite_r+0x19a>
  405170:	4547      	cmp	r7, r8
  405172:	46c3      	mov	fp, r8
  405174:	f0c0 80ab 	bcc.w	4052ce <__sfvwrite_r+0x1f2>
  405178:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40517c:	f040 80ac 	bne.w	4052d8 <__sfvwrite_r+0x1fc>
  405180:	6820      	ldr	r0, [r4, #0]
  405182:	46ba      	mov	sl, r7
  405184:	465a      	mov	r2, fp
  405186:	4649      	mov	r1, r9
  405188:	f000 fd0a 	bl	405ba0 <memmove>
  40518c:	68a2      	ldr	r2, [r4, #8]
  40518e:	6823      	ldr	r3, [r4, #0]
  405190:	eba2 0208 	sub.w	r2, r2, r8
  405194:	445b      	add	r3, fp
  405196:	60a2      	str	r2, [r4, #8]
  405198:	6023      	str	r3, [r4, #0]
  40519a:	9a01      	ldr	r2, [sp, #4]
  40519c:	6893      	ldr	r3, [r2, #8]
  40519e:	eba3 030a 	sub.w	r3, r3, sl
  4051a2:	44d1      	add	r9, sl
  4051a4:	eba7 070a 	sub.w	r7, r7, sl
  4051a8:	6093      	str	r3, [r2, #8]
  4051aa:	2b00      	cmp	r3, #0
  4051ac:	d0c5      	beq.n	40513a <__sfvwrite_r+0x5e>
  4051ae:	89a3      	ldrh	r3, [r4, #12]
  4051b0:	2f00      	cmp	r7, #0
  4051b2:	d1d8      	bne.n	405166 <__sfvwrite_r+0x8a>
  4051b4:	f8d5 9000 	ldr.w	r9, [r5]
  4051b8:	686f      	ldr	r7, [r5, #4]
  4051ba:	3508      	adds	r5, #8
  4051bc:	e7d2      	b.n	405164 <__sfvwrite_r+0x88>
  4051be:	f8d5 9000 	ldr.w	r9, [r5]
  4051c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4051c6:	3508      	adds	r5, #8
  4051c8:	e79f      	b.n	40510a <__sfvwrite_r+0x2e>
  4051ca:	2000      	movs	r0, #0
  4051cc:	4770      	bx	lr
  4051ce:	4621      	mov	r1, r4
  4051d0:	9800      	ldr	r0, [sp, #0]
  4051d2:	f7ff fd1f 	bl	404c14 <_fflush_r>
  4051d6:	b370      	cbz	r0, 405236 <__sfvwrite_r+0x15a>
  4051d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4051dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4051e0:	f04f 30ff 	mov.w	r0, #4294967295
  4051e4:	81a3      	strh	r3, [r4, #12]
  4051e6:	b003      	add	sp, #12
  4051e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051ec:	4681      	mov	r9, r0
  4051ee:	4633      	mov	r3, r6
  4051f0:	464e      	mov	r6, r9
  4051f2:	46a8      	mov	r8, r5
  4051f4:	469a      	mov	sl, r3
  4051f6:	464d      	mov	r5, r9
  4051f8:	b34e      	cbz	r6, 40524e <__sfvwrite_r+0x172>
  4051fa:	b380      	cbz	r0, 40525e <__sfvwrite_r+0x182>
  4051fc:	6820      	ldr	r0, [r4, #0]
  4051fe:	6923      	ldr	r3, [r4, #16]
  405200:	6962      	ldr	r2, [r4, #20]
  405202:	45b1      	cmp	r9, r6
  405204:	46cb      	mov	fp, r9
  405206:	bf28      	it	cs
  405208:	46b3      	movcs	fp, r6
  40520a:	4298      	cmp	r0, r3
  40520c:	465f      	mov	r7, fp
  40520e:	d904      	bls.n	40521a <__sfvwrite_r+0x13e>
  405210:	68a3      	ldr	r3, [r4, #8]
  405212:	4413      	add	r3, r2
  405214:	459b      	cmp	fp, r3
  405216:	f300 80a6 	bgt.w	405366 <__sfvwrite_r+0x28a>
  40521a:	4593      	cmp	fp, r2
  40521c:	db4b      	blt.n	4052b6 <__sfvwrite_r+0x1da>
  40521e:	4613      	mov	r3, r2
  405220:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405222:	69e1      	ldr	r1, [r4, #28]
  405224:	9800      	ldr	r0, [sp, #0]
  405226:	462a      	mov	r2, r5
  405228:	47b8      	blx	r7
  40522a:	1e07      	subs	r7, r0, #0
  40522c:	ddd4      	ble.n	4051d8 <__sfvwrite_r+0xfc>
  40522e:	ebb9 0907 	subs.w	r9, r9, r7
  405232:	d0cc      	beq.n	4051ce <__sfvwrite_r+0xf2>
  405234:	2001      	movs	r0, #1
  405236:	f8da 3008 	ldr.w	r3, [sl, #8]
  40523a:	1bdb      	subs	r3, r3, r7
  40523c:	443d      	add	r5, r7
  40523e:	1bf6      	subs	r6, r6, r7
  405240:	f8ca 3008 	str.w	r3, [sl, #8]
  405244:	2b00      	cmp	r3, #0
  405246:	f43f af78 	beq.w	40513a <__sfvwrite_r+0x5e>
  40524a:	2e00      	cmp	r6, #0
  40524c:	d1d5      	bne.n	4051fa <__sfvwrite_r+0x11e>
  40524e:	f108 0308 	add.w	r3, r8, #8
  405252:	e913 0060 	ldmdb	r3, {r5, r6}
  405256:	4698      	mov	r8, r3
  405258:	3308      	adds	r3, #8
  40525a:	2e00      	cmp	r6, #0
  40525c:	d0f9      	beq.n	405252 <__sfvwrite_r+0x176>
  40525e:	4632      	mov	r2, r6
  405260:	210a      	movs	r1, #10
  405262:	4628      	mov	r0, r5
  405264:	f000 fc4c 	bl	405b00 <memchr>
  405268:	2800      	cmp	r0, #0
  40526a:	f000 80a1 	beq.w	4053b0 <__sfvwrite_r+0x2d4>
  40526e:	3001      	adds	r0, #1
  405270:	eba0 0905 	sub.w	r9, r0, r5
  405274:	e7c2      	b.n	4051fc <__sfvwrite_r+0x120>
  405276:	6820      	ldr	r0, [r4, #0]
  405278:	6923      	ldr	r3, [r4, #16]
  40527a:	4298      	cmp	r0, r3
  40527c:	d802      	bhi.n	405284 <__sfvwrite_r+0x1a8>
  40527e:	6963      	ldr	r3, [r4, #20]
  405280:	429f      	cmp	r7, r3
  405282:	d25d      	bcs.n	405340 <__sfvwrite_r+0x264>
  405284:	45b8      	cmp	r8, r7
  405286:	bf28      	it	cs
  405288:	46b8      	movcs	r8, r7
  40528a:	4642      	mov	r2, r8
  40528c:	4649      	mov	r1, r9
  40528e:	f000 fc87 	bl	405ba0 <memmove>
  405292:	68a3      	ldr	r3, [r4, #8]
  405294:	6822      	ldr	r2, [r4, #0]
  405296:	eba3 0308 	sub.w	r3, r3, r8
  40529a:	4442      	add	r2, r8
  40529c:	60a3      	str	r3, [r4, #8]
  40529e:	6022      	str	r2, [r4, #0]
  4052a0:	b10b      	cbz	r3, 4052a6 <__sfvwrite_r+0x1ca>
  4052a2:	46c2      	mov	sl, r8
  4052a4:	e779      	b.n	40519a <__sfvwrite_r+0xbe>
  4052a6:	4621      	mov	r1, r4
  4052a8:	9800      	ldr	r0, [sp, #0]
  4052aa:	f7ff fcb3 	bl	404c14 <_fflush_r>
  4052ae:	2800      	cmp	r0, #0
  4052b0:	d192      	bne.n	4051d8 <__sfvwrite_r+0xfc>
  4052b2:	46c2      	mov	sl, r8
  4052b4:	e771      	b.n	40519a <__sfvwrite_r+0xbe>
  4052b6:	465a      	mov	r2, fp
  4052b8:	4629      	mov	r1, r5
  4052ba:	f000 fc71 	bl	405ba0 <memmove>
  4052be:	68a2      	ldr	r2, [r4, #8]
  4052c0:	6823      	ldr	r3, [r4, #0]
  4052c2:	eba2 020b 	sub.w	r2, r2, fp
  4052c6:	445b      	add	r3, fp
  4052c8:	60a2      	str	r2, [r4, #8]
  4052ca:	6023      	str	r3, [r4, #0]
  4052cc:	e7af      	b.n	40522e <__sfvwrite_r+0x152>
  4052ce:	6820      	ldr	r0, [r4, #0]
  4052d0:	46b8      	mov	r8, r7
  4052d2:	46ba      	mov	sl, r7
  4052d4:	46bb      	mov	fp, r7
  4052d6:	e755      	b.n	405184 <__sfvwrite_r+0xa8>
  4052d8:	6962      	ldr	r2, [r4, #20]
  4052da:	6820      	ldr	r0, [r4, #0]
  4052dc:	6921      	ldr	r1, [r4, #16]
  4052de:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4052e2:	eba0 0a01 	sub.w	sl, r0, r1
  4052e6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4052ea:	f10a 0001 	add.w	r0, sl, #1
  4052ee:	ea4f 0868 	mov.w	r8, r8, asr #1
  4052f2:	4438      	add	r0, r7
  4052f4:	4540      	cmp	r0, r8
  4052f6:	4642      	mov	r2, r8
  4052f8:	bf84      	itt	hi
  4052fa:	4680      	movhi	r8, r0
  4052fc:	4642      	movhi	r2, r8
  4052fe:	055b      	lsls	r3, r3, #21
  405300:	d544      	bpl.n	40538c <__sfvwrite_r+0x2b0>
  405302:	4611      	mov	r1, r2
  405304:	9800      	ldr	r0, [sp, #0]
  405306:	f000 f92f 	bl	405568 <_malloc_r>
  40530a:	4683      	mov	fp, r0
  40530c:	2800      	cmp	r0, #0
  40530e:	d055      	beq.n	4053bc <__sfvwrite_r+0x2e0>
  405310:	4652      	mov	r2, sl
  405312:	6921      	ldr	r1, [r4, #16]
  405314:	f7fc f836 	bl	401384 <memcpy>
  405318:	89a3      	ldrh	r3, [r4, #12]
  40531a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40531e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405322:	81a3      	strh	r3, [r4, #12]
  405324:	eb0b 000a 	add.w	r0, fp, sl
  405328:	eba8 030a 	sub.w	r3, r8, sl
  40532c:	f8c4 b010 	str.w	fp, [r4, #16]
  405330:	f8c4 8014 	str.w	r8, [r4, #20]
  405334:	6020      	str	r0, [r4, #0]
  405336:	60a3      	str	r3, [r4, #8]
  405338:	46b8      	mov	r8, r7
  40533a:	46ba      	mov	sl, r7
  40533c:	46bb      	mov	fp, r7
  40533e:	e721      	b.n	405184 <__sfvwrite_r+0xa8>
  405340:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405344:	42b9      	cmp	r1, r7
  405346:	bf28      	it	cs
  405348:	4639      	movcs	r1, r7
  40534a:	464a      	mov	r2, r9
  40534c:	fb91 f1f3 	sdiv	r1, r1, r3
  405350:	9800      	ldr	r0, [sp, #0]
  405352:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405354:	fb03 f301 	mul.w	r3, r3, r1
  405358:	69e1      	ldr	r1, [r4, #28]
  40535a:	47b0      	blx	r6
  40535c:	f1b0 0a00 	subs.w	sl, r0, #0
  405360:	f73f af1b 	bgt.w	40519a <__sfvwrite_r+0xbe>
  405364:	e738      	b.n	4051d8 <__sfvwrite_r+0xfc>
  405366:	461a      	mov	r2, r3
  405368:	4629      	mov	r1, r5
  40536a:	9301      	str	r3, [sp, #4]
  40536c:	f000 fc18 	bl	405ba0 <memmove>
  405370:	6822      	ldr	r2, [r4, #0]
  405372:	9b01      	ldr	r3, [sp, #4]
  405374:	9800      	ldr	r0, [sp, #0]
  405376:	441a      	add	r2, r3
  405378:	6022      	str	r2, [r4, #0]
  40537a:	4621      	mov	r1, r4
  40537c:	f7ff fc4a 	bl	404c14 <_fflush_r>
  405380:	9b01      	ldr	r3, [sp, #4]
  405382:	2800      	cmp	r0, #0
  405384:	f47f af28 	bne.w	4051d8 <__sfvwrite_r+0xfc>
  405388:	461f      	mov	r7, r3
  40538a:	e750      	b.n	40522e <__sfvwrite_r+0x152>
  40538c:	9800      	ldr	r0, [sp, #0]
  40538e:	f000 ff71 	bl	406274 <_realloc_r>
  405392:	4683      	mov	fp, r0
  405394:	2800      	cmp	r0, #0
  405396:	d1c5      	bne.n	405324 <__sfvwrite_r+0x248>
  405398:	9d00      	ldr	r5, [sp, #0]
  40539a:	6921      	ldr	r1, [r4, #16]
  40539c:	4628      	mov	r0, r5
  40539e:	f7ff fdb7 	bl	404f10 <_free_r>
  4053a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053a6:	220c      	movs	r2, #12
  4053a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4053ac:	602a      	str	r2, [r5, #0]
  4053ae:	e715      	b.n	4051dc <__sfvwrite_r+0x100>
  4053b0:	f106 0901 	add.w	r9, r6, #1
  4053b4:	e722      	b.n	4051fc <__sfvwrite_r+0x120>
  4053b6:	f04f 30ff 	mov.w	r0, #4294967295
  4053ba:	e6bf      	b.n	40513c <__sfvwrite_r+0x60>
  4053bc:	9a00      	ldr	r2, [sp, #0]
  4053be:	230c      	movs	r3, #12
  4053c0:	6013      	str	r3, [r2, #0]
  4053c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053c6:	e709      	b.n	4051dc <__sfvwrite_r+0x100>
  4053c8:	7ffffc00 	.word	0x7ffffc00

004053cc <_fwalk_reent>:
  4053cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4053d0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4053d4:	d01f      	beq.n	405416 <_fwalk_reent+0x4a>
  4053d6:	4688      	mov	r8, r1
  4053d8:	4606      	mov	r6, r0
  4053da:	f04f 0900 	mov.w	r9, #0
  4053de:	687d      	ldr	r5, [r7, #4]
  4053e0:	68bc      	ldr	r4, [r7, #8]
  4053e2:	3d01      	subs	r5, #1
  4053e4:	d411      	bmi.n	40540a <_fwalk_reent+0x3e>
  4053e6:	89a3      	ldrh	r3, [r4, #12]
  4053e8:	2b01      	cmp	r3, #1
  4053ea:	f105 35ff 	add.w	r5, r5, #4294967295
  4053ee:	d908      	bls.n	405402 <_fwalk_reent+0x36>
  4053f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4053f4:	3301      	adds	r3, #1
  4053f6:	4621      	mov	r1, r4
  4053f8:	4630      	mov	r0, r6
  4053fa:	d002      	beq.n	405402 <_fwalk_reent+0x36>
  4053fc:	47c0      	blx	r8
  4053fe:	ea49 0900 	orr.w	r9, r9, r0
  405402:	1c6b      	adds	r3, r5, #1
  405404:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405408:	d1ed      	bne.n	4053e6 <_fwalk_reent+0x1a>
  40540a:	683f      	ldr	r7, [r7, #0]
  40540c:	2f00      	cmp	r7, #0
  40540e:	d1e6      	bne.n	4053de <_fwalk_reent+0x12>
  405410:	4648      	mov	r0, r9
  405412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405416:	46b9      	mov	r9, r7
  405418:	4648      	mov	r0, r9
  40541a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40541e:	bf00      	nop

00405420 <__locale_mb_cur_max>:
  405420:	4b04      	ldr	r3, [pc, #16]	; (405434 <__locale_mb_cur_max+0x14>)
  405422:	4a05      	ldr	r2, [pc, #20]	; (405438 <__locale_mb_cur_max+0x18>)
  405424:	681b      	ldr	r3, [r3, #0]
  405426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405428:	2b00      	cmp	r3, #0
  40542a:	bf08      	it	eq
  40542c:	4613      	moveq	r3, r2
  40542e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405432:	4770      	bx	lr
  405434:	20400008 	.word	0x20400008
  405438:	2040043c 	.word	0x2040043c

0040543c <_localeconv_r>:
  40543c:	4a04      	ldr	r2, [pc, #16]	; (405450 <_localeconv_r+0x14>)
  40543e:	4b05      	ldr	r3, [pc, #20]	; (405454 <_localeconv_r+0x18>)
  405440:	6812      	ldr	r2, [r2, #0]
  405442:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405444:	2800      	cmp	r0, #0
  405446:	bf08      	it	eq
  405448:	4618      	moveq	r0, r3
  40544a:	30f0      	adds	r0, #240	; 0xf0
  40544c:	4770      	bx	lr
  40544e:	bf00      	nop
  405450:	20400008 	.word	0x20400008
  405454:	2040043c 	.word	0x2040043c

00405458 <__retarget_lock_init_recursive>:
  405458:	4770      	bx	lr
  40545a:	bf00      	nop

0040545c <__retarget_lock_close_recursive>:
  40545c:	4770      	bx	lr
  40545e:	bf00      	nop

00405460 <__retarget_lock_acquire_recursive>:
  405460:	4770      	bx	lr
  405462:	bf00      	nop

00405464 <__retarget_lock_release_recursive>:
  405464:	4770      	bx	lr
  405466:	bf00      	nop

00405468 <__swhatbuf_r>:
  405468:	b570      	push	{r4, r5, r6, lr}
  40546a:	460c      	mov	r4, r1
  40546c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405470:	2900      	cmp	r1, #0
  405472:	b090      	sub	sp, #64	; 0x40
  405474:	4615      	mov	r5, r2
  405476:	461e      	mov	r6, r3
  405478:	db14      	blt.n	4054a4 <__swhatbuf_r+0x3c>
  40547a:	aa01      	add	r2, sp, #4
  40547c:	f001 fb20 	bl	406ac0 <_fstat_r>
  405480:	2800      	cmp	r0, #0
  405482:	db0f      	blt.n	4054a4 <__swhatbuf_r+0x3c>
  405484:	9a02      	ldr	r2, [sp, #8]
  405486:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40548a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40548e:	fab2 f282 	clz	r2, r2
  405492:	0952      	lsrs	r2, r2, #5
  405494:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405498:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40549c:	6032      	str	r2, [r6, #0]
  40549e:	602b      	str	r3, [r5, #0]
  4054a0:	b010      	add	sp, #64	; 0x40
  4054a2:	bd70      	pop	{r4, r5, r6, pc}
  4054a4:	89a2      	ldrh	r2, [r4, #12]
  4054a6:	2300      	movs	r3, #0
  4054a8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4054ac:	6033      	str	r3, [r6, #0]
  4054ae:	d004      	beq.n	4054ba <__swhatbuf_r+0x52>
  4054b0:	2240      	movs	r2, #64	; 0x40
  4054b2:	4618      	mov	r0, r3
  4054b4:	602a      	str	r2, [r5, #0]
  4054b6:	b010      	add	sp, #64	; 0x40
  4054b8:	bd70      	pop	{r4, r5, r6, pc}
  4054ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4054be:	602b      	str	r3, [r5, #0]
  4054c0:	b010      	add	sp, #64	; 0x40
  4054c2:	bd70      	pop	{r4, r5, r6, pc}

004054c4 <__smakebuf_r>:
  4054c4:	898a      	ldrh	r2, [r1, #12]
  4054c6:	0792      	lsls	r2, r2, #30
  4054c8:	460b      	mov	r3, r1
  4054ca:	d506      	bpl.n	4054da <__smakebuf_r+0x16>
  4054cc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4054d0:	2101      	movs	r1, #1
  4054d2:	601a      	str	r2, [r3, #0]
  4054d4:	611a      	str	r2, [r3, #16]
  4054d6:	6159      	str	r1, [r3, #20]
  4054d8:	4770      	bx	lr
  4054da:	b5f0      	push	{r4, r5, r6, r7, lr}
  4054dc:	b083      	sub	sp, #12
  4054de:	ab01      	add	r3, sp, #4
  4054e0:	466a      	mov	r2, sp
  4054e2:	460c      	mov	r4, r1
  4054e4:	4606      	mov	r6, r0
  4054e6:	f7ff ffbf 	bl	405468 <__swhatbuf_r>
  4054ea:	9900      	ldr	r1, [sp, #0]
  4054ec:	4605      	mov	r5, r0
  4054ee:	4630      	mov	r0, r6
  4054f0:	f000 f83a 	bl	405568 <_malloc_r>
  4054f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4054f8:	b1d8      	cbz	r0, 405532 <__smakebuf_r+0x6e>
  4054fa:	9a01      	ldr	r2, [sp, #4]
  4054fc:	4f15      	ldr	r7, [pc, #84]	; (405554 <__smakebuf_r+0x90>)
  4054fe:	9900      	ldr	r1, [sp, #0]
  405500:	63f7      	str	r7, [r6, #60]	; 0x3c
  405502:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405506:	81a3      	strh	r3, [r4, #12]
  405508:	6020      	str	r0, [r4, #0]
  40550a:	6120      	str	r0, [r4, #16]
  40550c:	6161      	str	r1, [r4, #20]
  40550e:	b91a      	cbnz	r2, 405518 <__smakebuf_r+0x54>
  405510:	432b      	orrs	r3, r5
  405512:	81a3      	strh	r3, [r4, #12]
  405514:	b003      	add	sp, #12
  405516:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405518:	4630      	mov	r0, r6
  40551a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40551e:	f001 fae3 	bl	406ae8 <_isatty_r>
  405522:	b1a0      	cbz	r0, 40554e <__smakebuf_r+0x8a>
  405524:	89a3      	ldrh	r3, [r4, #12]
  405526:	f023 0303 	bic.w	r3, r3, #3
  40552a:	f043 0301 	orr.w	r3, r3, #1
  40552e:	b21b      	sxth	r3, r3
  405530:	e7ee      	b.n	405510 <__smakebuf_r+0x4c>
  405532:	059a      	lsls	r2, r3, #22
  405534:	d4ee      	bmi.n	405514 <__smakebuf_r+0x50>
  405536:	f023 0303 	bic.w	r3, r3, #3
  40553a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40553e:	f043 0302 	orr.w	r3, r3, #2
  405542:	2101      	movs	r1, #1
  405544:	81a3      	strh	r3, [r4, #12]
  405546:	6022      	str	r2, [r4, #0]
  405548:	6122      	str	r2, [r4, #16]
  40554a:	6161      	str	r1, [r4, #20]
  40554c:	e7e2      	b.n	405514 <__smakebuf_r+0x50>
  40554e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405552:	e7dd      	b.n	405510 <__smakebuf_r+0x4c>
  405554:	00404c69 	.word	0x00404c69

00405558 <malloc>:
  405558:	4b02      	ldr	r3, [pc, #8]	; (405564 <malloc+0xc>)
  40555a:	4601      	mov	r1, r0
  40555c:	6818      	ldr	r0, [r3, #0]
  40555e:	f000 b803 	b.w	405568 <_malloc_r>
  405562:	bf00      	nop
  405564:	20400008 	.word	0x20400008

00405568 <_malloc_r>:
  405568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40556c:	f101 060b 	add.w	r6, r1, #11
  405570:	2e16      	cmp	r6, #22
  405572:	b083      	sub	sp, #12
  405574:	4605      	mov	r5, r0
  405576:	f240 809e 	bls.w	4056b6 <_malloc_r+0x14e>
  40557a:	f036 0607 	bics.w	r6, r6, #7
  40557e:	f100 80bd 	bmi.w	4056fc <_malloc_r+0x194>
  405582:	42b1      	cmp	r1, r6
  405584:	f200 80ba 	bhi.w	4056fc <_malloc_r+0x194>
  405588:	f000 fb6e 	bl	405c68 <__malloc_lock>
  40558c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405590:	f0c0 8293 	bcc.w	405aba <_malloc_r+0x552>
  405594:	0a73      	lsrs	r3, r6, #9
  405596:	f000 80b8 	beq.w	40570a <_malloc_r+0x1a2>
  40559a:	2b04      	cmp	r3, #4
  40559c:	f200 8179 	bhi.w	405892 <_malloc_r+0x32a>
  4055a0:	09b3      	lsrs	r3, r6, #6
  4055a2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4055a6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4055aa:	00c3      	lsls	r3, r0, #3
  4055ac:	4fbf      	ldr	r7, [pc, #764]	; (4058ac <_malloc_r+0x344>)
  4055ae:	443b      	add	r3, r7
  4055b0:	f1a3 0108 	sub.w	r1, r3, #8
  4055b4:	685c      	ldr	r4, [r3, #4]
  4055b6:	42a1      	cmp	r1, r4
  4055b8:	d106      	bne.n	4055c8 <_malloc_r+0x60>
  4055ba:	e00c      	b.n	4055d6 <_malloc_r+0x6e>
  4055bc:	2a00      	cmp	r2, #0
  4055be:	f280 80aa 	bge.w	405716 <_malloc_r+0x1ae>
  4055c2:	68e4      	ldr	r4, [r4, #12]
  4055c4:	42a1      	cmp	r1, r4
  4055c6:	d006      	beq.n	4055d6 <_malloc_r+0x6e>
  4055c8:	6863      	ldr	r3, [r4, #4]
  4055ca:	f023 0303 	bic.w	r3, r3, #3
  4055ce:	1b9a      	subs	r2, r3, r6
  4055d0:	2a0f      	cmp	r2, #15
  4055d2:	ddf3      	ble.n	4055bc <_malloc_r+0x54>
  4055d4:	4670      	mov	r0, lr
  4055d6:	693c      	ldr	r4, [r7, #16]
  4055d8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4058c0 <_malloc_r+0x358>
  4055dc:	4574      	cmp	r4, lr
  4055de:	f000 81ab 	beq.w	405938 <_malloc_r+0x3d0>
  4055e2:	6863      	ldr	r3, [r4, #4]
  4055e4:	f023 0303 	bic.w	r3, r3, #3
  4055e8:	1b9a      	subs	r2, r3, r6
  4055ea:	2a0f      	cmp	r2, #15
  4055ec:	f300 8190 	bgt.w	405910 <_malloc_r+0x3a8>
  4055f0:	2a00      	cmp	r2, #0
  4055f2:	f8c7 e014 	str.w	lr, [r7, #20]
  4055f6:	f8c7 e010 	str.w	lr, [r7, #16]
  4055fa:	f280 809d 	bge.w	405738 <_malloc_r+0x1d0>
  4055fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405602:	f080 8161 	bcs.w	4058c8 <_malloc_r+0x360>
  405606:	08db      	lsrs	r3, r3, #3
  405608:	f103 0c01 	add.w	ip, r3, #1
  40560c:	1099      	asrs	r1, r3, #2
  40560e:	687a      	ldr	r2, [r7, #4]
  405610:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405614:	f8c4 8008 	str.w	r8, [r4, #8]
  405618:	2301      	movs	r3, #1
  40561a:	408b      	lsls	r3, r1
  40561c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405620:	4313      	orrs	r3, r2
  405622:	3908      	subs	r1, #8
  405624:	60e1      	str	r1, [r4, #12]
  405626:	607b      	str	r3, [r7, #4]
  405628:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40562c:	f8c8 400c 	str.w	r4, [r8, #12]
  405630:	1082      	asrs	r2, r0, #2
  405632:	2401      	movs	r4, #1
  405634:	4094      	lsls	r4, r2
  405636:	429c      	cmp	r4, r3
  405638:	f200 808b 	bhi.w	405752 <_malloc_r+0x1ea>
  40563c:	421c      	tst	r4, r3
  40563e:	d106      	bne.n	40564e <_malloc_r+0xe6>
  405640:	f020 0003 	bic.w	r0, r0, #3
  405644:	0064      	lsls	r4, r4, #1
  405646:	421c      	tst	r4, r3
  405648:	f100 0004 	add.w	r0, r0, #4
  40564c:	d0fa      	beq.n	405644 <_malloc_r+0xdc>
  40564e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405652:	46cc      	mov	ip, r9
  405654:	4680      	mov	r8, r0
  405656:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40565a:	459c      	cmp	ip, r3
  40565c:	d107      	bne.n	40566e <_malloc_r+0x106>
  40565e:	e16d      	b.n	40593c <_malloc_r+0x3d4>
  405660:	2a00      	cmp	r2, #0
  405662:	f280 817b 	bge.w	40595c <_malloc_r+0x3f4>
  405666:	68db      	ldr	r3, [r3, #12]
  405668:	459c      	cmp	ip, r3
  40566a:	f000 8167 	beq.w	40593c <_malloc_r+0x3d4>
  40566e:	6859      	ldr	r1, [r3, #4]
  405670:	f021 0103 	bic.w	r1, r1, #3
  405674:	1b8a      	subs	r2, r1, r6
  405676:	2a0f      	cmp	r2, #15
  405678:	ddf2      	ble.n	405660 <_malloc_r+0xf8>
  40567a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40567e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405682:	9300      	str	r3, [sp, #0]
  405684:	199c      	adds	r4, r3, r6
  405686:	4628      	mov	r0, r5
  405688:	f046 0601 	orr.w	r6, r6, #1
  40568c:	f042 0501 	orr.w	r5, r2, #1
  405690:	605e      	str	r6, [r3, #4]
  405692:	f8c8 c00c 	str.w	ip, [r8, #12]
  405696:	f8cc 8008 	str.w	r8, [ip, #8]
  40569a:	617c      	str	r4, [r7, #20]
  40569c:	613c      	str	r4, [r7, #16]
  40569e:	f8c4 e00c 	str.w	lr, [r4, #12]
  4056a2:	f8c4 e008 	str.w	lr, [r4, #8]
  4056a6:	6065      	str	r5, [r4, #4]
  4056a8:	505a      	str	r2, [r3, r1]
  4056aa:	f000 fae3 	bl	405c74 <__malloc_unlock>
  4056ae:	9b00      	ldr	r3, [sp, #0]
  4056b0:	f103 0408 	add.w	r4, r3, #8
  4056b4:	e01e      	b.n	4056f4 <_malloc_r+0x18c>
  4056b6:	2910      	cmp	r1, #16
  4056b8:	d820      	bhi.n	4056fc <_malloc_r+0x194>
  4056ba:	f000 fad5 	bl	405c68 <__malloc_lock>
  4056be:	2610      	movs	r6, #16
  4056c0:	2318      	movs	r3, #24
  4056c2:	2002      	movs	r0, #2
  4056c4:	4f79      	ldr	r7, [pc, #484]	; (4058ac <_malloc_r+0x344>)
  4056c6:	443b      	add	r3, r7
  4056c8:	f1a3 0208 	sub.w	r2, r3, #8
  4056cc:	685c      	ldr	r4, [r3, #4]
  4056ce:	4294      	cmp	r4, r2
  4056d0:	f000 813d 	beq.w	40594e <_malloc_r+0x3e6>
  4056d4:	6863      	ldr	r3, [r4, #4]
  4056d6:	68e1      	ldr	r1, [r4, #12]
  4056d8:	68a6      	ldr	r6, [r4, #8]
  4056da:	f023 0303 	bic.w	r3, r3, #3
  4056de:	4423      	add	r3, r4
  4056e0:	4628      	mov	r0, r5
  4056e2:	685a      	ldr	r2, [r3, #4]
  4056e4:	60f1      	str	r1, [r6, #12]
  4056e6:	f042 0201 	orr.w	r2, r2, #1
  4056ea:	608e      	str	r6, [r1, #8]
  4056ec:	605a      	str	r2, [r3, #4]
  4056ee:	f000 fac1 	bl	405c74 <__malloc_unlock>
  4056f2:	3408      	adds	r4, #8
  4056f4:	4620      	mov	r0, r4
  4056f6:	b003      	add	sp, #12
  4056f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056fc:	2400      	movs	r4, #0
  4056fe:	230c      	movs	r3, #12
  405700:	4620      	mov	r0, r4
  405702:	602b      	str	r3, [r5, #0]
  405704:	b003      	add	sp, #12
  405706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40570a:	2040      	movs	r0, #64	; 0x40
  40570c:	f44f 7300 	mov.w	r3, #512	; 0x200
  405710:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405714:	e74a      	b.n	4055ac <_malloc_r+0x44>
  405716:	4423      	add	r3, r4
  405718:	68e1      	ldr	r1, [r4, #12]
  40571a:	685a      	ldr	r2, [r3, #4]
  40571c:	68a6      	ldr	r6, [r4, #8]
  40571e:	f042 0201 	orr.w	r2, r2, #1
  405722:	60f1      	str	r1, [r6, #12]
  405724:	4628      	mov	r0, r5
  405726:	608e      	str	r6, [r1, #8]
  405728:	605a      	str	r2, [r3, #4]
  40572a:	f000 faa3 	bl	405c74 <__malloc_unlock>
  40572e:	3408      	adds	r4, #8
  405730:	4620      	mov	r0, r4
  405732:	b003      	add	sp, #12
  405734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405738:	4423      	add	r3, r4
  40573a:	4628      	mov	r0, r5
  40573c:	685a      	ldr	r2, [r3, #4]
  40573e:	f042 0201 	orr.w	r2, r2, #1
  405742:	605a      	str	r2, [r3, #4]
  405744:	f000 fa96 	bl	405c74 <__malloc_unlock>
  405748:	3408      	adds	r4, #8
  40574a:	4620      	mov	r0, r4
  40574c:	b003      	add	sp, #12
  40574e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405752:	68bc      	ldr	r4, [r7, #8]
  405754:	6863      	ldr	r3, [r4, #4]
  405756:	f023 0803 	bic.w	r8, r3, #3
  40575a:	45b0      	cmp	r8, r6
  40575c:	d304      	bcc.n	405768 <_malloc_r+0x200>
  40575e:	eba8 0306 	sub.w	r3, r8, r6
  405762:	2b0f      	cmp	r3, #15
  405764:	f300 8085 	bgt.w	405872 <_malloc_r+0x30a>
  405768:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4058c4 <_malloc_r+0x35c>
  40576c:	4b50      	ldr	r3, [pc, #320]	; (4058b0 <_malloc_r+0x348>)
  40576e:	f8d9 2000 	ldr.w	r2, [r9]
  405772:	681b      	ldr	r3, [r3, #0]
  405774:	3201      	adds	r2, #1
  405776:	4433      	add	r3, r6
  405778:	eb04 0a08 	add.w	sl, r4, r8
  40577c:	f000 8155 	beq.w	405a2a <_malloc_r+0x4c2>
  405780:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405784:	330f      	adds	r3, #15
  405786:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40578a:	f02b 0b0f 	bic.w	fp, fp, #15
  40578e:	4659      	mov	r1, fp
  405790:	4628      	mov	r0, r5
  405792:	f000 ff15 	bl	4065c0 <_sbrk_r>
  405796:	1c41      	adds	r1, r0, #1
  405798:	4602      	mov	r2, r0
  40579a:	f000 80fc 	beq.w	405996 <_malloc_r+0x42e>
  40579e:	4582      	cmp	sl, r0
  4057a0:	f200 80f7 	bhi.w	405992 <_malloc_r+0x42a>
  4057a4:	4b43      	ldr	r3, [pc, #268]	; (4058b4 <_malloc_r+0x34c>)
  4057a6:	6819      	ldr	r1, [r3, #0]
  4057a8:	4459      	add	r1, fp
  4057aa:	6019      	str	r1, [r3, #0]
  4057ac:	f000 814d 	beq.w	405a4a <_malloc_r+0x4e2>
  4057b0:	f8d9 0000 	ldr.w	r0, [r9]
  4057b4:	3001      	adds	r0, #1
  4057b6:	bf1b      	ittet	ne
  4057b8:	eba2 0a0a 	subne.w	sl, r2, sl
  4057bc:	4451      	addne	r1, sl
  4057be:	f8c9 2000 	streq.w	r2, [r9]
  4057c2:	6019      	strne	r1, [r3, #0]
  4057c4:	f012 0107 	ands.w	r1, r2, #7
  4057c8:	f000 8115 	beq.w	4059f6 <_malloc_r+0x48e>
  4057cc:	f1c1 0008 	rsb	r0, r1, #8
  4057d0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4057d4:	4402      	add	r2, r0
  4057d6:	3108      	adds	r1, #8
  4057d8:	eb02 090b 	add.w	r9, r2, fp
  4057dc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4057e0:	eba1 0909 	sub.w	r9, r1, r9
  4057e4:	4649      	mov	r1, r9
  4057e6:	4628      	mov	r0, r5
  4057e8:	9301      	str	r3, [sp, #4]
  4057ea:	9200      	str	r2, [sp, #0]
  4057ec:	f000 fee8 	bl	4065c0 <_sbrk_r>
  4057f0:	1c43      	adds	r3, r0, #1
  4057f2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4057f6:	f000 8143 	beq.w	405a80 <_malloc_r+0x518>
  4057fa:	1a80      	subs	r0, r0, r2
  4057fc:	4448      	add	r0, r9
  4057fe:	f040 0001 	orr.w	r0, r0, #1
  405802:	6819      	ldr	r1, [r3, #0]
  405804:	60ba      	str	r2, [r7, #8]
  405806:	4449      	add	r1, r9
  405808:	42bc      	cmp	r4, r7
  40580a:	6050      	str	r0, [r2, #4]
  40580c:	6019      	str	r1, [r3, #0]
  40580e:	d017      	beq.n	405840 <_malloc_r+0x2d8>
  405810:	f1b8 0f0f 	cmp.w	r8, #15
  405814:	f240 80fb 	bls.w	405a0e <_malloc_r+0x4a6>
  405818:	6860      	ldr	r0, [r4, #4]
  40581a:	f1a8 020c 	sub.w	r2, r8, #12
  40581e:	f022 0207 	bic.w	r2, r2, #7
  405822:	eb04 0e02 	add.w	lr, r4, r2
  405826:	f000 0001 	and.w	r0, r0, #1
  40582a:	f04f 0c05 	mov.w	ip, #5
  40582e:	4310      	orrs	r0, r2
  405830:	2a0f      	cmp	r2, #15
  405832:	6060      	str	r0, [r4, #4]
  405834:	f8ce c004 	str.w	ip, [lr, #4]
  405838:	f8ce c008 	str.w	ip, [lr, #8]
  40583c:	f200 8117 	bhi.w	405a6e <_malloc_r+0x506>
  405840:	4b1d      	ldr	r3, [pc, #116]	; (4058b8 <_malloc_r+0x350>)
  405842:	68bc      	ldr	r4, [r7, #8]
  405844:	681a      	ldr	r2, [r3, #0]
  405846:	4291      	cmp	r1, r2
  405848:	bf88      	it	hi
  40584a:	6019      	strhi	r1, [r3, #0]
  40584c:	4b1b      	ldr	r3, [pc, #108]	; (4058bc <_malloc_r+0x354>)
  40584e:	681a      	ldr	r2, [r3, #0]
  405850:	4291      	cmp	r1, r2
  405852:	6862      	ldr	r2, [r4, #4]
  405854:	bf88      	it	hi
  405856:	6019      	strhi	r1, [r3, #0]
  405858:	f022 0203 	bic.w	r2, r2, #3
  40585c:	4296      	cmp	r6, r2
  40585e:	eba2 0306 	sub.w	r3, r2, r6
  405862:	d801      	bhi.n	405868 <_malloc_r+0x300>
  405864:	2b0f      	cmp	r3, #15
  405866:	dc04      	bgt.n	405872 <_malloc_r+0x30a>
  405868:	4628      	mov	r0, r5
  40586a:	f000 fa03 	bl	405c74 <__malloc_unlock>
  40586e:	2400      	movs	r4, #0
  405870:	e740      	b.n	4056f4 <_malloc_r+0x18c>
  405872:	19a2      	adds	r2, r4, r6
  405874:	f043 0301 	orr.w	r3, r3, #1
  405878:	f046 0601 	orr.w	r6, r6, #1
  40587c:	6066      	str	r6, [r4, #4]
  40587e:	4628      	mov	r0, r5
  405880:	60ba      	str	r2, [r7, #8]
  405882:	6053      	str	r3, [r2, #4]
  405884:	f000 f9f6 	bl	405c74 <__malloc_unlock>
  405888:	3408      	adds	r4, #8
  40588a:	4620      	mov	r0, r4
  40588c:	b003      	add	sp, #12
  40588e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405892:	2b14      	cmp	r3, #20
  405894:	d971      	bls.n	40597a <_malloc_r+0x412>
  405896:	2b54      	cmp	r3, #84	; 0x54
  405898:	f200 80a3 	bhi.w	4059e2 <_malloc_r+0x47a>
  40589c:	0b33      	lsrs	r3, r6, #12
  40589e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4058a2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4058a6:	00c3      	lsls	r3, r0, #3
  4058a8:	e680      	b.n	4055ac <_malloc_r+0x44>
  4058aa:	bf00      	nop
  4058ac:	204005a8 	.word	0x204005a8
  4058b0:	20400a88 	.word	0x20400a88
  4058b4:	20400a58 	.word	0x20400a58
  4058b8:	20400a80 	.word	0x20400a80
  4058bc:	20400a84 	.word	0x20400a84
  4058c0:	204005b0 	.word	0x204005b0
  4058c4:	204009b0 	.word	0x204009b0
  4058c8:	0a5a      	lsrs	r2, r3, #9
  4058ca:	2a04      	cmp	r2, #4
  4058cc:	d95b      	bls.n	405986 <_malloc_r+0x41e>
  4058ce:	2a14      	cmp	r2, #20
  4058d0:	f200 80ae 	bhi.w	405a30 <_malloc_r+0x4c8>
  4058d4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4058d8:	00c9      	lsls	r1, r1, #3
  4058da:	325b      	adds	r2, #91	; 0x5b
  4058dc:	eb07 0c01 	add.w	ip, r7, r1
  4058e0:	5879      	ldr	r1, [r7, r1]
  4058e2:	f1ac 0c08 	sub.w	ip, ip, #8
  4058e6:	458c      	cmp	ip, r1
  4058e8:	f000 8088 	beq.w	4059fc <_malloc_r+0x494>
  4058ec:	684a      	ldr	r2, [r1, #4]
  4058ee:	f022 0203 	bic.w	r2, r2, #3
  4058f2:	4293      	cmp	r3, r2
  4058f4:	d273      	bcs.n	4059de <_malloc_r+0x476>
  4058f6:	6889      	ldr	r1, [r1, #8]
  4058f8:	458c      	cmp	ip, r1
  4058fa:	d1f7      	bne.n	4058ec <_malloc_r+0x384>
  4058fc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405900:	687b      	ldr	r3, [r7, #4]
  405902:	60e2      	str	r2, [r4, #12]
  405904:	f8c4 c008 	str.w	ip, [r4, #8]
  405908:	6094      	str	r4, [r2, #8]
  40590a:	f8cc 400c 	str.w	r4, [ip, #12]
  40590e:	e68f      	b.n	405630 <_malloc_r+0xc8>
  405910:	19a1      	adds	r1, r4, r6
  405912:	f046 0c01 	orr.w	ip, r6, #1
  405916:	f042 0601 	orr.w	r6, r2, #1
  40591a:	f8c4 c004 	str.w	ip, [r4, #4]
  40591e:	4628      	mov	r0, r5
  405920:	6179      	str	r1, [r7, #20]
  405922:	6139      	str	r1, [r7, #16]
  405924:	f8c1 e00c 	str.w	lr, [r1, #12]
  405928:	f8c1 e008 	str.w	lr, [r1, #8]
  40592c:	604e      	str	r6, [r1, #4]
  40592e:	50e2      	str	r2, [r4, r3]
  405930:	f000 f9a0 	bl	405c74 <__malloc_unlock>
  405934:	3408      	adds	r4, #8
  405936:	e6dd      	b.n	4056f4 <_malloc_r+0x18c>
  405938:	687b      	ldr	r3, [r7, #4]
  40593a:	e679      	b.n	405630 <_malloc_r+0xc8>
  40593c:	f108 0801 	add.w	r8, r8, #1
  405940:	f018 0f03 	tst.w	r8, #3
  405944:	f10c 0c08 	add.w	ip, ip, #8
  405948:	f47f ae85 	bne.w	405656 <_malloc_r+0xee>
  40594c:	e02d      	b.n	4059aa <_malloc_r+0x442>
  40594e:	68dc      	ldr	r4, [r3, #12]
  405950:	42a3      	cmp	r3, r4
  405952:	bf08      	it	eq
  405954:	3002      	addeq	r0, #2
  405956:	f43f ae3e 	beq.w	4055d6 <_malloc_r+0x6e>
  40595a:	e6bb      	b.n	4056d4 <_malloc_r+0x16c>
  40595c:	4419      	add	r1, r3
  40595e:	461c      	mov	r4, r3
  405960:	684a      	ldr	r2, [r1, #4]
  405962:	68db      	ldr	r3, [r3, #12]
  405964:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405968:	f042 0201 	orr.w	r2, r2, #1
  40596c:	604a      	str	r2, [r1, #4]
  40596e:	4628      	mov	r0, r5
  405970:	60f3      	str	r3, [r6, #12]
  405972:	609e      	str	r6, [r3, #8]
  405974:	f000 f97e 	bl	405c74 <__malloc_unlock>
  405978:	e6bc      	b.n	4056f4 <_malloc_r+0x18c>
  40597a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40597e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405982:	00c3      	lsls	r3, r0, #3
  405984:	e612      	b.n	4055ac <_malloc_r+0x44>
  405986:	099a      	lsrs	r2, r3, #6
  405988:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40598c:	00c9      	lsls	r1, r1, #3
  40598e:	3238      	adds	r2, #56	; 0x38
  405990:	e7a4      	b.n	4058dc <_malloc_r+0x374>
  405992:	42bc      	cmp	r4, r7
  405994:	d054      	beq.n	405a40 <_malloc_r+0x4d8>
  405996:	68bc      	ldr	r4, [r7, #8]
  405998:	6862      	ldr	r2, [r4, #4]
  40599a:	f022 0203 	bic.w	r2, r2, #3
  40599e:	e75d      	b.n	40585c <_malloc_r+0x2f4>
  4059a0:	f859 3908 	ldr.w	r3, [r9], #-8
  4059a4:	4599      	cmp	r9, r3
  4059a6:	f040 8086 	bne.w	405ab6 <_malloc_r+0x54e>
  4059aa:	f010 0f03 	tst.w	r0, #3
  4059ae:	f100 30ff 	add.w	r0, r0, #4294967295
  4059b2:	d1f5      	bne.n	4059a0 <_malloc_r+0x438>
  4059b4:	687b      	ldr	r3, [r7, #4]
  4059b6:	ea23 0304 	bic.w	r3, r3, r4
  4059ba:	607b      	str	r3, [r7, #4]
  4059bc:	0064      	lsls	r4, r4, #1
  4059be:	429c      	cmp	r4, r3
  4059c0:	f63f aec7 	bhi.w	405752 <_malloc_r+0x1ea>
  4059c4:	2c00      	cmp	r4, #0
  4059c6:	f43f aec4 	beq.w	405752 <_malloc_r+0x1ea>
  4059ca:	421c      	tst	r4, r3
  4059cc:	4640      	mov	r0, r8
  4059ce:	f47f ae3e 	bne.w	40564e <_malloc_r+0xe6>
  4059d2:	0064      	lsls	r4, r4, #1
  4059d4:	421c      	tst	r4, r3
  4059d6:	f100 0004 	add.w	r0, r0, #4
  4059da:	d0fa      	beq.n	4059d2 <_malloc_r+0x46a>
  4059dc:	e637      	b.n	40564e <_malloc_r+0xe6>
  4059de:	468c      	mov	ip, r1
  4059e0:	e78c      	b.n	4058fc <_malloc_r+0x394>
  4059e2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4059e6:	d815      	bhi.n	405a14 <_malloc_r+0x4ac>
  4059e8:	0bf3      	lsrs	r3, r6, #15
  4059ea:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4059ee:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4059f2:	00c3      	lsls	r3, r0, #3
  4059f4:	e5da      	b.n	4055ac <_malloc_r+0x44>
  4059f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4059fa:	e6ed      	b.n	4057d8 <_malloc_r+0x270>
  4059fc:	687b      	ldr	r3, [r7, #4]
  4059fe:	1092      	asrs	r2, r2, #2
  405a00:	2101      	movs	r1, #1
  405a02:	fa01 f202 	lsl.w	r2, r1, r2
  405a06:	4313      	orrs	r3, r2
  405a08:	607b      	str	r3, [r7, #4]
  405a0a:	4662      	mov	r2, ip
  405a0c:	e779      	b.n	405902 <_malloc_r+0x39a>
  405a0e:	2301      	movs	r3, #1
  405a10:	6053      	str	r3, [r2, #4]
  405a12:	e729      	b.n	405868 <_malloc_r+0x300>
  405a14:	f240 5254 	movw	r2, #1364	; 0x554
  405a18:	4293      	cmp	r3, r2
  405a1a:	d822      	bhi.n	405a62 <_malloc_r+0x4fa>
  405a1c:	0cb3      	lsrs	r3, r6, #18
  405a1e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405a22:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405a26:	00c3      	lsls	r3, r0, #3
  405a28:	e5c0      	b.n	4055ac <_malloc_r+0x44>
  405a2a:	f103 0b10 	add.w	fp, r3, #16
  405a2e:	e6ae      	b.n	40578e <_malloc_r+0x226>
  405a30:	2a54      	cmp	r2, #84	; 0x54
  405a32:	d829      	bhi.n	405a88 <_malloc_r+0x520>
  405a34:	0b1a      	lsrs	r2, r3, #12
  405a36:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405a3a:	00c9      	lsls	r1, r1, #3
  405a3c:	326e      	adds	r2, #110	; 0x6e
  405a3e:	e74d      	b.n	4058dc <_malloc_r+0x374>
  405a40:	4b20      	ldr	r3, [pc, #128]	; (405ac4 <_malloc_r+0x55c>)
  405a42:	6819      	ldr	r1, [r3, #0]
  405a44:	4459      	add	r1, fp
  405a46:	6019      	str	r1, [r3, #0]
  405a48:	e6b2      	b.n	4057b0 <_malloc_r+0x248>
  405a4a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405a4e:	2800      	cmp	r0, #0
  405a50:	f47f aeae 	bne.w	4057b0 <_malloc_r+0x248>
  405a54:	eb08 030b 	add.w	r3, r8, fp
  405a58:	68ba      	ldr	r2, [r7, #8]
  405a5a:	f043 0301 	orr.w	r3, r3, #1
  405a5e:	6053      	str	r3, [r2, #4]
  405a60:	e6ee      	b.n	405840 <_malloc_r+0x2d8>
  405a62:	207f      	movs	r0, #127	; 0x7f
  405a64:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405a68:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405a6c:	e59e      	b.n	4055ac <_malloc_r+0x44>
  405a6e:	f104 0108 	add.w	r1, r4, #8
  405a72:	4628      	mov	r0, r5
  405a74:	9300      	str	r3, [sp, #0]
  405a76:	f7ff fa4b 	bl	404f10 <_free_r>
  405a7a:	9b00      	ldr	r3, [sp, #0]
  405a7c:	6819      	ldr	r1, [r3, #0]
  405a7e:	e6df      	b.n	405840 <_malloc_r+0x2d8>
  405a80:	2001      	movs	r0, #1
  405a82:	f04f 0900 	mov.w	r9, #0
  405a86:	e6bc      	b.n	405802 <_malloc_r+0x29a>
  405a88:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405a8c:	d805      	bhi.n	405a9a <_malloc_r+0x532>
  405a8e:	0bda      	lsrs	r2, r3, #15
  405a90:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405a94:	00c9      	lsls	r1, r1, #3
  405a96:	3277      	adds	r2, #119	; 0x77
  405a98:	e720      	b.n	4058dc <_malloc_r+0x374>
  405a9a:	f240 5154 	movw	r1, #1364	; 0x554
  405a9e:	428a      	cmp	r2, r1
  405aa0:	d805      	bhi.n	405aae <_malloc_r+0x546>
  405aa2:	0c9a      	lsrs	r2, r3, #18
  405aa4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405aa8:	00c9      	lsls	r1, r1, #3
  405aaa:	327c      	adds	r2, #124	; 0x7c
  405aac:	e716      	b.n	4058dc <_malloc_r+0x374>
  405aae:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405ab2:	227e      	movs	r2, #126	; 0x7e
  405ab4:	e712      	b.n	4058dc <_malloc_r+0x374>
  405ab6:	687b      	ldr	r3, [r7, #4]
  405ab8:	e780      	b.n	4059bc <_malloc_r+0x454>
  405aba:	08f0      	lsrs	r0, r6, #3
  405abc:	f106 0308 	add.w	r3, r6, #8
  405ac0:	e600      	b.n	4056c4 <_malloc_r+0x15c>
  405ac2:	bf00      	nop
  405ac4:	20400a58 	.word	0x20400a58

00405ac8 <__ascii_mbtowc>:
  405ac8:	b082      	sub	sp, #8
  405aca:	b149      	cbz	r1, 405ae0 <__ascii_mbtowc+0x18>
  405acc:	b15a      	cbz	r2, 405ae6 <__ascii_mbtowc+0x1e>
  405ace:	b16b      	cbz	r3, 405aec <__ascii_mbtowc+0x24>
  405ad0:	7813      	ldrb	r3, [r2, #0]
  405ad2:	600b      	str	r3, [r1, #0]
  405ad4:	7812      	ldrb	r2, [r2, #0]
  405ad6:	1c10      	adds	r0, r2, #0
  405ad8:	bf18      	it	ne
  405ada:	2001      	movne	r0, #1
  405adc:	b002      	add	sp, #8
  405ade:	4770      	bx	lr
  405ae0:	a901      	add	r1, sp, #4
  405ae2:	2a00      	cmp	r2, #0
  405ae4:	d1f3      	bne.n	405ace <__ascii_mbtowc+0x6>
  405ae6:	4610      	mov	r0, r2
  405ae8:	b002      	add	sp, #8
  405aea:	4770      	bx	lr
  405aec:	f06f 0001 	mvn.w	r0, #1
  405af0:	e7f4      	b.n	405adc <__ascii_mbtowc+0x14>
  405af2:	bf00      	nop
	...

00405b00 <memchr>:
  405b00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405b04:	2a10      	cmp	r2, #16
  405b06:	db2b      	blt.n	405b60 <memchr+0x60>
  405b08:	f010 0f07 	tst.w	r0, #7
  405b0c:	d008      	beq.n	405b20 <memchr+0x20>
  405b0e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405b12:	3a01      	subs	r2, #1
  405b14:	428b      	cmp	r3, r1
  405b16:	d02d      	beq.n	405b74 <memchr+0x74>
  405b18:	f010 0f07 	tst.w	r0, #7
  405b1c:	b342      	cbz	r2, 405b70 <memchr+0x70>
  405b1e:	d1f6      	bne.n	405b0e <memchr+0xe>
  405b20:	b4f0      	push	{r4, r5, r6, r7}
  405b22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405b26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405b2a:	f022 0407 	bic.w	r4, r2, #7
  405b2e:	f07f 0700 	mvns.w	r7, #0
  405b32:	2300      	movs	r3, #0
  405b34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405b38:	3c08      	subs	r4, #8
  405b3a:	ea85 0501 	eor.w	r5, r5, r1
  405b3e:	ea86 0601 	eor.w	r6, r6, r1
  405b42:	fa85 f547 	uadd8	r5, r5, r7
  405b46:	faa3 f587 	sel	r5, r3, r7
  405b4a:	fa86 f647 	uadd8	r6, r6, r7
  405b4e:	faa5 f687 	sel	r6, r5, r7
  405b52:	b98e      	cbnz	r6, 405b78 <memchr+0x78>
  405b54:	d1ee      	bne.n	405b34 <memchr+0x34>
  405b56:	bcf0      	pop	{r4, r5, r6, r7}
  405b58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405b5c:	f002 0207 	and.w	r2, r2, #7
  405b60:	b132      	cbz	r2, 405b70 <memchr+0x70>
  405b62:	f810 3b01 	ldrb.w	r3, [r0], #1
  405b66:	3a01      	subs	r2, #1
  405b68:	ea83 0301 	eor.w	r3, r3, r1
  405b6c:	b113      	cbz	r3, 405b74 <memchr+0x74>
  405b6e:	d1f8      	bne.n	405b62 <memchr+0x62>
  405b70:	2000      	movs	r0, #0
  405b72:	4770      	bx	lr
  405b74:	3801      	subs	r0, #1
  405b76:	4770      	bx	lr
  405b78:	2d00      	cmp	r5, #0
  405b7a:	bf06      	itte	eq
  405b7c:	4635      	moveq	r5, r6
  405b7e:	3803      	subeq	r0, #3
  405b80:	3807      	subne	r0, #7
  405b82:	f015 0f01 	tst.w	r5, #1
  405b86:	d107      	bne.n	405b98 <memchr+0x98>
  405b88:	3001      	adds	r0, #1
  405b8a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405b8e:	bf02      	ittt	eq
  405b90:	3001      	addeq	r0, #1
  405b92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405b96:	3001      	addeq	r0, #1
  405b98:	bcf0      	pop	{r4, r5, r6, r7}
  405b9a:	3801      	subs	r0, #1
  405b9c:	4770      	bx	lr
  405b9e:	bf00      	nop

00405ba0 <memmove>:
  405ba0:	4288      	cmp	r0, r1
  405ba2:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ba4:	d90d      	bls.n	405bc2 <memmove+0x22>
  405ba6:	188b      	adds	r3, r1, r2
  405ba8:	4298      	cmp	r0, r3
  405baa:	d20a      	bcs.n	405bc2 <memmove+0x22>
  405bac:	1884      	adds	r4, r0, r2
  405bae:	2a00      	cmp	r2, #0
  405bb0:	d051      	beq.n	405c56 <memmove+0xb6>
  405bb2:	4622      	mov	r2, r4
  405bb4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405bb8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405bbc:	4299      	cmp	r1, r3
  405bbe:	d1f9      	bne.n	405bb4 <memmove+0x14>
  405bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bc2:	2a0f      	cmp	r2, #15
  405bc4:	d948      	bls.n	405c58 <memmove+0xb8>
  405bc6:	ea41 0300 	orr.w	r3, r1, r0
  405bca:	079b      	lsls	r3, r3, #30
  405bcc:	d146      	bne.n	405c5c <memmove+0xbc>
  405bce:	f100 0410 	add.w	r4, r0, #16
  405bd2:	f101 0310 	add.w	r3, r1, #16
  405bd6:	4615      	mov	r5, r2
  405bd8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405bdc:	f844 6c10 	str.w	r6, [r4, #-16]
  405be0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405be4:	f844 6c0c 	str.w	r6, [r4, #-12]
  405be8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405bec:	f844 6c08 	str.w	r6, [r4, #-8]
  405bf0:	3d10      	subs	r5, #16
  405bf2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405bf6:	f844 6c04 	str.w	r6, [r4, #-4]
  405bfa:	2d0f      	cmp	r5, #15
  405bfc:	f103 0310 	add.w	r3, r3, #16
  405c00:	f104 0410 	add.w	r4, r4, #16
  405c04:	d8e8      	bhi.n	405bd8 <memmove+0x38>
  405c06:	f1a2 0310 	sub.w	r3, r2, #16
  405c0a:	f023 030f 	bic.w	r3, r3, #15
  405c0e:	f002 0e0f 	and.w	lr, r2, #15
  405c12:	3310      	adds	r3, #16
  405c14:	f1be 0f03 	cmp.w	lr, #3
  405c18:	4419      	add	r1, r3
  405c1a:	4403      	add	r3, r0
  405c1c:	d921      	bls.n	405c62 <memmove+0xc2>
  405c1e:	1f1e      	subs	r6, r3, #4
  405c20:	460d      	mov	r5, r1
  405c22:	4674      	mov	r4, lr
  405c24:	3c04      	subs	r4, #4
  405c26:	f855 7b04 	ldr.w	r7, [r5], #4
  405c2a:	f846 7f04 	str.w	r7, [r6, #4]!
  405c2e:	2c03      	cmp	r4, #3
  405c30:	d8f8      	bhi.n	405c24 <memmove+0x84>
  405c32:	f1ae 0404 	sub.w	r4, lr, #4
  405c36:	f024 0403 	bic.w	r4, r4, #3
  405c3a:	3404      	adds	r4, #4
  405c3c:	4421      	add	r1, r4
  405c3e:	4423      	add	r3, r4
  405c40:	f002 0203 	and.w	r2, r2, #3
  405c44:	b162      	cbz	r2, 405c60 <memmove+0xc0>
  405c46:	3b01      	subs	r3, #1
  405c48:	440a      	add	r2, r1
  405c4a:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c4e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c52:	428a      	cmp	r2, r1
  405c54:	d1f9      	bne.n	405c4a <memmove+0xaa>
  405c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c58:	4603      	mov	r3, r0
  405c5a:	e7f3      	b.n	405c44 <memmove+0xa4>
  405c5c:	4603      	mov	r3, r0
  405c5e:	e7f2      	b.n	405c46 <memmove+0xa6>
  405c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c62:	4672      	mov	r2, lr
  405c64:	e7ee      	b.n	405c44 <memmove+0xa4>
  405c66:	bf00      	nop

00405c68 <__malloc_lock>:
  405c68:	4801      	ldr	r0, [pc, #4]	; (405c70 <__malloc_lock+0x8>)
  405c6a:	f7ff bbf9 	b.w	405460 <__retarget_lock_acquire_recursive>
  405c6e:	bf00      	nop
  405c70:	20400aa8 	.word	0x20400aa8

00405c74 <__malloc_unlock>:
  405c74:	4801      	ldr	r0, [pc, #4]	; (405c7c <__malloc_unlock+0x8>)
  405c76:	f7ff bbf5 	b.w	405464 <__retarget_lock_release_recursive>
  405c7a:	bf00      	nop
  405c7c:	20400aa8 	.word	0x20400aa8

00405c80 <_Balloc>:
  405c80:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405c82:	b570      	push	{r4, r5, r6, lr}
  405c84:	4605      	mov	r5, r0
  405c86:	460c      	mov	r4, r1
  405c88:	b14b      	cbz	r3, 405c9e <_Balloc+0x1e>
  405c8a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405c8e:	b180      	cbz	r0, 405cb2 <_Balloc+0x32>
  405c90:	6802      	ldr	r2, [r0, #0]
  405c92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405c96:	2300      	movs	r3, #0
  405c98:	6103      	str	r3, [r0, #16]
  405c9a:	60c3      	str	r3, [r0, #12]
  405c9c:	bd70      	pop	{r4, r5, r6, pc}
  405c9e:	2221      	movs	r2, #33	; 0x21
  405ca0:	2104      	movs	r1, #4
  405ca2:	f000 fe69 	bl	406978 <_calloc_r>
  405ca6:	64e8      	str	r0, [r5, #76]	; 0x4c
  405ca8:	4603      	mov	r3, r0
  405caa:	2800      	cmp	r0, #0
  405cac:	d1ed      	bne.n	405c8a <_Balloc+0xa>
  405cae:	2000      	movs	r0, #0
  405cb0:	bd70      	pop	{r4, r5, r6, pc}
  405cb2:	2101      	movs	r1, #1
  405cb4:	fa01 f604 	lsl.w	r6, r1, r4
  405cb8:	1d72      	adds	r2, r6, #5
  405cba:	4628      	mov	r0, r5
  405cbc:	0092      	lsls	r2, r2, #2
  405cbe:	f000 fe5b 	bl	406978 <_calloc_r>
  405cc2:	2800      	cmp	r0, #0
  405cc4:	d0f3      	beq.n	405cae <_Balloc+0x2e>
  405cc6:	6044      	str	r4, [r0, #4]
  405cc8:	6086      	str	r6, [r0, #8]
  405cca:	e7e4      	b.n	405c96 <_Balloc+0x16>

00405ccc <_Bfree>:
  405ccc:	b131      	cbz	r1, 405cdc <_Bfree+0x10>
  405cce:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405cd0:	684a      	ldr	r2, [r1, #4]
  405cd2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405cd6:	6008      	str	r0, [r1, #0]
  405cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405cdc:	4770      	bx	lr
  405cde:	bf00      	nop

00405ce0 <__multadd>:
  405ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ce2:	690c      	ldr	r4, [r1, #16]
  405ce4:	b083      	sub	sp, #12
  405ce6:	460d      	mov	r5, r1
  405ce8:	4606      	mov	r6, r0
  405cea:	f101 0e14 	add.w	lr, r1, #20
  405cee:	2700      	movs	r7, #0
  405cf0:	f8de 0000 	ldr.w	r0, [lr]
  405cf4:	b281      	uxth	r1, r0
  405cf6:	fb02 3301 	mla	r3, r2, r1, r3
  405cfa:	0c01      	lsrs	r1, r0, #16
  405cfc:	0c18      	lsrs	r0, r3, #16
  405cfe:	fb02 0101 	mla	r1, r2, r1, r0
  405d02:	b29b      	uxth	r3, r3
  405d04:	3701      	adds	r7, #1
  405d06:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405d0a:	42bc      	cmp	r4, r7
  405d0c:	f84e 3b04 	str.w	r3, [lr], #4
  405d10:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405d14:	dcec      	bgt.n	405cf0 <__multadd+0x10>
  405d16:	b13b      	cbz	r3, 405d28 <__multadd+0x48>
  405d18:	68aa      	ldr	r2, [r5, #8]
  405d1a:	4294      	cmp	r4, r2
  405d1c:	da07      	bge.n	405d2e <__multadd+0x4e>
  405d1e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405d22:	3401      	adds	r4, #1
  405d24:	6153      	str	r3, [r2, #20]
  405d26:	612c      	str	r4, [r5, #16]
  405d28:	4628      	mov	r0, r5
  405d2a:	b003      	add	sp, #12
  405d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d2e:	6869      	ldr	r1, [r5, #4]
  405d30:	9301      	str	r3, [sp, #4]
  405d32:	3101      	adds	r1, #1
  405d34:	4630      	mov	r0, r6
  405d36:	f7ff ffa3 	bl	405c80 <_Balloc>
  405d3a:	692a      	ldr	r2, [r5, #16]
  405d3c:	3202      	adds	r2, #2
  405d3e:	f105 010c 	add.w	r1, r5, #12
  405d42:	4607      	mov	r7, r0
  405d44:	0092      	lsls	r2, r2, #2
  405d46:	300c      	adds	r0, #12
  405d48:	f7fb fb1c 	bl	401384 <memcpy>
  405d4c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405d4e:	6869      	ldr	r1, [r5, #4]
  405d50:	9b01      	ldr	r3, [sp, #4]
  405d52:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405d56:	6028      	str	r0, [r5, #0]
  405d58:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405d5c:	463d      	mov	r5, r7
  405d5e:	e7de      	b.n	405d1e <__multadd+0x3e>

00405d60 <__hi0bits>:
  405d60:	0c02      	lsrs	r2, r0, #16
  405d62:	0412      	lsls	r2, r2, #16
  405d64:	4603      	mov	r3, r0
  405d66:	b9b2      	cbnz	r2, 405d96 <__hi0bits+0x36>
  405d68:	0403      	lsls	r3, r0, #16
  405d6a:	2010      	movs	r0, #16
  405d6c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  405d70:	bf04      	itt	eq
  405d72:	021b      	lsleq	r3, r3, #8
  405d74:	3008      	addeq	r0, #8
  405d76:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405d7a:	bf04      	itt	eq
  405d7c:	011b      	lsleq	r3, r3, #4
  405d7e:	3004      	addeq	r0, #4
  405d80:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405d84:	bf04      	itt	eq
  405d86:	009b      	lsleq	r3, r3, #2
  405d88:	3002      	addeq	r0, #2
  405d8a:	2b00      	cmp	r3, #0
  405d8c:	db02      	blt.n	405d94 <__hi0bits+0x34>
  405d8e:	005b      	lsls	r3, r3, #1
  405d90:	d403      	bmi.n	405d9a <__hi0bits+0x3a>
  405d92:	2020      	movs	r0, #32
  405d94:	4770      	bx	lr
  405d96:	2000      	movs	r0, #0
  405d98:	e7e8      	b.n	405d6c <__hi0bits+0xc>
  405d9a:	3001      	adds	r0, #1
  405d9c:	4770      	bx	lr
  405d9e:	bf00      	nop

00405da0 <__lo0bits>:
  405da0:	6803      	ldr	r3, [r0, #0]
  405da2:	f013 0207 	ands.w	r2, r3, #7
  405da6:	4601      	mov	r1, r0
  405da8:	d007      	beq.n	405dba <__lo0bits+0x1a>
  405daa:	07da      	lsls	r2, r3, #31
  405dac:	d421      	bmi.n	405df2 <__lo0bits+0x52>
  405dae:	0798      	lsls	r0, r3, #30
  405db0:	d421      	bmi.n	405df6 <__lo0bits+0x56>
  405db2:	089b      	lsrs	r3, r3, #2
  405db4:	600b      	str	r3, [r1, #0]
  405db6:	2002      	movs	r0, #2
  405db8:	4770      	bx	lr
  405dba:	b298      	uxth	r0, r3
  405dbc:	b198      	cbz	r0, 405de6 <__lo0bits+0x46>
  405dbe:	4610      	mov	r0, r2
  405dc0:	f013 0fff 	tst.w	r3, #255	; 0xff
  405dc4:	bf04      	itt	eq
  405dc6:	0a1b      	lsreq	r3, r3, #8
  405dc8:	3008      	addeq	r0, #8
  405dca:	071a      	lsls	r2, r3, #28
  405dcc:	bf04      	itt	eq
  405dce:	091b      	lsreq	r3, r3, #4
  405dd0:	3004      	addeq	r0, #4
  405dd2:	079a      	lsls	r2, r3, #30
  405dd4:	bf04      	itt	eq
  405dd6:	089b      	lsreq	r3, r3, #2
  405dd8:	3002      	addeq	r0, #2
  405dda:	07da      	lsls	r2, r3, #31
  405ddc:	d407      	bmi.n	405dee <__lo0bits+0x4e>
  405dde:	085b      	lsrs	r3, r3, #1
  405de0:	d104      	bne.n	405dec <__lo0bits+0x4c>
  405de2:	2020      	movs	r0, #32
  405de4:	4770      	bx	lr
  405de6:	0c1b      	lsrs	r3, r3, #16
  405de8:	2010      	movs	r0, #16
  405dea:	e7e9      	b.n	405dc0 <__lo0bits+0x20>
  405dec:	3001      	adds	r0, #1
  405dee:	600b      	str	r3, [r1, #0]
  405df0:	4770      	bx	lr
  405df2:	2000      	movs	r0, #0
  405df4:	4770      	bx	lr
  405df6:	085b      	lsrs	r3, r3, #1
  405df8:	600b      	str	r3, [r1, #0]
  405dfa:	2001      	movs	r0, #1
  405dfc:	4770      	bx	lr
  405dfe:	bf00      	nop

00405e00 <__i2b>:
  405e00:	b510      	push	{r4, lr}
  405e02:	460c      	mov	r4, r1
  405e04:	2101      	movs	r1, #1
  405e06:	f7ff ff3b 	bl	405c80 <_Balloc>
  405e0a:	2201      	movs	r2, #1
  405e0c:	6144      	str	r4, [r0, #20]
  405e0e:	6102      	str	r2, [r0, #16]
  405e10:	bd10      	pop	{r4, pc}
  405e12:	bf00      	nop

00405e14 <__multiply>:
  405e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e18:	690c      	ldr	r4, [r1, #16]
  405e1a:	6915      	ldr	r5, [r2, #16]
  405e1c:	42ac      	cmp	r4, r5
  405e1e:	b083      	sub	sp, #12
  405e20:	468b      	mov	fp, r1
  405e22:	4616      	mov	r6, r2
  405e24:	da04      	bge.n	405e30 <__multiply+0x1c>
  405e26:	4622      	mov	r2, r4
  405e28:	46b3      	mov	fp, r6
  405e2a:	462c      	mov	r4, r5
  405e2c:	460e      	mov	r6, r1
  405e2e:	4615      	mov	r5, r2
  405e30:	f8db 3008 	ldr.w	r3, [fp, #8]
  405e34:	f8db 1004 	ldr.w	r1, [fp, #4]
  405e38:	eb04 0805 	add.w	r8, r4, r5
  405e3c:	4598      	cmp	r8, r3
  405e3e:	bfc8      	it	gt
  405e40:	3101      	addgt	r1, #1
  405e42:	f7ff ff1d 	bl	405c80 <_Balloc>
  405e46:	f100 0914 	add.w	r9, r0, #20
  405e4a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  405e4e:	45d1      	cmp	r9, sl
  405e50:	9000      	str	r0, [sp, #0]
  405e52:	d205      	bcs.n	405e60 <__multiply+0x4c>
  405e54:	464b      	mov	r3, r9
  405e56:	2100      	movs	r1, #0
  405e58:	f843 1b04 	str.w	r1, [r3], #4
  405e5c:	459a      	cmp	sl, r3
  405e5e:	d8fb      	bhi.n	405e58 <__multiply+0x44>
  405e60:	f106 0c14 	add.w	ip, r6, #20
  405e64:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405e68:	f10b 0b14 	add.w	fp, fp, #20
  405e6c:	459c      	cmp	ip, r3
  405e6e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  405e72:	d24c      	bcs.n	405f0e <__multiply+0xfa>
  405e74:	f8cd a004 	str.w	sl, [sp, #4]
  405e78:	469a      	mov	sl, r3
  405e7a:	f8dc 5000 	ldr.w	r5, [ip]
  405e7e:	b2af      	uxth	r7, r5
  405e80:	b1ef      	cbz	r7, 405ebe <__multiply+0xaa>
  405e82:	2100      	movs	r1, #0
  405e84:	464d      	mov	r5, r9
  405e86:	465e      	mov	r6, fp
  405e88:	460c      	mov	r4, r1
  405e8a:	f856 2b04 	ldr.w	r2, [r6], #4
  405e8e:	6828      	ldr	r0, [r5, #0]
  405e90:	b293      	uxth	r3, r2
  405e92:	b281      	uxth	r1, r0
  405e94:	fb07 1303 	mla	r3, r7, r3, r1
  405e98:	0c12      	lsrs	r2, r2, #16
  405e9a:	0c01      	lsrs	r1, r0, #16
  405e9c:	4423      	add	r3, r4
  405e9e:	fb07 1102 	mla	r1, r7, r2, r1
  405ea2:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405ea6:	b29b      	uxth	r3, r3
  405ea8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405eac:	45b6      	cmp	lr, r6
  405eae:	f845 3b04 	str.w	r3, [r5], #4
  405eb2:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405eb6:	d8e8      	bhi.n	405e8a <__multiply+0x76>
  405eb8:	602c      	str	r4, [r5, #0]
  405eba:	f8dc 5000 	ldr.w	r5, [ip]
  405ebe:	0c2d      	lsrs	r5, r5, #16
  405ec0:	d01d      	beq.n	405efe <__multiply+0xea>
  405ec2:	f8d9 3000 	ldr.w	r3, [r9]
  405ec6:	4648      	mov	r0, r9
  405ec8:	461c      	mov	r4, r3
  405eca:	4659      	mov	r1, fp
  405ecc:	2200      	movs	r2, #0
  405ece:	880e      	ldrh	r6, [r1, #0]
  405ed0:	0c24      	lsrs	r4, r4, #16
  405ed2:	fb05 4406 	mla	r4, r5, r6, r4
  405ed6:	4422      	add	r2, r4
  405ed8:	b29b      	uxth	r3, r3
  405eda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405ede:	f840 3b04 	str.w	r3, [r0], #4
  405ee2:	f851 3b04 	ldr.w	r3, [r1], #4
  405ee6:	6804      	ldr	r4, [r0, #0]
  405ee8:	0c1b      	lsrs	r3, r3, #16
  405eea:	b2a6      	uxth	r6, r4
  405eec:	fb05 6303 	mla	r3, r5, r3, r6
  405ef0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405ef4:	458e      	cmp	lr, r1
  405ef6:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405efa:	d8e8      	bhi.n	405ece <__multiply+0xba>
  405efc:	6003      	str	r3, [r0, #0]
  405efe:	f10c 0c04 	add.w	ip, ip, #4
  405f02:	45e2      	cmp	sl, ip
  405f04:	f109 0904 	add.w	r9, r9, #4
  405f08:	d8b7      	bhi.n	405e7a <__multiply+0x66>
  405f0a:	f8dd a004 	ldr.w	sl, [sp, #4]
  405f0e:	f1b8 0f00 	cmp.w	r8, #0
  405f12:	dd0b      	ble.n	405f2c <__multiply+0x118>
  405f14:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405f18:	f1aa 0a04 	sub.w	sl, sl, #4
  405f1c:	b11b      	cbz	r3, 405f26 <__multiply+0x112>
  405f1e:	e005      	b.n	405f2c <__multiply+0x118>
  405f20:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405f24:	b913      	cbnz	r3, 405f2c <__multiply+0x118>
  405f26:	f1b8 0801 	subs.w	r8, r8, #1
  405f2a:	d1f9      	bne.n	405f20 <__multiply+0x10c>
  405f2c:	9800      	ldr	r0, [sp, #0]
  405f2e:	f8c0 8010 	str.w	r8, [r0, #16]
  405f32:	b003      	add	sp, #12
  405f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405f38 <__pow5mult>:
  405f38:	f012 0303 	ands.w	r3, r2, #3
  405f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f40:	4614      	mov	r4, r2
  405f42:	4607      	mov	r7, r0
  405f44:	d12e      	bne.n	405fa4 <__pow5mult+0x6c>
  405f46:	460d      	mov	r5, r1
  405f48:	10a4      	asrs	r4, r4, #2
  405f4a:	d01c      	beq.n	405f86 <__pow5mult+0x4e>
  405f4c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  405f4e:	b396      	cbz	r6, 405fb6 <__pow5mult+0x7e>
  405f50:	07e3      	lsls	r3, r4, #31
  405f52:	f04f 0800 	mov.w	r8, #0
  405f56:	d406      	bmi.n	405f66 <__pow5mult+0x2e>
  405f58:	1064      	asrs	r4, r4, #1
  405f5a:	d014      	beq.n	405f86 <__pow5mult+0x4e>
  405f5c:	6830      	ldr	r0, [r6, #0]
  405f5e:	b1a8      	cbz	r0, 405f8c <__pow5mult+0x54>
  405f60:	4606      	mov	r6, r0
  405f62:	07e3      	lsls	r3, r4, #31
  405f64:	d5f8      	bpl.n	405f58 <__pow5mult+0x20>
  405f66:	4632      	mov	r2, r6
  405f68:	4629      	mov	r1, r5
  405f6a:	4638      	mov	r0, r7
  405f6c:	f7ff ff52 	bl	405e14 <__multiply>
  405f70:	b1b5      	cbz	r5, 405fa0 <__pow5mult+0x68>
  405f72:	686a      	ldr	r2, [r5, #4]
  405f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405f76:	1064      	asrs	r4, r4, #1
  405f78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405f7c:	6029      	str	r1, [r5, #0]
  405f7e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405f82:	4605      	mov	r5, r0
  405f84:	d1ea      	bne.n	405f5c <__pow5mult+0x24>
  405f86:	4628      	mov	r0, r5
  405f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f8c:	4632      	mov	r2, r6
  405f8e:	4631      	mov	r1, r6
  405f90:	4638      	mov	r0, r7
  405f92:	f7ff ff3f 	bl	405e14 <__multiply>
  405f96:	6030      	str	r0, [r6, #0]
  405f98:	f8c0 8000 	str.w	r8, [r0]
  405f9c:	4606      	mov	r6, r0
  405f9e:	e7e0      	b.n	405f62 <__pow5mult+0x2a>
  405fa0:	4605      	mov	r5, r0
  405fa2:	e7d9      	b.n	405f58 <__pow5mult+0x20>
  405fa4:	1e5a      	subs	r2, r3, #1
  405fa6:	4d0b      	ldr	r5, [pc, #44]	; (405fd4 <__pow5mult+0x9c>)
  405fa8:	2300      	movs	r3, #0
  405faa:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405fae:	f7ff fe97 	bl	405ce0 <__multadd>
  405fb2:	4605      	mov	r5, r0
  405fb4:	e7c8      	b.n	405f48 <__pow5mult+0x10>
  405fb6:	2101      	movs	r1, #1
  405fb8:	4638      	mov	r0, r7
  405fba:	f7ff fe61 	bl	405c80 <_Balloc>
  405fbe:	f240 2171 	movw	r1, #625	; 0x271
  405fc2:	2201      	movs	r2, #1
  405fc4:	2300      	movs	r3, #0
  405fc6:	6141      	str	r1, [r0, #20]
  405fc8:	6102      	str	r2, [r0, #16]
  405fca:	4606      	mov	r6, r0
  405fcc:	64b8      	str	r0, [r7, #72]	; 0x48
  405fce:	6003      	str	r3, [r0, #0]
  405fd0:	e7be      	b.n	405f50 <__pow5mult+0x18>
  405fd2:	bf00      	nop
  405fd4:	004079a8 	.word	0x004079a8

00405fd8 <__lshift>:
  405fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405fdc:	4691      	mov	r9, r2
  405fde:	690a      	ldr	r2, [r1, #16]
  405fe0:	688b      	ldr	r3, [r1, #8]
  405fe2:	ea4f 1469 	mov.w	r4, r9, asr #5
  405fe6:	eb04 0802 	add.w	r8, r4, r2
  405fea:	f108 0501 	add.w	r5, r8, #1
  405fee:	429d      	cmp	r5, r3
  405ff0:	460e      	mov	r6, r1
  405ff2:	4607      	mov	r7, r0
  405ff4:	6849      	ldr	r1, [r1, #4]
  405ff6:	dd04      	ble.n	406002 <__lshift+0x2a>
  405ff8:	005b      	lsls	r3, r3, #1
  405ffa:	429d      	cmp	r5, r3
  405ffc:	f101 0101 	add.w	r1, r1, #1
  406000:	dcfa      	bgt.n	405ff8 <__lshift+0x20>
  406002:	4638      	mov	r0, r7
  406004:	f7ff fe3c 	bl	405c80 <_Balloc>
  406008:	2c00      	cmp	r4, #0
  40600a:	f100 0314 	add.w	r3, r0, #20
  40600e:	dd06      	ble.n	40601e <__lshift+0x46>
  406010:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406014:	2100      	movs	r1, #0
  406016:	f843 1b04 	str.w	r1, [r3], #4
  40601a:	429a      	cmp	r2, r3
  40601c:	d1fb      	bne.n	406016 <__lshift+0x3e>
  40601e:	6934      	ldr	r4, [r6, #16]
  406020:	f106 0114 	add.w	r1, r6, #20
  406024:	f019 091f 	ands.w	r9, r9, #31
  406028:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40602c:	d01d      	beq.n	40606a <__lshift+0x92>
  40602e:	f1c9 0c20 	rsb	ip, r9, #32
  406032:	2200      	movs	r2, #0
  406034:	680c      	ldr	r4, [r1, #0]
  406036:	fa04 f409 	lsl.w	r4, r4, r9
  40603a:	4314      	orrs	r4, r2
  40603c:	f843 4b04 	str.w	r4, [r3], #4
  406040:	f851 2b04 	ldr.w	r2, [r1], #4
  406044:	458e      	cmp	lr, r1
  406046:	fa22 f20c 	lsr.w	r2, r2, ip
  40604a:	d8f3      	bhi.n	406034 <__lshift+0x5c>
  40604c:	601a      	str	r2, [r3, #0]
  40604e:	b10a      	cbz	r2, 406054 <__lshift+0x7c>
  406050:	f108 0502 	add.w	r5, r8, #2
  406054:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406056:	6872      	ldr	r2, [r6, #4]
  406058:	3d01      	subs	r5, #1
  40605a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40605e:	6105      	str	r5, [r0, #16]
  406060:	6031      	str	r1, [r6, #0]
  406062:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40606a:	3b04      	subs	r3, #4
  40606c:	f851 2b04 	ldr.w	r2, [r1], #4
  406070:	f843 2f04 	str.w	r2, [r3, #4]!
  406074:	458e      	cmp	lr, r1
  406076:	d8f9      	bhi.n	40606c <__lshift+0x94>
  406078:	e7ec      	b.n	406054 <__lshift+0x7c>
  40607a:	bf00      	nop

0040607c <__mcmp>:
  40607c:	b430      	push	{r4, r5}
  40607e:	690b      	ldr	r3, [r1, #16]
  406080:	4605      	mov	r5, r0
  406082:	6900      	ldr	r0, [r0, #16]
  406084:	1ac0      	subs	r0, r0, r3
  406086:	d10f      	bne.n	4060a8 <__mcmp+0x2c>
  406088:	009b      	lsls	r3, r3, #2
  40608a:	3514      	adds	r5, #20
  40608c:	3114      	adds	r1, #20
  40608e:	4419      	add	r1, r3
  406090:	442b      	add	r3, r5
  406092:	e001      	b.n	406098 <__mcmp+0x1c>
  406094:	429d      	cmp	r5, r3
  406096:	d207      	bcs.n	4060a8 <__mcmp+0x2c>
  406098:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40609c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4060a0:	4294      	cmp	r4, r2
  4060a2:	d0f7      	beq.n	406094 <__mcmp+0x18>
  4060a4:	d302      	bcc.n	4060ac <__mcmp+0x30>
  4060a6:	2001      	movs	r0, #1
  4060a8:	bc30      	pop	{r4, r5}
  4060aa:	4770      	bx	lr
  4060ac:	f04f 30ff 	mov.w	r0, #4294967295
  4060b0:	e7fa      	b.n	4060a8 <__mcmp+0x2c>
  4060b2:	bf00      	nop

004060b4 <__mdiff>:
  4060b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4060b8:	690f      	ldr	r7, [r1, #16]
  4060ba:	460e      	mov	r6, r1
  4060bc:	6911      	ldr	r1, [r2, #16]
  4060be:	1a7f      	subs	r7, r7, r1
  4060c0:	2f00      	cmp	r7, #0
  4060c2:	4690      	mov	r8, r2
  4060c4:	d117      	bne.n	4060f6 <__mdiff+0x42>
  4060c6:	0089      	lsls	r1, r1, #2
  4060c8:	f106 0514 	add.w	r5, r6, #20
  4060cc:	f102 0e14 	add.w	lr, r2, #20
  4060d0:	186b      	adds	r3, r5, r1
  4060d2:	4471      	add	r1, lr
  4060d4:	e001      	b.n	4060da <__mdiff+0x26>
  4060d6:	429d      	cmp	r5, r3
  4060d8:	d25c      	bcs.n	406194 <__mdiff+0xe0>
  4060da:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4060de:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4060e2:	42a2      	cmp	r2, r4
  4060e4:	d0f7      	beq.n	4060d6 <__mdiff+0x22>
  4060e6:	d25e      	bcs.n	4061a6 <__mdiff+0xf2>
  4060e8:	4633      	mov	r3, r6
  4060ea:	462c      	mov	r4, r5
  4060ec:	4646      	mov	r6, r8
  4060ee:	4675      	mov	r5, lr
  4060f0:	4698      	mov	r8, r3
  4060f2:	2701      	movs	r7, #1
  4060f4:	e005      	b.n	406102 <__mdiff+0x4e>
  4060f6:	db58      	blt.n	4061aa <__mdiff+0xf6>
  4060f8:	f106 0514 	add.w	r5, r6, #20
  4060fc:	f108 0414 	add.w	r4, r8, #20
  406100:	2700      	movs	r7, #0
  406102:	6871      	ldr	r1, [r6, #4]
  406104:	f7ff fdbc 	bl	405c80 <_Balloc>
  406108:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40610c:	6936      	ldr	r6, [r6, #16]
  40610e:	60c7      	str	r7, [r0, #12]
  406110:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406114:	46a6      	mov	lr, r4
  406116:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40611a:	f100 0414 	add.w	r4, r0, #20
  40611e:	2300      	movs	r3, #0
  406120:	f85e 1b04 	ldr.w	r1, [lr], #4
  406124:	f855 8b04 	ldr.w	r8, [r5], #4
  406128:	b28a      	uxth	r2, r1
  40612a:	fa13 f388 	uxtah	r3, r3, r8
  40612e:	0c09      	lsrs	r1, r1, #16
  406130:	1a9a      	subs	r2, r3, r2
  406132:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406136:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40613a:	b292      	uxth	r2, r2
  40613c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406140:	45f4      	cmp	ip, lr
  406142:	f844 2b04 	str.w	r2, [r4], #4
  406146:	ea4f 4323 	mov.w	r3, r3, asr #16
  40614a:	d8e9      	bhi.n	406120 <__mdiff+0x6c>
  40614c:	42af      	cmp	r7, r5
  40614e:	d917      	bls.n	406180 <__mdiff+0xcc>
  406150:	46a4      	mov	ip, r4
  406152:	46ae      	mov	lr, r5
  406154:	f85e 2b04 	ldr.w	r2, [lr], #4
  406158:	fa13 f382 	uxtah	r3, r3, r2
  40615c:	1419      	asrs	r1, r3, #16
  40615e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406162:	b29b      	uxth	r3, r3
  406164:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406168:	4577      	cmp	r7, lr
  40616a:	f84c 2b04 	str.w	r2, [ip], #4
  40616e:	ea4f 4321 	mov.w	r3, r1, asr #16
  406172:	d8ef      	bhi.n	406154 <__mdiff+0xa0>
  406174:	43ed      	mvns	r5, r5
  406176:	442f      	add	r7, r5
  406178:	f027 0703 	bic.w	r7, r7, #3
  40617c:	3704      	adds	r7, #4
  40617e:	443c      	add	r4, r7
  406180:	3c04      	subs	r4, #4
  406182:	b922      	cbnz	r2, 40618e <__mdiff+0xda>
  406184:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406188:	3e01      	subs	r6, #1
  40618a:	2b00      	cmp	r3, #0
  40618c:	d0fa      	beq.n	406184 <__mdiff+0xd0>
  40618e:	6106      	str	r6, [r0, #16]
  406190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406194:	2100      	movs	r1, #0
  406196:	f7ff fd73 	bl	405c80 <_Balloc>
  40619a:	2201      	movs	r2, #1
  40619c:	2300      	movs	r3, #0
  40619e:	6102      	str	r2, [r0, #16]
  4061a0:	6143      	str	r3, [r0, #20]
  4061a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061a6:	4674      	mov	r4, lr
  4061a8:	e7ab      	b.n	406102 <__mdiff+0x4e>
  4061aa:	4633      	mov	r3, r6
  4061ac:	f106 0414 	add.w	r4, r6, #20
  4061b0:	f102 0514 	add.w	r5, r2, #20
  4061b4:	4616      	mov	r6, r2
  4061b6:	2701      	movs	r7, #1
  4061b8:	4698      	mov	r8, r3
  4061ba:	e7a2      	b.n	406102 <__mdiff+0x4e>

004061bc <__d2b>:
  4061bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4061c0:	b082      	sub	sp, #8
  4061c2:	2101      	movs	r1, #1
  4061c4:	461c      	mov	r4, r3
  4061c6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4061ca:	4615      	mov	r5, r2
  4061cc:	9e08      	ldr	r6, [sp, #32]
  4061ce:	f7ff fd57 	bl	405c80 <_Balloc>
  4061d2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4061d6:	4680      	mov	r8, r0
  4061d8:	b10f      	cbz	r7, 4061de <__d2b+0x22>
  4061da:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4061de:	9401      	str	r4, [sp, #4]
  4061e0:	b31d      	cbz	r5, 40622a <__d2b+0x6e>
  4061e2:	a802      	add	r0, sp, #8
  4061e4:	f840 5d08 	str.w	r5, [r0, #-8]!
  4061e8:	f7ff fdda 	bl	405da0 <__lo0bits>
  4061ec:	2800      	cmp	r0, #0
  4061ee:	d134      	bne.n	40625a <__d2b+0x9e>
  4061f0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4061f4:	f8c8 2014 	str.w	r2, [r8, #20]
  4061f8:	2b00      	cmp	r3, #0
  4061fa:	bf0c      	ite	eq
  4061fc:	2101      	moveq	r1, #1
  4061fe:	2102      	movne	r1, #2
  406200:	f8c8 3018 	str.w	r3, [r8, #24]
  406204:	f8c8 1010 	str.w	r1, [r8, #16]
  406208:	b9df      	cbnz	r7, 406242 <__d2b+0x86>
  40620a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40620e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406212:	6030      	str	r0, [r6, #0]
  406214:	6918      	ldr	r0, [r3, #16]
  406216:	f7ff fda3 	bl	405d60 <__hi0bits>
  40621a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40621c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406220:	6018      	str	r0, [r3, #0]
  406222:	4640      	mov	r0, r8
  406224:	b002      	add	sp, #8
  406226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40622a:	a801      	add	r0, sp, #4
  40622c:	f7ff fdb8 	bl	405da0 <__lo0bits>
  406230:	9b01      	ldr	r3, [sp, #4]
  406232:	f8c8 3014 	str.w	r3, [r8, #20]
  406236:	2101      	movs	r1, #1
  406238:	3020      	adds	r0, #32
  40623a:	f8c8 1010 	str.w	r1, [r8, #16]
  40623e:	2f00      	cmp	r7, #0
  406240:	d0e3      	beq.n	40620a <__d2b+0x4e>
  406242:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406244:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406248:	4407      	add	r7, r0
  40624a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40624e:	6037      	str	r7, [r6, #0]
  406250:	6018      	str	r0, [r3, #0]
  406252:	4640      	mov	r0, r8
  406254:	b002      	add	sp, #8
  406256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40625a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40625e:	f1c0 0220 	rsb	r2, r0, #32
  406262:	fa03 f202 	lsl.w	r2, r3, r2
  406266:	430a      	orrs	r2, r1
  406268:	40c3      	lsrs	r3, r0
  40626a:	9301      	str	r3, [sp, #4]
  40626c:	f8c8 2014 	str.w	r2, [r8, #20]
  406270:	e7c2      	b.n	4061f8 <__d2b+0x3c>
  406272:	bf00      	nop

00406274 <_realloc_r>:
  406274:	2900      	cmp	r1, #0
  406276:	f000 8095 	beq.w	4063a4 <_realloc_r+0x130>
  40627a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40627e:	460d      	mov	r5, r1
  406280:	4616      	mov	r6, r2
  406282:	b083      	sub	sp, #12
  406284:	4680      	mov	r8, r0
  406286:	f106 070b 	add.w	r7, r6, #11
  40628a:	f7ff fced 	bl	405c68 <__malloc_lock>
  40628e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406292:	2f16      	cmp	r7, #22
  406294:	f02e 0403 	bic.w	r4, lr, #3
  406298:	f1a5 0908 	sub.w	r9, r5, #8
  40629c:	d83c      	bhi.n	406318 <_realloc_r+0xa4>
  40629e:	2210      	movs	r2, #16
  4062a0:	4617      	mov	r7, r2
  4062a2:	42be      	cmp	r6, r7
  4062a4:	d83d      	bhi.n	406322 <_realloc_r+0xae>
  4062a6:	4294      	cmp	r4, r2
  4062a8:	da43      	bge.n	406332 <_realloc_r+0xbe>
  4062aa:	4bc4      	ldr	r3, [pc, #784]	; (4065bc <_realloc_r+0x348>)
  4062ac:	6899      	ldr	r1, [r3, #8]
  4062ae:	eb09 0004 	add.w	r0, r9, r4
  4062b2:	4288      	cmp	r0, r1
  4062b4:	f000 80b4 	beq.w	406420 <_realloc_r+0x1ac>
  4062b8:	6843      	ldr	r3, [r0, #4]
  4062ba:	f023 0101 	bic.w	r1, r3, #1
  4062be:	4401      	add	r1, r0
  4062c0:	6849      	ldr	r1, [r1, #4]
  4062c2:	07c9      	lsls	r1, r1, #31
  4062c4:	d54c      	bpl.n	406360 <_realloc_r+0xec>
  4062c6:	f01e 0f01 	tst.w	lr, #1
  4062ca:	f000 809b 	beq.w	406404 <_realloc_r+0x190>
  4062ce:	4631      	mov	r1, r6
  4062d0:	4640      	mov	r0, r8
  4062d2:	f7ff f949 	bl	405568 <_malloc_r>
  4062d6:	4606      	mov	r6, r0
  4062d8:	2800      	cmp	r0, #0
  4062da:	d03a      	beq.n	406352 <_realloc_r+0xde>
  4062dc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4062e0:	f023 0301 	bic.w	r3, r3, #1
  4062e4:	444b      	add	r3, r9
  4062e6:	f1a0 0208 	sub.w	r2, r0, #8
  4062ea:	429a      	cmp	r2, r3
  4062ec:	f000 8121 	beq.w	406532 <_realloc_r+0x2be>
  4062f0:	1f22      	subs	r2, r4, #4
  4062f2:	2a24      	cmp	r2, #36	; 0x24
  4062f4:	f200 8107 	bhi.w	406506 <_realloc_r+0x292>
  4062f8:	2a13      	cmp	r2, #19
  4062fa:	f200 80db 	bhi.w	4064b4 <_realloc_r+0x240>
  4062fe:	4603      	mov	r3, r0
  406300:	462a      	mov	r2, r5
  406302:	6811      	ldr	r1, [r2, #0]
  406304:	6019      	str	r1, [r3, #0]
  406306:	6851      	ldr	r1, [r2, #4]
  406308:	6059      	str	r1, [r3, #4]
  40630a:	6892      	ldr	r2, [r2, #8]
  40630c:	609a      	str	r2, [r3, #8]
  40630e:	4629      	mov	r1, r5
  406310:	4640      	mov	r0, r8
  406312:	f7fe fdfd 	bl	404f10 <_free_r>
  406316:	e01c      	b.n	406352 <_realloc_r+0xde>
  406318:	f027 0707 	bic.w	r7, r7, #7
  40631c:	2f00      	cmp	r7, #0
  40631e:	463a      	mov	r2, r7
  406320:	dabf      	bge.n	4062a2 <_realloc_r+0x2e>
  406322:	2600      	movs	r6, #0
  406324:	230c      	movs	r3, #12
  406326:	4630      	mov	r0, r6
  406328:	f8c8 3000 	str.w	r3, [r8]
  40632c:	b003      	add	sp, #12
  40632e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406332:	462e      	mov	r6, r5
  406334:	1be3      	subs	r3, r4, r7
  406336:	2b0f      	cmp	r3, #15
  406338:	d81e      	bhi.n	406378 <_realloc_r+0x104>
  40633a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40633e:	f003 0301 	and.w	r3, r3, #1
  406342:	4323      	orrs	r3, r4
  406344:	444c      	add	r4, r9
  406346:	f8c9 3004 	str.w	r3, [r9, #4]
  40634a:	6863      	ldr	r3, [r4, #4]
  40634c:	f043 0301 	orr.w	r3, r3, #1
  406350:	6063      	str	r3, [r4, #4]
  406352:	4640      	mov	r0, r8
  406354:	f7ff fc8e 	bl	405c74 <__malloc_unlock>
  406358:	4630      	mov	r0, r6
  40635a:	b003      	add	sp, #12
  40635c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406360:	f023 0303 	bic.w	r3, r3, #3
  406364:	18e1      	adds	r1, r4, r3
  406366:	4291      	cmp	r1, r2
  406368:	db1f      	blt.n	4063aa <_realloc_r+0x136>
  40636a:	68c3      	ldr	r3, [r0, #12]
  40636c:	6882      	ldr	r2, [r0, #8]
  40636e:	462e      	mov	r6, r5
  406370:	60d3      	str	r3, [r2, #12]
  406372:	460c      	mov	r4, r1
  406374:	609a      	str	r2, [r3, #8]
  406376:	e7dd      	b.n	406334 <_realloc_r+0xc0>
  406378:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40637c:	eb09 0107 	add.w	r1, r9, r7
  406380:	f002 0201 	and.w	r2, r2, #1
  406384:	444c      	add	r4, r9
  406386:	f043 0301 	orr.w	r3, r3, #1
  40638a:	4317      	orrs	r7, r2
  40638c:	f8c9 7004 	str.w	r7, [r9, #4]
  406390:	604b      	str	r3, [r1, #4]
  406392:	6863      	ldr	r3, [r4, #4]
  406394:	f043 0301 	orr.w	r3, r3, #1
  406398:	3108      	adds	r1, #8
  40639a:	6063      	str	r3, [r4, #4]
  40639c:	4640      	mov	r0, r8
  40639e:	f7fe fdb7 	bl	404f10 <_free_r>
  4063a2:	e7d6      	b.n	406352 <_realloc_r+0xde>
  4063a4:	4611      	mov	r1, r2
  4063a6:	f7ff b8df 	b.w	405568 <_malloc_r>
  4063aa:	f01e 0f01 	tst.w	lr, #1
  4063ae:	d18e      	bne.n	4062ce <_realloc_r+0x5a>
  4063b0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4063b4:	eba9 0a01 	sub.w	sl, r9, r1
  4063b8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4063bc:	f021 0103 	bic.w	r1, r1, #3
  4063c0:	440b      	add	r3, r1
  4063c2:	4423      	add	r3, r4
  4063c4:	4293      	cmp	r3, r2
  4063c6:	db25      	blt.n	406414 <_realloc_r+0x1a0>
  4063c8:	68c2      	ldr	r2, [r0, #12]
  4063ca:	6881      	ldr	r1, [r0, #8]
  4063cc:	4656      	mov	r6, sl
  4063ce:	60ca      	str	r2, [r1, #12]
  4063d0:	6091      	str	r1, [r2, #8]
  4063d2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4063d6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4063da:	1f22      	subs	r2, r4, #4
  4063dc:	2a24      	cmp	r2, #36	; 0x24
  4063de:	60c1      	str	r1, [r0, #12]
  4063e0:	6088      	str	r0, [r1, #8]
  4063e2:	f200 8094 	bhi.w	40650e <_realloc_r+0x29a>
  4063e6:	2a13      	cmp	r2, #19
  4063e8:	d96f      	bls.n	4064ca <_realloc_r+0x256>
  4063ea:	6829      	ldr	r1, [r5, #0]
  4063ec:	f8ca 1008 	str.w	r1, [sl, #8]
  4063f0:	6869      	ldr	r1, [r5, #4]
  4063f2:	f8ca 100c 	str.w	r1, [sl, #12]
  4063f6:	2a1b      	cmp	r2, #27
  4063f8:	f200 80a2 	bhi.w	406540 <_realloc_r+0x2cc>
  4063fc:	3508      	adds	r5, #8
  4063fe:	f10a 0210 	add.w	r2, sl, #16
  406402:	e063      	b.n	4064cc <_realloc_r+0x258>
  406404:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406408:	eba9 0a03 	sub.w	sl, r9, r3
  40640c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406410:	f021 0103 	bic.w	r1, r1, #3
  406414:	1863      	adds	r3, r4, r1
  406416:	4293      	cmp	r3, r2
  406418:	f6ff af59 	blt.w	4062ce <_realloc_r+0x5a>
  40641c:	4656      	mov	r6, sl
  40641e:	e7d8      	b.n	4063d2 <_realloc_r+0x15e>
  406420:	6841      	ldr	r1, [r0, #4]
  406422:	f021 0b03 	bic.w	fp, r1, #3
  406426:	44a3      	add	fp, r4
  406428:	f107 0010 	add.w	r0, r7, #16
  40642c:	4583      	cmp	fp, r0
  40642e:	da56      	bge.n	4064de <_realloc_r+0x26a>
  406430:	f01e 0f01 	tst.w	lr, #1
  406434:	f47f af4b 	bne.w	4062ce <_realloc_r+0x5a>
  406438:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40643c:	eba9 0a01 	sub.w	sl, r9, r1
  406440:	f8da 1004 	ldr.w	r1, [sl, #4]
  406444:	f021 0103 	bic.w	r1, r1, #3
  406448:	448b      	add	fp, r1
  40644a:	4558      	cmp	r0, fp
  40644c:	dce2      	bgt.n	406414 <_realloc_r+0x1a0>
  40644e:	4656      	mov	r6, sl
  406450:	f8da 100c 	ldr.w	r1, [sl, #12]
  406454:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406458:	1f22      	subs	r2, r4, #4
  40645a:	2a24      	cmp	r2, #36	; 0x24
  40645c:	60c1      	str	r1, [r0, #12]
  40645e:	6088      	str	r0, [r1, #8]
  406460:	f200 808f 	bhi.w	406582 <_realloc_r+0x30e>
  406464:	2a13      	cmp	r2, #19
  406466:	f240 808a 	bls.w	40657e <_realloc_r+0x30a>
  40646a:	6829      	ldr	r1, [r5, #0]
  40646c:	f8ca 1008 	str.w	r1, [sl, #8]
  406470:	6869      	ldr	r1, [r5, #4]
  406472:	f8ca 100c 	str.w	r1, [sl, #12]
  406476:	2a1b      	cmp	r2, #27
  406478:	f200 808a 	bhi.w	406590 <_realloc_r+0x31c>
  40647c:	3508      	adds	r5, #8
  40647e:	f10a 0210 	add.w	r2, sl, #16
  406482:	6829      	ldr	r1, [r5, #0]
  406484:	6011      	str	r1, [r2, #0]
  406486:	6869      	ldr	r1, [r5, #4]
  406488:	6051      	str	r1, [r2, #4]
  40648a:	68a9      	ldr	r1, [r5, #8]
  40648c:	6091      	str	r1, [r2, #8]
  40648e:	eb0a 0107 	add.w	r1, sl, r7
  406492:	ebab 0207 	sub.w	r2, fp, r7
  406496:	f042 0201 	orr.w	r2, r2, #1
  40649a:	6099      	str	r1, [r3, #8]
  40649c:	604a      	str	r2, [r1, #4]
  40649e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4064a2:	f003 0301 	and.w	r3, r3, #1
  4064a6:	431f      	orrs	r7, r3
  4064a8:	4640      	mov	r0, r8
  4064aa:	f8ca 7004 	str.w	r7, [sl, #4]
  4064ae:	f7ff fbe1 	bl	405c74 <__malloc_unlock>
  4064b2:	e751      	b.n	406358 <_realloc_r+0xe4>
  4064b4:	682b      	ldr	r3, [r5, #0]
  4064b6:	6003      	str	r3, [r0, #0]
  4064b8:	686b      	ldr	r3, [r5, #4]
  4064ba:	6043      	str	r3, [r0, #4]
  4064bc:	2a1b      	cmp	r2, #27
  4064be:	d82d      	bhi.n	40651c <_realloc_r+0x2a8>
  4064c0:	f100 0308 	add.w	r3, r0, #8
  4064c4:	f105 0208 	add.w	r2, r5, #8
  4064c8:	e71b      	b.n	406302 <_realloc_r+0x8e>
  4064ca:	4632      	mov	r2, r6
  4064cc:	6829      	ldr	r1, [r5, #0]
  4064ce:	6011      	str	r1, [r2, #0]
  4064d0:	6869      	ldr	r1, [r5, #4]
  4064d2:	6051      	str	r1, [r2, #4]
  4064d4:	68a9      	ldr	r1, [r5, #8]
  4064d6:	6091      	str	r1, [r2, #8]
  4064d8:	461c      	mov	r4, r3
  4064da:	46d1      	mov	r9, sl
  4064dc:	e72a      	b.n	406334 <_realloc_r+0xc0>
  4064de:	eb09 0107 	add.w	r1, r9, r7
  4064e2:	ebab 0b07 	sub.w	fp, fp, r7
  4064e6:	f04b 0201 	orr.w	r2, fp, #1
  4064ea:	6099      	str	r1, [r3, #8]
  4064ec:	604a      	str	r2, [r1, #4]
  4064ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4064f2:	f003 0301 	and.w	r3, r3, #1
  4064f6:	431f      	orrs	r7, r3
  4064f8:	4640      	mov	r0, r8
  4064fa:	f845 7c04 	str.w	r7, [r5, #-4]
  4064fe:	f7ff fbb9 	bl	405c74 <__malloc_unlock>
  406502:	462e      	mov	r6, r5
  406504:	e728      	b.n	406358 <_realloc_r+0xe4>
  406506:	4629      	mov	r1, r5
  406508:	f7ff fb4a 	bl	405ba0 <memmove>
  40650c:	e6ff      	b.n	40630e <_realloc_r+0x9a>
  40650e:	4629      	mov	r1, r5
  406510:	4630      	mov	r0, r6
  406512:	461c      	mov	r4, r3
  406514:	46d1      	mov	r9, sl
  406516:	f7ff fb43 	bl	405ba0 <memmove>
  40651a:	e70b      	b.n	406334 <_realloc_r+0xc0>
  40651c:	68ab      	ldr	r3, [r5, #8]
  40651e:	6083      	str	r3, [r0, #8]
  406520:	68eb      	ldr	r3, [r5, #12]
  406522:	60c3      	str	r3, [r0, #12]
  406524:	2a24      	cmp	r2, #36	; 0x24
  406526:	d017      	beq.n	406558 <_realloc_r+0x2e4>
  406528:	f100 0310 	add.w	r3, r0, #16
  40652c:	f105 0210 	add.w	r2, r5, #16
  406530:	e6e7      	b.n	406302 <_realloc_r+0x8e>
  406532:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406536:	f023 0303 	bic.w	r3, r3, #3
  40653a:	441c      	add	r4, r3
  40653c:	462e      	mov	r6, r5
  40653e:	e6f9      	b.n	406334 <_realloc_r+0xc0>
  406540:	68a9      	ldr	r1, [r5, #8]
  406542:	f8ca 1010 	str.w	r1, [sl, #16]
  406546:	68e9      	ldr	r1, [r5, #12]
  406548:	f8ca 1014 	str.w	r1, [sl, #20]
  40654c:	2a24      	cmp	r2, #36	; 0x24
  40654e:	d00c      	beq.n	40656a <_realloc_r+0x2f6>
  406550:	3510      	adds	r5, #16
  406552:	f10a 0218 	add.w	r2, sl, #24
  406556:	e7b9      	b.n	4064cc <_realloc_r+0x258>
  406558:	692b      	ldr	r3, [r5, #16]
  40655a:	6103      	str	r3, [r0, #16]
  40655c:	696b      	ldr	r3, [r5, #20]
  40655e:	6143      	str	r3, [r0, #20]
  406560:	f105 0218 	add.w	r2, r5, #24
  406564:	f100 0318 	add.w	r3, r0, #24
  406568:	e6cb      	b.n	406302 <_realloc_r+0x8e>
  40656a:	692a      	ldr	r2, [r5, #16]
  40656c:	f8ca 2018 	str.w	r2, [sl, #24]
  406570:	696a      	ldr	r2, [r5, #20]
  406572:	f8ca 201c 	str.w	r2, [sl, #28]
  406576:	3518      	adds	r5, #24
  406578:	f10a 0220 	add.w	r2, sl, #32
  40657c:	e7a6      	b.n	4064cc <_realloc_r+0x258>
  40657e:	4632      	mov	r2, r6
  406580:	e77f      	b.n	406482 <_realloc_r+0x20e>
  406582:	4629      	mov	r1, r5
  406584:	4630      	mov	r0, r6
  406586:	9301      	str	r3, [sp, #4]
  406588:	f7ff fb0a 	bl	405ba0 <memmove>
  40658c:	9b01      	ldr	r3, [sp, #4]
  40658e:	e77e      	b.n	40648e <_realloc_r+0x21a>
  406590:	68a9      	ldr	r1, [r5, #8]
  406592:	f8ca 1010 	str.w	r1, [sl, #16]
  406596:	68e9      	ldr	r1, [r5, #12]
  406598:	f8ca 1014 	str.w	r1, [sl, #20]
  40659c:	2a24      	cmp	r2, #36	; 0x24
  40659e:	d003      	beq.n	4065a8 <_realloc_r+0x334>
  4065a0:	3510      	adds	r5, #16
  4065a2:	f10a 0218 	add.w	r2, sl, #24
  4065a6:	e76c      	b.n	406482 <_realloc_r+0x20e>
  4065a8:	692a      	ldr	r2, [r5, #16]
  4065aa:	f8ca 2018 	str.w	r2, [sl, #24]
  4065ae:	696a      	ldr	r2, [r5, #20]
  4065b0:	f8ca 201c 	str.w	r2, [sl, #28]
  4065b4:	3518      	adds	r5, #24
  4065b6:	f10a 0220 	add.w	r2, sl, #32
  4065ba:	e762      	b.n	406482 <_realloc_r+0x20e>
  4065bc:	204005a8 	.word	0x204005a8

004065c0 <_sbrk_r>:
  4065c0:	b538      	push	{r3, r4, r5, lr}
  4065c2:	4c07      	ldr	r4, [pc, #28]	; (4065e0 <_sbrk_r+0x20>)
  4065c4:	2300      	movs	r3, #0
  4065c6:	4605      	mov	r5, r0
  4065c8:	4608      	mov	r0, r1
  4065ca:	6023      	str	r3, [r4, #0]
  4065cc:	f7fa fa6c 	bl	400aa8 <_sbrk>
  4065d0:	1c43      	adds	r3, r0, #1
  4065d2:	d000      	beq.n	4065d6 <_sbrk_r+0x16>
  4065d4:	bd38      	pop	{r3, r4, r5, pc}
  4065d6:	6823      	ldr	r3, [r4, #0]
  4065d8:	2b00      	cmp	r3, #0
  4065da:	d0fb      	beq.n	4065d4 <_sbrk_r+0x14>
  4065dc:	602b      	str	r3, [r5, #0]
  4065de:	bd38      	pop	{r3, r4, r5, pc}
  4065e0:	20400abc 	.word	0x20400abc

004065e4 <__sread>:
  4065e4:	b510      	push	{r4, lr}
  4065e6:	460c      	mov	r4, r1
  4065e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4065ec:	f000 faa4 	bl	406b38 <_read_r>
  4065f0:	2800      	cmp	r0, #0
  4065f2:	db03      	blt.n	4065fc <__sread+0x18>
  4065f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4065f6:	4403      	add	r3, r0
  4065f8:	6523      	str	r3, [r4, #80]	; 0x50
  4065fa:	bd10      	pop	{r4, pc}
  4065fc:	89a3      	ldrh	r3, [r4, #12]
  4065fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406602:	81a3      	strh	r3, [r4, #12]
  406604:	bd10      	pop	{r4, pc}
  406606:	bf00      	nop

00406608 <__swrite>:
  406608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40660c:	4616      	mov	r6, r2
  40660e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406612:	461f      	mov	r7, r3
  406614:	05d3      	lsls	r3, r2, #23
  406616:	460c      	mov	r4, r1
  406618:	4605      	mov	r5, r0
  40661a:	d507      	bpl.n	40662c <__swrite+0x24>
  40661c:	2200      	movs	r2, #0
  40661e:	2302      	movs	r3, #2
  406620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406624:	f000 fa72 	bl	406b0c <_lseek_r>
  406628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40662c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406630:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406634:	81a2      	strh	r2, [r4, #12]
  406636:	463b      	mov	r3, r7
  406638:	4632      	mov	r2, r6
  40663a:	4628      	mov	r0, r5
  40663c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406640:	f000 b922 	b.w	406888 <_write_r>

00406644 <__sseek>:
  406644:	b510      	push	{r4, lr}
  406646:	460c      	mov	r4, r1
  406648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40664c:	f000 fa5e 	bl	406b0c <_lseek_r>
  406650:	89a3      	ldrh	r3, [r4, #12]
  406652:	1c42      	adds	r2, r0, #1
  406654:	bf0e      	itee	eq
  406656:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40665a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40665e:	6520      	strne	r0, [r4, #80]	; 0x50
  406660:	81a3      	strh	r3, [r4, #12]
  406662:	bd10      	pop	{r4, pc}

00406664 <__sclose>:
  406664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406668:	f000 b9b6 	b.w	4069d8 <_close_r>

0040666c <__ssprint_r>:
  40666c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406670:	6893      	ldr	r3, [r2, #8]
  406672:	b083      	sub	sp, #12
  406674:	4690      	mov	r8, r2
  406676:	2b00      	cmp	r3, #0
  406678:	d070      	beq.n	40675c <__ssprint_r+0xf0>
  40667a:	4682      	mov	sl, r0
  40667c:	460c      	mov	r4, r1
  40667e:	6817      	ldr	r7, [r2, #0]
  406680:	688d      	ldr	r5, [r1, #8]
  406682:	6808      	ldr	r0, [r1, #0]
  406684:	e042      	b.n	40670c <__ssprint_r+0xa0>
  406686:	89a3      	ldrh	r3, [r4, #12]
  406688:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40668c:	d02e      	beq.n	4066ec <__ssprint_r+0x80>
  40668e:	6965      	ldr	r5, [r4, #20]
  406690:	6921      	ldr	r1, [r4, #16]
  406692:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406696:	eba0 0b01 	sub.w	fp, r0, r1
  40669a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40669e:	f10b 0001 	add.w	r0, fp, #1
  4066a2:	106d      	asrs	r5, r5, #1
  4066a4:	4430      	add	r0, r6
  4066a6:	42a8      	cmp	r0, r5
  4066a8:	462a      	mov	r2, r5
  4066aa:	bf84      	itt	hi
  4066ac:	4605      	movhi	r5, r0
  4066ae:	462a      	movhi	r2, r5
  4066b0:	055b      	lsls	r3, r3, #21
  4066b2:	d538      	bpl.n	406726 <__ssprint_r+0xba>
  4066b4:	4611      	mov	r1, r2
  4066b6:	4650      	mov	r0, sl
  4066b8:	f7fe ff56 	bl	405568 <_malloc_r>
  4066bc:	2800      	cmp	r0, #0
  4066be:	d03c      	beq.n	40673a <__ssprint_r+0xce>
  4066c0:	465a      	mov	r2, fp
  4066c2:	6921      	ldr	r1, [r4, #16]
  4066c4:	9001      	str	r0, [sp, #4]
  4066c6:	f7fa fe5d 	bl	401384 <memcpy>
  4066ca:	89a2      	ldrh	r2, [r4, #12]
  4066cc:	9b01      	ldr	r3, [sp, #4]
  4066ce:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4066d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4066d6:	81a2      	strh	r2, [r4, #12]
  4066d8:	eba5 020b 	sub.w	r2, r5, fp
  4066dc:	eb03 000b 	add.w	r0, r3, fp
  4066e0:	6165      	str	r5, [r4, #20]
  4066e2:	6123      	str	r3, [r4, #16]
  4066e4:	6020      	str	r0, [r4, #0]
  4066e6:	60a2      	str	r2, [r4, #8]
  4066e8:	4635      	mov	r5, r6
  4066ea:	46b3      	mov	fp, r6
  4066ec:	465a      	mov	r2, fp
  4066ee:	4649      	mov	r1, r9
  4066f0:	f7ff fa56 	bl	405ba0 <memmove>
  4066f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4066f8:	68a2      	ldr	r2, [r4, #8]
  4066fa:	6820      	ldr	r0, [r4, #0]
  4066fc:	1b55      	subs	r5, r2, r5
  4066fe:	4458      	add	r0, fp
  406700:	1b9e      	subs	r6, r3, r6
  406702:	60a5      	str	r5, [r4, #8]
  406704:	6020      	str	r0, [r4, #0]
  406706:	f8c8 6008 	str.w	r6, [r8, #8]
  40670a:	b33e      	cbz	r6, 40675c <__ssprint_r+0xf0>
  40670c:	687e      	ldr	r6, [r7, #4]
  40670e:	463b      	mov	r3, r7
  406710:	3708      	adds	r7, #8
  406712:	2e00      	cmp	r6, #0
  406714:	d0fa      	beq.n	40670c <__ssprint_r+0xa0>
  406716:	42ae      	cmp	r6, r5
  406718:	f8d3 9000 	ldr.w	r9, [r3]
  40671c:	46ab      	mov	fp, r5
  40671e:	d2b2      	bcs.n	406686 <__ssprint_r+0x1a>
  406720:	4635      	mov	r5, r6
  406722:	46b3      	mov	fp, r6
  406724:	e7e2      	b.n	4066ec <__ssprint_r+0x80>
  406726:	4650      	mov	r0, sl
  406728:	f7ff fda4 	bl	406274 <_realloc_r>
  40672c:	4603      	mov	r3, r0
  40672e:	2800      	cmp	r0, #0
  406730:	d1d2      	bne.n	4066d8 <__ssprint_r+0x6c>
  406732:	6921      	ldr	r1, [r4, #16]
  406734:	4650      	mov	r0, sl
  406736:	f7fe fbeb 	bl	404f10 <_free_r>
  40673a:	230c      	movs	r3, #12
  40673c:	f8ca 3000 	str.w	r3, [sl]
  406740:	89a3      	ldrh	r3, [r4, #12]
  406742:	2200      	movs	r2, #0
  406744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406748:	f04f 30ff 	mov.w	r0, #4294967295
  40674c:	81a3      	strh	r3, [r4, #12]
  40674e:	f8c8 2008 	str.w	r2, [r8, #8]
  406752:	f8c8 2004 	str.w	r2, [r8, #4]
  406756:	b003      	add	sp, #12
  406758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40675c:	2000      	movs	r0, #0
  40675e:	f8c8 0004 	str.w	r0, [r8, #4]
  406762:	b003      	add	sp, #12
  406764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406768 <__swbuf_r>:
  406768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40676a:	460d      	mov	r5, r1
  40676c:	4614      	mov	r4, r2
  40676e:	4606      	mov	r6, r0
  406770:	b110      	cbz	r0, 406778 <__swbuf_r+0x10>
  406772:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406774:	2b00      	cmp	r3, #0
  406776:	d04b      	beq.n	406810 <__swbuf_r+0xa8>
  406778:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40677c:	69a3      	ldr	r3, [r4, #24]
  40677e:	60a3      	str	r3, [r4, #8]
  406780:	b291      	uxth	r1, r2
  406782:	0708      	lsls	r0, r1, #28
  406784:	d539      	bpl.n	4067fa <__swbuf_r+0x92>
  406786:	6923      	ldr	r3, [r4, #16]
  406788:	2b00      	cmp	r3, #0
  40678a:	d036      	beq.n	4067fa <__swbuf_r+0x92>
  40678c:	b2ed      	uxtb	r5, r5
  40678e:	0489      	lsls	r1, r1, #18
  406790:	462f      	mov	r7, r5
  406792:	d515      	bpl.n	4067c0 <__swbuf_r+0x58>
  406794:	6822      	ldr	r2, [r4, #0]
  406796:	6961      	ldr	r1, [r4, #20]
  406798:	1ad3      	subs	r3, r2, r3
  40679a:	428b      	cmp	r3, r1
  40679c:	da1c      	bge.n	4067d8 <__swbuf_r+0x70>
  40679e:	3301      	adds	r3, #1
  4067a0:	68a1      	ldr	r1, [r4, #8]
  4067a2:	1c50      	adds	r0, r2, #1
  4067a4:	3901      	subs	r1, #1
  4067a6:	60a1      	str	r1, [r4, #8]
  4067a8:	6020      	str	r0, [r4, #0]
  4067aa:	7015      	strb	r5, [r2, #0]
  4067ac:	6962      	ldr	r2, [r4, #20]
  4067ae:	429a      	cmp	r2, r3
  4067b0:	d01a      	beq.n	4067e8 <__swbuf_r+0x80>
  4067b2:	89a3      	ldrh	r3, [r4, #12]
  4067b4:	07db      	lsls	r3, r3, #31
  4067b6:	d501      	bpl.n	4067bc <__swbuf_r+0x54>
  4067b8:	2d0a      	cmp	r5, #10
  4067ba:	d015      	beq.n	4067e8 <__swbuf_r+0x80>
  4067bc:	4638      	mov	r0, r7
  4067be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4067c0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4067c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4067c6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4067ca:	81a2      	strh	r2, [r4, #12]
  4067cc:	6822      	ldr	r2, [r4, #0]
  4067ce:	6661      	str	r1, [r4, #100]	; 0x64
  4067d0:	6961      	ldr	r1, [r4, #20]
  4067d2:	1ad3      	subs	r3, r2, r3
  4067d4:	428b      	cmp	r3, r1
  4067d6:	dbe2      	blt.n	40679e <__swbuf_r+0x36>
  4067d8:	4621      	mov	r1, r4
  4067da:	4630      	mov	r0, r6
  4067dc:	f7fe fa1a 	bl	404c14 <_fflush_r>
  4067e0:	b940      	cbnz	r0, 4067f4 <__swbuf_r+0x8c>
  4067e2:	6822      	ldr	r2, [r4, #0]
  4067e4:	2301      	movs	r3, #1
  4067e6:	e7db      	b.n	4067a0 <__swbuf_r+0x38>
  4067e8:	4621      	mov	r1, r4
  4067ea:	4630      	mov	r0, r6
  4067ec:	f7fe fa12 	bl	404c14 <_fflush_r>
  4067f0:	2800      	cmp	r0, #0
  4067f2:	d0e3      	beq.n	4067bc <__swbuf_r+0x54>
  4067f4:	f04f 37ff 	mov.w	r7, #4294967295
  4067f8:	e7e0      	b.n	4067bc <__swbuf_r+0x54>
  4067fa:	4621      	mov	r1, r4
  4067fc:	4630      	mov	r0, r6
  4067fe:	f7fd f937 	bl	403a70 <__swsetup_r>
  406802:	2800      	cmp	r0, #0
  406804:	d1f6      	bne.n	4067f4 <__swbuf_r+0x8c>
  406806:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40680a:	6923      	ldr	r3, [r4, #16]
  40680c:	b291      	uxth	r1, r2
  40680e:	e7bd      	b.n	40678c <__swbuf_r+0x24>
  406810:	f7fe fa58 	bl	404cc4 <__sinit>
  406814:	e7b0      	b.n	406778 <__swbuf_r+0x10>
  406816:	bf00      	nop

00406818 <_wcrtomb_r>:
  406818:	b5f0      	push	{r4, r5, r6, r7, lr}
  40681a:	4606      	mov	r6, r0
  40681c:	b085      	sub	sp, #20
  40681e:	461f      	mov	r7, r3
  406820:	b189      	cbz	r1, 406846 <_wcrtomb_r+0x2e>
  406822:	4c10      	ldr	r4, [pc, #64]	; (406864 <_wcrtomb_r+0x4c>)
  406824:	4d10      	ldr	r5, [pc, #64]	; (406868 <_wcrtomb_r+0x50>)
  406826:	6824      	ldr	r4, [r4, #0]
  406828:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40682a:	2c00      	cmp	r4, #0
  40682c:	bf08      	it	eq
  40682e:	462c      	moveq	r4, r5
  406830:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406834:	47a0      	blx	r4
  406836:	1c43      	adds	r3, r0, #1
  406838:	d103      	bne.n	406842 <_wcrtomb_r+0x2a>
  40683a:	2200      	movs	r2, #0
  40683c:	238a      	movs	r3, #138	; 0x8a
  40683e:	603a      	str	r2, [r7, #0]
  406840:	6033      	str	r3, [r6, #0]
  406842:	b005      	add	sp, #20
  406844:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406846:	460c      	mov	r4, r1
  406848:	4906      	ldr	r1, [pc, #24]	; (406864 <_wcrtomb_r+0x4c>)
  40684a:	4a07      	ldr	r2, [pc, #28]	; (406868 <_wcrtomb_r+0x50>)
  40684c:	6809      	ldr	r1, [r1, #0]
  40684e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406850:	2900      	cmp	r1, #0
  406852:	bf08      	it	eq
  406854:	4611      	moveq	r1, r2
  406856:	4622      	mov	r2, r4
  406858:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40685c:	a901      	add	r1, sp, #4
  40685e:	47a0      	blx	r4
  406860:	e7e9      	b.n	406836 <_wcrtomb_r+0x1e>
  406862:	bf00      	nop
  406864:	20400008 	.word	0x20400008
  406868:	2040043c 	.word	0x2040043c

0040686c <__ascii_wctomb>:
  40686c:	b121      	cbz	r1, 406878 <__ascii_wctomb+0xc>
  40686e:	2aff      	cmp	r2, #255	; 0xff
  406870:	d804      	bhi.n	40687c <__ascii_wctomb+0x10>
  406872:	700a      	strb	r2, [r1, #0]
  406874:	2001      	movs	r0, #1
  406876:	4770      	bx	lr
  406878:	4608      	mov	r0, r1
  40687a:	4770      	bx	lr
  40687c:	238a      	movs	r3, #138	; 0x8a
  40687e:	6003      	str	r3, [r0, #0]
  406880:	f04f 30ff 	mov.w	r0, #4294967295
  406884:	4770      	bx	lr
  406886:	bf00      	nop

00406888 <_write_r>:
  406888:	b570      	push	{r4, r5, r6, lr}
  40688a:	460d      	mov	r5, r1
  40688c:	4c08      	ldr	r4, [pc, #32]	; (4068b0 <_write_r+0x28>)
  40688e:	4611      	mov	r1, r2
  406890:	4606      	mov	r6, r0
  406892:	461a      	mov	r2, r3
  406894:	4628      	mov	r0, r5
  406896:	2300      	movs	r3, #0
  406898:	6023      	str	r3, [r4, #0]
  40689a:	f7f9 fcf3 	bl	400284 <_write>
  40689e:	1c43      	adds	r3, r0, #1
  4068a0:	d000      	beq.n	4068a4 <_write_r+0x1c>
  4068a2:	bd70      	pop	{r4, r5, r6, pc}
  4068a4:	6823      	ldr	r3, [r4, #0]
  4068a6:	2b00      	cmp	r3, #0
  4068a8:	d0fb      	beq.n	4068a2 <_write_r+0x1a>
  4068aa:	6033      	str	r3, [r6, #0]
  4068ac:	bd70      	pop	{r4, r5, r6, pc}
  4068ae:	bf00      	nop
  4068b0:	20400abc 	.word	0x20400abc

004068b4 <__register_exitproc>:
  4068b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4068b8:	4d2c      	ldr	r5, [pc, #176]	; (40696c <__register_exitproc+0xb8>)
  4068ba:	4606      	mov	r6, r0
  4068bc:	6828      	ldr	r0, [r5, #0]
  4068be:	4698      	mov	r8, r3
  4068c0:	460f      	mov	r7, r1
  4068c2:	4691      	mov	r9, r2
  4068c4:	f7fe fdcc 	bl	405460 <__retarget_lock_acquire_recursive>
  4068c8:	4b29      	ldr	r3, [pc, #164]	; (406970 <__register_exitproc+0xbc>)
  4068ca:	681c      	ldr	r4, [r3, #0]
  4068cc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4068d0:	2b00      	cmp	r3, #0
  4068d2:	d03e      	beq.n	406952 <__register_exitproc+0x9e>
  4068d4:	685a      	ldr	r2, [r3, #4]
  4068d6:	2a1f      	cmp	r2, #31
  4068d8:	dc1c      	bgt.n	406914 <__register_exitproc+0x60>
  4068da:	f102 0e01 	add.w	lr, r2, #1
  4068de:	b176      	cbz	r6, 4068fe <__register_exitproc+0x4a>
  4068e0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4068e4:	2401      	movs	r4, #1
  4068e6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4068ea:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4068ee:	4094      	lsls	r4, r2
  4068f0:	4320      	orrs	r0, r4
  4068f2:	2e02      	cmp	r6, #2
  4068f4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4068f8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4068fc:	d023      	beq.n	406946 <__register_exitproc+0x92>
  4068fe:	3202      	adds	r2, #2
  406900:	f8c3 e004 	str.w	lr, [r3, #4]
  406904:	6828      	ldr	r0, [r5, #0]
  406906:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40690a:	f7fe fdab 	bl	405464 <__retarget_lock_release_recursive>
  40690e:	2000      	movs	r0, #0
  406910:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406914:	4b17      	ldr	r3, [pc, #92]	; (406974 <__register_exitproc+0xc0>)
  406916:	b30b      	cbz	r3, 40695c <__register_exitproc+0xa8>
  406918:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40691c:	f7fe fe1c 	bl	405558 <malloc>
  406920:	4603      	mov	r3, r0
  406922:	b1d8      	cbz	r0, 40695c <__register_exitproc+0xa8>
  406924:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406928:	6002      	str	r2, [r0, #0]
  40692a:	2100      	movs	r1, #0
  40692c:	6041      	str	r1, [r0, #4]
  40692e:	460a      	mov	r2, r1
  406930:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406934:	f04f 0e01 	mov.w	lr, #1
  406938:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40693c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406940:	2e00      	cmp	r6, #0
  406942:	d0dc      	beq.n	4068fe <__register_exitproc+0x4a>
  406944:	e7cc      	b.n	4068e0 <__register_exitproc+0x2c>
  406946:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40694a:	430c      	orrs	r4, r1
  40694c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406950:	e7d5      	b.n	4068fe <__register_exitproc+0x4a>
  406952:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406956:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40695a:	e7bb      	b.n	4068d4 <__register_exitproc+0x20>
  40695c:	6828      	ldr	r0, [r5, #0]
  40695e:	f7fe fd81 	bl	405464 <__retarget_lock_release_recursive>
  406962:	f04f 30ff 	mov.w	r0, #4294967295
  406966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40696a:	bf00      	nop
  40696c:	20400438 	.word	0x20400438
  406970:	0040780c 	.word	0x0040780c
  406974:	00405559 	.word	0x00405559

00406978 <_calloc_r>:
  406978:	b510      	push	{r4, lr}
  40697a:	fb02 f101 	mul.w	r1, r2, r1
  40697e:	f7fe fdf3 	bl	405568 <_malloc_r>
  406982:	4604      	mov	r4, r0
  406984:	b1d8      	cbz	r0, 4069be <_calloc_r+0x46>
  406986:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40698a:	f022 0203 	bic.w	r2, r2, #3
  40698e:	3a04      	subs	r2, #4
  406990:	2a24      	cmp	r2, #36	; 0x24
  406992:	d818      	bhi.n	4069c6 <_calloc_r+0x4e>
  406994:	2a13      	cmp	r2, #19
  406996:	d914      	bls.n	4069c2 <_calloc_r+0x4a>
  406998:	2300      	movs	r3, #0
  40699a:	2a1b      	cmp	r2, #27
  40699c:	6003      	str	r3, [r0, #0]
  40699e:	6043      	str	r3, [r0, #4]
  4069a0:	d916      	bls.n	4069d0 <_calloc_r+0x58>
  4069a2:	2a24      	cmp	r2, #36	; 0x24
  4069a4:	6083      	str	r3, [r0, #8]
  4069a6:	60c3      	str	r3, [r0, #12]
  4069a8:	bf11      	iteee	ne
  4069aa:	f100 0210 	addne.w	r2, r0, #16
  4069ae:	6103      	streq	r3, [r0, #16]
  4069b0:	6143      	streq	r3, [r0, #20]
  4069b2:	f100 0218 	addeq.w	r2, r0, #24
  4069b6:	2300      	movs	r3, #0
  4069b8:	6013      	str	r3, [r2, #0]
  4069ba:	6053      	str	r3, [r2, #4]
  4069bc:	6093      	str	r3, [r2, #8]
  4069be:	4620      	mov	r0, r4
  4069c0:	bd10      	pop	{r4, pc}
  4069c2:	4602      	mov	r2, r0
  4069c4:	e7f7      	b.n	4069b6 <_calloc_r+0x3e>
  4069c6:	2100      	movs	r1, #0
  4069c8:	f7fa fd76 	bl	4014b8 <memset>
  4069cc:	4620      	mov	r0, r4
  4069ce:	bd10      	pop	{r4, pc}
  4069d0:	f100 0208 	add.w	r2, r0, #8
  4069d4:	e7ef      	b.n	4069b6 <_calloc_r+0x3e>
  4069d6:	bf00      	nop

004069d8 <_close_r>:
  4069d8:	b538      	push	{r3, r4, r5, lr}
  4069da:	4c07      	ldr	r4, [pc, #28]	; (4069f8 <_close_r+0x20>)
  4069dc:	2300      	movs	r3, #0
  4069de:	4605      	mov	r5, r0
  4069e0:	4608      	mov	r0, r1
  4069e2:	6023      	str	r3, [r4, #0]
  4069e4:	f7fa f87c 	bl	400ae0 <_close>
  4069e8:	1c43      	adds	r3, r0, #1
  4069ea:	d000      	beq.n	4069ee <_close_r+0x16>
  4069ec:	bd38      	pop	{r3, r4, r5, pc}
  4069ee:	6823      	ldr	r3, [r4, #0]
  4069f0:	2b00      	cmp	r3, #0
  4069f2:	d0fb      	beq.n	4069ec <_close_r+0x14>
  4069f4:	602b      	str	r3, [r5, #0]
  4069f6:	bd38      	pop	{r3, r4, r5, pc}
  4069f8:	20400abc 	.word	0x20400abc

004069fc <_fclose_r>:
  4069fc:	b570      	push	{r4, r5, r6, lr}
  4069fe:	b159      	cbz	r1, 406a18 <_fclose_r+0x1c>
  406a00:	4605      	mov	r5, r0
  406a02:	460c      	mov	r4, r1
  406a04:	b110      	cbz	r0, 406a0c <_fclose_r+0x10>
  406a06:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406a08:	2b00      	cmp	r3, #0
  406a0a:	d03c      	beq.n	406a86 <_fclose_r+0x8a>
  406a0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406a0e:	07d8      	lsls	r0, r3, #31
  406a10:	d505      	bpl.n	406a1e <_fclose_r+0x22>
  406a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a16:	b92b      	cbnz	r3, 406a24 <_fclose_r+0x28>
  406a18:	2600      	movs	r6, #0
  406a1a:	4630      	mov	r0, r6
  406a1c:	bd70      	pop	{r4, r5, r6, pc}
  406a1e:	89a3      	ldrh	r3, [r4, #12]
  406a20:	0599      	lsls	r1, r3, #22
  406a22:	d53c      	bpl.n	406a9e <_fclose_r+0xa2>
  406a24:	4621      	mov	r1, r4
  406a26:	4628      	mov	r0, r5
  406a28:	f7fe f854 	bl	404ad4 <__sflush_r>
  406a2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406a2e:	4606      	mov	r6, r0
  406a30:	b133      	cbz	r3, 406a40 <_fclose_r+0x44>
  406a32:	69e1      	ldr	r1, [r4, #28]
  406a34:	4628      	mov	r0, r5
  406a36:	4798      	blx	r3
  406a38:	2800      	cmp	r0, #0
  406a3a:	bfb8      	it	lt
  406a3c:	f04f 36ff 	movlt.w	r6, #4294967295
  406a40:	89a3      	ldrh	r3, [r4, #12]
  406a42:	061a      	lsls	r2, r3, #24
  406a44:	d422      	bmi.n	406a8c <_fclose_r+0x90>
  406a46:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406a48:	b141      	cbz	r1, 406a5c <_fclose_r+0x60>
  406a4a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406a4e:	4299      	cmp	r1, r3
  406a50:	d002      	beq.n	406a58 <_fclose_r+0x5c>
  406a52:	4628      	mov	r0, r5
  406a54:	f7fe fa5c 	bl	404f10 <_free_r>
  406a58:	2300      	movs	r3, #0
  406a5a:	6323      	str	r3, [r4, #48]	; 0x30
  406a5c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406a5e:	b121      	cbz	r1, 406a6a <_fclose_r+0x6e>
  406a60:	4628      	mov	r0, r5
  406a62:	f7fe fa55 	bl	404f10 <_free_r>
  406a66:	2300      	movs	r3, #0
  406a68:	6463      	str	r3, [r4, #68]	; 0x44
  406a6a:	f7fe f957 	bl	404d1c <__sfp_lock_acquire>
  406a6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406a70:	2200      	movs	r2, #0
  406a72:	07db      	lsls	r3, r3, #31
  406a74:	81a2      	strh	r2, [r4, #12]
  406a76:	d50e      	bpl.n	406a96 <_fclose_r+0x9a>
  406a78:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a7a:	f7fe fcef 	bl	40545c <__retarget_lock_close_recursive>
  406a7e:	f7fe f953 	bl	404d28 <__sfp_lock_release>
  406a82:	4630      	mov	r0, r6
  406a84:	bd70      	pop	{r4, r5, r6, pc}
  406a86:	f7fe f91d 	bl	404cc4 <__sinit>
  406a8a:	e7bf      	b.n	406a0c <_fclose_r+0x10>
  406a8c:	6921      	ldr	r1, [r4, #16]
  406a8e:	4628      	mov	r0, r5
  406a90:	f7fe fa3e 	bl	404f10 <_free_r>
  406a94:	e7d7      	b.n	406a46 <_fclose_r+0x4a>
  406a96:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a98:	f7fe fce4 	bl	405464 <__retarget_lock_release_recursive>
  406a9c:	e7ec      	b.n	406a78 <_fclose_r+0x7c>
  406a9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406aa0:	f7fe fcde 	bl	405460 <__retarget_lock_acquire_recursive>
  406aa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406aa8:	2b00      	cmp	r3, #0
  406aaa:	d1bb      	bne.n	406a24 <_fclose_r+0x28>
  406aac:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406aae:	f016 0601 	ands.w	r6, r6, #1
  406ab2:	d1b1      	bne.n	406a18 <_fclose_r+0x1c>
  406ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406ab6:	f7fe fcd5 	bl	405464 <__retarget_lock_release_recursive>
  406aba:	4630      	mov	r0, r6
  406abc:	bd70      	pop	{r4, r5, r6, pc}
  406abe:	bf00      	nop

00406ac0 <_fstat_r>:
  406ac0:	b538      	push	{r3, r4, r5, lr}
  406ac2:	460b      	mov	r3, r1
  406ac4:	4c07      	ldr	r4, [pc, #28]	; (406ae4 <_fstat_r+0x24>)
  406ac6:	4605      	mov	r5, r0
  406ac8:	4611      	mov	r1, r2
  406aca:	4618      	mov	r0, r3
  406acc:	2300      	movs	r3, #0
  406ace:	6023      	str	r3, [r4, #0]
  406ad0:	f7fa f809 	bl	400ae6 <_fstat>
  406ad4:	1c43      	adds	r3, r0, #1
  406ad6:	d000      	beq.n	406ada <_fstat_r+0x1a>
  406ad8:	bd38      	pop	{r3, r4, r5, pc}
  406ada:	6823      	ldr	r3, [r4, #0]
  406adc:	2b00      	cmp	r3, #0
  406ade:	d0fb      	beq.n	406ad8 <_fstat_r+0x18>
  406ae0:	602b      	str	r3, [r5, #0]
  406ae2:	bd38      	pop	{r3, r4, r5, pc}
  406ae4:	20400abc 	.word	0x20400abc

00406ae8 <_isatty_r>:
  406ae8:	b538      	push	{r3, r4, r5, lr}
  406aea:	4c07      	ldr	r4, [pc, #28]	; (406b08 <_isatty_r+0x20>)
  406aec:	2300      	movs	r3, #0
  406aee:	4605      	mov	r5, r0
  406af0:	4608      	mov	r0, r1
  406af2:	6023      	str	r3, [r4, #0]
  406af4:	f7f9 fffc 	bl	400af0 <_isatty>
  406af8:	1c43      	adds	r3, r0, #1
  406afa:	d000      	beq.n	406afe <_isatty_r+0x16>
  406afc:	bd38      	pop	{r3, r4, r5, pc}
  406afe:	6823      	ldr	r3, [r4, #0]
  406b00:	2b00      	cmp	r3, #0
  406b02:	d0fb      	beq.n	406afc <_isatty_r+0x14>
  406b04:	602b      	str	r3, [r5, #0]
  406b06:	bd38      	pop	{r3, r4, r5, pc}
  406b08:	20400abc 	.word	0x20400abc

00406b0c <_lseek_r>:
  406b0c:	b570      	push	{r4, r5, r6, lr}
  406b0e:	460d      	mov	r5, r1
  406b10:	4c08      	ldr	r4, [pc, #32]	; (406b34 <_lseek_r+0x28>)
  406b12:	4611      	mov	r1, r2
  406b14:	4606      	mov	r6, r0
  406b16:	461a      	mov	r2, r3
  406b18:	4628      	mov	r0, r5
  406b1a:	2300      	movs	r3, #0
  406b1c:	6023      	str	r3, [r4, #0]
  406b1e:	f7f9 ffe9 	bl	400af4 <_lseek>
  406b22:	1c43      	adds	r3, r0, #1
  406b24:	d000      	beq.n	406b28 <_lseek_r+0x1c>
  406b26:	bd70      	pop	{r4, r5, r6, pc}
  406b28:	6823      	ldr	r3, [r4, #0]
  406b2a:	2b00      	cmp	r3, #0
  406b2c:	d0fb      	beq.n	406b26 <_lseek_r+0x1a>
  406b2e:	6033      	str	r3, [r6, #0]
  406b30:	bd70      	pop	{r4, r5, r6, pc}
  406b32:	bf00      	nop
  406b34:	20400abc 	.word	0x20400abc

00406b38 <_read_r>:
  406b38:	b570      	push	{r4, r5, r6, lr}
  406b3a:	460d      	mov	r5, r1
  406b3c:	4c08      	ldr	r4, [pc, #32]	; (406b60 <_read_r+0x28>)
  406b3e:	4611      	mov	r1, r2
  406b40:	4606      	mov	r6, r0
  406b42:	461a      	mov	r2, r3
  406b44:	4628      	mov	r0, r5
  406b46:	2300      	movs	r3, #0
  406b48:	6023      	str	r3, [r4, #0]
  406b4a:	f7f9 fb7d 	bl	400248 <_read>
  406b4e:	1c43      	adds	r3, r0, #1
  406b50:	d000      	beq.n	406b54 <_read_r+0x1c>
  406b52:	bd70      	pop	{r4, r5, r6, pc}
  406b54:	6823      	ldr	r3, [r4, #0]
  406b56:	2b00      	cmp	r3, #0
  406b58:	d0fb      	beq.n	406b52 <_read_r+0x1a>
  406b5a:	6033      	str	r3, [r6, #0]
  406b5c:	bd70      	pop	{r4, r5, r6, pc}
  406b5e:	bf00      	nop
  406b60:	20400abc 	.word	0x20400abc

00406b64 <__aeabi_drsub>:
  406b64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406b68:	e002      	b.n	406b70 <__adddf3>
  406b6a:	bf00      	nop

00406b6c <__aeabi_dsub>:
  406b6c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406b70 <__adddf3>:
  406b70:	b530      	push	{r4, r5, lr}
  406b72:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406b76:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406b7a:	ea94 0f05 	teq	r4, r5
  406b7e:	bf08      	it	eq
  406b80:	ea90 0f02 	teqeq	r0, r2
  406b84:	bf1f      	itttt	ne
  406b86:	ea54 0c00 	orrsne.w	ip, r4, r0
  406b8a:	ea55 0c02 	orrsne.w	ip, r5, r2
  406b8e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406b92:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406b96:	f000 80e2 	beq.w	406d5e <__adddf3+0x1ee>
  406b9a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406b9e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406ba2:	bfb8      	it	lt
  406ba4:	426d      	neglt	r5, r5
  406ba6:	dd0c      	ble.n	406bc2 <__adddf3+0x52>
  406ba8:	442c      	add	r4, r5
  406baa:	ea80 0202 	eor.w	r2, r0, r2
  406bae:	ea81 0303 	eor.w	r3, r1, r3
  406bb2:	ea82 0000 	eor.w	r0, r2, r0
  406bb6:	ea83 0101 	eor.w	r1, r3, r1
  406bba:	ea80 0202 	eor.w	r2, r0, r2
  406bbe:	ea81 0303 	eor.w	r3, r1, r3
  406bc2:	2d36      	cmp	r5, #54	; 0x36
  406bc4:	bf88      	it	hi
  406bc6:	bd30      	pophi	{r4, r5, pc}
  406bc8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406bcc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406bd0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406bd4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406bd8:	d002      	beq.n	406be0 <__adddf3+0x70>
  406bda:	4240      	negs	r0, r0
  406bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406be0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406be4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406be8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406bec:	d002      	beq.n	406bf4 <__adddf3+0x84>
  406bee:	4252      	negs	r2, r2
  406bf0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406bf4:	ea94 0f05 	teq	r4, r5
  406bf8:	f000 80a7 	beq.w	406d4a <__adddf3+0x1da>
  406bfc:	f1a4 0401 	sub.w	r4, r4, #1
  406c00:	f1d5 0e20 	rsbs	lr, r5, #32
  406c04:	db0d      	blt.n	406c22 <__adddf3+0xb2>
  406c06:	fa02 fc0e 	lsl.w	ip, r2, lr
  406c0a:	fa22 f205 	lsr.w	r2, r2, r5
  406c0e:	1880      	adds	r0, r0, r2
  406c10:	f141 0100 	adc.w	r1, r1, #0
  406c14:	fa03 f20e 	lsl.w	r2, r3, lr
  406c18:	1880      	adds	r0, r0, r2
  406c1a:	fa43 f305 	asr.w	r3, r3, r5
  406c1e:	4159      	adcs	r1, r3
  406c20:	e00e      	b.n	406c40 <__adddf3+0xd0>
  406c22:	f1a5 0520 	sub.w	r5, r5, #32
  406c26:	f10e 0e20 	add.w	lr, lr, #32
  406c2a:	2a01      	cmp	r2, #1
  406c2c:	fa03 fc0e 	lsl.w	ip, r3, lr
  406c30:	bf28      	it	cs
  406c32:	f04c 0c02 	orrcs.w	ip, ip, #2
  406c36:	fa43 f305 	asr.w	r3, r3, r5
  406c3a:	18c0      	adds	r0, r0, r3
  406c3c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406c40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406c44:	d507      	bpl.n	406c56 <__adddf3+0xe6>
  406c46:	f04f 0e00 	mov.w	lr, #0
  406c4a:	f1dc 0c00 	rsbs	ip, ip, #0
  406c4e:	eb7e 0000 	sbcs.w	r0, lr, r0
  406c52:	eb6e 0101 	sbc.w	r1, lr, r1
  406c56:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406c5a:	d31b      	bcc.n	406c94 <__adddf3+0x124>
  406c5c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406c60:	d30c      	bcc.n	406c7c <__adddf3+0x10c>
  406c62:	0849      	lsrs	r1, r1, #1
  406c64:	ea5f 0030 	movs.w	r0, r0, rrx
  406c68:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406c6c:	f104 0401 	add.w	r4, r4, #1
  406c70:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406c74:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406c78:	f080 809a 	bcs.w	406db0 <__adddf3+0x240>
  406c7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406c80:	bf08      	it	eq
  406c82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406c86:	f150 0000 	adcs.w	r0, r0, #0
  406c8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406c8e:	ea41 0105 	orr.w	r1, r1, r5
  406c92:	bd30      	pop	{r4, r5, pc}
  406c94:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406c98:	4140      	adcs	r0, r0
  406c9a:	eb41 0101 	adc.w	r1, r1, r1
  406c9e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406ca2:	f1a4 0401 	sub.w	r4, r4, #1
  406ca6:	d1e9      	bne.n	406c7c <__adddf3+0x10c>
  406ca8:	f091 0f00 	teq	r1, #0
  406cac:	bf04      	itt	eq
  406cae:	4601      	moveq	r1, r0
  406cb0:	2000      	moveq	r0, #0
  406cb2:	fab1 f381 	clz	r3, r1
  406cb6:	bf08      	it	eq
  406cb8:	3320      	addeq	r3, #32
  406cba:	f1a3 030b 	sub.w	r3, r3, #11
  406cbe:	f1b3 0220 	subs.w	r2, r3, #32
  406cc2:	da0c      	bge.n	406cde <__adddf3+0x16e>
  406cc4:	320c      	adds	r2, #12
  406cc6:	dd08      	ble.n	406cda <__adddf3+0x16a>
  406cc8:	f102 0c14 	add.w	ip, r2, #20
  406ccc:	f1c2 020c 	rsb	r2, r2, #12
  406cd0:	fa01 f00c 	lsl.w	r0, r1, ip
  406cd4:	fa21 f102 	lsr.w	r1, r1, r2
  406cd8:	e00c      	b.n	406cf4 <__adddf3+0x184>
  406cda:	f102 0214 	add.w	r2, r2, #20
  406cde:	bfd8      	it	le
  406ce0:	f1c2 0c20 	rsble	ip, r2, #32
  406ce4:	fa01 f102 	lsl.w	r1, r1, r2
  406ce8:	fa20 fc0c 	lsr.w	ip, r0, ip
  406cec:	bfdc      	itt	le
  406cee:	ea41 010c 	orrle.w	r1, r1, ip
  406cf2:	4090      	lslle	r0, r2
  406cf4:	1ae4      	subs	r4, r4, r3
  406cf6:	bfa2      	ittt	ge
  406cf8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406cfc:	4329      	orrge	r1, r5
  406cfe:	bd30      	popge	{r4, r5, pc}
  406d00:	ea6f 0404 	mvn.w	r4, r4
  406d04:	3c1f      	subs	r4, #31
  406d06:	da1c      	bge.n	406d42 <__adddf3+0x1d2>
  406d08:	340c      	adds	r4, #12
  406d0a:	dc0e      	bgt.n	406d2a <__adddf3+0x1ba>
  406d0c:	f104 0414 	add.w	r4, r4, #20
  406d10:	f1c4 0220 	rsb	r2, r4, #32
  406d14:	fa20 f004 	lsr.w	r0, r0, r4
  406d18:	fa01 f302 	lsl.w	r3, r1, r2
  406d1c:	ea40 0003 	orr.w	r0, r0, r3
  406d20:	fa21 f304 	lsr.w	r3, r1, r4
  406d24:	ea45 0103 	orr.w	r1, r5, r3
  406d28:	bd30      	pop	{r4, r5, pc}
  406d2a:	f1c4 040c 	rsb	r4, r4, #12
  406d2e:	f1c4 0220 	rsb	r2, r4, #32
  406d32:	fa20 f002 	lsr.w	r0, r0, r2
  406d36:	fa01 f304 	lsl.w	r3, r1, r4
  406d3a:	ea40 0003 	orr.w	r0, r0, r3
  406d3e:	4629      	mov	r1, r5
  406d40:	bd30      	pop	{r4, r5, pc}
  406d42:	fa21 f004 	lsr.w	r0, r1, r4
  406d46:	4629      	mov	r1, r5
  406d48:	bd30      	pop	{r4, r5, pc}
  406d4a:	f094 0f00 	teq	r4, #0
  406d4e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406d52:	bf06      	itte	eq
  406d54:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406d58:	3401      	addeq	r4, #1
  406d5a:	3d01      	subne	r5, #1
  406d5c:	e74e      	b.n	406bfc <__adddf3+0x8c>
  406d5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406d62:	bf18      	it	ne
  406d64:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406d68:	d029      	beq.n	406dbe <__adddf3+0x24e>
  406d6a:	ea94 0f05 	teq	r4, r5
  406d6e:	bf08      	it	eq
  406d70:	ea90 0f02 	teqeq	r0, r2
  406d74:	d005      	beq.n	406d82 <__adddf3+0x212>
  406d76:	ea54 0c00 	orrs.w	ip, r4, r0
  406d7a:	bf04      	itt	eq
  406d7c:	4619      	moveq	r1, r3
  406d7e:	4610      	moveq	r0, r2
  406d80:	bd30      	pop	{r4, r5, pc}
  406d82:	ea91 0f03 	teq	r1, r3
  406d86:	bf1e      	ittt	ne
  406d88:	2100      	movne	r1, #0
  406d8a:	2000      	movne	r0, #0
  406d8c:	bd30      	popne	{r4, r5, pc}
  406d8e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406d92:	d105      	bne.n	406da0 <__adddf3+0x230>
  406d94:	0040      	lsls	r0, r0, #1
  406d96:	4149      	adcs	r1, r1
  406d98:	bf28      	it	cs
  406d9a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406d9e:	bd30      	pop	{r4, r5, pc}
  406da0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406da4:	bf3c      	itt	cc
  406da6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406daa:	bd30      	popcc	{r4, r5, pc}
  406dac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406db0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406db4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406db8:	f04f 0000 	mov.w	r0, #0
  406dbc:	bd30      	pop	{r4, r5, pc}
  406dbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406dc2:	bf1a      	itte	ne
  406dc4:	4619      	movne	r1, r3
  406dc6:	4610      	movne	r0, r2
  406dc8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406dcc:	bf1c      	itt	ne
  406dce:	460b      	movne	r3, r1
  406dd0:	4602      	movne	r2, r0
  406dd2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406dd6:	bf06      	itte	eq
  406dd8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406ddc:	ea91 0f03 	teqeq	r1, r3
  406de0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406de4:	bd30      	pop	{r4, r5, pc}
  406de6:	bf00      	nop

00406de8 <__aeabi_ui2d>:
  406de8:	f090 0f00 	teq	r0, #0
  406dec:	bf04      	itt	eq
  406dee:	2100      	moveq	r1, #0
  406df0:	4770      	bxeq	lr
  406df2:	b530      	push	{r4, r5, lr}
  406df4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406df8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406dfc:	f04f 0500 	mov.w	r5, #0
  406e00:	f04f 0100 	mov.w	r1, #0
  406e04:	e750      	b.n	406ca8 <__adddf3+0x138>
  406e06:	bf00      	nop

00406e08 <__aeabi_i2d>:
  406e08:	f090 0f00 	teq	r0, #0
  406e0c:	bf04      	itt	eq
  406e0e:	2100      	moveq	r1, #0
  406e10:	4770      	bxeq	lr
  406e12:	b530      	push	{r4, r5, lr}
  406e14:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406e18:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406e1c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406e20:	bf48      	it	mi
  406e22:	4240      	negmi	r0, r0
  406e24:	f04f 0100 	mov.w	r1, #0
  406e28:	e73e      	b.n	406ca8 <__adddf3+0x138>
  406e2a:	bf00      	nop

00406e2c <__aeabi_f2d>:
  406e2c:	0042      	lsls	r2, r0, #1
  406e2e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406e32:	ea4f 0131 	mov.w	r1, r1, rrx
  406e36:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406e3a:	bf1f      	itttt	ne
  406e3c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406e40:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406e44:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406e48:	4770      	bxne	lr
  406e4a:	f092 0f00 	teq	r2, #0
  406e4e:	bf14      	ite	ne
  406e50:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406e54:	4770      	bxeq	lr
  406e56:	b530      	push	{r4, r5, lr}
  406e58:	f44f 7460 	mov.w	r4, #896	; 0x380
  406e5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406e60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406e64:	e720      	b.n	406ca8 <__adddf3+0x138>
  406e66:	bf00      	nop

00406e68 <__aeabi_ul2d>:
  406e68:	ea50 0201 	orrs.w	r2, r0, r1
  406e6c:	bf08      	it	eq
  406e6e:	4770      	bxeq	lr
  406e70:	b530      	push	{r4, r5, lr}
  406e72:	f04f 0500 	mov.w	r5, #0
  406e76:	e00a      	b.n	406e8e <__aeabi_l2d+0x16>

00406e78 <__aeabi_l2d>:
  406e78:	ea50 0201 	orrs.w	r2, r0, r1
  406e7c:	bf08      	it	eq
  406e7e:	4770      	bxeq	lr
  406e80:	b530      	push	{r4, r5, lr}
  406e82:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406e86:	d502      	bpl.n	406e8e <__aeabi_l2d+0x16>
  406e88:	4240      	negs	r0, r0
  406e8a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406e8e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406e92:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406e96:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406e9a:	f43f aedc 	beq.w	406c56 <__adddf3+0xe6>
  406e9e:	f04f 0203 	mov.w	r2, #3
  406ea2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406ea6:	bf18      	it	ne
  406ea8:	3203      	addne	r2, #3
  406eaa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406eae:	bf18      	it	ne
  406eb0:	3203      	addne	r2, #3
  406eb2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406eb6:	f1c2 0320 	rsb	r3, r2, #32
  406eba:	fa00 fc03 	lsl.w	ip, r0, r3
  406ebe:	fa20 f002 	lsr.w	r0, r0, r2
  406ec2:	fa01 fe03 	lsl.w	lr, r1, r3
  406ec6:	ea40 000e 	orr.w	r0, r0, lr
  406eca:	fa21 f102 	lsr.w	r1, r1, r2
  406ece:	4414      	add	r4, r2
  406ed0:	e6c1      	b.n	406c56 <__adddf3+0xe6>
  406ed2:	bf00      	nop

00406ed4 <__aeabi_dmul>:
  406ed4:	b570      	push	{r4, r5, r6, lr}
  406ed6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406eda:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406ede:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406ee2:	bf1d      	ittte	ne
  406ee4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406ee8:	ea94 0f0c 	teqne	r4, ip
  406eec:	ea95 0f0c 	teqne	r5, ip
  406ef0:	f000 f8de 	bleq	4070b0 <__aeabi_dmul+0x1dc>
  406ef4:	442c      	add	r4, r5
  406ef6:	ea81 0603 	eor.w	r6, r1, r3
  406efa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406efe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406f02:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406f06:	bf18      	it	ne
  406f08:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406f0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406f10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406f14:	d038      	beq.n	406f88 <__aeabi_dmul+0xb4>
  406f16:	fba0 ce02 	umull	ip, lr, r0, r2
  406f1a:	f04f 0500 	mov.w	r5, #0
  406f1e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406f22:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406f26:	fbe0 e503 	umlal	lr, r5, r0, r3
  406f2a:	f04f 0600 	mov.w	r6, #0
  406f2e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406f32:	f09c 0f00 	teq	ip, #0
  406f36:	bf18      	it	ne
  406f38:	f04e 0e01 	orrne.w	lr, lr, #1
  406f3c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406f40:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406f44:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406f48:	d204      	bcs.n	406f54 <__aeabi_dmul+0x80>
  406f4a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406f4e:	416d      	adcs	r5, r5
  406f50:	eb46 0606 	adc.w	r6, r6, r6
  406f54:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406f58:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406f5c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406f60:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406f64:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406f68:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406f6c:	bf88      	it	hi
  406f6e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406f72:	d81e      	bhi.n	406fb2 <__aeabi_dmul+0xde>
  406f74:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406f78:	bf08      	it	eq
  406f7a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406f7e:	f150 0000 	adcs.w	r0, r0, #0
  406f82:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406f86:	bd70      	pop	{r4, r5, r6, pc}
  406f88:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406f8c:	ea46 0101 	orr.w	r1, r6, r1
  406f90:	ea40 0002 	orr.w	r0, r0, r2
  406f94:	ea81 0103 	eor.w	r1, r1, r3
  406f98:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406f9c:	bfc2      	ittt	gt
  406f9e:	ebd4 050c 	rsbsgt	r5, r4, ip
  406fa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406fa6:	bd70      	popgt	{r4, r5, r6, pc}
  406fa8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406fac:	f04f 0e00 	mov.w	lr, #0
  406fb0:	3c01      	subs	r4, #1
  406fb2:	f300 80ab 	bgt.w	40710c <__aeabi_dmul+0x238>
  406fb6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406fba:	bfde      	ittt	le
  406fbc:	2000      	movle	r0, #0
  406fbe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406fc2:	bd70      	pople	{r4, r5, r6, pc}
  406fc4:	f1c4 0400 	rsb	r4, r4, #0
  406fc8:	3c20      	subs	r4, #32
  406fca:	da35      	bge.n	407038 <__aeabi_dmul+0x164>
  406fcc:	340c      	adds	r4, #12
  406fce:	dc1b      	bgt.n	407008 <__aeabi_dmul+0x134>
  406fd0:	f104 0414 	add.w	r4, r4, #20
  406fd4:	f1c4 0520 	rsb	r5, r4, #32
  406fd8:	fa00 f305 	lsl.w	r3, r0, r5
  406fdc:	fa20 f004 	lsr.w	r0, r0, r4
  406fe0:	fa01 f205 	lsl.w	r2, r1, r5
  406fe4:	ea40 0002 	orr.w	r0, r0, r2
  406fe8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406fec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406ff0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406ff4:	fa21 f604 	lsr.w	r6, r1, r4
  406ff8:	eb42 0106 	adc.w	r1, r2, r6
  406ffc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407000:	bf08      	it	eq
  407002:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407006:	bd70      	pop	{r4, r5, r6, pc}
  407008:	f1c4 040c 	rsb	r4, r4, #12
  40700c:	f1c4 0520 	rsb	r5, r4, #32
  407010:	fa00 f304 	lsl.w	r3, r0, r4
  407014:	fa20 f005 	lsr.w	r0, r0, r5
  407018:	fa01 f204 	lsl.w	r2, r1, r4
  40701c:	ea40 0002 	orr.w	r0, r0, r2
  407020:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407024:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407028:	f141 0100 	adc.w	r1, r1, #0
  40702c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407030:	bf08      	it	eq
  407032:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407036:	bd70      	pop	{r4, r5, r6, pc}
  407038:	f1c4 0520 	rsb	r5, r4, #32
  40703c:	fa00 f205 	lsl.w	r2, r0, r5
  407040:	ea4e 0e02 	orr.w	lr, lr, r2
  407044:	fa20 f304 	lsr.w	r3, r0, r4
  407048:	fa01 f205 	lsl.w	r2, r1, r5
  40704c:	ea43 0302 	orr.w	r3, r3, r2
  407050:	fa21 f004 	lsr.w	r0, r1, r4
  407054:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407058:	fa21 f204 	lsr.w	r2, r1, r4
  40705c:	ea20 0002 	bic.w	r0, r0, r2
  407060:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407064:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407068:	bf08      	it	eq
  40706a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40706e:	bd70      	pop	{r4, r5, r6, pc}
  407070:	f094 0f00 	teq	r4, #0
  407074:	d10f      	bne.n	407096 <__aeabi_dmul+0x1c2>
  407076:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40707a:	0040      	lsls	r0, r0, #1
  40707c:	eb41 0101 	adc.w	r1, r1, r1
  407080:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407084:	bf08      	it	eq
  407086:	3c01      	subeq	r4, #1
  407088:	d0f7      	beq.n	40707a <__aeabi_dmul+0x1a6>
  40708a:	ea41 0106 	orr.w	r1, r1, r6
  40708e:	f095 0f00 	teq	r5, #0
  407092:	bf18      	it	ne
  407094:	4770      	bxne	lr
  407096:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40709a:	0052      	lsls	r2, r2, #1
  40709c:	eb43 0303 	adc.w	r3, r3, r3
  4070a0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4070a4:	bf08      	it	eq
  4070a6:	3d01      	subeq	r5, #1
  4070a8:	d0f7      	beq.n	40709a <__aeabi_dmul+0x1c6>
  4070aa:	ea43 0306 	orr.w	r3, r3, r6
  4070ae:	4770      	bx	lr
  4070b0:	ea94 0f0c 	teq	r4, ip
  4070b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4070b8:	bf18      	it	ne
  4070ba:	ea95 0f0c 	teqne	r5, ip
  4070be:	d00c      	beq.n	4070da <__aeabi_dmul+0x206>
  4070c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4070c4:	bf18      	it	ne
  4070c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4070ca:	d1d1      	bne.n	407070 <__aeabi_dmul+0x19c>
  4070cc:	ea81 0103 	eor.w	r1, r1, r3
  4070d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4070d4:	f04f 0000 	mov.w	r0, #0
  4070d8:	bd70      	pop	{r4, r5, r6, pc}
  4070da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4070de:	bf06      	itte	eq
  4070e0:	4610      	moveq	r0, r2
  4070e2:	4619      	moveq	r1, r3
  4070e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4070e8:	d019      	beq.n	40711e <__aeabi_dmul+0x24a>
  4070ea:	ea94 0f0c 	teq	r4, ip
  4070ee:	d102      	bne.n	4070f6 <__aeabi_dmul+0x222>
  4070f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4070f4:	d113      	bne.n	40711e <__aeabi_dmul+0x24a>
  4070f6:	ea95 0f0c 	teq	r5, ip
  4070fa:	d105      	bne.n	407108 <__aeabi_dmul+0x234>
  4070fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407100:	bf1c      	itt	ne
  407102:	4610      	movne	r0, r2
  407104:	4619      	movne	r1, r3
  407106:	d10a      	bne.n	40711e <__aeabi_dmul+0x24a>
  407108:	ea81 0103 	eor.w	r1, r1, r3
  40710c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407110:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407114:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407118:	f04f 0000 	mov.w	r0, #0
  40711c:	bd70      	pop	{r4, r5, r6, pc}
  40711e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407122:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407126:	bd70      	pop	{r4, r5, r6, pc}

00407128 <__aeabi_ddiv>:
  407128:	b570      	push	{r4, r5, r6, lr}
  40712a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40712e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407132:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407136:	bf1d      	ittte	ne
  407138:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40713c:	ea94 0f0c 	teqne	r4, ip
  407140:	ea95 0f0c 	teqne	r5, ip
  407144:	f000 f8a7 	bleq	407296 <__aeabi_ddiv+0x16e>
  407148:	eba4 0405 	sub.w	r4, r4, r5
  40714c:	ea81 0e03 	eor.w	lr, r1, r3
  407150:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407154:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407158:	f000 8088 	beq.w	40726c <__aeabi_ddiv+0x144>
  40715c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407160:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407164:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407168:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40716c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407170:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407174:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407178:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40717c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407180:	429d      	cmp	r5, r3
  407182:	bf08      	it	eq
  407184:	4296      	cmpeq	r6, r2
  407186:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40718a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40718e:	d202      	bcs.n	407196 <__aeabi_ddiv+0x6e>
  407190:	085b      	lsrs	r3, r3, #1
  407192:	ea4f 0232 	mov.w	r2, r2, rrx
  407196:	1ab6      	subs	r6, r6, r2
  407198:	eb65 0503 	sbc.w	r5, r5, r3
  40719c:	085b      	lsrs	r3, r3, #1
  40719e:	ea4f 0232 	mov.w	r2, r2, rrx
  4071a2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4071a6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4071aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4071ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071b2:	bf22      	ittt	cs
  4071b4:	1ab6      	subcs	r6, r6, r2
  4071b6:	4675      	movcs	r5, lr
  4071b8:	ea40 000c 	orrcs.w	r0, r0, ip
  4071bc:	085b      	lsrs	r3, r3, #1
  4071be:	ea4f 0232 	mov.w	r2, r2, rrx
  4071c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4071c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071ca:	bf22      	ittt	cs
  4071cc:	1ab6      	subcs	r6, r6, r2
  4071ce:	4675      	movcs	r5, lr
  4071d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4071d4:	085b      	lsrs	r3, r3, #1
  4071d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4071da:	ebb6 0e02 	subs.w	lr, r6, r2
  4071de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071e2:	bf22      	ittt	cs
  4071e4:	1ab6      	subcs	r6, r6, r2
  4071e6:	4675      	movcs	r5, lr
  4071e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4071ec:	085b      	lsrs	r3, r3, #1
  4071ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4071f2:	ebb6 0e02 	subs.w	lr, r6, r2
  4071f6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071fa:	bf22      	ittt	cs
  4071fc:	1ab6      	subcs	r6, r6, r2
  4071fe:	4675      	movcs	r5, lr
  407200:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407204:	ea55 0e06 	orrs.w	lr, r5, r6
  407208:	d018      	beq.n	40723c <__aeabi_ddiv+0x114>
  40720a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40720e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407212:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407216:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40721a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40721e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407222:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407226:	d1c0      	bne.n	4071aa <__aeabi_ddiv+0x82>
  407228:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40722c:	d10b      	bne.n	407246 <__aeabi_ddiv+0x11e>
  40722e:	ea41 0100 	orr.w	r1, r1, r0
  407232:	f04f 0000 	mov.w	r0, #0
  407236:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40723a:	e7b6      	b.n	4071aa <__aeabi_ddiv+0x82>
  40723c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407240:	bf04      	itt	eq
  407242:	4301      	orreq	r1, r0
  407244:	2000      	moveq	r0, #0
  407246:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40724a:	bf88      	it	hi
  40724c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407250:	f63f aeaf 	bhi.w	406fb2 <__aeabi_dmul+0xde>
  407254:	ebb5 0c03 	subs.w	ip, r5, r3
  407258:	bf04      	itt	eq
  40725a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40725e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407262:	f150 0000 	adcs.w	r0, r0, #0
  407266:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40726a:	bd70      	pop	{r4, r5, r6, pc}
  40726c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407270:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407274:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407278:	bfc2      	ittt	gt
  40727a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40727e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407282:	bd70      	popgt	{r4, r5, r6, pc}
  407284:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407288:	f04f 0e00 	mov.w	lr, #0
  40728c:	3c01      	subs	r4, #1
  40728e:	e690      	b.n	406fb2 <__aeabi_dmul+0xde>
  407290:	ea45 0e06 	orr.w	lr, r5, r6
  407294:	e68d      	b.n	406fb2 <__aeabi_dmul+0xde>
  407296:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40729a:	ea94 0f0c 	teq	r4, ip
  40729e:	bf08      	it	eq
  4072a0:	ea95 0f0c 	teqeq	r5, ip
  4072a4:	f43f af3b 	beq.w	40711e <__aeabi_dmul+0x24a>
  4072a8:	ea94 0f0c 	teq	r4, ip
  4072ac:	d10a      	bne.n	4072c4 <__aeabi_ddiv+0x19c>
  4072ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4072b2:	f47f af34 	bne.w	40711e <__aeabi_dmul+0x24a>
  4072b6:	ea95 0f0c 	teq	r5, ip
  4072ba:	f47f af25 	bne.w	407108 <__aeabi_dmul+0x234>
  4072be:	4610      	mov	r0, r2
  4072c0:	4619      	mov	r1, r3
  4072c2:	e72c      	b.n	40711e <__aeabi_dmul+0x24a>
  4072c4:	ea95 0f0c 	teq	r5, ip
  4072c8:	d106      	bne.n	4072d8 <__aeabi_ddiv+0x1b0>
  4072ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4072ce:	f43f aefd 	beq.w	4070cc <__aeabi_dmul+0x1f8>
  4072d2:	4610      	mov	r0, r2
  4072d4:	4619      	mov	r1, r3
  4072d6:	e722      	b.n	40711e <__aeabi_dmul+0x24a>
  4072d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4072dc:	bf18      	it	ne
  4072de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4072e2:	f47f aec5 	bne.w	407070 <__aeabi_dmul+0x19c>
  4072e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4072ea:	f47f af0d 	bne.w	407108 <__aeabi_dmul+0x234>
  4072ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4072f2:	f47f aeeb 	bne.w	4070cc <__aeabi_dmul+0x1f8>
  4072f6:	e712      	b.n	40711e <__aeabi_dmul+0x24a>

004072f8 <__gedf2>:
  4072f8:	f04f 3cff 	mov.w	ip, #4294967295
  4072fc:	e006      	b.n	40730c <__cmpdf2+0x4>
  4072fe:	bf00      	nop

00407300 <__ledf2>:
  407300:	f04f 0c01 	mov.w	ip, #1
  407304:	e002      	b.n	40730c <__cmpdf2+0x4>
  407306:	bf00      	nop

00407308 <__cmpdf2>:
  407308:	f04f 0c01 	mov.w	ip, #1
  40730c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407310:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407314:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407318:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40731c:	bf18      	it	ne
  40731e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407322:	d01b      	beq.n	40735c <__cmpdf2+0x54>
  407324:	b001      	add	sp, #4
  407326:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40732a:	bf0c      	ite	eq
  40732c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407330:	ea91 0f03 	teqne	r1, r3
  407334:	bf02      	ittt	eq
  407336:	ea90 0f02 	teqeq	r0, r2
  40733a:	2000      	moveq	r0, #0
  40733c:	4770      	bxeq	lr
  40733e:	f110 0f00 	cmn.w	r0, #0
  407342:	ea91 0f03 	teq	r1, r3
  407346:	bf58      	it	pl
  407348:	4299      	cmppl	r1, r3
  40734a:	bf08      	it	eq
  40734c:	4290      	cmpeq	r0, r2
  40734e:	bf2c      	ite	cs
  407350:	17d8      	asrcs	r0, r3, #31
  407352:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407356:	f040 0001 	orr.w	r0, r0, #1
  40735a:	4770      	bx	lr
  40735c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407360:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407364:	d102      	bne.n	40736c <__cmpdf2+0x64>
  407366:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40736a:	d107      	bne.n	40737c <__cmpdf2+0x74>
  40736c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407370:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407374:	d1d6      	bne.n	407324 <__cmpdf2+0x1c>
  407376:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40737a:	d0d3      	beq.n	407324 <__cmpdf2+0x1c>
  40737c:	f85d 0b04 	ldr.w	r0, [sp], #4
  407380:	4770      	bx	lr
  407382:	bf00      	nop

00407384 <__aeabi_cdrcmple>:
  407384:	4684      	mov	ip, r0
  407386:	4610      	mov	r0, r2
  407388:	4662      	mov	r2, ip
  40738a:	468c      	mov	ip, r1
  40738c:	4619      	mov	r1, r3
  40738e:	4663      	mov	r3, ip
  407390:	e000      	b.n	407394 <__aeabi_cdcmpeq>
  407392:	bf00      	nop

00407394 <__aeabi_cdcmpeq>:
  407394:	b501      	push	{r0, lr}
  407396:	f7ff ffb7 	bl	407308 <__cmpdf2>
  40739a:	2800      	cmp	r0, #0
  40739c:	bf48      	it	mi
  40739e:	f110 0f00 	cmnmi.w	r0, #0
  4073a2:	bd01      	pop	{r0, pc}

004073a4 <__aeabi_dcmpeq>:
  4073a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073a8:	f7ff fff4 	bl	407394 <__aeabi_cdcmpeq>
  4073ac:	bf0c      	ite	eq
  4073ae:	2001      	moveq	r0, #1
  4073b0:	2000      	movne	r0, #0
  4073b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4073b6:	bf00      	nop

004073b8 <__aeabi_dcmplt>:
  4073b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073bc:	f7ff ffea 	bl	407394 <__aeabi_cdcmpeq>
  4073c0:	bf34      	ite	cc
  4073c2:	2001      	movcc	r0, #1
  4073c4:	2000      	movcs	r0, #0
  4073c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4073ca:	bf00      	nop

004073cc <__aeabi_dcmple>:
  4073cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073d0:	f7ff ffe0 	bl	407394 <__aeabi_cdcmpeq>
  4073d4:	bf94      	ite	ls
  4073d6:	2001      	movls	r0, #1
  4073d8:	2000      	movhi	r0, #0
  4073da:	f85d fb08 	ldr.w	pc, [sp], #8
  4073de:	bf00      	nop

004073e0 <__aeabi_dcmpge>:
  4073e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073e4:	f7ff ffce 	bl	407384 <__aeabi_cdrcmple>
  4073e8:	bf94      	ite	ls
  4073ea:	2001      	movls	r0, #1
  4073ec:	2000      	movhi	r0, #0
  4073ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4073f2:	bf00      	nop

004073f4 <__aeabi_dcmpgt>:
  4073f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073f8:	f7ff ffc4 	bl	407384 <__aeabi_cdrcmple>
  4073fc:	bf34      	ite	cc
  4073fe:	2001      	movcc	r0, #1
  407400:	2000      	movcs	r0, #0
  407402:	f85d fb08 	ldr.w	pc, [sp], #8
  407406:	bf00      	nop

00407408 <__aeabi_dcmpun>:
  407408:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40740c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407410:	d102      	bne.n	407418 <__aeabi_dcmpun+0x10>
  407412:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407416:	d10a      	bne.n	40742e <__aeabi_dcmpun+0x26>
  407418:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40741c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407420:	d102      	bne.n	407428 <__aeabi_dcmpun+0x20>
  407422:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407426:	d102      	bne.n	40742e <__aeabi_dcmpun+0x26>
  407428:	f04f 0000 	mov.w	r0, #0
  40742c:	4770      	bx	lr
  40742e:	f04f 0001 	mov.w	r0, #1
  407432:	4770      	bx	lr

00407434 <__aeabi_d2iz>:
  407434:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407438:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40743c:	d215      	bcs.n	40746a <__aeabi_d2iz+0x36>
  40743e:	d511      	bpl.n	407464 <__aeabi_d2iz+0x30>
  407440:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407444:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407448:	d912      	bls.n	407470 <__aeabi_d2iz+0x3c>
  40744a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40744e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407452:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407456:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40745a:	fa23 f002 	lsr.w	r0, r3, r2
  40745e:	bf18      	it	ne
  407460:	4240      	negne	r0, r0
  407462:	4770      	bx	lr
  407464:	f04f 0000 	mov.w	r0, #0
  407468:	4770      	bx	lr
  40746a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40746e:	d105      	bne.n	40747c <__aeabi_d2iz+0x48>
  407470:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407474:	bf08      	it	eq
  407476:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40747a:	4770      	bx	lr
  40747c:	f04f 0000 	mov.w	r0, #0
  407480:	4770      	bx	lr
  407482:	bf00      	nop

00407484 <__aeabi_uldivmod>:
  407484:	b953      	cbnz	r3, 40749c <__aeabi_uldivmod+0x18>
  407486:	b94a      	cbnz	r2, 40749c <__aeabi_uldivmod+0x18>
  407488:	2900      	cmp	r1, #0
  40748a:	bf08      	it	eq
  40748c:	2800      	cmpeq	r0, #0
  40748e:	bf1c      	itt	ne
  407490:	f04f 31ff 	movne.w	r1, #4294967295
  407494:	f04f 30ff 	movne.w	r0, #4294967295
  407498:	f000 b97a 	b.w	407790 <__aeabi_idiv0>
  40749c:	f1ad 0c08 	sub.w	ip, sp, #8
  4074a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4074a4:	f000 f806 	bl	4074b4 <__udivmoddi4>
  4074a8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4074ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4074b0:	b004      	add	sp, #16
  4074b2:	4770      	bx	lr

004074b4 <__udivmoddi4>:
  4074b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4074b8:	468c      	mov	ip, r1
  4074ba:	460d      	mov	r5, r1
  4074bc:	4604      	mov	r4, r0
  4074be:	9e08      	ldr	r6, [sp, #32]
  4074c0:	2b00      	cmp	r3, #0
  4074c2:	d151      	bne.n	407568 <__udivmoddi4+0xb4>
  4074c4:	428a      	cmp	r2, r1
  4074c6:	4617      	mov	r7, r2
  4074c8:	d96d      	bls.n	4075a6 <__udivmoddi4+0xf2>
  4074ca:	fab2 fe82 	clz	lr, r2
  4074ce:	f1be 0f00 	cmp.w	lr, #0
  4074d2:	d00b      	beq.n	4074ec <__udivmoddi4+0x38>
  4074d4:	f1ce 0c20 	rsb	ip, lr, #32
  4074d8:	fa01 f50e 	lsl.w	r5, r1, lr
  4074dc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4074e0:	fa02 f70e 	lsl.w	r7, r2, lr
  4074e4:	ea4c 0c05 	orr.w	ip, ip, r5
  4074e8:	fa00 f40e 	lsl.w	r4, r0, lr
  4074ec:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4074f0:	0c25      	lsrs	r5, r4, #16
  4074f2:	fbbc f8fa 	udiv	r8, ip, sl
  4074f6:	fa1f f987 	uxth.w	r9, r7
  4074fa:	fb0a cc18 	mls	ip, sl, r8, ip
  4074fe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407502:	fb08 f309 	mul.w	r3, r8, r9
  407506:	42ab      	cmp	r3, r5
  407508:	d90a      	bls.n	407520 <__udivmoddi4+0x6c>
  40750a:	19ed      	adds	r5, r5, r7
  40750c:	f108 32ff 	add.w	r2, r8, #4294967295
  407510:	f080 8123 	bcs.w	40775a <__udivmoddi4+0x2a6>
  407514:	42ab      	cmp	r3, r5
  407516:	f240 8120 	bls.w	40775a <__udivmoddi4+0x2a6>
  40751a:	f1a8 0802 	sub.w	r8, r8, #2
  40751e:	443d      	add	r5, r7
  407520:	1aed      	subs	r5, r5, r3
  407522:	b2a4      	uxth	r4, r4
  407524:	fbb5 f0fa 	udiv	r0, r5, sl
  407528:	fb0a 5510 	mls	r5, sl, r0, r5
  40752c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407530:	fb00 f909 	mul.w	r9, r0, r9
  407534:	45a1      	cmp	r9, r4
  407536:	d909      	bls.n	40754c <__udivmoddi4+0x98>
  407538:	19e4      	adds	r4, r4, r7
  40753a:	f100 33ff 	add.w	r3, r0, #4294967295
  40753e:	f080 810a 	bcs.w	407756 <__udivmoddi4+0x2a2>
  407542:	45a1      	cmp	r9, r4
  407544:	f240 8107 	bls.w	407756 <__udivmoddi4+0x2a2>
  407548:	3802      	subs	r0, #2
  40754a:	443c      	add	r4, r7
  40754c:	eba4 0409 	sub.w	r4, r4, r9
  407550:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407554:	2100      	movs	r1, #0
  407556:	2e00      	cmp	r6, #0
  407558:	d061      	beq.n	40761e <__udivmoddi4+0x16a>
  40755a:	fa24 f40e 	lsr.w	r4, r4, lr
  40755e:	2300      	movs	r3, #0
  407560:	6034      	str	r4, [r6, #0]
  407562:	6073      	str	r3, [r6, #4]
  407564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407568:	428b      	cmp	r3, r1
  40756a:	d907      	bls.n	40757c <__udivmoddi4+0xc8>
  40756c:	2e00      	cmp	r6, #0
  40756e:	d054      	beq.n	40761a <__udivmoddi4+0x166>
  407570:	2100      	movs	r1, #0
  407572:	e886 0021 	stmia.w	r6, {r0, r5}
  407576:	4608      	mov	r0, r1
  407578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40757c:	fab3 f183 	clz	r1, r3
  407580:	2900      	cmp	r1, #0
  407582:	f040 808e 	bne.w	4076a2 <__udivmoddi4+0x1ee>
  407586:	42ab      	cmp	r3, r5
  407588:	d302      	bcc.n	407590 <__udivmoddi4+0xdc>
  40758a:	4282      	cmp	r2, r0
  40758c:	f200 80fa 	bhi.w	407784 <__udivmoddi4+0x2d0>
  407590:	1a84      	subs	r4, r0, r2
  407592:	eb65 0503 	sbc.w	r5, r5, r3
  407596:	2001      	movs	r0, #1
  407598:	46ac      	mov	ip, r5
  40759a:	2e00      	cmp	r6, #0
  40759c:	d03f      	beq.n	40761e <__udivmoddi4+0x16a>
  40759e:	e886 1010 	stmia.w	r6, {r4, ip}
  4075a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075a6:	b912      	cbnz	r2, 4075ae <__udivmoddi4+0xfa>
  4075a8:	2701      	movs	r7, #1
  4075aa:	fbb7 f7f2 	udiv	r7, r7, r2
  4075ae:	fab7 fe87 	clz	lr, r7
  4075b2:	f1be 0f00 	cmp.w	lr, #0
  4075b6:	d134      	bne.n	407622 <__udivmoddi4+0x16e>
  4075b8:	1beb      	subs	r3, r5, r7
  4075ba:	0c3a      	lsrs	r2, r7, #16
  4075bc:	fa1f fc87 	uxth.w	ip, r7
  4075c0:	2101      	movs	r1, #1
  4075c2:	fbb3 f8f2 	udiv	r8, r3, r2
  4075c6:	0c25      	lsrs	r5, r4, #16
  4075c8:	fb02 3318 	mls	r3, r2, r8, r3
  4075cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4075d0:	fb0c f308 	mul.w	r3, ip, r8
  4075d4:	42ab      	cmp	r3, r5
  4075d6:	d907      	bls.n	4075e8 <__udivmoddi4+0x134>
  4075d8:	19ed      	adds	r5, r5, r7
  4075da:	f108 30ff 	add.w	r0, r8, #4294967295
  4075de:	d202      	bcs.n	4075e6 <__udivmoddi4+0x132>
  4075e0:	42ab      	cmp	r3, r5
  4075e2:	f200 80d1 	bhi.w	407788 <__udivmoddi4+0x2d4>
  4075e6:	4680      	mov	r8, r0
  4075e8:	1aed      	subs	r5, r5, r3
  4075ea:	b2a3      	uxth	r3, r4
  4075ec:	fbb5 f0f2 	udiv	r0, r5, r2
  4075f0:	fb02 5510 	mls	r5, r2, r0, r5
  4075f4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4075f8:	fb0c fc00 	mul.w	ip, ip, r0
  4075fc:	45a4      	cmp	ip, r4
  4075fe:	d907      	bls.n	407610 <__udivmoddi4+0x15c>
  407600:	19e4      	adds	r4, r4, r7
  407602:	f100 33ff 	add.w	r3, r0, #4294967295
  407606:	d202      	bcs.n	40760e <__udivmoddi4+0x15a>
  407608:	45a4      	cmp	ip, r4
  40760a:	f200 80b8 	bhi.w	40777e <__udivmoddi4+0x2ca>
  40760e:	4618      	mov	r0, r3
  407610:	eba4 040c 	sub.w	r4, r4, ip
  407614:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407618:	e79d      	b.n	407556 <__udivmoddi4+0xa2>
  40761a:	4631      	mov	r1, r6
  40761c:	4630      	mov	r0, r6
  40761e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407622:	f1ce 0420 	rsb	r4, lr, #32
  407626:	fa05 f30e 	lsl.w	r3, r5, lr
  40762a:	fa07 f70e 	lsl.w	r7, r7, lr
  40762e:	fa20 f804 	lsr.w	r8, r0, r4
  407632:	0c3a      	lsrs	r2, r7, #16
  407634:	fa25 f404 	lsr.w	r4, r5, r4
  407638:	ea48 0803 	orr.w	r8, r8, r3
  40763c:	fbb4 f1f2 	udiv	r1, r4, r2
  407640:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407644:	fb02 4411 	mls	r4, r2, r1, r4
  407648:	fa1f fc87 	uxth.w	ip, r7
  40764c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407650:	fb01 f30c 	mul.w	r3, r1, ip
  407654:	42ab      	cmp	r3, r5
  407656:	fa00 f40e 	lsl.w	r4, r0, lr
  40765a:	d909      	bls.n	407670 <__udivmoddi4+0x1bc>
  40765c:	19ed      	adds	r5, r5, r7
  40765e:	f101 30ff 	add.w	r0, r1, #4294967295
  407662:	f080 808a 	bcs.w	40777a <__udivmoddi4+0x2c6>
  407666:	42ab      	cmp	r3, r5
  407668:	f240 8087 	bls.w	40777a <__udivmoddi4+0x2c6>
  40766c:	3902      	subs	r1, #2
  40766e:	443d      	add	r5, r7
  407670:	1aeb      	subs	r3, r5, r3
  407672:	fa1f f588 	uxth.w	r5, r8
  407676:	fbb3 f0f2 	udiv	r0, r3, r2
  40767a:	fb02 3310 	mls	r3, r2, r0, r3
  40767e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407682:	fb00 f30c 	mul.w	r3, r0, ip
  407686:	42ab      	cmp	r3, r5
  407688:	d907      	bls.n	40769a <__udivmoddi4+0x1e6>
  40768a:	19ed      	adds	r5, r5, r7
  40768c:	f100 38ff 	add.w	r8, r0, #4294967295
  407690:	d26f      	bcs.n	407772 <__udivmoddi4+0x2be>
  407692:	42ab      	cmp	r3, r5
  407694:	d96d      	bls.n	407772 <__udivmoddi4+0x2be>
  407696:	3802      	subs	r0, #2
  407698:	443d      	add	r5, r7
  40769a:	1aeb      	subs	r3, r5, r3
  40769c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4076a0:	e78f      	b.n	4075c2 <__udivmoddi4+0x10e>
  4076a2:	f1c1 0720 	rsb	r7, r1, #32
  4076a6:	fa22 f807 	lsr.w	r8, r2, r7
  4076aa:	408b      	lsls	r3, r1
  4076ac:	fa05 f401 	lsl.w	r4, r5, r1
  4076b0:	ea48 0303 	orr.w	r3, r8, r3
  4076b4:	fa20 fe07 	lsr.w	lr, r0, r7
  4076b8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4076bc:	40fd      	lsrs	r5, r7
  4076be:	ea4e 0e04 	orr.w	lr, lr, r4
  4076c2:	fbb5 f9fc 	udiv	r9, r5, ip
  4076c6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4076ca:	fb0c 5519 	mls	r5, ip, r9, r5
  4076ce:	fa1f f883 	uxth.w	r8, r3
  4076d2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4076d6:	fb09 f408 	mul.w	r4, r9, r8
  4076da:	42ac      	cmp	r4, r5
  4076dc:	fa02 f201 	lsl.w	r2, r2, r1
  4076e0:	fa00 fa01 	lsl.w	sl, r0, r1
  4076e4:	d908      	bls.n	4076f8 <__udivmoddi4+0x244>
  4076e6:	18ed      	adds	r5, r5, r3
  4076e8:	f109 30ff 	add.w	r0, r9, #4294967295
  4076ec:	d243      	bcs.n	407776 <__udivmoddi4+0x2c2>
  4076ee:	42ac      	cmp	r4, r5
  4076f0:	d941      	bls.n	407776 <__udivmoddi4+0x2c2>
  4076f2:	f1a9 0902 	sub.w	r9, r9, #2
  4076f6:	441d      	add	r5, r3
  4076f8:	1b2d      	subs	r5, r5, r4
  4076fa:	fa1f fe8e 	uxth.w	lr, lr
  4076fe:	fbb5 f0fc 	udiv	r0, r5, ip
  407702:	fb0c 5510 	mls	r5, ip, r0, r5
  407706:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40770a:	fb00 f808 	mul.w	r8, r0, r8
  40770e:	45a0      	cmp	r8, r4
  407710:	d907      	bls.n	407722 <__udivmoddi4+0x26e>
  407712:	18e4      	adds	r4, r4, r3
  407714:	f100 35ff 	add.w	r5, r0, #4294967295
  407718:	d229      	bcs.n	40776e <__udivmoddi4+0x2ba>
  40771a:	45a0      	cmp	r8, r4
  40771c:	d927      	bls.n	40776e <__udivmoddi4+0x2ba>
  40771e:	3802      	subs	r0, #2
  407720:	441c      	add	r4, r3
  407722:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  407726:	eba4 0408 	sub.w	r4, r4, r8
  40772a:	fba0 8902 	umull	r8, r9, r0, r2
  40772e:	454c      	cmp	r4, r9
  407730:	46c6      	mov	lr, r8
  407732:	464d      	mov	r5, r9
  407734:	d315      	bcc.n	407762 <__udivmoddi4+0x2ae>
  407736:	d012      	beq.n	40775e <__udivmoddi4+0x2aa>
  407738:	b156      	cbz	r6, 407750 <__udivmoddi4+0x29c>
  40773a:	ebba 030e 	subs.w	r3, sl, lr
  40773e:	eb64 0405 	sbc.w	r4, r4, r5
  407742:	fa04 f707 	lsl.w	r7, r4, r7
  407746:	40cb      	lsrs	r3, r1
  407748:	431f      	orrs	r7, r3
  40774a:	40cc      	lsrs	r4, r1
  40774c:	6037      	str	r7, [r6, #0]
  40774e:	6074      	str	r4, [r6, #4]
  407750:	2100      	movs	r1, #0
  407752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407756:	4618      	mov	r0, r3
  407758:	e6f8      	b.n	40754c <__udivmoddi4+0x98>
  40775a:	4690      	mov	r8, r2
  40775c:	e6e0      	b.n	407520 <__udivmoddi4+0x6c>
  40775e:	45c2      	cmp	sl, r8
  407760:	d2ea      	bcs.n	407738 <__udivmoddi4+0x284>
  407762:	ebb8 0e02 	subs.w	lr, r8, r2
  407766:	eb69 0503 	sbc.w	r5, r9, r3
  40776a:	3801      	subs	r0, #1
  40776c:	e7e4      	b.n	407738 <__udivmoddi4+0x284>
  40776e:	4628      	mov	r0, r5
  407770:	e7d7      	b.n	407722 <__udivmoddi4+0x26e>
  407772:	4640      	mov	r0, r8
  407774:	e791      	b.n	40769a <__udivmoddi4+0x1e6>
  407776:	4681      	mov	r9, r0
  407778:	e7be      	b.n	4076f8 <__udivmoddi4+0x244>
  40777a:	4601      	mov	r1, r0
  40777c:	e778      	b.n	407670 <__udivmoddi4+0x1bc>
  40777e:	3802      	subs	r0, #2
  407780:	443c      	add	r4, r7
  407782:	e745      	b.n	407610 <__udivmoddi4+0x15c>
  407784:	4608      	mov	r0, r1
  407786:	e708      	b.n	40759a <__udivmoddi4+0xe6>
  407788:	f1a8 0802 	sub.w	r8, r8, #2
  40778c:	443d      	add	r5, r7
  40778e:	e72b      	b.n	4075e8 <__udivmoddi4+0x134>

00407790 <__aeabi_idiv0>:
  407790:	4770      	bx	lr
  407792:	bf00      	nop
  407794:	255d315b 	.word	0x255d315b
  407798:	203a2073 	.word	0x203a2073
  40779c:	0a0d7525 	.word	0x0a0d7525
  4077a0:	00000000 	.word	0x00000000
  4077a4:	255d325b 	.word	0x255d325b
  4077a8:	203a2073 	.word	0x203a2073
  4077ac:	0a0d7525 	.word	0x0a0d7525
  4077b0:	00000000 	.word	0x00000000
  4077b4:	255d335b 	.word	0x255d335b
  4077b8:	203a2073 	.word	0x203a2073
  4077bc:	0a0d7525 	.word	0x0a0d7525
  4077c0:	00000000 	.word	0x00000000
  4077c4:	255d345b 	.word	0x255d345b
  4077c8:	203a2073 	.word	0x203a2073
  4077cc:	0a0d7525 	.word	0x0a0d7525
  4077d0:	00000000 	.word	0x00000000
  4077d4:	6e756f43 	.word	0x6e756f43
  4077d8:	25203a74 	.word	0x25203a74
  4077dc:	000a0d75 	.word	0x000a0d75
  4077e0:	532d2d2d 	.word	0x532d2d2d
  4077e4:	74726174 	.word	0x74726174
  4077e8:	2d676e69 	.word	0x2d676e69
  4077ec:	0a0d2d2d 	.word	0x0a0d2d2d
  4077f0:	00000a0d 	.word	0x00000a0d
  4077f4:	204f2f49 	.word	0x204f2f49
  4077f8:	666e6f43 	.word	0x666e6f43
  4077fc:	72756769 	.word	0x72756769
  407800:	0a0d6465 	.word	0x0a0d6465
  407804:	00000a0d 	.word	0x00000a0d
  407808:	00007525 	.word	0x00007525

0040780c <_global_impure_ptr>:
  40780c:	20400010 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  40781c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40782c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40783c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40784c:	0000296c 00000030                       l)..0...

00407854 <blanks.7223>:
  407854:	20202020 20202020 20202020 20202020                     

00407864 <zeroes.7224>:
  407864:	30303030 30303030 30303030 30303030     0000000000000000

00407874 <blanks.7217>:
  407874:	20202020 20202020 20202020 20202020                     

00407884 <zeroes.7218>:
  407884:	30303030 30303030 30303030 30303030     0000000000000000
  407894:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4078a4:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  4078b4:	00000000                                ....

004078b8 <__mprec_bigtens>:
  4078b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4078c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4078d8:	7f73bf3c 75154fdd                       <.s..O.u

004078e0 <__mprec_tens>:
  4078e0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4078f0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407900:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407910:	00000000 412e8480 00000000 416312d0     .......A......cA
  407920:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407930:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407940:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407950:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407960:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407970:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407980:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407990:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4079a0:	79d99db4 44ea7843                       ...yCx.D

004079a8 <p05.6055>:
  4079a8:	00000005 00000019 0000007d              ........}...

004079b4 <_ctype_>:
  4079b4:	20202000 20202020 28282020 20282828     .         ((((( 
  4079c4:	20202020 20202020 20202020 20202020                     
  4079d4:	10108820 10101010 10101010 10101010      ...............
  4079e4:	04040410 04040404 10040404 10101010     ................
  4079f4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407a04:	01010101 01010101 01010101 10101010     ................
  407a14:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407a24:	02020202 02020202 02020202 10101010     ................
  407a34:	00000020 00000000 00000000 00000000      ...............
	...

00407ab8 <_init>:
  407ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407aba:	bf00      	nop
  407abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407abe:	bc08      	pop	{r3}
  407ac0:	469e      	mov	lr, r3
  407ac2:	4770      	bx	lr

00407ac4 <__init_array_start>:
  407ac4:	00403b39 	.word	0x00403b39

00407ac8 <__frame_dummy_init_array_entry>:
  407ac8:	0040018d                                ..@.

00407acc <_fini>:
  407acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407ace:	bf00      	nop
  407ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407ad2:	bc08      	pop	{r3}
  407ad4:	469e      	mov	lr, r3
  407ad6:	4770      	bx	lr

00407ad8 <__fini_array_start>:
  407ad8:	00400169 	.word	0x00400169
