[View]
Entity=All-Verilog
Architecture=
TopLevelType=5
[file:.\src\Stack.v]
Enabled=1
[file:.\src\Register.v]
Enabled=1
[file:.\src\Decode.v]
Enabled=1
[file:.\src\RegisterFile.v]
Enabled=1
[file:.\src\Fetch.v]
Enabled=1
[file:.\src\ControlUnit.v]
Enabled=1
[file:.\src\CUTEST.v]
Enabled=1
[file:.\src\Stack_Test.v]
Enabled=1
[file:.\src\NewStack.v]
Enabled=1
[file:.\src\TestNewStack.v]
Enabled=1
[file:.\src\ALU.v]
Enabled=1
[file:.\src\ALUTest.v]
Enabled=1
[file:.\src\Memory.v]
Enabled=1
[file:.\src\MemTest.v]
Enabled=1
[file:.\src\WriteBack.v]
Enabled=1
[file:.\src\StackTest.v]
Enabled=1
[file:.\src\Processor.bde]
Enabled=1
[file:.\compile\Processor.v]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\..\..\Year4Sem2\Arch\Proj2\MulticycleRISC\MulticycleProcessor\RISCProcessor\src\TestProcessor.asdb]
Enabled=1
[file:.\..\..\..\..\..\..\Year4Sem2\Arch\Proj2\MulticycleRISC\MulticycleProcessor\RISCProcessor\src\TestProcessor.awc]
Enabled=1
[file:.\src\FetchTest.v]
Enabled=1
[file:.\src\State.v]
Enabled=1
