# compile vhdl design source files
vhdl xil_defaultlib  "../../../shiftreg.srcs/sources_1/new/sr.vhd"

# Do not sort compile order
nosort
