Return-Path: <devicetree+bounces-326233-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id SCqTNnA0VmqK1QAAu9opvQ
	(envelope-from <devicetree+bounces-326233-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Tue, 14 Jul 2026 15:06:56 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 25062754D9B
	for <lists+devicetree@lfdr.de>; Tue, 14 Jul 2026 15:06:56 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=qualcomm.com header.s=qcppdkim1 header.b=KrWUboeT;
	dkim=pass header.d=oss.qualcomm.com header.s=google header.b="M/WhIdi9";
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-326233-lists+devicetree=lfdr.de@vger.kernel.org" designates 2600:3c0a:e001:db::12fc:5321 as permitted sender) smtp.mailfrom="devicetree+bounces-326233-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=reject) header.from=qualcomm.com;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 6F538316CA81
	for <lists+devicetree@lfdr.de>; Tue, 14 Jul 2026 13:01:40 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 329013BBFAE;
	Tue, 14 Jul 2026 13:01:39 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D8D345BD71
	for <devicetree@vger.kernel.org>; Tue, 14 Jul 2026 13:01:37 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1784034099; cv=none; b=ttmwpbveKQtzXpv+3B8N/aD/IzWllwm7ELfb0oXVgmTIGgFz7zGZ8FeVvKYqb1o42igOKTLNIUEy4yq7r407xSDXfHFygLf1RGZdcGyLkyhPfE5cC1zdjRNrGWQyi4CoTYy3lWc1UoHln5NW3Nkin6ci/WKd6KU46ANXXYFKOGc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1784034099; c=relaxed/simple;
	bh=wiUVEPinw9N+2X2D0NbPEHwitXA0TSkVxf6Wzl6ISJY=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=Qri9/5Hcv/4EPcznYfKZNXDkseUeE3BDICWDPQeJA2MweZwqAAbRW4f0jIhQvRLnkV4+h740tbjKaZq3FfaEmLdTDjIk5TOLmWlaXtMC8w2O17qWNndNAZw7zTeNvnLDQnTKT4QyYVp6kBITtcy92QYf+GIU0KZvo+uOUodTiDA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KrWUboeT; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=M/WhIdi9; arc=none smtp.client-ip=205.220.180.131
Received: from pps.filterd (m0279869.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66EBOAq2448188
	for <devicetree@vger.kernel.org>; Tue, 14 Jul 2026 13:01:36 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	zULZzfXg5cn8fPqepA5+O4tHoqs848wQxaCgPp+Jz7w=; b=KrWUboeTQKv1QkF5
	Wux2S0tcUpjqOqmNT2nWa2zMDAj1yl5KWLhLMdSzfO0/Abyo56WWN+qRIQxWMfmb
	UbAh2Ds1dvkw2mucZwZRSQqvRi4BHbmbWDJm6h6FAwznz0E2UZITOwt7aexqvrXi
	mTijGOJzFO3bazEmIBEHejHkT5r0dM+MlOLT/CD15YWiOXIqlKa620ntz50WilOJ
	KnKrVU5kW23QE0JXB2fZAGGl9OS5JWfyhPfFlI5x6gePTddfNIsbAkavQ6YVcJ/E
	gZAykDYm1sOcq4OEneKZibSoOsfqP2ZQ8MErbgh29emYep45xJY0bS0Cb9iS9BmL
	B4xNKg==
Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fd44juusp-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Tue, 14 Jul 2026 13:01:35 +0000 (GMT)
Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-38dbe39ce62so1331332a91.0
        for <devicetree@vger.kernel.org>; Tue, 14 Jul 2026 06:01:35 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1784034094; x=1784638894; darn=vger.kernel.org;
        h=content-transfer-encoding:content-type:in-reply-to:from
         :content-language:references:cc:to:subject:user-agent:mime-version
         :date:message-id:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=zULZzfXg5cn8fPqepA5+O4tHoqs848wQxaCgPp+Jz7w=;
        b=M/WhIdi93V1M/Ueh4vXMm7Z3o/j7IT1k2ETWut9849BhZiJxK6RFonvtW/gWLFR3hc
         d1C+I8aWScX0KyL9nmHUC0jGFvdnMbe713jRP2tg6xNoywXkA7xWgoLkQE/OHk2u5Jzl
         gGAyaAhcAHo+/2Awq7od9M3BTzo4qFGfphz1PIujP15RekM6PZI0V8xm/MFVpucBj9pt
         kufFY3qX2rK/M+tEuh1BYBu6Uj3wpFQ6C/m8OkHYFgO4SCrC9PhqJ3shp/rKAaZe+1H6
         3DpHMBKiX/s1EkCPJ8BktLiEYDU2sZ0QpYO1UTnRtyKPg/C9/v+cwjctMmVh/GGVbJsx
         4W8Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1784034094; x=1784638894;
        h=content-transfer-encoding:content-type:in-reply-to:from
         :content-language:references:cc:to:subject:user-agent:mime-version
         :date:message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=zULZzfXg5cn8fPqepA5+O4tHoqs848wQxaCgPp+Jz7w=;
        b=Juiojusn8++TNIp3eXwDEnoa7GgYT3kvHIsWsTF+NLkdiWoC20Bva3DCqQU1D2pyje
         SJq0IsnpeofeTpLR3v1gjByZTGnLyqjNaBuKmYji1UvhrQVCsoj7QrYEdBN6+kibkBvQ
         MdHiCGPZKLnJciENWFO5aOADQNxBgq+8tfhKRHsdsRdp+uSQgS74T9nrmrV/RmptHZ0M
         qanTfBx6SDs5Ww7GkVfpmYr/AM0P6ya2ql4xwmf/lIOj91ikVqCsqI9CLBvqCyHOgM6z
         zbnTZQejoBwQ7epIFeZOSbKDFZb1fVV/dLFjl9ffnGmgj25xmI/4JsaAo8iD4yBxkuBt
         XdWg==
X-Forwarded-Encrypted: i=1; AHgh+Ro/rgRj4fu1bAM9hb4MoqmDZPZG1ONLdbwODjeSvzJ2FAQM3pPPjgs1GUPfyHuDnCZ9O2rzVQ0GOeog@vger.kernel.org
X-Gm-Message-State: AOJu0YwcGY0lx9jr5pY2fvjux26FXl9KUVfqp61KHnKBFtlKpvdwAtT2
	ZjOvIzOUt0XPq7CNCJqCVcWBbURaEduubC9A2ka1kPGDyPn6PuXoUsWeELaePEsVFfhdGbKvmVR
	q8mPfwxJ+HcUT3BFpgAKPWKoiy94DetWTvU69iMue+UghqjtbKzmKv5EaGAa3OyWDOQhSBHY9
X-Gm-Gg: AfdE7clzn+2tIO4wgBzAAAhBfzGOBYzenIDx1HIUw7IRRBx4AdevrfveBs5Qknb68wH
	fnkOaEJOKicqZe7vXys9U/10rCGmP5SBRITfCs00OiGsi9fQCFnpI3msx5bn9gwv79M/4KwCc1v
	M6biDBPlosImniOzlU6qNT9ayXq/r658rKnWSYxSu82gXStqbqLkV913x0DF7Q9h7oR9qhg/XF1
	SDlcwtHah5MUexqWMZm6pwN7ozOaHzuuaAvx5IaxhXNAzyiN920Ou9KF26xVErnPN+ObmMTcEyP
	EM6fBiSchzEyDic4SviJfMI/mi3Tih+VCRCWg7x5Ep+rVtxkGT/KBoN2rzMcwv+ldpwym8+rn/q
	R9iFq4XghOVRgBq3DlUCpJmdEoS9YkqtxUWn+dZZ/cMs=
X-Received: by 2002:a17:90b:2585:b0:38d:ec55:7aa7 with SMTP id 98e67ed59e1d1-38dec5589c6mr8804114a91.19.1784034094015;
        Tue, 14 Jul 2026 06:01:34 -0700 (PDT)
X-Received: by 2002:a17:90b:2585:b0:38d:ec55:7aa7 with SMTP id 98e67ed59e1d1-38dec5589c6mr8804064a91.19.1784034093107;
        Tue, 14 Jul 2026 06:01:33 -0700 (PDT)
Received: from [10.206.103.83] ([202.46.23.25])
        by smtp.gmail.com with ESMTPSA id 5a478bee46e88-31174ac14f2sm86490794eec.27.2026.07.14.06.01.29
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Tue, 14 Jul 2026 06:01:32 -0700 (PDT)
Message-ID: <777d061f-3b2e-4b3b-bffd-2ab5b3024e58@oss.qualcomm.com>
Date: Tue, 14 Jul 2026 18:31:27 +0530
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [RFC PATCH 08/11] arm64: dts: qcom: sm8550: Move Iris IOMMUs to
 child nodes
To: sashiko-reviews@lists.linux.dev
Cc: robh@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org
References: <20260709-vpu_iommu_iova_handling-v1-0-72bb62cb2dfd@oss.qualcomm.com>
 <20260709-vpu_iommu_iova_handling-v1-8-72bb62cb2dfd@oss.qualcomm.com>
 <20260709143046.7B5721F000E9@smtp.kernel.org>
Content-Language: en-US
From: Vikash Garodia <vikash.garodia@oss.qualcomm.com>
In-Reply-To: <20260709143046.7B5721F000E9@smtp.kernel.org>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-Proofpoint-GUID: UX8MthaNwFRhLwSXJpcKPZ4gFVi0i0wP
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE0MDEzNSBTYWx0ZWRfX067tEY9ZtDgL
 7lTWnHx+tmUeA3iMgKQpNNqStTQuAkzpodzyhzx28XYEnRkhawmo6GQaVdAIaF/cMnWnQGw/0Gr
 kCB9hRHTRHP7PRII1jkNsVq4AmxPiphOjPTSMNA5QYYuEzXJ+by6zlDApaJYfWh7YEIhaF6HeZT
 8U769ILNrICTLjfUIkhIIFymYWChm6FMNoQyhr0I/NRLEBGboKwkq1FYJO49lfpWxKmY8XyAbJ8
 IYXEVHj7aZtU4nJSSigB4LDQVxl4Ay9aPmvgaNG7YNHZ0j6G7o37olXpEt1SQsA4uQ3w2Lo6wK6
 VTf1JYgcaj2jwDjk0wAdzhxnCY0O2GyoPe8kzl621I5NBWbKqpfzx6mnKygkttELSl+Z1X2HSeJ
 /XBmYvmE8hrnt4Q6IPyHci/MkI0E72zLP1EbkSZa4QiQl1rFHUw8+69L5N0PIXqxd0IuLy5O7+R
 pWtco120T/smTPcPu6Q==
X-Authority-Analysis: v=2.4 cv=XonK/1F9 c=1 sm=1 tr=0 ts=6a56332f cx=c_pps
 a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17
 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22
 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=Yny9DMg95cZ_4ygEYTwA:9 a=3ZKOabzyN94A:10
 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22
X-Proofpoint-ORIG-GUID: UX8MthaNwFRhLwSXJpcKPZ4gFVi0i0wP
X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE0MDEzNSBTYWx0ZWRfXxW6U2at+cvFg
 K6iJRzpV+Crv300/xzsAGbL6UHJW44T7dggxqawZDBieIqEOMwK2nMe5qGx/C/KZma3z4zwN5ta
 GPz7WXzmglpWrgt7dEHNke6+w1aAvvg=
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-07-14_03,2026-07-10_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 spamscore=0 clxscore=1015 impostorscore=0 malwarescore=0 priorityscore=1501
 adultscore=0 phishscore=0 bulkscore=0 lowpriorityscore=0 suspectscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607140135
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-326233-lists,devicetree=lfdr.de];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:sashiko-reviews@lists.linux.dev,m:robh@kernel.org,m:conor+dt@kernel.org,m:devicetree@vger.kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	FORWARDED(0.00)[lists@lfdr.de];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER(0.00)[vikash.garodia@oss.qualcomm.com,devicetree@vger.kernel.org];
	RCPT_COUNT_THREE(0.00)[4];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,vger.kernel.org:from_smtp,qualcomm.com:email,qualcomm.com:dkim,oss.qualcomm.com:from_mime,oss.qualcomm.com:dkim,oss.qualcomm.com:mid];
	MIME_TRACE(0.00)[0:+];
	PRECEDENCE_BULK(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[vikash.garodia@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	TO_DN_NONE(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 25062754D9B


On 7/9/2026 8:00 PM, sashiko-bot@kernel.org wrote:
> Thank you for your contribution! Sashiko AI review found 4 potential issue(s) to consider:
> 
> New issues:
> - [High] The `reservation-iris` node uses `iommu-addresses` without a `reg` property. In `of_iommu_get_resv_regions`, this is parsed as an `IOMMU_RESV_RESERVED` region. The IOMMU subsystem explicitly reserves these regions in the IOVA allocator tree (e.g., in `reserve_iova`), which prevents any DMA allocations from using this memory range. Instead of limiting the non-pixel stream to the 0-600 MB IOVA range, this patch effectively denylists the 0-600 MB range, forcing all allocations to use IOVAs above 600 MB. This inverts the intended hardware constraint and will cause the VPU crashes it aims to prevent.

hardare constraint is precisely to keep 0-600MB IOVA range in denylist. 
So this is intended behavior.

> - [High] The `non-pixel` and `pixel` child nodes lack `compatible` strings and do not bind to any platform driver. The driver registers them using `platform_device_register_full()`, but because no driver probes them, the driver core never calls `platform_dma_configure()` (and thus `of_dma_configure()`) for these devices. Consequently, their `dev->iommu_fwspec` and DMA ops remain unconfigured. When `dma_alloc_attrs()` is later called using these context bank devices, the allocations will bypass the IOMMU (falling back to direct physical memory allocations) and trigger SMMU translation faults. The driver must manually invoke `of_dma_configure()` on the created child devices.
> 
This is not true, please refer the other path

device_add() (called by platform_device_add(), which 
platform_device_register_full() invokes) unconditionally calls 
bus_notify(dev, BUS_NOTIFY_ADD_DEVICE) in core.c. For any device on a 
bus in iommu_buses[] (platform bus included), that fires 
iommu_bus_notifier() → iommu_probe_device() → __iommu_probe_device() → 
iommu_init_device(), all at device-registration time, independent of any 
driver binding. And iommu_init_device() explicitly handles exactly this case

if (!dev->iommu->fwspec && !dev->driver && dev->bus->dma_configure) {
         dev->bus->dma_configure(dev);
         ...
}
> Pre-existing issues:
> - [High] This problem wasn't introduced by this patch, but in `of_iommu_get_resv_regions`, if `of_translate_dma_region()` fails (e.g., crossing a non-translatable boundary or encountering a malformed `dma-ranges`), it returns `NULL`, which is assigned to the `maps` pointer. Because `length` is uninitialized, it can be non-zero, allowing the code to bypass the `if (length == 0)` check. The loop condition `while (maps < end)` evaluates to true (since `NULL < end`), and the next iteration immediately dereferences the `NULL` pointer at `be32_to_cpup(maps++)`, resulting in a kernel panic.
> - [High] This problem wasn't introduced by this patch, but `of_iommu_get_resv_regions` lacks bounds checking when parsing `iommu-addresses`. The loop blindly advances `maps` cell by cell, without skipping the address and size data for unmatched phandles. If a data cell coincidentally matches `dev->of_node`'s phandle, or if the property is truncated, `of_translate_dma_region` delegates to `__of_translate_address`, which executes `memcpy(addr, in_addr, na * 4)` and `of_read_number(prop + na, ns)` without ensuring there are `na + ns` cells remaining before `end`. This leads to an out-of-bounds read of the device tree property.
> --
> 
> --- Patch [8]: [RFC PATCH 08/11] arm64: dts: qcom: sm8550: Move Iris IOMMUs to child nodes ---
> commit 84b6e774da5044311b95ef6d8c3458ace387439e
> Author: Vikash Garodia <vikash.garodia@oss.qualcomm.com>
> Subject: arm64: dts: qcom: sm8550: Move Iris IOMMUs to child nodes
> 
> This commit separates the Iris VPU IOMMUs into pixel and non-pixel child
> nodes to describe their different IOVA constraints. It also attempts to
> restrict the non-pixel stream to the 0-600 MB IOVA range using a memory
> reservation node.
> 
>> diff --git a/arch/arm64/boot/dts/qcom/qcs8550.dtsi b/arch/arm64/boot/dts/qcom/qcs8550.dtsi
>> --- a/arch/arm64/boot/dts/qcom/qcs8550.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/qcs8550.dtsi
> 
> [ ... ]
> 
>> @@ -158,5 +158,9 @@ mpss_dsm_mem: mpss-dsm-region@d4d00000 {
>>   			reg = <0x0 0xd4d00000 0x0 0x3300000>;
>>   			no-map;
>>   		};
>> +
>> +		iris_resv: reservation-iris {
>> +			iommu-addresses = <&iris_non_pixel 0x0 0x0 0x0 0x25800000>;
>> +		};
>>   	};
>>   };
> 
> [Severity: High]
> Does this configuration actually reserve the 0-600 MB range for the non-pixel
> stream to use, or does it unintentionally prevent its use?
> 
> Since the reservation-iris node uses iommu-addresses without a reg property,
> the IOMMU subsystem parses this as an IOMMU_RESV_RESERVED region. The IOVA
> allocator explicitly denylists reserved regions to protect them, preventing
> any DMA allocations from using that memory range.
> 
> Will this force all non-pixel stream allocations into higher addresses
> outside the 0-600 MB range, potentially causing the VPU crashes this aims
> to prevent?

Yes, thats the intended behavior too. The "non-pixel" sub node is 
suppose to skip the region 0-600MB entirely, and return IOVAs above and 
outside the range 0-600MB.

> 
> [Severity: High]
> This isn't a bug introduced by this patch, but does the addition of the
> iommu-addresses property expose an unhandled failure path in the IOMMU core?
> 
> If address translation fails for any reason (like a malformed property),
> of_translate_dma_region() returns a NULL pointer. Because the length variable
> is uninitialized, the code can bypass the length == 0 check:
> 
> drivers/iommu/of_iommu.c:of_iommu_get_resv_regions() {
> 	...
> 	maps = of_translate_dma_region(np, maps, &iova, &length);
> 	if (length == 0)
> 		continue;
> 	
> 	phandle = be32_to_cpup(maps++);
> 	...
> }
> 
> The loop condition while (maps < end) remains true, and the next iteration
> will immediately dereference the NULL pointer at be32_to_cpup(maps++),
> causing a kernel panic.
> 
> [Severity: High]
> This is also a pre-existing issue, but does parsing the iommu-addresses
> property risk an out-of-bounds read?
> 
> The loop in of_iommu_get_resv_regions() advances the maps pointer cell by
> cell. If a data cell coincidentally matches a device phandle, it calls
> of_translate_dma_region() which blindly delegates the copy:
> 
> drivers/of/address.c:__of_translate_address() {
> 	...
> 	memcpy(addr, in_addr, na * 4);
> 	...
> }
> 
> If there are not enough cells remaining before the end of the property
> array, could this read past the allocated bounds of the device tree
> property?
> 
>> diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi
>> --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi
> 
> [ ... ]
> 
>> @@ -3690,10 +3694,11 @@ &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>,
>>   			resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>;
>>   			reset-names = "bus";
>>   
>> -			iommus = <&apps_smmu 0x1940 0>,
>> -				 <&apps_smmu 0x1947 0>;
>>   			dma-coherent;
>>   
>> +			#address-cells = <2>;
>> +			#size-cells = <2>;
>> +
>>   			/*
>>   			 * IRIS firmware is signed by vendors, only
>>   			 * enable on boards where the proper signed firmware
>> @@ -3701,6 +3706,15 @@ &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>,
>>   			 */
>>   			status = "disabled";
>>   
>> +			iris_non_pixel: non-pixel {
>> +				iommus = <&apps_smmu 0x1940 0x0>;
>> +				memory-region = <&iris_resv>;
>> +			};
>> +
>> +			iris_pixel: pixel {
>> +				iommus = <&apps_smmu 0x1947 0x0>;
>> +			};
>> +
>>   			iris_opp_table: opp-table {
>>   				compatible = "operating-points-v2";
> 
> [Severity: High]
> Because these child nodes lack compatible strings, they do not bind to any
> platform driver. When the driver registers them, is their DMA configuration
> left uninitialized?
> 
> The driver core calls platform_dma_configure() automatically when a driver
> probes. Without a driver binding, the device's iommu_fwspec and DMA ops
> remain unconfigured:
> 
> drivers/media/platform/qcom/iris/iris_resources.c:iris_create_cb_dev() {
> 	...
> 	pdev = platform_device_register_full(&plat_dev_info);
> 	/* of_dma_configure() is not called manually here */
> }
> 
> When the driver later calls dma_alloc_attrs() for these context bank
> devices, will it bypass the IOMMU entirely and trigger SMMU translation
> faults?
> 

Explanation given earlier in this response for the same concern.

Regards,
Vikash


