verilog nf10_axis_gen_check_v1_00_a /root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v
verilog nf10_axis_gen_check_v1_00_a /root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v
verilog work ../hdl/nf10_axis_gen_check_0_wrapper.v
