
---------- Begin Simulation Statistics ----------
final_tick                               15680253872178                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182944                       # Simulator instruction rate (inst/s)
host_mem_usage                               17386788                       # Number of bytes of host memory used
host_op_rate                                   313379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3065.48                       # Real time elapsed on the host
host_tick_rate                                9459126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   560810446                       # Number of instructions simulated
sim_ops                                     960658112                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028997                       # Number of seconds simulated
sim_ticks                                 28996794513                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1357932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1481                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2662824                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1481                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu0.num_int_insts                          16                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1840667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3668839                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          235                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     76.00%     76.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     20.00%     96.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059502                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          211                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu2.num_fp_insts                           16                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 23                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     24.00%     24.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     24.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     16.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     16.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     16.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         20                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       300101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       601083                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          413                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 14                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu3.num_fp_insts                            6                       # number of float instructions
system.cpu3.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2      8.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     12.00%     72.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     12.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.00%     88.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1887178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3791820                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       924965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1929723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         37810232                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        31335885                       # number of cc regfile writes
system.switch_cpus0.committedInsts           79251418                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122360479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.098749                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.098749                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        101342290                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        50160856                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  53624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         7969                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8164378                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.406390                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29253186                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           8046561                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20908324                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     21223581                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      8060384                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    122572265                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     21206625                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19446                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    122464838                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         85185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     10262089                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          8408                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     10414372                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          540                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         6183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        152593054                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            122443022                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.601675                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         91811468                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.406140                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             122453029                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       118656199                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       54028478                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.910126                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.910126                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         6609      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     63444996     51.80%     51.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2349      0.00%     51.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     51.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1966464      1.61%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     53.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2536555      2.07%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      1181928      0.96%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     56.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd      9515339      7.77%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.31%     64.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2048002      1.67%     66.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2276343      1.86%     68.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult      9455759      7.72%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       409602      0.33%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      7611071      6.21%     82.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      2805606      2.29%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     13604897     11.11%     95.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5241932      4.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     122484284                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       59077210                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    117721136                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     58626100                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     58794700                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1201589                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009810                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         551366     45.89%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     45.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         29265      2.44%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        48946      4.07%     52.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     52.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     52.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     52.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        18348      1.53%     53.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     53.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       104012      8.66%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        216773     18.04%     80.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         4177      0.35%     80.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       227841     18.96%     99.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          861      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      64602054                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    215475764                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     63816922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     63989880                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         122572256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        122484284                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       211786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         2938                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       374236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     87023805                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.407480                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.525112                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     61757843     70.97%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2666591      3.06%     74.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2551392      2.93%     76.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2538587      2.92%     79.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3232356      3.71%     83.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3396979      3.90%     87.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3211963      3.69%     91.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3431701      3.94%     95.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4236393      4.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     87023805                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.406613                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       718481                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       680731                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     21223581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      8060384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       49731878                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                87077429                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         82570492                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        33838490                       # number of cc regfile writes
system.switch_cpus1.committedInsts           54263772                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             93468217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.604707                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.604707                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1292349                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21722282                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.720975                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            37252317                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7735773                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       36391149                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     34178014                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        46754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8910105                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    171649406                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29516544                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3864041                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    149858050                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        164439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3338917                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1252179                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3639437                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5743                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       711032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       581317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        156844644                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            147979885                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.654943                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        102724303                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.699406                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             148991259                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       214675554                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      120408414                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.623167                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.623167                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        64426      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114221556     74.30%     74.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       157461      0.10%     74.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       399279      0.26%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30820297     20.05%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8059072      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153722091                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2952700                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019208                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2598777     88.01%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        327019     11.08%     99.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        26904      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     156610365                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    398033101                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147979885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249836116                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         171649406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        153722091                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     78181176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       570259                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     84732372                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     87065960                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765582                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.686094                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     54137524     62.18%     62.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5015204      5.76%     67.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3392220      3.90%     71.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2354587      2.70%     74.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3408205      3.91%     78.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4454794      5.12%     83.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5317673      6.11%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4840166      5.56%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4145587      4.76%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87065960                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.765349                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3319601                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1104395                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     34178014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8910105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       80666994                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                87077429                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500952                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704701                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.348310                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.348310                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362173585                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162818226                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  36731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118026                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338837                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.937094                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52558243                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292841                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        2479889                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437525                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305462                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520724                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265402                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128747                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429909426                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       133267                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174364                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       159455                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644012318                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429037480                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589643                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379737209                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.927080                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429801085                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379258977                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144956                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.871008                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.871008                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684670      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305172     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28772      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956215      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952062      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520667     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950658      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39330964      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924624      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10978492      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1370013      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430038179                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174417122                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348197115                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173720767                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178380934                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1449569                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003371                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386817     26.68%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3308      0.23%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            1      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          853      0.06%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91391      6.30%     33.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333915     23.04%     56.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438598     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194686     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256385956                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    600371448                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261525059                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520178                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430038179                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8385191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1944                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4852426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87040698                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.940656                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.530106                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      7459142      8.57%      8.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3088453      3.55%     12.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6413864      7.37%     19.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7206699      8.28%     27.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10483483     12.04%     39.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12398579     14.24%     54.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10696227     12.29%     66.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9956296     11.44%     77.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19337955     22.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87040698                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.938572                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14759                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48424                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111301253                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                87077429                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193118362                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        91733396                       # number of cc regfile writes
system.switch_cpus3.committedInsts          177295188                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            321693928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.491144                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.491144                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        127290059                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        86918196                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  78463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       639974                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        31707823                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.842624                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            63822476                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          18412795                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        9068472                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46460587                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     19225376                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    344717259                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     45409681                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1615794                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    334605858                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         30973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      1458849                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        500398                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1507641                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         5494                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       305682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       334292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        419930112                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            334404642                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.553938                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        232615187                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.840314                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             334537863                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       366871903                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186066104                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.036064                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.036064                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        40599      0.01%      0.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    210174263     62.51%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     26478584      7.88%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4060499      1.21%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1291084      0.38%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     10119855      3.01%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp          182      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12731617      3.79%     78.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1084892      0.32%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5915794      1.76%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       216342      0.06%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24714492      7.35%     88.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12334684      3.67%     91.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20941321      6.23%     98.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6117451      1.82%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     336221659                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      107714760                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    214063208                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    105621945                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    113063194                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4888400                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014539                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3198241     65.43%     65.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     65.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     65.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        85858      1.76%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        131634      2.69%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd           93      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp           18      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            2      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult         1925      0.04%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        665538     13.61%     83.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       207119      4.24%     87.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       470865      9.63%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       127106      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     233354700                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    550473242                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    228782697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    254682766                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         344717246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        336221659                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     23023227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       205773                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     37478462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     86998966                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.864663                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.926142                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     22156998     25.47%     25.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3846243      4.42%     29.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4663877      5.36%     35.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7851578      9.02%     44.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9058542     10.41%     54.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7611279      8.75%     63.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      9629992     11.07%     74.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10021243     11.52%     86.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12159214     13.98%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86998966                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.861180                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5523415                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3101312                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46460587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19225376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      132457394                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                87077429                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     23912077                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23912078                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     24624145                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24624146                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2307409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2307415                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3541181                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3541187                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 102910390596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 102910390596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 102910390596                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 102910390596                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26219486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26219493                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     28165326                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28165333                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.088004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.125728                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125729                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 44599.977982                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44599.862008                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 29061.036585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29060.987346                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          703                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.875000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1304032                       # number of writebacks
system.cpu0.dcache.writebacks::total          1304032                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1293848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1293848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1293848                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1293848                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1013561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1013561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1354969                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1354969                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40146649497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40146649497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  74817521253                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  74817521253                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038657                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038657                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.048108                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.048108                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 39609.505000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39609.505000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 55217.146114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55217.146114                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1304032                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     16204676                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16204677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1972559                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1972564                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  90887489865                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  90887489865                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     18177235                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18177241                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.108518                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108518                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 46075.929726                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46075.812934                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1224792                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1224792                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       747767                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       747767                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  31035674592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  31035674592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.041138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041138                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 41504.472104                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41504.472104                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7707401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7707401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       334850                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       334851                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  12022900731                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12022900731                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      8042251                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8042252                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041636                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041636                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 35905.332928                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35905.225700                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        69056                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        69056                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       265794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       265794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   9110974905                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9110974905                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.033050                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033050                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 34278.331734                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34278.331734                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       712068                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       712068                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1233772                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1233772                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1945840                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1945840                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.634056                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.634056                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       341408                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       341408                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  34670871756                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  34670871756                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.175455                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.175455                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 101552.604965                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 101552.604965                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.879328                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26010689                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1304544                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.938529                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257078997                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.011462                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.867867                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999742                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999764                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          356                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        226627208                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       226627208                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      9399092                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9399110                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      9399092                       # number of overall hits
system.cpu0.icache.overall_hits::total        9399110                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          402                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           405                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          402                       # number of overall misses
system.cpu0.icache.overall_misses::total          405                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     47286333                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     47286333                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     47286333                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     47286333                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      9399494                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9399515                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      9399494                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9399515                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 117627.694030                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116756.377778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 117627.694030                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116756.377778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.icache.writebacks::total                1                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           58                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           58                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          344                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     41611347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41611347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     41611347                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41611347                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 120963.218023                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 120963.218023                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 120963.218023                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 120963.218023                       # average overall mshr miss latency
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      9399092                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9399110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          402                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          405                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     47286333                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     47286333                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      9399494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9399515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 117627.694030                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116756.377778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           58                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          344                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     41611347                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41611347                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 120963.218023                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 120963.218023                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          157.491436                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9399457                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              347                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         27087.772334                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   154.491436                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.301741                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.307600                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75196467                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75196467                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1089527                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1191767                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1044799                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        53899                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        53899                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        215365                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       215364                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1089527                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          695                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4020919                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4021614                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    166948864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           166971136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       932533                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               59682112                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2291324                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000647                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.025432                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2289841     99.94%     99.94% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1483      0.06%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2291324                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1755203373                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         343656                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1321181829                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       369390                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         369391                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       369390                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        369391                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          343                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       935149                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       935501                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          343                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       935149                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       935501                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     41371920                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  72035424801                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  72076796721                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     41371920                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  72035424801                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  72076796721                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          344                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1304539                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1304892                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          344                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1304539                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1304892                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.997093                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.716843                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.716918                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.997093                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.716843                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.716918                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 120617.842566                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 77030.959559                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 77046.199545                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 120617.842566                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 77030.959559                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 77046.199545                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       932533                       # number of writebacks
system.cpu0.l2cache.writebacks::total          932533                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          343                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       935149                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       935492                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          343                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       935149                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       935492                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     41257701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  71724020517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  71765278218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     41257701                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  71724020517                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  71765278218                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.997093                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.716843                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.716911                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.997093                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.716843                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.716911                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 120284.842566                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76697.959915                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 76713.941133                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 120284.842566                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76697.959915                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 76713.941133                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               932533                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       676303                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       676303                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       676303                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       676303                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       627728                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       627728                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       627728                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       627728                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        53898                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        53898                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        53899                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        53899                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000019                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000019                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000019                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        18315                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        17010                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        17010                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       198354                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       198355                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   8550148293                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   8550148293                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       215364                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       215365                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.921017                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.921018                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 43105.499728                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 43105.282413                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       198354                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       198354                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   8484096744                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   8484096744                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.921017                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.921013                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 42772.501407                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 42772.501407                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       352380                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       352381                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          343                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       736795                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       737146                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     41371920                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  63485276508                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  63526648428                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1089175                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1089527                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.997093                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.676471                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.676574                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 120617.842566                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86164.097894                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 86179.194390                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          343                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       736795                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       737138                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     41257701                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  63239923773                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  63281181474                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.997093                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.676471                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.676567                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 120284.842566                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 85831.097894                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85847.129674                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4083.257740                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2662820                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          936629                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.842983                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.257695                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.014158                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.042772                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     2.404924                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4075.538190                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001284                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000587                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.995004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996889                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          361                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         2928                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          807                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        43541781                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       43541781                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28996783857                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-10489.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-10489.numOps                     0                       # Number of Ops committed
system.cpu0.thread-10489.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     27191350                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27191351                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27191350                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27191351                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2644465                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2644470                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2644466                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2644471                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 108929101860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 108929101860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 108929101860                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 108929101860                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29835815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29835821                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29835816                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29835822                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.088634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.088634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.088634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.088634                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41191.356989                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41191.279107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41191.341413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41191.263531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          864                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          259                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   123.428571                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          259                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1827576                       # number of writebacks
system.cpu1.dcache.writebacks::total          1827576                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       803338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       803338                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       803338                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       803338                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1841127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1841127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1841128                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1841128                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55355036886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55355036886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  55355145444                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55355145444                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061709                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061709                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061709                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061709                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30065.843848                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30065.843848                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30065.886480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30065.886480                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1827576                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     22237665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22237665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2411380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2411385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 106096922208                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 106096922208                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24649045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24649050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.097829                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.097829                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 43998.425055                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43998.333824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       803283                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       803283                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1608097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1608097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52600704309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52600704309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065240                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065240                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32709.907617                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32709.907617                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4953685                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4953686                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       233085                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       233085                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2832179652                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2832179652                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5186770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5186771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12150.844765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12150.844765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       233030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       233030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2754332577                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2754332577                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044928                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044928                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11819.648015                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11819.648015                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       108558                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       108558                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       108558                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       108558                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.707313                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29042603                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1828088                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.886874                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078331                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005305                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.702009                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999418                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999428                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          328                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        240514664                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       240514664                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     23258528                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23258545                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     23258528                       # number of overall hits
system.cpu1.icache.overall_hits::total       23258545                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          111                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          111                       # number of overall misses
system.cpu1.icache.overall_misses::total          115                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10375947                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10375947                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10375947                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10375947                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     23258639                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23258660                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     23258639                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23258660                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.190476                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.190476                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst        93477                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90225.626087                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst        93477                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90225.626087                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           31                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7797528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7797528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7797528                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7797528                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97469.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 97469.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97469.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 97469.100000                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     23258528                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23258545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          111                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10375947                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10375947                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     23258639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23258660                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.190476                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst        93477                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90225.626087                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           31                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7797528                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7797528                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 97469.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 97469.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.788920                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23258629                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               84                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         276888.440476                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.788921                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.151931                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.159744                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        186069364                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       186069364                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1608186                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1165262                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1513615                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        13090                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        13090                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        219986                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       219986                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1608187                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          168                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5509931                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5510099                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    233962432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           233967808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       851303                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               54483328                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2692564                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000105                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.010306                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2692281     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 282      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2692564                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2438886006                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1830613887                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       972886                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         972887                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       972886                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        972887                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       855197                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       855285                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       855197                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       855285                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7738587                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  50223429297                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  50231167884                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7738587                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  50223429297                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  50231167884                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1828083                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1828172                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1828083                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1828172                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.467811                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.467836                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.467811                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.467836                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 97956.797468                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 58727.321655                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 58730.327182                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 97956.797468                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 58727.321655                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 58730.327182                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       851301                       # number of writebacks
system.cpu1.l2cache.writebacks::total          851301                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       855196                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       855275                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       855196                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       855275                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7712280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49938638373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49946350653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7712280                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49938638373                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49946350653                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.467810                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.467831                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.467810                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.467831                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97623.797468                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 58394.377865                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 58398.001407                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97623.797468                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 58394.377865                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 58398.001407                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               851301                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       977722                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       977722                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       977722                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       977722                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       849809                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       849809                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       849809                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       849809                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        13089                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        13089                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        13089                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        13089                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       109365                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       109365                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       110621                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       110621                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2112136083                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2112136083                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       219986                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       219986                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.502855                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.502855                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19093.445937                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19093.445937                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       110620                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       110620                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2075288967                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2075288967                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.502850                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.502850                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18760.522211                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18760.522211                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       863521                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       863522                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       744576                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       744664                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7738587                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  48111293214                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  48119031801                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1608097                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1608186                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.463017                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.463046                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 97956.797468                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 64615.691634                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 64618.447785                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       744576                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       744655                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7712280                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  47863349406                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  47871061686                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.463017                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.463040                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 97623.797468                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 64282.691634                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64286.228772                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4081.654113                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3668791                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          855397                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.288992                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.798515                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.019260                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.037190                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.365073                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4080.434076                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000195                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000089                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.996200                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996498                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3105                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        59556069                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       59556069                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28996783857                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30429.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30429.numOps                      0                       # Number of Ops committed
system.cpu1.thread30429.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42684257                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42684259                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42971023                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42971025                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501090                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501091                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7555808                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7555809                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  35480705100                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35480705100                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  35480705100                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35480705100                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185347                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185350                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526831                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526834                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149468                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149468                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149541                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149541                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4730.073243                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4730.072612                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4695.818779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4695.818158                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        22973                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             54                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   425.425926                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529399                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529399                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985375                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985375                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985375                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985375                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529911                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529911                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14598539835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14598539835                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  16040946984                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16040946984                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050128                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050128                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5802.938662                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5802.938662                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6340.518296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6340.518296                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529399                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42284501                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42284503                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484357                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484358                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  33964653015                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  33964653015                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768858                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768861                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150382                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150382                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4538.085638                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4538.085032                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985372                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985372                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498985                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498985                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13088069496                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13088069496                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5237.354164                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5237.354164                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16733                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1516052085                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1516052085                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040176                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 90602.527042                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90602.527042                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1510470339                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1510470339                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 90285.136820                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90285.136820                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       286766                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       286766                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        54718                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        54718                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341484                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341484                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.160236                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.160236                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1442407149                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1442407149                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 101606.589814                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 101606.589814                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.673320                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45500937                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529911                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.985193                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257078997                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001137                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.672184                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999360                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999362                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406744583                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406744583                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356540                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356562                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356540                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356562                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          215                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     24083226                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24083226                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     24083226                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24083226                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356754                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356777                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356754                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356777                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.043478                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.043478                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 112538.439252                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 112015.004651                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 112538.439252                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 112015.004651                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     21293019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21293019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     21293019                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21293019                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 112068.521053                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 112068.521053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 112068.521053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 112068.521053                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356540                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356562                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     24083226                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24083226                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356777                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.043478                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 112538.439252                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 112015.004651                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     21293019                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21293019                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 112068.521053                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 112068.521053                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          149.346165                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356753                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106579.858639                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   148.346165                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001953                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.289739                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.291692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854407                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854407                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513373                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        97058                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2476102                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513373                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589223                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589604                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323795840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323808000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43762                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2800768                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573864                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000083                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009118                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573650     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 214      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573864                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369393234                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          11.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527380423                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482265                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482265                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482265                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482265                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47645                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47836                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47645                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47836                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     21163815                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   5183965845                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   5205129660                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     21163815                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   5183965845                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   5205129660                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529910                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530101                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529910                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530101                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018833                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018907                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018833                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018907                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 111977.857143                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 108803.984573                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 108811.975500                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 111977.857143                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 108803.984573                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 108811.975500                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43761                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43761                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47645                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47834                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47645                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47834                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     21100878                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   5168100060                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   5189200938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     21100878                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   5168100060                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   5189200938                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018833                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018906                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018833                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018906                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 111644.857143                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 108470.984573                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 108483.525066                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 111644.857143                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 108470.984573                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 108483.525066                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43761                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        80868                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        80868                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        80868                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        80868                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2448530                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2448530                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2448530                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2448530                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1451                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1451                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15278                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15278                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1493423082                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1493423082                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.913264                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.913264                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 97749.907187                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 97749.907187                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15278                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15278                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1488335508                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1488335508                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.913264                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.913264                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 97416.907187                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 97416.907187                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480814                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480814                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32367                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32558                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     21163815                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3690542763                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   3711706578                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513181                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513372                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012879                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012954                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 111977.857143                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 114021.774122                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 114002.904908                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32367                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32556                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     21100878                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3679764552                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   3700865430                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012879                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012953                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 111644.857143                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 113688.774122                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 113676.908404                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3910.138561                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059499                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47857                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.721190                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.408882                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.037162                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.154864                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     8.573079                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3898.964575                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000588                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000009                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000038                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002093                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.951896                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.954624                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999857                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999857                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28996783857                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            8                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     52183380                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        52183388                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            8                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     53205971                       # number of overall hits
system.cpu3.dcache.overall_hits::total       53205979                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       607538                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        607540                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       629744                       # number of overall misses
system.cpu3.dcache.overall_misses::total       629746                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  18076439799                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18076439799                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  18076439799                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18076439799                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     52790918                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     52790928                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     53835715                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     53835725                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011508                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011508                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011698                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011698                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29753.595329                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29753.497381                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 28704.425606                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28704.334444                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          256                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          128                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       300069                       # number of writebacks
system.cpu3.dcache.writebacks::total           300069                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       318491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       318491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       318491                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       318491                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       289047                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       289047                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       300609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       300609                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   8477759088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8477759088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   8547691752                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8547691752                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.005475                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005475                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.005584                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005584                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 29330.036596                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29330.036596                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28434.583635                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28434.583635                       # average overall mshr miss latency
system.cpu3.dcache.replacements                300069                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     33975835                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33975837                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       578969                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       578971                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  17929697688                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17929697688                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     34554804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34554808                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016755                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016755                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 30968.320736                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30968.213759                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       318467                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       318467                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       260502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       260502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8340581736                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8340581736                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007539                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007539                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 32017.342423                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32017.342423                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            6                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     18207545                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18207551                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28569                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28569                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    146742111                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    146742111                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     18236114                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18236120                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001567                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001567                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5136.410480                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5136.410480                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28545                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28545                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    137177352                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    137177352                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001565                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001565                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4805.652549                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4805.652549                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1022591                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1022591                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22206                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22206                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1044797                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1044797                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.021254                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.021254                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        11562                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        11562                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     69932664                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     69932664                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.011066                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.011066                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6048.491956                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6048.491956                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.150058                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           53506596                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           300581                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           178.010573                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257078331                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.009692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.140365                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000019                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998321                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998340                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        430986381                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       430986381                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     29700526                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29700549                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     29700526                       # number of overall hits
system.cpu3.icache.overall_hits::total       29700549                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          454                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           456                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          454                       # number of overall misses
system.cpu3.icache.overall_misses::total          456                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     52439841                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52439841                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     52439841                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52439841                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     29700980                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29701005                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     29700980                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29701005                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 115506.257709                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 114999.651316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 115506.257709                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 114999.651316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           55                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           55                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          399                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          399                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     45855765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45855765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     45855765                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45855765                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 114926.729323                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 114926.729323                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 114926.729323                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 114926.729323                       # average overall mshr miss latency
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     29700526                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29700549                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          456                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     52439841                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52439841                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     29700980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29701005                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 115506.257709                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 114999.651316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           55                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          399                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     45855765                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45855765                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 114926.729323                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 114926.729323                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          367.819647                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           29700950                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         74067.206983                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   365.819647                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.714491                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.718398                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        237608441                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       237608441                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         272467                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        94678                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       266359                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           30                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           30                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28515                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28515                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       272467                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          803                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       901291                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             902094                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        25728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     38441600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            38467328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        60967                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3901888                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        361978                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001749                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.041781                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              361345     99.83%     99.83% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 633      0.17%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          361978                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       400006593                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         398601                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      300288411                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       235923                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         235924                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       235923                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        235924                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          397                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        64656                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        65057                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          397                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        64656                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        65057                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     45577377                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   7454203002                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   7499780379                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     45577377                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   7454203002                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   7499780379                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          398                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       300579                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       300981                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          398                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       300579                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       300981                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.215105                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.216150                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.215105                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.216150                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 114804.476071                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 115290.197383                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 115280.144781                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 114804.476071                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 115290.197383                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 115280.144781                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        60966                       # number of writebacks
system.cpu3.l2cache.writebacks::total           60966                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        64656                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        65053                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        64656                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        65053                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     45445176                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   7432672554                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   7478117730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     45445176                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   7432672554                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   7478117730                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.215105                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.216137                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.215105                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.216137                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 114471.476071                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 114957.197383                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 114954.233164                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 114471.476071                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 114957.197383                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 114954.233164                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                60966                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        87261                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        87261                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        87261                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        87261                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       212799                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       212799                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       212799                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       212799                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           30                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           30                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           30                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           30                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        28292                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        28292                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          223                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          223                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     12456198                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     12456198                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28515                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28515                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.007820                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.007820                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 55857.390135                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 55857.390135                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          223                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          223                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     12381939                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     12381939                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.007820                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.007820                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 55524.390135                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 55524.390135                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       207631                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       207632                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        64433                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        64834                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     45577377                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7441746804                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7487324181                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          398                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       272064                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       272466                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997487                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.236830                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.237953                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 114804.476071                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 115495.891919                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 115484.532514                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        64433                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        64830                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     45445176                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7420290615                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7465735791                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997487                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.236830                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.237938                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 114471.476071                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 115162.891919                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 115158.657890                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4027.335827                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            601071                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           65062                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            9.238434                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.641746                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.083595                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    16.526191                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4008.084295                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000157                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000020                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.004035                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.978536                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.983236                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1935                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1564                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9682198                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9682198                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257088321                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28996783857                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1579202                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        971117                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1159635                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            680411                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 3                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             324476                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            324476                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1579202                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      2802080                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2561635                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139225                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       190667                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5693607                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    119460928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    109206400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5848768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      8039040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                242555136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            924918                       # Total snoops (count)
system.l3bus.snoopTraffic                    15648384                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2829609                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2829609    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2829609                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1891370977                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           624415141                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           570305037                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            32060961                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            43545746                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       382768                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       509751                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2858                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         3495                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              898873                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       382768                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       509751                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2858                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         3495                       # number of overall hits
system.l3cache.overall_hits::total             898873                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          343                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       552381                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       345445                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        44787                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          397                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        61161                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1004805                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          343                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       552381                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       345445                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        44787                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          397                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        61161                       # number of overall misses
system.l3cache.overall_misses::total          1004805                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     39878413                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  62598605770                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7382277                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  39349762596                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     20342637                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4935778606                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     43852437                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7122851635                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 114118454371                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     39878413                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  62598605770                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7382277                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  39349762596                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     20342637                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4935778606                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     43852437                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7122851635                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 114118454371                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          343                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       935149                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       855196                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47645                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          397                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        64656                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1903678                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          343                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       935149                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       855196                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47645                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          397                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        64656                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1903678                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.590688                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.403937                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.940015                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.945945                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.527823                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.590688                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.403937                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.940015                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.945945                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.527823                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 116263.594752                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 113325.052400                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 94644.576923                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 113910.355038                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst       107633                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 110205.608904                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 110459.539043                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 116460.679763                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 113572.737368                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 116263.594752                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 113325.052400                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 94644.576923                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 113910.355038                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst       107633                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 110205.608904                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 110459.539043                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 116460.679763                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 113572.737368                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         244506                       # number of writebacks
system.l3cache.writebacks::total               244506                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          343                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       552381                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       345445                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        44787                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        61161                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1004781                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          343                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       552381                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       345445                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        44787                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        61161                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1004781                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     37594033                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  58919748310                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6862797                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  37049098896                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     19083897                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   4637497186                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     41208417                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   6715519375                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 107426612911                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     37594033                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  58919748310                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6862797                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  37049098896                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     19083897                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   4637497186                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     41208417                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   6715519375                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 107426612911                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.590688                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.403937                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.940015                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.945945                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.527810                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.590688                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.403937                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.940015                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.945945                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.527810                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 109603.594752                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 106665.052400                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87984.576923                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 107250.355038                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst       100973                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 103545.608904                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103799.539043                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 109800.679763                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 106915.450144                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 109603.594752                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 106665.052400                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87984.576923                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 107250.355038                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst       100973                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 103545.608904                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103799.539043                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 109800.679763                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 106915.450144                       # average overall mshr miss latency
system.l3cache.replacements                    924917                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       726611                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       726611                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       726611                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       726611                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1159635                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1159635                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1159635                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1159635                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       135422                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       109769                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         2013                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          125                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           247329                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        62932                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          851                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        13265                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           98                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          77147                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5794290232                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     92515725                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1398425175                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      9732591                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7294963723                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       198354                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       110620                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15278                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          223                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       324476                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.317271                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.007693                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.868242                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.439462                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.237759                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 92072.240386                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 108714.130435                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 105422.176781                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 99312.153061                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94559.266375                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        62932                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          851                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        13265                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           98                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        77146                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5375163112                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     86848065                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1310080275                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      9079911                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   6781171363                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.317271                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.007693                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.868242                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.439462                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.237756                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85412.240386                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102054.130435                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 98762.176781                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 92652.153061                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 87900.492093                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       247346                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       399982                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          845                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3370                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       651544                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          343                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       489449                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       344594                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31522                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        61063                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       927658                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39878413                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  56804315538                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7382277                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  39257246871                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     20342637                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3537353431                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43852437                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7113119044                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 106823490648                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       736795                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           79                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       744576                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32367                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          397                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        64433                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1579202                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.664295                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987342                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.462806                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.973893                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.947698                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.587422                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 116263.594752                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 116057.680245                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 94644.576923                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 113923.187493                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst       107633                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 112218.559451                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 110459.539043                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 116488.201431                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 115153.958299                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          343                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       489449                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       344594                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31522                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        61063                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       927635                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     37594033                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  53544585198                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6862797                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  36962250831                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     19083897                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3327416911                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     41208417                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6706439464                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 100645441548                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.664295                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987342                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.462806                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.973893                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.947698                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.587407                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 109603.594752                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 109397.680245                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 87984.576923                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 107263.187493                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst       100973                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 105558.559451                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 103799.539043                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 109828.201431                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 108496.813454                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61121.448344                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2785120                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1886225                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.476558                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651366791175                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61121.448344                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932639                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932639                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62434                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          506                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4255                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        36715                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        20958                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.952667                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             62525041                       # Number of tag accesses
system.l3cache.tags.data_accesses            62525041                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    244505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    552307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    345445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     44786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     61161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000988696664                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15237                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15237                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1902546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             231838                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1004781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     244505                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1004781                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   244505                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1004781                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               244505                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  243100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  212328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  182228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  135284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   57866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   20915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.938308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    519.690802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15234     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.358332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14968     98.23%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.25%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              134      0.88%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      0.39%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15237                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                64305984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15648320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2217.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    539.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28996703604                       # Total gap between requests
system.mem_ctrls.avgGap                      23210.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     35347648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     22108480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2866304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        25408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      3914304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15644992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 757049.196943419403                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1219019156.898627281189                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 172156.960237862135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 762445655.504721641541                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 417149.557499435206                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 98848995.143755048513                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 876234.784800400841                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 134990921.091126739979                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 539542120.525975823402                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       552381                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       345445                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        44787                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          397                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        61161                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       244505                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     24730406                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  38206852983                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3938906                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  24092839554                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     12000998                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2958137145                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26332570                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4421666068                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1588092422420                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     72100.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     69167.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     50498.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     69744.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     63497.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     66049.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     66328.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     72295.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6495132.71                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           549800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7125                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     4879                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  34232                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           16                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     35352384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     22108480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2866368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        25408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      3914304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      64307520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15648320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15648320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       552381                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       345445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        44787                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        61161                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1004805                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       244505                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        244505                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         8829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       757049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1219182485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       172157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    762445656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       417150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     98851202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       876235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    134990921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2217745826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         8829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       757049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       172157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       417150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       876235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2244662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    539656892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       539656892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    539656892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         8829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       757049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1219182485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       172157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    762445656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       417150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     98851202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       876235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    134990921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2757402718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1004706                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              244453                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        32960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        29317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        29782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        31479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        31587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        31568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        33026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        32077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        30868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        30619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        33125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        29966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        30676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        31699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        33151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        32852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        31612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        33168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        32459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        32176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        31793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        32462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        31647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        29370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        31554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        29825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         7319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7598                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7289                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52172181278                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3347680392                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        69746498630                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                51927.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           69419.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              666254                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              33058                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       549844                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   145.397575                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.741714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.169069                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       416571     75.76%     75.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        60891     11.07%     86.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19618      3.57%     90.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11815      2.15%     92.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8512      1.55%     94.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6517      1.19%     95.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5207      0.95%     96.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4237      0.77%     97.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16476      3.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       549844                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              64301184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15644992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2217.527319                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              539.542121                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1714836430.943998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2279840610.835189                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4226111726.860818                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  918775622.687964                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10337687854.165865                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24277148386.748035                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 275460587.673599                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44029861219.915443                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1518.438916                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    205480671                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2611700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26179603186                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             927658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       244505                       # Transaction distribution
system.membus.trans_dist::CleanEvict           680411                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             77147                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77147                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         927658                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2934528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2934528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2934528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     79955840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     79955840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                79955840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1004807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1004807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1004807                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           968270594                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1836843411                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        8185386                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      6079256                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         8044                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3485831                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3485467                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989558                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         524787                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       658474                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       657814                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          660                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           50                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       212070                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         7939                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     86993118                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.406554                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.838445                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     65098639     74.83%     74.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      4157036      4.78%     79.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1271985      1.46%     81.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1663876      1.91%     82.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1110846      1.28%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       645262      0.74%     85.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       219673      0.25%     85.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       926295      1.06%     86.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     11899506     13.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     86993118                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     79251418                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     122360479                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29207474                       # Number of memory references committed
system.switch_cpus0.commit.loads             21165191                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           8160582                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          58604806                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           83748722                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       524711                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         6253      0.01%      0.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     63386480     51.80%     51.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult         2343      0.00%     51.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     51.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1966379      1.61%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2532768      2.07%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     55.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1181727      0.97%     56.45% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     56.45% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.45% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     56.45% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.45% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     56.45% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     56.45% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      9513524      7.77%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.31%     64.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2048000      1.67%     66.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2276343      1.86%     68.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      9452754      7.73%     75.80% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.80% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       409602      0.33%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7585635      6.20%     82.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      2801933      2.29%     84.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     13579556     11.10%     95.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5240350      4.28%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    122360479                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     11899506                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1503994                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     67778700                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15465568                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      2267124                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          8408                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3478774                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          108                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     122690264                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          527                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           21206611                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            8046561                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29324                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 4487                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        40920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              79650098                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            8185386                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4668068                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86974372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          17026                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          9399494                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     87023805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.412142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.853912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        66402942     76.30%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2676962      3.08%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          699874      0.80%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2151638      2.47%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          889963      1.02%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          890471      1.02%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          632827      0.73%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          883832      1.02%     86.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        11795296     13.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     87023805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.094001                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.914704                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            9399494                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1083479                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          58390                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          540                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         18101                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28996794513                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          8408                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2500236                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       33179449                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         16688904                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     34646797                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     122631522                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       362516                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2845826                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      17260243                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      15024244                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    135716441                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          308020258                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       118832416                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        101532171                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    135417714                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          298727                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         12167202                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               197666161                       # The number of ROB reads
system.switch_cpus0.rob.writes              245175856                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         79251418                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          122360479                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31197573                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20822399                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1247014                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10813197                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10797918                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.858700                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4281811                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4023818                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3982196                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41622                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8554                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     78189452                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1246980                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     76045779                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.229105                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.450383                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     53335998     70.14%     70.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6443046      8.47%     78.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2789616      3.67%     82.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2948607      3.88%     86.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1847088      2.43%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       806451      1.06%     89.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       470992      0.62%     90.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       878289      1.15%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6525692      8.58%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     76045779                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     54263772                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      93468217                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23790691                       # Number of memory references committed
system.switch_cpus1.commit.loads             18603921                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13938029                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           93355321                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1786545                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        58046      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     69113544     73.94%     74.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       121975      0.13%     74.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       383961      0.41%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18603921     19.90%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5186770      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     93468217                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6525692                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3922553                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     53062264                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25324359                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3504604                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1252179                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10032159                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     190305982                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          185                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29516540                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7735773                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               355765                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                64235                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1036145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             118796190                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31197573                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19061925                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84777602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2504426                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         23258639                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     87065960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.357140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.138829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        49303354     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3030861      3.48%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2662991      3.06%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4746085      5.45%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4588901      5.27%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2611317      3.00%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2503564      2.88%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4753099      5.46%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12865788     14.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     87065960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358274                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.364259                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           23258639                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4866973                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       15574088                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        88023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5743                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3723335                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          503                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28996794513                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1252179                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5501305                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43569474                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26843257                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      9899742                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     183676305                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       694599                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4351770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6850687                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         47417                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    192204441                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          491580902                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       274903315                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     98726752                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        93477659                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         10066780                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               241177756                       # The number of ROB reads
system.switch_cpus1.rob.writes              354399153                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         54263772                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           93468217                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876543                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683535                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117274                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251539                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251343                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998088                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7782                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7574                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          208                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123325                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117209                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     86043238                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.917706                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.323159                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      8725064     10.14%     10.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350484     22.49%     32.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104111      0.12%     32.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702976     11.28%     44.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154906      0.18%     44.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340885      0.40%     44.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21785      0.03%     44.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131219     10.61%     55.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511808     44.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     86043238                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135390                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821123                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404634                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133305                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081288                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299736934                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941866     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956173      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952035      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454277     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950656      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795610      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609024      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135390                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511808                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6888644                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     25440178                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40801252                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13736253                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174364                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144571                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434232397                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264449                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292841                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157483                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1617                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258432189                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876543                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273290                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             86714516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348858                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356754                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     87040698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.056867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.450079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        16717046     19.21%     19.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9186106     10.55%     29.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791608      0.91%     30.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985706      9.17%     39.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709910      1.96%     41.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          996965      1.15%     42.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946186      1.09%     44.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1732132      1.99%     46.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975039     53.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     87040698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343103                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.967844                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356754                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153979                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032875                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888973                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            54                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28996794513                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174364                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13365484                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        2830969                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018848                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     22650753                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900341                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14455                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12312550                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         30075                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4978955                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508898109                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814313                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687881                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806247                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241840                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8656070                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69020956                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               477047793                       # The number of ROB reads
system.switch_cpus2.rob.writes              861515045                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135390                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       35425070                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     27311219                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       497507                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18174856                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18169476                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.970399                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2489007                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1700418                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1697738                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2680                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           61                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23023862                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       497220                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     83887926                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.834806                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.372533                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     23088314     27.52%     27.52% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      9953211     11.86%     39.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3859627      4.60%     43.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6849004      8.16%     52.15% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      6858576      8.18%     60.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1658271      1.98%     62.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2043086      2.44%     64.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1132420      1.35%     66.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     28445417     33.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     83887926                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    177295188                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     321693928                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62390886                       # Number of memory references committed
system.switch_cpus3.commit.loads             44154764                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          30727368                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         102810534                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          246268462                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2437876                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        39596      0.01%      0.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    199432074     61.99%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     24928538      7.75%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4009370      1.25%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1290790      0.40%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     10090437      3.14%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp          130      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12307424      3.83%     78.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1081710      0.34%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5906631      1.84%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       216342      0.07%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     24065560      7.48%     88.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     12191452      3.79%     91.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20089204      6.24%     98.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6044670      1.88%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    321693928                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     28445417                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5031699                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     26362766                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         50260886                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      4843209                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        500398                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17940224                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     353298049                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          450                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           45409673                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           18412796                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                28498                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  274                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       401418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             198271149                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           35425070                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22356221                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             86096863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1001370                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         29700980                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     86998966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.115878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.388435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        25399147     29.19%     29.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4174864      4.80%     33.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5048627      5.80%     39.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5926865      6.81%     46.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6490228      7.46%     54.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3693217      4.25%     58.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2864861      3.29%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2800964      3.22%     64.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        30600193     35.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     86998966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.406823                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.276952                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           29700980                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   25                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680253872178                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            9809063                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2305808                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         5494                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        989240                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads          996                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28996794513                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        500398                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         7053989                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       11723648                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          154                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         52938007                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14782751                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     350492004                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        65760                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4609566                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       8908228                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         83466                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    384923857                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          872755330                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       388308799                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        131827335                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    349527848                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35395875                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing             16                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing           16                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         18711030                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               400160299                       # The number of ROB reads
system.switch_cpus3.rob.writes              692554772                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        177295188                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          321693928                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
