<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/include/asm/tlbflush.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - tlbflush.h<span style="font-size: 80%;"> (source / <a href="tlbflush.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">22</td>
            <td class="headerCovTableEntry">28</td>
            <td class="headerCovTableEntryMed">78.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* SPDX-License-Identifier: GPL-2.0 */</a>
<a name="2"><span class="lineNum">       2 </span>            : #ifndef _ASM_X86_TLBFLUSH_H</a>
<a name="3"><span class="lineNum">       3 </span>            : #define _ASM_X86_TLBFLUSH_H</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;linux/mm.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;asm/processor.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;asm/cpufeature.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;asm/special_insns.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;asm/smp.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;asm/invpcid.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;asm/pti.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;asm/processor-flags.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : void __flush_tlb_all(void);</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : #define TLB_FLUSH_ALL   -1UL</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span>            : void cr4_update_irqsoff(unsigned long set, unsigned long clear);</a>
<a name="21"><span class="lineNum">      21 </span>            : unsigned long cr4_read_shadow(void);</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            : /* Set in this cpu's CR4. */</a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">         21 : static inline void cr4_set_bits_irqsoff(unsigned long mask)</span></a>
<a name="25"><span class="lineNum">      25 </span>            : {</a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">         21 :         cr4_update_irqsoff(mask, 0);</span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineNoCov">          0 : }</span></a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : /* Clear in this cpu's CR4. */</a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">      13314 : static inline void cr4_clear_bits_irqsoff(unsigned long mask)</span></a>
<a name="31"><span class="lineNum">      31 </span>            : {</a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">      13314 :         cr4_update_irqsoff(0, mask);</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">      13307 : }</span></a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : /* Set in this cpu's CR4. */</a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">         21 : static inline void cr4_set_bits(unsigned long mask)</span></a>
<a name="37"><span class="lineNum">      37 </span>            : {</a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">         21 :         unsigned long flags;</span></a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">         42 :         local_irq_save(flags);</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">         21 :         cr4_set_bits_irqsoff(mask);</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">         21 :         local_irq_restore(flags);</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">         21 : }</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : /* Clear in this cpu's CR4. */</a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">          8 : static inline void cr4_clear_bits(unsigned long mask)</span></a>
<a name="47"><span class="lineNum">      47 </span>            : {</a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">          8 :         unsigned long flags;</span></a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">         16 :         local_irq_save(flags);</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">          8 :         cr4_clear_bits_irqsoff(mask);</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">          8 :         local_irq_restore(flags);</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">          8 : }</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : #ifndef MODULE</a>
<a name="56"><span class="lineNum">      56 </span>            : /*</a>
<a name="57"><span class="lineNum">      57 </span>            :  * 6 because 6 should be plenty and struct tlb_state will fit in two cache</a>
<a name="58"><span class="lineNum">      58 </span>            :  * lines.</a>
<a name="59"><span class="lineNum">      59 </span>            :  */</a>
<a name="60"><span class="lineNum">      60 </span>            : #define TLB_NR_DYN_ASIDS        6</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : struct tlb_context {</a>
<a name="63"><span class="lineNum">      63 </span>            :         u64 ctx_id;</a>
<a name="64"><span class="lineNum">      64 </span>            :         u64 tlb_gen;</a>
<a name="65"><span class="lineNum">      65 </span>            : };</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : struct tlb_state {</a>
<a name="68"><span class="lineNum">      68 </span>            :         /*</a>
<a name="69"><span class="lineNum">      69 </span>            :          * cpu_tlbstate.loaded_mm should match CR3 whenever interrupts</a>
<a name="70"><span class="lineNum">      70 </span>            :          * are on.  This means that it may not match current-&gt;active_mm,</a>
<a name="71"><span class="lineNum">      71 </span>            :          * which will contain the previous user mm when we're in lazy TLB</a>
<a name="72"><span class="lineNum">      72 </span>            :          * mode even if we've already switched back to swapper_pg_dir.</a>
<a name="73"><span class="lineNum">      73 </span>            :          *</a>
<a name="74"><span class="lineNum">      74 </span>            :          * During switch_mm_irqs_off(), loaded_mm will be set to</a>
<a name="75"><span class="lineNum">      75 </span>            :          * LOADED_MM_SWITCHING during the brief interrupts-off window</a>
<a name="76"><span class="lineNum">      76 </span>            :          * when CR3 and loaded_mm would otherwise be inconsistent.  This</a>
<a name="77"><span class="lineNum">      77 </span>            :          * is for nmi_uaccess_okay()'s benefit.</a>
<a name="78"><span class="lineNum">      78 </span>            :          */</a>
<a name="79"><span class="lineNum">      79 </span>            :         struct mm_struct *loaded_mm;</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : #define LOADED_MM_SWITCHING ((struct mm_struct *)1UL)</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            :         /* Last user mm for optimizing IBPB */</a>
<a name="84"><span class="lineNum">      84 </span>            :         union {</a>
<a name="85"><span class="lineNum">      85 </span>            :                 struct mm_struct        *last_user_mm;</a>
<a name="86"><span class="lineNum">      86 </span>            :                 unsigned long           last_user_mm_ibpb;</a>
<a name="87"><span class="lineNum">      87 </span>            :         };</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :         u16 loaded_mm_asid;</a>
<a name="90"><span class="lineNum">      90 </span>            :         u16 next_asid;</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            :         /*</a>
<a name="93"><span class="lineNum">      93 </span>            :          * We can be in one of several states:</a>
<a name="94"><span class="lineNum">      94 </span>            :          *</a>
<a name="95"><span class="lineNum">      95 </span>            :          *  - Actively using an mm.  Our CPU's bit will be set in</a>
<a name="96"><span class="lineNum">      96 </span>            :          *    mm_cpumask(loaded_mm) and is_lazy == false;</a>
<a name="97"><span class="lineNum">      97 </span>            :          *</a>
<a name="98"><span class="lineNum">      98 </span>            :          *  - Not using a real mm.  loaded_mm == &amp;init_mm.  Our CPU's bit</a>
<a name="99"><span class="lineNum">      99 </span>            :          *    will not be set in mm_cpumask(&amp;init_mm) and is_lazy == false.</a>
<a name="100"><span class="lineNum">     100 </span>            :          *</a>
<a name="101"><span class="lineNum">     101 </span>            :          *  - Lazily using a real mm.  loaded_mm != &amp;init_mm, our bit</a>
<a name="102"><span class="lineNum">     102 </span>            :          *    is set in mm_cpumask(loaded_mm), but is_lazy == true.</a>
<a name="103"><span class="lineNum">     103 </span>            :          *    We're heuristically guessing that the CR3 load we</a>
<a name="104"><span class="lineNum">     104 </span>            :          *    skipped more than makes up for the overhead added by</a>
<a name="105"><span class="lineNum">     105 </span>            :          *    lazy mode.</a>
<a name="106"><span class="lineNum">     106 </span>            :          */</a>
<a name="107"><span class="lineNum">     107 </span>            :         bool is_lazy;</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :         /*</a>
<a name="110"><span class="lineNum">     110 </span>            :          * If set we changed the page tables in such a way that we</a>
<a name="111"><span class="lineNum">     111 </span>            :          * needed an invalidation of all contexts (aka. PCIDs / ASIDs).</a>
<a name="112"><span class="lineNum">     112 </span>            :          * This tells us to go invalidate all the non-loaded ctxs[]</a>
<a name="113"><span class="lineNum">     113 </span>            :          * on the next context switch.</a>
<a name="114"><span class="lineNum">     114 </span>            :          *</a>
<a name="115"><span class="lineNum">     115 </span>            :          * The current ctx was kept up-to-date as it ran and does not</a>
<a name="116"><span class="lineNum">     116 </span>            :          * need to be invalidated.</a>
<a name="117"><span class="lineNum">     117 </span>            :          */</a>
<a name="118"><span class="lineNum">     118 </span>            :         bool invalidate_other;</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            :         /*</a>
<a name="121"><span class="lineNum">     121 </span>            :          * Mask that contains TLB_NR_DYN_ASIDS+1 bits to indicate</a>
<a name="122"><span class="lineNum">     122 </span>            :          * the corresponding user PCID needs a flush next time we</a>
<a name="123"><span class="lineNum">     123 </span>            :          * switch to it; see SWITCH_TO_USER_CR3.</a>
<a name="124"><span class="lineNum">     124 </span>            :          */</a>
<a name="125"><span class="lineNum">     125 </span>            :         unsigned short user_pcid_flush_mask;</a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            :         /*</a>
<a name="128"><span class="lineNum">     128 </span>            :          * Access to this CR4 shadow and to H/W CR4 is protected by</a>
<a name="129"><span class="lineNum">     129 </span>            :          * disabling interrupts when modifying either one.</a>
<a name="130"><span class="lineNum">     130 </span>            :          */</a>
<a name="131"><span class="lineNum">     131 </span>            :         unsigned long cr4;</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span>            :         /*</a>
<a name="134"><span class="lineNum">     134 </span>            :          * This is a list of all contexts that might exist in the TLB.</a>
<a name="135"><span class="lineNum">     135 </span>            :          * There is one per ASID that we use, and the ASID (what the</a>
<a name="136"><span class="lineNum">     136 </span>            :          * CPU calls PCID) is the index into ctxts.</a>
<a name="137"><span class="lineNum">     137 </span>            :          *</a>
<a name="138"><span class="lineNum">     138 </span>            :          * For each context, ctx_id indicates which mm the TLB's user</a>
<a name="139"><span class="lineNum">     139 </span>            :          * entries came from.  As an invariant, the TLB will never</a>
<a name="140"><span class="lineNum">     140 </span>            :          * contain entries that are out-of-date as when that mm reached</a>
<a name="141"><span class="lineNum">     141 </span>            :          * the tlb_gen in the list.</a>
<a name="142"><span class="lineNum">     142 </span>            :          *</a>
<a name="143"><span class="lineNum">     143 </span>            :          * To be clear, this means that it's legal for the TLB code to</a>
<a name="144"><span class="lineNum">     144 </span>            :          * flush the TLB without updating tlb_gen.  This can happen</a>
<a name="145"><span class="lineNum">     145 </span>            :          * (for now, at least) due to paravirt remote flushes.</a>
<a name="146"><span class="lineNum">     146 </span>            :          *</a>
<a name="147"><span class="lineNum">     147 </span>            :          * NB: context 0 is a bit special, since it's also used by</a>
<a name="148"><span class="lineNum">     148 </span>            :          * various bits of init code.  This is fine -- code that</a>
<a name="149"><span class="lineNum">     149 </span>            :          * isn't aware of PCID will end up harmlessly flushing</a>
<a name="150"><span class="lineNum">     150 </span>            :          * context 0.</a>
<a name="151"><span class="lineNum">     151 </span>            :          */</a>
<a name="152"><span class="lineNum">     152 </span>            :         struct tlb_context ctxs[TLB_NR_DYN_ASIDS];</a>
<a name="153"><span class="lineNum">     153 </span>            : };</a>
<a name="154"><span class="lineNum">     154 </span>            : DECLARE_PER_CPU_SHARED_ALIGNED(struct tlb_state, cpu_tlbstate);</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            : bool nmi_uaccess_okay(void);</a>
<a name="157"><span class="lineNum">     157 </span>            : #define nmi_uaccess_okay nmi_uaccess_okay</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            : /* Initialize cr4 shadow for this CPU. */</a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 : static inline void cr4_init_shadow(void)</span></a>
<a name="161"><span class="lineNum">     161 </span>            : {</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         this_cpu_write(cpu_tlbstate.cr4, __read_cr4());</span></a>
<a name="163"><span class="lineNum">     163 </span>            : }</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : extern unsigned long mmu_cr4_features;</a>
<a name="166"><span class="lineNum">     166 </span>            : extern u32 *trampoline_cr4_features;</a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span>            : extern void initialize_tlbstate_and_flush(void);</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : /*</a>
<a name="171"><span class="lineNum">     171 </span>            :  * TLB flushing:</a>
<a name="172"><span class="lineNum">     172 </span>            :  *</a>
<a name="173"><span class="lineNum">     173 </span>            :  *  - flush_tlb_all() flushes all processes TLBs</a>
<a name="174"><span class="lineNum">     174 </span>            :  *  - flush_tlb_mm(mm) flushes the specified mm context TLB's</a>
<a name="175"><span class="lineNum">     175 </span>            :  *  - flush_tlb_page(vma, vmaddr) flushes one page</a>
<a name="176"><span class="lineNum">     176 </span>            :  *  - flush_tlb_range(vma, start, end) flushes a range of pages</a>
<a name="177"><span class="lineNum">     177 </span>            :  *  - flush_tlb_kernel_range(start, end) flushes a range of kernel pages</a>
<a name="178"><span class="lineNum">     178 </span>            :  *  - flush_tlb_others(cpumask, info) flushes TLBs on other cpus</a>
<a name="179"><span class="lineNum">     179 </span>            :  *</a>
<a name="180"><span class="lineNum">     180 </span>            :  * ..but the i386 has somewhat limited tlb flushing capabilities,</a>
<a name="181"><span class="lineNum">     181 </span>            :  * and page-granular flushes are available only on i486 and up.</a>
<a name="182"><span class="lineNum">     182 </span>            :  */</a>
<a name="183"><span class="lineNum">     183 </span>            : struct flush_tlb_info {</a>
<a name="184"><span class="lineNum">     184 </span>            :         /*</a>
<a name="185"><span class="lineNum">     185 </span>            :          * We support several kinds of flushes.</a>
<a name="186"><span class="lineNum">     186 </span>            :          *</a>
<a name="187"><span class="lineNum">     187 </span>            :          * - Fully flush a single mm.  .mm will be set, .end will be</a>
<a name="188"><span class="lineNum">     188 </span>            :          *   TLB_FLUSH_ALL, and .new_tlb_gen will be the tlb_gen to</a>
<a name="189"><span class="lineNum">     189 </span>            :          *   which the IPI sender is trying to catch us up.</a>
<a name="190"><span class="lineNum">     190 </span>            :          *</a>
<a name="191"><span class="lineNum">     191 </span>            :          * - Partially flush a single mm.  .mm will be set, .start and</a>
<a name="192"><span class="lineNum">     192 </span>            :          *   .end will indicate the range, and .new_tlb_gen will be set</a>
<a name="193"><span class="lineNum">     193 </span>            :          *   such that the changes between generation .new_tlb_gen-1 and</a>
<a name="194"><span class="lineNum">     194 </span>            :          *   .new_tlb_gen are entirely contained in the indicated range.</a>
<a name="195"><span class="lineNum">     195 </span>            :          *</a>
<a name="196"><span class="lineNum">     196 </span>            :          * - Fully flush all mms whose tlb_gens have been updated.  .mm</a>
<a name="197"><span class="lineNum">     197 </span>            :          *   will be NULL, .end will be TLB_FLUSH_ALL, and .new_tlb_gen</a>
<a name="198"><span class="lineNum">     198 </span>            :          *   will be zero.</a>
<a name="199"><span class="lineNum">     199 </span>            :          */</a>
<a name="200"><span class="lineNum">     200 </span>            :         struct mm_struct        *mm;</a>
<a name="201"><span class="lineNum">     201 </span>            :         unsigned long           start;</a>
<a name="202"><span class="lineNum">     202 </span>            :         unsigned long           end;</a>
<a name="203"><span class="lineNum">     203 </span>            :         u64                     new_tlb_gen;</a>
<a name="204"><span class="lineNum">     204 </span>            :         unsigned int            stride_shift;</a>
<a name="205"><span class="lineNum">     205 </span>            :         bool                    freed_tables;</a>
<a name="206"><span class="lineNum">     206 </span>            : };</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span>            : void flush_tlb_local(void);</a>
<a name="209"><span class="lineNum">     209 </span>            : void flush_tlb_one_user(unsigned long addr);</a>
<a name="210"><span class="lineNum">     210 </span>            : void flush_tlb_one_kernel(unsigned long addr);</a>
<a name="211"><span class="lineNum">     211 </span>            : void flush_tlb_others(const struct cpumask *cpumask,</a>
<a name="212"><span class="lineNum">     212 </span>            :                       const struct flush_tlb_info *info);</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            : #ifdef CONFIG_PARAVIRT</a>
<a name="215"><span class="lineNum">     215 </span>            : #include &lt;asm/paravirt.h&gt;</a>
<a name="216"><span class="lineNum">     216 </span>            : #endif</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            : #define flush_tlb_mm(mm)                                                \</a>
<a name="219"><span class="lineNum">     219 </span>            :                 flush_tlb_mm_range(mm, 0UL, TLB_FLUSH_ALL, 0UL, true)</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            : #define flush_tlb_range(vma, start, end)                                \</a>
<a name="222"><span class="lineNum">     222 </span>            :         flush_tlb_mm_range((vma)-&gt;vm_mm, start, end,                 \</a>
<a name="223"><span class="lineNum">     223 </span>            :                            ((vma)-&gt;vm_flags &amp; VM_HUGETLB)                \</a>
<a name="224"><span class="lineNum">     224 </span>            :                                 ? huge_page_shift(hstate_vma(vma))      \</a>
<a name="225"><span class="lineNum">     225 </span>            :                                 : PAGE_SHIFT, false)</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span>            : extern void flush_tlb_all(void);</a>
<a name="228"><span class="lineNum">     228 </span>            : extern void flush_tlb_mm_range(struct mm_struct *mm, unsigned long start,</a>
<a name="229"><span class="lineNum">     229 </span>            :                                 unsigned long end, unsigned int stride_shift,</a>
<a name="230"><span class="lineNum">     230 </span>            :                                 bool freed_tables);</a>
<a name="231"><span class="lineNum">     231 </span>            : extern void flush_tlb_kernel_range(unsigned long start, unsigned long end);</a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">      30406 : static inline void flush_tlb_page(struct vm_area_struct *vma, unsigned long a)</span></a>
<a name="234"><span class="lineNum">     234 </span>            : {</a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">      30406 :         flush_tlb_mm_range(vma-&gt;vm_mm, a, a + PAGE_SIZE, PAGE_SHIFT, false);</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">      30406 : }</span></a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">      83844 : static inline u64 inc_mm_tlb_gen(struct mm_struct *mm)</span></a>
<a name="239"><span class="lineNum">     239 </span>            : {</a>
<a name="240"><span class="lineNum">     240 </span>            :         /*</a>
<a name="241"><span class="lineNum">     241 </span>            :          * Bump the generation count.  This also serves as a full barrier</a>
<a name="242"><span class="lineNum">     242 </span>            :          * that synchronizes with switch_mm(): callers are required to order</a>
<a name="243"><span class="lineNum">     243 </span>            :          * their read of mm_cpumask after their writes to the paging</a>
<a name="244"><span class="lineNum">     244 </span>            :          * structures.</a>
<a name="245"><span class="lineNum">     245 </span>            :          */</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">      83844 :         return atomic64_inc_return(&amp;mm-&gt;context.tlb_gen);</span></a>
<a name="247"><span class="lineNum">     247 </span>            : }</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 : static inline void arch_tlbbatch_add_mm(struct arch_tlbflush_unmap_batch *batch,</span></a>
<a name="250"><span class="lineNum">     250 </span>            :                                         struct mm_struct *mm)</a>
<a name="251"><span class="lineNum">     251 </span>            : {</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         inc_mm_tlb_gen(mm);</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         cpumask_or(&amp;batch-&gt;cpumask, &amp;batch-&gt;cpumask, mm_cpumask(mm));</span></a>
<a name="254"><span class="lineNum">     254 </span>            : }</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            : extern void arch_tlbbatch_flush(struct arch_tlbflush_unmap_batch *batch);</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span>            : #endif /* !MODULE */</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            : #endif /* _ASM_X86_TLBFLUSH_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
