/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "rtl/soc/soc_simple.v:16.1-329.10" *)
module soc_simple(clk_100mhz, rst_n, uart_rx, uart_tx, gpio, led);
  (* src = "rtl/soc/soc_simple.v:49.10-49.13" *)
  wire clk;
  (* src = "rtl/soc/soc_simple.v:21.24-21.34" *)
  input clk_100mhz;
  wire clk_100mhz;
  (* src = "rtl/soc/soc_simple.v:40.9-40.18" *)
  wire clk_50mhz;
  (* src = "rtl/soc/soc_simple.v:41.5-47.8" *)
  wire clk_50mhz_TRELLIS_FF_Q_DI;
  wire clk_50mhz_TRELLIS_FF_Q_LSR;
  (* hdlname = "cpu clk" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_core_wrapper.v:21.24-21.27" *)
  wire \cpu.clk ;
  (* hdlname = "cpu cpu clk" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:30.24-30.27|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.clk ;
  (* hdlname = "cpu cpu csr_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:4.24-4.27|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.csr_inst.clk ;
  (* hdlname = "cpu cpu csr_inst i" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:108.13-108.14|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.csr_inst.i ;
  (* hdlname = "cpu cpu csr_inst interrupt_cause" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:37.24-37.39|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.csr_inst.interrupt_cause ;
  (* hdlname = "cpu cpu csr_inst interrupt_pending" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:35.24-35.41|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.csr_inst.interrupt_pending ;
  (* hdlname = "cpu cpu csr_inst interrupts_i" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:34.24-34.36|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.csr_inst.interrupts_i ;
  (* hdlname = "cpu cpu csr_inst mip" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:60.16-60.19|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.csr_inst.mip ;
  (* hdlname = "cpu cpu csr_inst mstatus" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:51.16-51.23|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.csr_inst.mstatus ;
  (* hdlname = "cpu cpu csr_inst mtvec_base" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:126.17-126.27|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.csr_inst.mtvec_base ;
  (* hdlname = "cpu cpu csr_inst pending_and_enabled" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:102.17-102.36|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.csr_inst.pending_and_enabled ;
  (* hdlname = "cpu cpu csr_inst rst_n" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:627.14-655.6|rtl/core/csr_unit.v:5.24-5.29|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.csr_inst.rst_n ;
  wire \cpu.cpu.csr_inst.rst_n_TRELLIS_FF_Q_LSR ;
  (* hdlname = "cpu cpu decoder_inst is_m" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:594.13-621.6|rtl/core/decoder.v:24.24-24.28|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.decoder_inst.is_m ;
  (* hdlname = "cpu cpu decoder_inst is_zpec" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:594.13-621.6|rtl/core/decoder.v:25.24-25.31|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.decoder_inst.is_zpec ;
  (* hdlname = "cpu cpu dwb_adr_o" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:47.24-47.33|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.dwb_adr_o ;
  (* hdlname = "cpu cpu dwb_adr_reg" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:236.16-236.27|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.dwb_adr_reg ;
  (* hdlname = "cpu cpu dwb_dat_o" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:48.24-48.33|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.dwb_dat_o ;
  (* hdlname = "cpu cpu dwb_dat_reg" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:236.29-236.40|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.dwb_dat_reg ;
  (* hdlname = "cpu cpu dwb_stb_o" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:53.24-53.33|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.dwb_stb_o ;
  (* hdlname = "cpu cpu dwb_stb_reg" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:235.22-235.33|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.dwb_stb_reg ;
  (* hdlname = "cpu cpu dwb_we_o" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:50.24-50.32|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.dwb_we_o ;
  (* hdlname = "cpu cpu dwb_we_reg" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:237.9-237.19|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.dwb_we_reg ;
  (* hdlname = "cpu cpu interrupt_cause" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:211.17-211.32|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.interrupt_cause ;
  (* hdlname = "cpu cpu interrupt_pending" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:209.17-209.34|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.interrupt_pending ;
  (* hdlname = "cpu cpu interrupt_req" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:214.17-214.30|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.interrupt_req ;
  (* hdlname = "cpu cpu interrupts" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:61.24-61.34|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire [31:0] \cpu.cpu.interrupts ;
  (* hdlname = "cpu cpu is_m" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:139.17-139.21|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.is_m ;
  (* hdlname = "cpu cpu is_zpec" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:141.17-141.24|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.is_zpec ;
  (* hdlname = "cpu cpu mdu_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:680.9-692.6|rtl/core/mdu.v:4.24-4.27|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.mdu_inst.clk ;
  (* hdlname = "cpu cpu mdu_inst rst_n" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:680.9-692.6|rtl/core/mdu.v:5.24-5.29|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.mdu_inst.rst_n ;
  (* hdlname = "cpu cpu regfile_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:572.13-582.6|rtl/core/regfile.v:3.24-3.27|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.regfile_inst.clk ;
  (* hdlname = "cpu cpu regfile_inst rst_n" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:572.13-582.6|rtl/core/regfile.v:4.24-4.29|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.regfile_inst.rst_n ;
  (* hdlname = "cpu cpu rst_n" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:31.24-31.29|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.rst_n ;
  (* hdlname = "cpu cpu stall" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_riscv_core.v:228.17-228.22|rtl/core/custom_core_wrapper.v:76.7-100.6" *)
  wire \cpu.cpu.stall ;
  (* hdlname = "cpu dbus_addr" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_core_wrapper.v:38.24-38.33" *)
  wire [31:0] \cpu.dbus_addr ;
  (* hdlname = "cpu dbus_dat_o" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_core_wrapper.v:39.24-39.34" *)
  wire [31:0] \cpu.dbus_dat_o ;
  (* hdlname = "cpu dbus_stb" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_core_wrapper.v:44.24-44.32" *)
  wire \cpu.dbus_stb ;
  (* hdlname = "cpu dbus_we" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_core_wrapper.v:41.24-41.31" *)
  wire \cpu.dbus_we ;
  (* hdlname = "cpu external_interrupt" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_core_wrapper.v:52.24-52.42" *)
  wire [31:0] \cpu.external_interrupt ;
  (* hdlname = "cpu rst_n" *)
  (* src = "rtl/soc/soc_simple.v:91.25-115.6|rtl/core/custom_core_wrapper.v:22.24-22.29" *)
  wire \cpu.rst_n ;
  (* src = "rtl/soc/soc_simple.v:75.17-75.30" *)
  wire [31:0] cpu_dbus_addr;
  (* src = "rtl/soc/soc_simple.v:76.17-76.31" *)
  wire [31:0] cpu_dbus_dat_o;
  (* src = "rtl/soc/soc_simple.v:80.17-80.29" *)
  wire cpu_dbus_stb;
  (* src = "rtl/soc/soc_simple.v:78.17-78.28" *)
  wire cpu_dbus_we;
  (* src = "rtl/soc/soc_simple.v:85.17-85.31" *)
  wire [31:0] cpu_interrupts;
  (* src = "rtl/soc/soc_simple.v:29.24-29.28" *)
  inout [7:0] gpio;
  wire [7:0] gpio;
  (* src = "rtl/soc/soc_simple.v:186.17-186.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] gpio_in;
  (* hdlname = "gpio_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:31.36-31.39" *)
  wire \gpio_inst.clk ;
  (* hdlname = "gpio_inst data_out" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:51.25-51.33" *)
  wire [15:0] \gpio_inst.data_out ;
  (* hdlname = "gpio_inst direction" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:52.25-52.34" *)
  wire [15:0] \gpio_inst.direction ;
  (* hdlname = "gpio_inst gpio_in" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:42.36-42.43" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \gpio_inst.gpio_in ;
  (* hdlname = "gpio_inst gpio_in_sync1" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:56.25-56.38" *)
  wire [15:0] \gpio_inst.gpio_in_sync1 ;
  (* hdlname = "gpio_inst gpio_in_sync2" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:57.25-57.38" *)
  wire [15:0] \gpio_inst.gpio_in_sync2 ;
  (* hdlname = "gpio_inst gpio_oe" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:44.36-44.43" *)
  wire [15:0] \gpio_inst.gpio_oe ;
  (* hdlname = "gpio_inst gpio_out" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:43.36-43.44" *)
  wire [15:0] \gpio_inst.gpio_out ;
  (* hdlname = "gpio_inst output_enable" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:53.25-53.38" *)
  wire [15:0] \gpio_inst.output_enable ;
  (* hdlname = "gpio_inst rst_n" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:32.36-32.41" *)
  wire \gpio_inst.rst_n ;
  (* hdlname = "gpio_inst wb_ack" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:39.36-39.42" *)
  wire \gpio_inst.wb_ack ;
  (* hdlname = "gpio_inst wb_addr" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:33.36-33.43" *)
  wire [7:0] \gpio_inst.wb_addr ;
  (* hdlname = "gpio_inst wb_dat_i" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:34.36-34.44" *)
  wire [31:0] \gpio_inst.wb_dat_i ;
  (* hdlname = "gpio_inst wb_stb" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:38.36-38.42" *)
  wire \gpio_inst.wb_stb ;
  (* hdlname = "gpio_inst wb_we" *)
  (* src = "rtl/soc/soc_simple.v:192.7-209.6|rtl/peripherals/gpio.v:36.36-36.41" *)
  wire \gpio_inst.wb_we ;
  (* src = "rtl/soc/soc_simple.v:188.17-188.24" *)
  wire [15:0] gpio_oe;
  (* src = "rtl/soc/soc_simple.v:187.17-187.25" *)
  wire [15:0] gpio_out;
  (* src = "rtl/soc/soc_simple.v:185.17-185.28" *)
  wire gpio_wb_ack;
  (* src = "rtl/soc/soc_simple.v:32.24-32.27" *)
  output [3:0] led;
  wire [3:0] led;
  (* hdlname = "ram_inst addr" *)
  (* src = "rtl/soc/soc_simple.v:143.14-152.6|rtl/memory/ram_64kb.v:23.36-23.40" *)
  wire [15:0] \ram_inst.addr ;
  (* hdlname = "ram_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:143.14-152.6|rtl/memory/ram_64kb.v:22.36-22.39" *)
  wire \ram_inst.clk ;
  (* hdlname = "ram_inst data_in" *)
  (* src = "rtl/soc/soc_simple.v:143.14-152.6|rtl/memory/ram_64kb.v:24.36-24.43" *)
  wire [31:0] \ram_inst.data_in ;
  (* hdlname = "ram_inst i" *)
  (* src = "rtl/soc/soc_simple.v:143.14-152.6|rtl/memory/ram_64kb.v:59.13-59.14" *)
  wire [31:0] \ram_inst.i ;
  (* hdlname = "ram_inst we" *)
  (* src = "rtl/soc/soc_simple.v:143.14-152.6|rtl/memory/ram_64kb.v:25.36-25.38" *)
  wire \ram_inst.we ;
  (* hdlname = "ram_inst word_addr" *)
  (* src = "rtl/soc/soc_simple.v:143.14-152.6|rtl/memory/ram_64kb.v:38.27-38.36" *)
  wire [13:0] \ram_inst.word_addr ;
  (* hdlname = "rom_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:127.7-133.6|rtl/memory/rom_32kb.v:20.36-20.39" *)
  wire \rom_inst.clk ;
  (* src = "rtl/soc/soc_simple.v:22.24-22.29" *)
  input rst_n;
  wire rst_n;
  (* src = "rtl/soc/soc_simple.v:63.10-63.20" *)
  wire rst_n_sync;
  (* src = "rtl/soc/soc_simple.v:55.15-55.23" *)
  wire [2:0] rst_sync;
  wire rst_sync_TRELLIS_FF_Q_1_LSR;
  wire rst_sync_TRELLIS_FF_Q_LSR;
  (* hdlname = "timer_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:222.7-236.6|rtl/peripherals/timer.v:42.36-42.39" *)
  wire \timer_inst.clk ;
  (* hdlname = "timer_inst irq" *)
  (* src = "rtl/soc/soc_simple.v:222.7-236.6|rtl/peripherals/timer.v:53.36-53.39" *)
  wire \timer_inst.irq ;
  (* hdlname = "timer_inst match_flag" *)
  (* src = "rtl/soc/soc_simple.v:222.7-236.6|rtl/peripherals/timer.v:67.16-67.26" *)
  wire \timer_inst.match_flag ;
  (* hdlname = "timer_inst rst_n" *)
  (* src = "rtl/soc/soc_simple.v:222.7-236.6|rtl/peripherals/timer.v:43.36-43.41" *)
  wire \timer_inst.rst_n ;
  (* hdlname = "timer_inst wb_addr" *)
  (* src = "rtl/soc/soc_simple.v:222.7-236.6|rtl/peripherals/timer.v:44.36-44.43" *)
  wire [7:0] \timer_inst.wb_addr ;
  (* hdlname = "timer_inst wb_dat_i" *)
  (* src = "rtl/soc/soc_simple.v:222.7-236.6|rtl/peripherals/timer.v:45.36-45.44" *)
  wire [31:0] \timer_inst.wb_dat_i ;
  (* hdlname = "timer_inst wb_we" *)
  (* src = "rtl/soc/soc_simple.v:222.7-236.6|rtl/peripherals/timer.v:47.36-47.41" *)
  wire \timer_inst.wb_we ;
  (* src = "rtl/soc/soc_simple.v:218.17-218.26" *)
  wire timer_irq;
  (* hdlname = "uart_inst baud_div" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:72.16-72.24" *)
  wire [15:0] \uart_inst.baud_div ;
  (* hdlname = "uart_inst clk" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:45.36-45.39" *)
  wire \uart_inst.clk ;
  (* hdlname = "uart_inst frame_error" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:78.16-78.27" *)
  wire \uart_inst.frame_error ;
  (* hdlname = "uart_inst rst_n" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:46.36-46.41" *)
  wire \uart_inst.rst_n ;
  (* hdlname = "uart_inst rx_overrun" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:77.16-77.26" *)
  wire \uart_inst.rx_overrun ;
  (* hdlname = "uart_inst rx_ready" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:75.16-75.24" *)
  wire \uart_inst.rx_ready ;
  (* hdlname = "uart_inst tx_baud_counter" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:106.16-106.31" *)
  wire [15:0] \uart_inst.tx_baud_counter ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0 ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0 ;
  (* force_downto = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [15:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D ;
  (* force_downto = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 8 10 12 14 15" *)
  wire [15:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7 9 11 13 15" *)
  wire [15:0] \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT ;
  wire \uart_inst.tx_baud_counter_TRELLIS_FF_Q_LSR ;
  (* hdlname = "uart_inst tx_bit_counter" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:107.16-107.30" *)
  wire [2:0] \uart_inst.tx_bit_counter ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [6:0] \uart_inst.tx_bit_counter_LUT4_B_Z ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" *)
  wire \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14" *)
  wire [14:0] \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_DI ;
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_LSR ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_DI ;
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_LSR ;
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" *)
  wire [4:0] \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_C0 ;
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8" *)
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_DI ;
  wire \uart_inst.tx_bit_counter_TRELLIS_FF_Q_LSR ;
  (* hdlname = "uart_inst tx_data" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:73.16-73.23" *)
  wire [7:0] \uart_inst.tx_data ;
  (* hdlname = "uart_inst tx_enable" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:70.16-70.25" *)
  wire \uart_inst.tx_enable ;
  (* hdlname = "uart_inst tx_shift_reg" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:108.16-108.28" *)
  wire [7:0] \uart_inst.tx_shift_reg ;
  (* hdlname = "uart_inst tx_start" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:109.16-109.24" *)
  wire \uart_inst.tx_start ;
  (* onehot = 32'd1 *)
  wire [3:0] \uart_inst.tx_state ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_1_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_1_LSR ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_2_LSR ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_3_LSR ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" *)
  wire \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  wire \uart_inst.tx_state_TRELLIS_FF_Q_LSR ;
  (* hdlname = "uart_inst uart_rx" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:56.36-56.43" *)
  (* unused_bits = "0" *)
  wire \uart_inst.uart_rx ;
  (* hdlname = "uart_inst uart_tx" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:57.36-57.43" *)
  wire \uart_inst.uart_tx ;
  wire \uart_inst.uart_tx_TRELLIS_FF_Q_DI ;
  wire \uart_inst.uart_tx_TRELLIS_FF_Q_LSR ;
  (* hdlname = "uart_inst wb_ack" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:53.36-53.42" *)
  wire \uart_inst.wb_ack ;
  (* hdlname = "uart_inst wb_addr" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:47.36-47.43" *)
  wire [7:0] \uart_inst.wb_addr ;
  (* hdlname = "uart_inst wb_dat_i" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:48.36-48.44" *)
  wire [31:0] \uart_inst.wb_dat_i ;
  (* hdlname = "uart_inst wb_stb" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:52.36-52.42" *)
  wire \uart_inst.wb_stb ;
  (* hdlname = "uart_inst wb_we" *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:50.36-50.41" *)
  wire \uart_inst.wb_we ;
  (* src = "rtl/soc/soc_simple.v:25.24-25.31" *)
  input uart_rx;
  wire uart_rx;
  (* src = "rtl/soc/soc_simple.v:26.24-26.31" *)
  output uart_tx;
  wire uart_tx;
  (* src = "rtl/soc/soc_simple.v:160.17-160.28" *)
  wire uart_wb_ack;
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:41.5-47.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) clk_50mhz_TRELLIS_FF_Q (
    .CLK(clk_100mhz),
    .DI(clk_50mhz_TRELLIS_FF_Q_DI),
    .LSR(clk_50mhz_TRELLIS_FF_Q_LSR),
    .Q(clk_50mhz)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) clk_50mhz_TRELLIS_FF_Q_DI_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(clk_50mhz),
    .Z(clk_50mhz_TRELLIS_FF_Q_DI)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:56.5-61.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \cpu.cpu.csr_inst.rst_n_TRELLIS_FF_Q  (
    .CLK(clk_50mhz),
    .DI(rst_sync[1]),
    .LSR(\cpu.cpu.csr_inst.rst_n_TRELLIS_FF_Q_LSR ),
    .Q(\cpu.cpu.csr_inst.rst_n )
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[7])
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y_1  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[6])
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y_2  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[5])
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y_3  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[4])
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y_4  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[3])
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y_5  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[2])
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y_6  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[1])
  );
  (* src = "rtl/soc/soc_simple.v:212.19-212.54" *)
  \$_TBUF_  \gpio_$_TBUF__Y_7  (
    .A(1'hx),
    .E(1'h0),
    .Y(gpio[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) rst_n_LUT4_D (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(rst_n),
    .Z(clk_50mhz_TRELLIS_FF_Q_LSR)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) rst_n_LUT4_D_1 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(rst_n),
    .Z(\cpu.cpu.csr_inst.rst_n_TRELLIS_FF_Q_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) rst_n_LUT4_D_2 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(rst_n),
    .Z(rst_sync_TRELLIS_FF_Q_LSR)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) rst_n_LUT4_D_3 (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(rst_n),
    .Z(rst_sync_TRELLIS_FF_Q_1_LSR)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:56.5-61.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) rst_sync_TRELLIS_FF_Q (
    .CLK(clk_50mhz),
    .DI(rst_sync[0]),
    .LSR(rst_sync_TRELLIS_FF_Q_LSR),
    .Q(rst_sync[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:56.5-61.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) rst_sync_TRELLIS_FF_Q_1 (
    .CLK(clk_50mhz),
    .DI(1'h1),
    .LSR(rst_sync_TRELLIS_FF_Q_1_LSR),
    .Q(rst_sync[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_LSR ),
    .Q(\uart_inst.tx_baud_counter [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_LSR ),
    .Q(\uart_inst.tx_baud_counter [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_LSR ),
    .Q(\uart_inst.tx_baud_counter [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [5]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_LSR ),
    .Q(\uart_inst.tx_baud_counter [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_LSR ),
    .Q(\uart_inst.tx_baud_counter [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_LSR ),
    .Q(\uart_inst.tx_baud_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_LSR ),
    .Q(\uart_inst.tx_baud_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [1]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_LSR ),
    .Q(\uart_inst.tx_baud_counter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [0]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [14]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_LSR ),
    .Q(\uart_inst.tx_baud_counter [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [13]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_LSR ),
    .Q(\uart_inst.tx_baud_counter [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [12]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_LSR ),
    .Q(\uart_inst.tx_baud_counter [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [11]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_LSR ),
    .Q(\uart_inst.tx_baud_counter [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [10]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_LSR ),
    .Q(\uart_inst.tx_baud_counter [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [9]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_LSR ),
    .Q(\uart_inst.tx_baud_counter [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [8]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_LSR ),
    .Q(\uart_inst.tx_baud_counter [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [7]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI ),
    .LSR(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_LSR ),
    .Q(\uart_inst.tx_baud_counter [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'hfe00)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(\uart_inst.tx_state [3]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_state [1]),
    .D(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [15]),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [8]),
    .B1(\uart_inst.tx_baud_counter [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [8]),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [8]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [6]),
    .B1(\uart_inst.tx_baud_counter [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [6]),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [6]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [4]),
    .B1(\uart_inst.tx_baud_counter [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [4]),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [4]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [2]),
    .B1(\uart_inst.tx_baud_counter [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [2]),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [2]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [14]),
    .B1(\uart_inst.tx_baud_counter [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [14]),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [14]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [12]),
    .B1(\uart_inst.tx_baud_counter [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [12]),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [12]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [10]),
    .B1(\uart_inst.tx_baud_counter [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [10]),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [10]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:136.40-136.59|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_7  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [0]),
    .B1(\uart_inst.tx_baud_counter [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [0]),
    .S1(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_baud_counter_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_baud_counter_TRELLIS_FF_Q_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" *)
  LUT4 #(
    .INIT(16'hc000)
  ) \uart_inst.tx_bit_counter_LUT4_B  (
    .A(1'h0),
    .B(\uart_inst.tx_bit_counter [2]),
    .C(\uart_inst.tx_bit_counter [1]),
    .D(\uart_inst.tx_bit_counter [0]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" *)
  L6MUX21 \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z  (
    .D0(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_baud_counter [6]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" *)
  L6MUX21 \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_baud_counter [3]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" *)
  PFUMX \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter [2]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\uart_inst.tx_baud_counter [12]),
    .B(\uart_inst.tx_baud_counter [13]),
    .C(\uart_inst.tx_baud_counter [14]),
    .D(\uart_inst.tx_baud_counter [1]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter [2]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_baud_counter [3]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter [2]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_baud_counter [2]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z  (
    .A(\uart_inst.tx_baud_counter [4]),
    .B(\uart_inst.tx_baud_counter [5]),
    .C(\uart_inst.tx_baud_counter [7]),
    .D(\uart_inst.tx_baud_counter [8]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'h0100)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_1  (
    .A(\uart_inst.tx_baud_counter [9]),
    .B(\uart_inst.tx_baud_counter [10]),
    .C(\uart_inst.tx_baud_counter [11]),
    .D(\uart_inst.tx_baud_counter [0]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_baud_counter [15]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [14]),
    .Z(\uart_inst.tx_bit_counter_LUT4_B_Z [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [9]),
    .B1(\uart_inst.tx_baud_counter [10]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [8]),
    .COUT(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [8]),
    .S1(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_1  (
    .A0(1'h1),
    .A1(1'h1),
    .B0(\uart_inst.tx_baud_counter [7]),
    .B1(\uart_inst.tx_baud_counter [8]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [6]),
    .COUT(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [6]),
    .S1(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_2  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [5]),
    .B1(\uart_inst.tx_baud_counter [6]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [4]),
    .COUT(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [4]),
    .S1(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_3  (
    .A0(1'h0),
    .A1(1'h1),
    .B0(\uart_inst.tx_baud_counter [3]),
    .B1(\uart_inst.tx_baud_counter [4]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [2]),
    .COUT(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [2]),
    .S1(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [13]),
    .B1(\uart_inst.tx_baud_counter [14]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [12]),
    .COUT(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [12]),
    .S1(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [11]),
    .B1(\uart_inst.tx_baud_counter [12]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [10]),
    .COUT(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [10]),
    .S1(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:138.25-138.56|/usr/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\uart_inst.tx_baud_counter [1]),
    .B1(\uart_inst.tx_baud_counter [2]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [0]),
    .S1(\uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D_CCU2C_COUT_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q  (
    .CE(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE ),
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_DI ),
    .LSR(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_LSR ),
    .Q(\uart_inst.tx_bit_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_1  (
    .CE(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE ),
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_DI ),
    .LSR(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_LSR ),
    .Q(\uart_inst.tx_bit_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" *)
  LUT4 #(
    .INIT(16'h3c00)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\uart_inst.tx_bit_counter [1]),
    .C(\uart_inst.tx_bit_counter [0]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_1_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_2  (
    .CE(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE ),
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_DI ),
    .LSR(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_LSR ),
    .Q(\uart_inst.tx_bit_counter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_bit_counter [0]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_2_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z  (
    .ALUT(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_C0 [4]),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h80ff)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" *)
  LUT4 #(
    .INIT(16'h000f)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_state [2]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_C0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" *)
  LUT4 #(
    .INIT(16'h7800)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter [1]),
    .B(\uart_inst.tx_bit_counter [0]),
    .C(\uart_inst.tx_bit_counter [2]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_bit_counter_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_bit_counter_TRELLIS_FF_Q_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_state_TRELLIS_FF_Q  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_state_TRELLIS_FF_Q_DI ),
    .LSR(\uart_inst.tx_state_TRELLIS_FF_Q_LSR ),
    .Q(\uart_inst.tx_state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_state_TRELLIS_FF_Q_1  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_state_TRELLIS_FF_Q_1_DI ),
    .LSR(\uart_inst.tx_state_TRELLIS_FF_Q_1_LSR ),
    .Q(\uart_inst.tx_state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_state [2]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_1_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI ),
    .LSR(\uart_inst.tx_state_TRELLIS_FF_Q_2_LSR ),
    .Q(\uart_inst.tx_state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" *)
  L6MUX21 \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z  (
    .D0(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" *)
  L6MUX21 \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\uart_inst.tx_state [2]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\uart_inst.tx_state [2]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" *)
  LUT4 #(
    .INIT(16'hff0f)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .D(\uart_inst.tx_state [2]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" *)
  LUT4 #(
    .INIT(16'hff0f)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .D(\uart_inst.tx_state [2]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" *)
  LUT4 #(
    .INIT(16'hc000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" *)
  LUT4 #(
    .INIT(16'hdfff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .B(\uart_inst.tx_state [2]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_2_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:64.155-64.206" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("ASYNC")
  ) \uart_inst.tx_state_TRELLIS_FF_Q_3  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI ),
    .LSR(\uart_inst.tx_state_TRELLIS_FF_Q_3_LSR ),
    .Q(\uart_inst.tx_state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" *)
  L6MUX21 \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z  (
    .D0(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_state [3]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_state [0]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_state [0]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" *)
  LUT4 #(
    .INIT(16'h80ff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .B(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_3_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" *)
  L6MUX21 \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z  (
    .D0(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_bit_counter_LUT4_B_Z [6]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" *)
  L6MUX21 \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_state [3]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .D(\uart_inst.tx_state [1]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\uart_inst.tx_state [3]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .B(\uart_inst.tx_state [1]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\uart_inst.tx_bit_counter_LUT4_B_Z [4]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" *)
  LUT4 #(
    .INIT(16'h8fff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\uart_inst.tx_bit_counter_LUT4_B_Z [0]),
    .B(\uart_inst.tx_state [1]),
    .C(\uart_inst.tx_bit_counter_LUT4_B_Z [2]),
    .D(\uart_inst.tx_bit_counter_LUT4_B_Z [3]),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.tx_state_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.tx_state_TRELLIS_FF_Q_LSR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "rtl/soc/soc_simple.v:165.7-181.6|rtl/peripherals/uart.v:111.5-176.8|/usr/bin/../share/yosys/ecp5/cells_map.v:64.155-64.206" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("ASYNC")
  ) \uart_inst.uart_tx_TRELLIS_FF_Q  (
    .CLK(clk_50mhz),
    .DI(\uart_inst.uart_tx_TRELLIS_FF_Q_DI ),
    .LSR(\uart_inst.uart_tx_TRELLIS_FF_Q_LSR ),
    .Q(\uart_inst.uart_tx )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" *)
  LUT4 #(
    .INIT(16'hfff0)
  ) \uart_inst.uart_tx_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\uart_inst.tx_state [3]),
    .D(\uart_inst.tx_state [0]),
    .Z(\uart_inst.uart_tx_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \uart_inst.uart_tx_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\cpu.cpu.csr_inst.rst_n ),
    .Z(\uart_inst.uart_tx_TRELLIS_FF_Q_LSR )
  );
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_4_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_7_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_5_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_3_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_8_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_2_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_9_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_6_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_13_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_bit_counter_TRELLIS_FF_Q_CE_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [2], \uart_inst.tx_bit_counter_LUT4_B_Z [4:3] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign { \uart_inst.tx_bit_counter_LUT4_B_Z [5], \uart_inst.tx_bit_counter_LUT4_B_Z [1] } = { \uart_inst.tx_state [3], \uart_inst.tx_state [1] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_10_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_12_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_14_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_1_DI_PFUMX_Z_C0 [3:0] = { \uart_inst.tx_bit_counter_LUT4_B_Z [6], \uart_inst.tx_bit_counter_LUT4_B_Z [4:2] };
  assign \uart_inst.tx_bit_counter_LUT4_B_Z_LUT4_Z_2_D [0] = 1'h1;
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [1:0] = { \uart_inst.tx_baud_counter [0], 1'h0 };
  assign \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_4_COUT [14:0] = { \uart_inst.tx_baud_counter_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_D_CCU2C_S0_COUT [15:2], \uart_inst.tx_baud_counter [0] };
  assign clk = clk_50mhz;
  assign \cpu.clk  = clk_50mhz;
  assign \cpu.cpu.clk  = clk_50mhz;
  assign \cpu.cpu.csr_inst.clk  = clk_50mhz;
  assign \cpu.cpu.csr_inst.i  = 32'd4294967295;
  assign \cpu.cpu.csr_inst.interrupt_cause  = 32'd0;
  assign \cpu.cpu.csr_inst.interrupt_pending  = 1'h0;
  assign \cpu.cpu.csr_inst.interrupts_i  = 32'd0;
  assign \cpu.cpu.csr_inst.mip  = 32'd0;
  assign \cpu.cpu.csr_inst.mstatus  = 32'b0000000000000000000xx000x000x000;
  assign \cpu.cpu.csr_inst.mtvec_base  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.cpu.csr_inst.pending_and_enabled  = 32'd0;
  assign \cpu.cpu.decoder_inst.is_m  = 1'h1;
  assign \cpu.cpu.decoder_inst.is_zpec  = 1'h0;
  assign \cpu.cpu.dwb_adr_o  = 32'hxxxxxxxx;
  assign \cpu.cpu.dwb_adr_reg  = 32'hxxxxxxxx;
  assign \cpu.cpu.dwb_dat_o  = 32'hxxxxxxxx;
  assign \cpu.cpu.dwb_dat_reg  = 32'hxxxxxxxx;
  assign \cpu.cpu.dwb_stb_o  = 1'h0;
  assign \cpu.cpu.dwb_stb_reg  = 1'h0;
  assign \cpu.cpu.dwb_we_o  = 1'hx;
  assign \cpu.cpu.dwb_we_reg  = 1'hx;
  assign \cpu.cpu.interrupt_cause  = 32'd0;
  assign \cpu.cpu.interrupt_pending  = 1'h0;
  assign \cpu.cpu.interrupt_req  = 1'h0;
  assign \cpu.cpu.interrupts  = 32'd0;
  assign \cpu.cpu.is_m  = 1'h1;
  assign \cpu.cpu.is_zpec  = 1'h0;
  assign \cpu.cpu.mdu_inst.clk  = clk_50mhz;
  assign \cpu.cpu.mdu_inst.rst_n  = \cpu.cpu.csr_inst.rst_n ;
  assign \cpu.cpu.regfile_inst.clk  = clk_50mhz;
  assign \cpu.cpu.regfile_inst.rst_n  = \cpu.cpu.csr_inst.rst_n ;
  assign \cpu.cpu.rst_n  = \cpu.cpu.csr_inst.rst_n ;
  assign \cpu.cpu.stall  = 1'h0;
  assign \cpu.dbus_addr  = 32'hxxxxxxxx;
  assign \cpu.dbus_dat_o  = 32'hxxxxxxxx;
  assign \cpu.dbus_stb  = 1'h0;
  assign \cpu.dbus_we  = 1'hx;
  assign \cpu.external_interrupt  = 32'd0;
  assign \cpu.rst_n  = \cpu.cpu.csr_inst.rst_n ;
  assign cpu_dbus_addr = 32'hxxxxxxxx;
  assign cpu_dbus_dat_o = 32'hxxxxxxxx;
  assign cpu_dbus_stb = 1'h0;
  assign cpu_dbus_we = 1'hx;
  assign cpu_interrupts = 32'd0;
  assign gpio_in = { 8'h00, gpio };
  assign \gpio_inst.clk  = clk_50mhz;
  assign \gpio_inst.data_out  = 16'h0000;
  assign \gpio_inst.direction  = 16'h0000;
  assign \gpio_inst.gpio_in  = { 8'h00, gpio };
  assign \gpio_inst.gpio_in_sync1  = 16'h00xx;
  assign \gpio_inst.gpio_in_sync2  = 16'h00xx;
  assign \gpio_inst.gpio_oe  = 16'h0000;
  assign \gpio_inst.gpio_out  = 16'h0000;
  assign \gpio_inst.output_enable  = 16'h0000;
  assign \gpio_inst.rst_n  = \cpu.cpu.csr_inst.rst_n ;
  assign \gpio_inst.wb_ack  = 1'h0;
  assign \gpio_inst.wb_addr  = 8'hxx;
  assign \gpio_inst.wb_dat_i  = 32'hxxxxxxxx;
  assign \gpio_inst.wb_stb  = 1'h0;
  assign \gpio_inst.wb_we  = 1'hx;
  assign gpio_oe = 16'h0000;
  assign gpio_out = 16'h0000;
  assign gpio_wb_ack = 1'h0;
  assign led = { 2'h0, \uart_inst.uart_tx , \cpu.cpu.csr_inst.rst_n  };
  assign \ram_inst.addr  = 16'hxxxx;
  assign \ram_inst.clk  = clk_50mhz;
  assign \ram_inst.data_in  = 32'hxxxxxxxx;
  assign \ram_inst.i  = 32'd16384;
  assign \ram_inst.we  = 1'hx;
  assign \ram_inst.word_addr  = 14'hxxxx;
  assign \rom_inst.clk  = clk_50mhz;
  assign rst_n_sync = \cpu.cpu.csr_inst.rst_n ;
  assign rst_sync[2] = \cpu.cpu.csr_inst.rst_n ;
  assign \timer_inst.clk  = clk_50mhz;
  assign \timer_inst.irq  = 1'h0;
  assign \timer_inst.match_flag  = 1'h0;
  assign \timer_inst.rst_n  = \cpu.cpu.csr_inst.rst_n ;
  assign \timer_inst.wb_addr  = 8'hxx;
  assign \timer_inst.wb_dat_i  = 32'hxxxxxxxx;
  assign \timer_inst.wb_we  = 1'hx;
  assign timer_irq = 1'h0;
  assign \uart_inst.baud_div  = 16'h01b2;
  assign \uart_inst.clk  = clk_50mhz;
  assign \uart_inst.frame_error  = 1'h0;
  assign \uart_inst.rst_n  = \cpu.cpu.csr_inst.rst_n ;
  assign \uart_inst.rx_overrun  = 1'h0;
  assign \uart_inst.rx_ready  = 1'h0;
  assign \uart_inst.tx_data  = 8'h00;
  assign \uart_inst.tx_enable  = 1'h1;
  assign \uart_inst.tx_shift_reg  = 8'h00;
  assign \uart_inst.tx_start  = 1'h0;
  assign \uart_inst.uart_rx  = uart_rx;
  assign \uart_inst.wb_ack  = 1'h0;
  assign \uart_inst.wb_addr  = 8'hxx;
  assign \uart_inst.wb_dat_i  = 32'hxxxxxxxx;
  assign \uart_inst.wb_stb  = 1'h0;
  assign \uart_inst.wb_we  = 1'hx;
  assign uart_tx = \uart_inst.uart_tx ;
  assign uart_wb_ack = 1'h0;
endmodule
