$date
	Mon Mar 11 11:42:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zero0 $end
$var wire 32 " ALU_result [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 4 $ ALU_operation [3:0] $end
$var reg 32 % B [31:0] $end
$scope module ALU_prueba $end
$var wire 32 & A [31:0] $end
$var wire 4 ' ALU_operation [3:0] $end
$var wire 32 ( B [31:0] $end
$var reg 32 ) ALU_result [31:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 )
b1000011 (
b0 '
b101101 &
b1000011 %
b0 $
b101101 #
b1 "
0!
$end
#1000
b1101111 "
b1101111 )
b1 $
b1 '
#2000
b1110000 "
b1110000 )
b10 $
b10 '
#3000
b11111111111111111111111111101010 "
b11111111111111111111111111101010 )
b110 $
b110 '
#4000
1!
b0 "
b0 )
b100001 %
b100001 (
b100001 #
b100001 &
#5000
0!
b1 "
b1 )
b0 $
b0 '
b101101 %
b101101 (
b1000011 #
b1000011 &
#6000
b1101111 "
b1101111 )
b1 $
b1 '
#7000
b1110000 "
b1110000 )
b10 $
b10 '
#8000
b10110 "
b10110 )
b110 $
b110 '
#9000
1!
b0 "
b0 )
b100001 %
b100001 (
b100001 #
b100001 &
#10000
