---
layout: default
title: "Projects"
permalink: /projects/
---

# 2020 - Present

### LC4 Processor Design using Xilinx Zynq -7000 SoC

<img width="150" height="185" style="float: left; padding-right: 20px" src="https://user-images.githubusercontent.com/47292036/175859921-fea6bfd6-0c09-430d-9d0c-4227c8a38c2c.jpg">

- Implemented a 5 staged pipelined, superscalar LC4 processor using Verilog in Xilinx Zynq 7000 SoC
- Performed bypassing to handle the data hazards, optimized the pipelines to close the timing requirement at 66 MHz


![mpsoc](https://user-images.githubusercontent.com/47292036/175859980-75bcda94-91a7-4e56-bd91-3ffd7bb17e9a.jpg)

![99073](https://user-images.githubusercontent.com/47292036/175859851-11afc153-377d-4a8e-a4da-9dda6c7eed88.jpg)

![pcb_inspection](https://user-images.githubusercontent.com/47292036/175860038-4d04849b-219d-43f8-9d7b-6be14443564b.jpg)

![Picture1](https://user-images.githubusercontent.com/47292036/175860086-a3a01d41-7010-436b-8c96-de2ff4804332.jpg)

![three-kernel-highlight2](https://user-images.githubusercontent.com/47292036/175860285-6b71b7ab-fa65-4157-bf95-f9bddb437a13.png)

![zcu102_2](https://user-images.githubusercontent.com/47292036/175860133-650a26a8-3668-42e5-aedf-c38f9001dbbc.jpg)
a04d.png)
