###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 18:56:19 2023
#  Design:            filter_top
#  Command:           report_timing -late -max_paths 3 > pipe_late.rpt
###############################################################
Path 1: MET Setup Check with Pin fir_filter_sum_r_reg[29][22]/CK 
Endpoint:   fir_filter_sum_r_reg[29][22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: fir_filter_din_r_reg[1]/QN     (^) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                  10.000
= Required Time                 9.985
- Arrival Time                  1.204
= Slack Time                    8.781
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------------
      Instance                              Arc           Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      fir_filter_din_r_reg[1]               CK ^          -         -      0.000    8.781  
      fir_filter_din_r_reg[1]               CK ^ -> QN ^  DFFRX4    0.207  0.207    8.988  
      hi_fo_buf118959                       A ^ -> Y ^    CLKBUFX3  0.171  0.378    9.159  
      g109083                               A ^ -> Y v    NOR2XL    0.069  0.447    9.228  
      WALLACE_CSA_DUMMY_OP457_groupi_g6375  A v -> S ^    ADDFX1    0.056  0.503    9.284  
      WALLACE_CSA_DUMMY_OP457_groupi_g6334  B ^ -> S ^    ADDFX1    0.052  0.555    9.336  
      WALLACE_CSA_DUMMY_OP457_groupi_g6320  A ^ -> S ^    ADDFX1    0.048  0.603    9.384  
      g53451                                A ^ -> Y v    INVXL     0.006  0.609    9.390  
      g117752                               B v -> Y v    MX2XL     0.026  0.635    9.416  
      WALLACE_CSA_DUMMY_OP395_groupi_g2456  CI v -> S v   ADDFX1    0.048  0.683    9.464  
      WALLACE_CSA_DUMMY_OP395_groupi_g2438  A v -> CO v   ADDFX1    0.034  0.717    9.498  
      WALLACE_CSA_DUMMY_OP395_groupi_g2437  CI v -> CO v  ADDFX1    0.033  0.750    9.531  
      WALLACE_CSA_DUMMY_OP395_groupi_g2436  CI v -> CO v  ADDFX1    0.033  0.783    9.564  
      WALLACE_CSA_DUMMY_OP395_groupi_g2435  CI v -> CO v  ADDFX1    0.033  0.816    9.597  
      WALLACE_CSA_DUMMY_OP395_groupi_g2434  CI v -> CO v  ADDFX1    0.033  0.849    9.630  
      WALLACE_CSA_DUMMY_OP395_groupi_g2433  CI v -> CO v  ADDFX1    0.033  0.882    9.663  
      WALLACE_CSA_DUMMY_OP395_groupi_g2432  CI v -> CO v  ADDFX1    0.033  0.915    9.696  
      WALLACE_CSA_DUMMY_OP395_groupi_g2431  CI v -> CO v  ADDFX1    0.033  0.948    9.729  
      WALLACE_CSA_DUMMY_OP395_groupi_g2430  CI v -> CO v  ADDFX1    0.033  0.981    9.762  
      WALLACE_CSA_DUMMY_OP395_groupi_g2429  CI v -> CO v  ADDFX1    0.033  1.014    9.795  
      WALLACE_CSA_DUMMY_OP395_groupi_g2428  CI v -> CO v  ADDFX1    0.033  1.047    9.828  
      WALLACE_CSA_DUMMY_OP395_groupi_g2427  CI v -> CO v  ADDFX1    0.033  1.080    9.861  
      WALLACE_CSA_DUMMY_OP395_groupi_g2426  CI v -> CO v  ADDFX1    0.033  1.113    9.894  
      WALLACE_CSA_DUMMY_OP395_groupi_g2425  CI v -> CO v  ADDFX1    0.033  1.146    9.927  
      WALLACE_CSA_DUMMY_OP395_groupi_g2424  CI v -> CO v  ADDFX1    0.032  1.178    9.959  
      WALLACE_CSA_DUMMY_OP395_groupi_g2423  B v -> Y ^    XNOR2X1   0.026  1.204    9.985  
      fir_filter_sum_r_reg[29][22]          D ^           DFFHQX1   0.000  1.204    9.985  
      --------------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin fir_filter_sum_r_reg[0][22]/CK 
Endpoint:   fir_filter_sum_r_reg[0][22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: fir_filter_din_r_reg[1]/QN    (^) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                  10.000
= Required Time                 9.985
- Arrival Time                  1.202
= Slack Time                    8.783
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------------------------------------------------------------------------------
      Instance                                                                           Arc           Cell      Delay  Arrival  Required  
                                                                                                                        Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------------
      fir_filter_din_r_reg[1]                                                            CK ^          -         -      0.000    8.783  
      fir_filter_din_r_reg[1]                                                            CK ^ -> QN ^  DFFRX4    0.207  0.207    8.990  
      hi_fo_buf118959                                                                    A ^ -> Y ^    CLKBUFX3  0.171  0.378    9.161  
      g110689                                                                            A ^ -> Y v    NOR2XL    0.069  0.447    9.230  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6361  A v -> S ^    ADDFX1    0.056  0.503    9.286  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6310  A ^ -> S v    ADDFX1    0.050  0.553    9.336  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6288  A v -> CO v   ADDFX1    0.034  0.587    9.370  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6276  CI v -> CO v  ADDFX1    0.033  0.620    9.403  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6269  CI v -> CO v  ADDFX1    0.033  0.653    9.436  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6264  CI v -> CO v  ADDFX1    0.033  0.686    9.469  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6259  CI v -> CO v  ADDFX1    0.033  0.719    9.502  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6258  CI v -> CO v  ADDFX1    0.033  0.752    9.535  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6257  CI v -> CO v  ADDFX1    0.033  0.785    9.568  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6256  CI v -> CO v  ADDFX1    0.033  0.818    9.601  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6255  CI v -> CO v  ADDFX1    0.033  0.851    9.634  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6254  CI v -> CO v  ADDFX1    0.033  0.884    9.667  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6253  CI v -> CO v  ADDFX1    0.033  0.917    9.700  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6252  CI v -> CO v  ADDFX1    0.033  0.950    9.733  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6251  CI v -> CO v  ADDFX1    0.033  0.983    9.766  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6250  CI v -> CO v  ADDFX1    0.033  1.016    9.799  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6249  CI v -> CO v  ADDFX1    0.033  1.049    9.832  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6248  CI v -> CO v  ADDFX1    0.033  1.082    9.865  
      fir_filter_generate_multipliers[0].multiplier_WALLACE_CSA_DUMMY_OP11_groupi_g6247  CI v -> S v   ADDFX1    0.046  1.128    9.911  
      g52358                                                                             A v -> Y ^    INVX1     0.008  1.136    9.919  
      fir_filter_generate_multipliers[0].multiplier_inc_add_39_35_g291                   B ^ -> Y v    NAND2X1   0.010  1.146    9.929  
      fir_filter_generate_multipliers[0].multiplier_inc_add_39_35_g289                   A v -> Y ^    XNOR2X1   0.031  1.177    9.960  
      g119099                                                                            A1 ^ -> Y ^   AO22XL    0.025  1.202    9.985  
      fir_filter_sum_r_reg[0][22]                                                        D ^           DFFHQX1   0.000  1.202    9.985  
      -----------------------------------------------------------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin fir_filter_sum_r_reg[15][22]/CK 
Endpoint:   fir_filter_sum_r_reg[15][22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: fir_filter_din_r_reg[1]/QN     (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.000
- Setup                         0.015
+ Phase Shift                  10.000
= Required Time                 9.985
- Arrival Time                  1.200
= Slack Time                    8.785
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------------------------------------------------------------------------
      Instance                                                                     Arc           Cell      Delay  Arrival  Required  
                                                                                                                  Time     Time  
      -----------------------------------------------------------------------------------------------------------------------------
      fir_filter_din_r_reg[1]                                                      CK ^          -         -      0.000    8.785  
      fir_filter_din_r_reg[1]                                                      CK ^ -> QN v  DFFRX4    0.210  0.210    8.995  
      hi_fo_buf118959                                                              A v -> Y v    CLKBUFX3  0.164  0.374    9.159  
      g113691                                                                      B v -> Y ^    NOR2XL    0.077  0.451    9.236  
      csa_tree_fir_filter_generate_multipliers[15].multiplier_add_51_23_I11_g6741  A ^ -> S ^    ADDFX1    0.056  0.507    9.292  
      csa_tree_fir_filter_generate_multipliers[15].multiplier_add_51_23_I11_g6696  B ^ -> S ^    ADDFX1    0.051  0.558    9.343  
      csa_tree_fir_filter_generate_multipliers[15].multiplier_add_51_23_I11_g6678  CI ^ -> S ^   ADDFX1    0.046  0.604    9.389  
      g117168                                                                      AN ^ -> Y ^   NOR2BX1   0.021  0.625    9.410  
      WALLACE_CSA_DUMMY_OP367_groupi_g2456                                         B ^ -> S v    ADDFX1    0.054  0.679    9.464  
      WALLACE_CSA_DUMMY_OP367_groupi_g2438                                         A v -> CO v   ADDFX1    0.034  0.713    9.498  
      WALLACE_CSA_DUMMY_OP367_groupi_g2437                                         CI v -> CO v  ADDFX1    0.033  0.746    9.531  
      WALLACE_CSA_DUMMY_OP367_groupi_g2436                                         CI v -> CO v  ADDFX1    0.033  0.779    9.564  
      WALLACE_CSA_DUMMY_OP367_groupi_g2435                                         CI v -> CO v  ADDFX1    0.033  0.812    9.597  
      WALLACE_CSA_DUMMY_OP367_groupi_g2434                                         CI v -> CO v  ADDFX1    0.033  0.845    9.630  
      WALLACE_CSA_DUMMY_OP367_groupi_g2433                                         CI v -> CO v  ADDFX1    0.033  0.878    9.663  
      WALLACE_CSA_DUMMY_OP367_groupi_g2432                                         CI v -> CO v  ADDFX1    0.033  0.911    9.696  
      WALLACE_CSA_DUMMY_OP367_groupi_g2431                                         CI v -> CO v  ADDFX1    0.033  0.944    9.729  
      WALLACE_CSA_DUMMY_OP367_groupi_g2430                                         CI v -> CO v  ADDFX1    0.033  0.977    9.762  
      WALLACE_CSA_DUMMY_OP367_groupi_g2429                                         CI v -> CO v  ADDFX1    0.033  1.010    9.795  
      WALLACE_CSA_DUMMY_OP367_groupi_g2428                                         CI v -> CO v  ADDFX1    0.033  1.043    9.828  
      WALLACE_CSA_DUMMY_OP367_groupi_g2427                                         CI v -> CO v  ADDFX1    0.033  1.076    9.861  
      WALLACE_CSA_DUMMY_OP367_groupi_g2426                                         CI v -> CO v  ADDFX1    0.033  1.109    9.894  
      WALLACE_CSA_DUMMY_OP367_groupi_g2425                                         CI v -> CO v  ADDFX1    0.033  1.142    9.927  
      WALLACE_CSA_DUMMY_OP367_groupi_g2424                                         CI v -> CO v  ADDFX1    0.032  1.174    9.959  
      WALLACE_CSA_DUMMY_OP367_groupi_g2423                                         B v -> Y ^    XNOR2X1   0.026  1.200    9.985  
      fir_filter_sum_r_reg[15][22]                                                 D ^           DFFHQX1   0.000  1.200    9.985  
      -----------------------------------------------------------------------------------------------------------------------------

