# Transistors
[note0A.pdf](https://www.yuque.com/attachments/yuque/0/2023/pdf/12393765/1685522029074-030fcd08-59bf-44d8-9339-7658a323a4f7.pdf)
[note1.pdf](https://www.yuque.com/attachments/yuque/0/2023/pdf/12393765/1685522029161-7d9f92aa-a383-4132-9359-0b9f14be5967.pdf)
[lecture1B.pdf](https://www.yuque.com/attachments/yuque/0/2023/pdf/12393765/1685522215637-052c8740-3802-45a2-97db-c9cd2e751244.pdf)
[lecture2.pdf](https://www.yuque.com/attachments/yuque/0/2023/pdf/12393765/1685522215721-9d55e9a6-7459-4f44-8fc5-e31c612a485c.pdf)
[lecture3.pdf](https://www.yuque.com/attachments/yuque/0/2023/pdf/12393765/1685522215714-3babaf48-22c8-4992-b08a-6f780890a4de.pdf)
## Introduction
> We can understand computers as a set of blocks that perform digital logic operations, one after the another. You might be familiar with logic in the form of `AND` and `OR` operations in `if` statements while programming. 
> - **Logic gates** are circuits that behave in a manner compatible with those logical operations. For this, high voltages are traditionally used to represent a logical `1` or `TRUE` and low voltages are traditionally used to represent a logical `0` or `FALSE`. These logical gate circuits are constructed out of physical devices called transistors.  
> - **An inverter** takes a boolean input and outputs the logical inverse: a `0` (low) maps to a `1` (high) and a `1` (high) maps to a `0` (low).  
> - **The speed of computers** is related to how quickly logical blocks can change their state and thus perform logic (for example, how quickly an inverter can output a `0` after its input changes to a `1`). 
> 
![image.png](Transistors&Logics.assets/10f9862a408b7e9ebfa6c0d158a561a9_MD5.png)


## Terminals
> **å¯¹äºŽä¸€ä¸ª**`**Transistors**`**æ¥è¯´ï¼Œæœ‰ä¸‰ä¸ª**`**Terminals**`**:**
> 1. `Source Terminal`: ç”¨$S$è¡¨ç¤ºï¼Œç”µåŽ‹å€¼ä¸º$V_S$ã€‚
> 2. `Destination Terminal`: ç”¨$D$è¡¨ç¤ºï¼Œç”µåŽ‹å€¼ä¸º$V_D$ã€‚
> 3. `Gate Terminal`: ç”¨$G$è¡¨ç¤ºï¼Œç”µåŽ‹å€¼ä¸º$V_G$ã€‚$V_G$çš„ç”µåŽ‹å¤§å°é—´æŽ¥å†³å®šäº†`Source`å’Œ`Destination Terminal`ä¹‹é—´çš„ç”µè·¯æ˜¯å¦è¿žé€šã€‚
> 4. `Gate Voltage`: $V_{GS}=V_G-V_S$, ä¹Ÿå°±æ˜¯è¯´`Gate`å¤„çš„ç”µåŽ‹å’Œ`Source`å¤„çš„ç”µåŽ‹çš„å·®å€¼ã€‚



# Basic Transistors
## Delayed Behaviors
> ![image.png](Transistors&Logics.assets/ddf2fb6bf3d1cea267c5731e3e0d2c85_MD5.png)
> ä¸ºäº†èƒ½å¤Ÿå¯¹ä¸Šè¿°çš„`Delay`æ¥å»ºæ¨¡ï¼Œæˆ‘ä»¬éœ€è¦å¼•å…¥ä¸€ç§æ–°çš„`Transistor`æ¨¡åž‹ï¼Œç§°ä¸º`Transistor Resistor-Switch Model`ã€‚



## NMOS Transistor
> **Verbal Definition:**
> NMOS transistor is:
> 1. **On** if the gate voltage $V_{GS}$ is greater than some small positive threshold $V_{tn}$. 
> 2. **Off** if the gate voltage $V_{GS}$ is less than some small positive threshold $V_{tn}$. 
> 3. This means that an NMOS transistor is on when the gate voltage is sufficiently higher than the source voltage. The threshold voltage tells us how much higher it needs to be.
> 
**Simple Model(æ‰€æœ‰**`**Switch**`**åœ¨è¾¾åˆ°é˜ˆå€¼æ¡ä»¶æ—¶ç«‹åˆ»å…³é—­æˆ–è€…å¼€å¯):**
> ![image.png](Transistors&Logics.assets/2c4f4e7710b533d3b78ff9fec24ffada_MD5.png)
> - æˆ‘ä»¬ä¸€èˆ¬å‡è®¾$V_{th}$æ˜¯ä¸€ä¸ªæå‰å†³å®šçš„`Positive Constant`ã€‚
> - å½“$V_{GS} \geq V_{t_n}$æ—¶ï¼Œ`Switch is on`ã€‚
> - å½“$V_{GS} < V_{t_n}$æ—¶ï¼Œ`Switch is off`ï¼Œæ­¤æ—¶ç”µè·¯æ˜¯ä¸€ä¸ª`Open Circuit`ï¼ˆNo path from gate to source, no path from gate to destinationï¼‰ã€‚
> 
**Real Model: æˆ‘ä»¬ä¼šç”¨ä¸€ä¸ªç”µå®¹å’Œç”µé˜»è¡¨ç¤º**`**NMOS**`**æ¥æ¨¡æ‹Ÿ**`**Delayed Behavior**`**:**
> ![image.png](Transistors&Logics.assets/be62c60e781ce297870c5cc7e798e640_MD5.png)



## PMOS Transistor
> **Verbal Definition:**
>  A PMOS transistor is on if the gate voltage $V_{GS}$ is less than a small negative threshold âˆ’$|V_{tp}|$. This means that a PMOS transistor is on when the gate voltage is sufficiently lower than the source voltage. The threshold voltage tells us how much lower it needs to be.  
> **Technical Definition:**
> ![image.png](Transistors&Logics.assets/095173f6d832844b24c76a73b35ff01f_MD5.png)
> **æˆ‘ä»¬å®šä¹‰:**
> 1. $V_{GS}=V_G-V_S$
> 2. $V_{SG}=V_S-V_G$
> 
å½“`Switch is on`:
> $V_{GS}\leq -|V_{t_p}|$or $V_{SG}\geq|V_{t_p}|$
> å½“`Switch is off`:
> $V_{GS}> -|V_{t_p}|$or $V_{SG}< |V_{t_p}|$
> **Real Model: æˆ‘ä»¬ä¼šç”¨ä¸€ä¸ªç”µå®¹å’Œç”µé˜»è¡¨ç¤º**`**PMOS**`**æ¥æ¨¡æ‹Ÿ**`**Delayed Behavior**`**:**
> ![image.png](Transistors&Logics.assets/48eb3f63fefbe3427384846d74c753b2_MD5.png)


## NMOS vs PMOS
> ç®€å•ç†è§£:
> `NMOS`:
>  $V_{in}\uparrow$: Closed
>  $V_{in}\downarrow$: Open
> `PMOS`:
>  $V_{in}\uparrow$: Open
>  $V_{in}\downarrow$: Closed


## Charge Puddle Model - Physics
> ![image.png](Transistors&Logics.assets/e2ddce5edb73566f5d5cc6d722067d76_MD5.png)




# Logic Gates
## NOT GATE - CMOS
### Definition
> ![image.png](Transistors&Logics.assets/89fb66ad9b3167e32d0e30bbfa5b680a_MD5.png)
> ðŸ””åœ¨ä¸Šå›¾ä¸­æˆ‘ä»¬æœ‰å¦‚ä¸‹çš„`Notations`:
> - $V_{thn}$è¡¨ç¤º`NMOS`ä¸­çš„`Threshold`
> - $V_{thp}$è¡¨ç¤º`PMOS`ä¸­çš„`Threshold`
> - $V_{SS}=0V$è¡¨ç¤ºæŽ¥åœ°`Terminal` 
> - $V_{dd}$è¡¨ç¤ºæœ€ä¸Šç«¯çš„`Terminal`
> 
![image.png](Transistors&Logics.assets/a0eb11d9b300be3aa9e11467b7c2e6ec_MD5.png)
> ðŸ””æˆ‘ä»¬ä¸€èˆ¬ä¼šæœ‰ä»¥ä¸‹å‡è®¾:
> 1. $V_{thn}+|V_{thp}|\geq V_{dd}$æ—¶
> 2. $0\leq V_{thn}\leq V_{dd}$
> 3. $0\leq |V_{thp}|\leq V_{dd}$
> 
**å½“ä¸Šè¿°ä¸‰ä¸ªæ¡ä»¶éƒ½æ»¡è¶³æ—¶ï¼Œå½“å·¦ä¾§è¾“å…¥**$V_{in}$**æ—¶æœ‰ä¸”ä»…æœ‰ä¸€ä¸ª**`**Transistor**`**çš„ç”µè·¯ä¼šè¢«æŽ¥é€š**ï¼ˆAlso a Sanity Check, ä¸¤ä¸ªé€šè·¯ä¸èƒ½åŒæ—¶æŽ¥é€šï¼‰ï¼š
> 1. å½“è¾“å…¥çš„ç”µåŽ‹$V_{in}=0V$(`Logic 0 False`)æ—¶ï¼Œè¾“å‡ºçš„ç”µåŽ‹$V_{out}=V_{dd}=[0.7V,1.0V]$:
> 
![image.png](Transistors&Logics.assets/d946b10d826034aa08a68cbd390bc325_MD5.png)
> 2. å½“è¾“å…¥çš„ç”µåŽ‹$V_{in}=V_{dd}=1V$(`Logic 1ï¼ŒTrue`)æ—¶, è¾“å‡ºçš„ç”µåŽ‹æ˜¯$0V$, ç›¸å½“äºŽ$not~V_{in}$:
> 
![image.png](Transistors&Logics.assets/ced72f91a72bbc58a1cbc1496b446cd5_MD5.png)
> **Real Model:**
> ![image.png](Transistors&Logics.assets/e4893a436e75e1f1e4e277895dec2f91_MD5.png)



### Circuit Analysis Caveats
> ![image.png](Transistors&Logics.assets/24d3fe89bf367f256a460701a0f43a21_MD5.png)
> å¦‚æžœæ­¤æ—¶$V_{in}=5V$, åˆ™$V_{GS, P}=V_{in}-V_{DD}=0V$, æ‰€ä»¥`PMOS`æ˜¯`Closed`ï¼Œè€Œ$V_{GS,N}=V_{in}-0V=5V$, æ‰€ä»¥`NMOS`æ˜¯`Open`çš„ã€‚
> æ­¤æ—¶è¦æ³¨æ„æˆ‘ä»¬ä¸éœ€è¦æŠŠä¸¤ä¸ªç”µå®¹è€ƒè™‘è¿›æ¥ï¼Œå› ä¸ºè¿™ä¸¤ä¸ªç”µå®¹ä¸¤ç«¯çš„ç”µåŽ‹éƒ½æ˜¯ä¸å˜çš„ï¼Œæ‰€ä»¥ç”µæµå‡ä¸ºé›¶ï¼Œå¯ä»¥çœ‹æˆ`Open Circuit`ã€‚
> ![image.png](Transistors&Logics.assets/bea2e91a396ae45e25a9dea884aecc9c_MD5.png)
> åªéœ€è¦è€ƒè™‘ä¸‹é¢çš„æ¨¡åž‹å³å¯:
> ![image.png](Transistors&Logics.assets/13f4c90ad729a53270a7d333ba094708_MD5.png)

 




## Multi-NOT GATE - Ring Oscillator
> ![image.png](Transistors&Logics.assets/85ac0a49a466e3c38fdaec820d937422_MD5.png)
> **Real Model:**
> ![image.png](Transistors&Logics.assets/d5024211e50ea0eccf2246a494aaef52_MD5.png)



## NAND GATE
> **From Discussion 01A Fa21**
> ![image.png](Transistors&Logics.assets/1c86ca720f24a5f7739c808295202260_MD5.png)

**Proof of Validity**![image.png](Transistors&Logics.assets/15da8132d945fc4ecb0b1c01c06f3ccf_MD5.png)



# Cascading Logic
## Example 1 - Low to High
### Circuit Modelâ­â­â­â­â­
> ![image.png](Transistors&Logics.assets/ae87ea03bdd9157f0d16db3b9ea00d50_MD5.png)
> **â”: ä¸ºä»€ä¹ˆ**$V_x(0)=V_{DD}$**?**
> è¿™æ¶‰åŠåˆ°ç”µè·¯ç¨³å®šï¼Œå› ä¸ºåœ¨$V_{in}=0V$ç»è¿‡å¾ˆé•¿æ—¶é—´åŽï¼Œç”µè·¯æœ€ç»ˆä¼šè¶‹äºŽç¨³å®šï¼Œæ­¤æ—¶ç”µè·¯ä¸­ä¸åº”è¯¥æœ‰ç”µæµï¼Œæ‰€ä»¥ç”µå®¹$C_{GP,2},C_{GN,2}$ä¸¤ç«¯çš„ç”µåŽ‹å‡ä¸ºé›¶ï¼Œæ‰€ä»¥$V_x=V_{DD}$ã€‚
> ä¹Ÿå¯ä»¥å‚è€ƒ`Example 2`ä¸­çš„æŽ¨å¯¼ã€‚
> **â”ï¼šä¸ºä»€ä¹ˆä¸éœ€è¦è€ƒè™‘å·¦ä¾§ç”µå®¹å’Œå³ä¾§ç”µé˜»ï¼ˆä¸ºä»€ä¹ˆåªè¦è€ƒè™‘ä¸‰ä¸ªç”µå­å…ƒä»¶å°±èƒ½å¾—åˆ°ç›®æ ‡ç”µåŽ‹æ–¹ç¨‹ï¼‰ï¼Ÿ**
> å› ä¸ºæµç»å·¦ä¾§ç”µå®¹å’Œå³ä¾§ç”µé˜»çš„ç”µæµä¸ä¼šå¯¹ä¸­é—´çš„ç”µåŽ‹è®¡ç®—äº§ç”Ÿå½±å“ã€‚æˆ‘ä»¬çš„KCLåªéœ€è¦å…³æ³¨ä¸‰ä¸ªç”µå­å…ƒä»¶å³å¯ã€‚
> **å‡ ä¸ªæ³¨æ„ç‚¹:**
> 1. ä¸€æ—¦å¼€å…³é—­åˆï¼Œå·¦ä¾§ç”µå®¹å°±ä¼šè¢«`shorted`ã€‚
> 2. **ç¬¬äºŒä¸ª**`**CMOS**`**çš„ç”µé˜»ä¸éœ€è¦è€ƒè™‘ï¼ˆè®¡ç®—**$V_{out}$**çš„æ—¶å€™åªéœ€è¦è€ƒè™‘ä¸‰ä¸ªç”µå­å…ƒä»¶ï¼‰**






### Circuit Analysis(Solving Differential Equations)
> ![image.png](Transistors&Logics.assets/083065adfd62c3335045d2e8d74b2936_MD5.png)

**Set Up DE**![image.png](Transistors&Logics.assets/eadd63fb6cd8f4371248b61d0d702493_MD5.png)
**Solving DE**![image.png](Transistors&Logics.assets/89253a6f01f8edec4aeb3a0581e290f9_MD5.png)
**Sketch the Output**![image.png](Transistors&Logics.assets/56419acbd05e66956d0a1c64ea35940b_MD5.png)
**Comparative Analysis - Different Values of RC**![image.png](Transistors&Logics.assets/719c62ebfe10c85fc413f42f0f8c88e1_MD5.png)


## Example 2 - High to Low
### Circuit Model
> ![image.png](Transistors&Logics.assets/ce2b22c5675afb4006de53ef5ff5bcba_MD5.png)



### Circuit Analysis(Solving Differential Equations)
> `KCL`: $I_1+I_2+I_3=0\quad(1)$
> `Elements`: 
> 1. $V_1=I_1\cdot R_{on, n1}=V_x-V_{dd}$, $I_1=\frac{V_1}{R_{on, n1}}$
> 2. $I_2=C_{G_{n2}}\cdot \frac{dV_2}{dt}$, $V_2=V_x$
> 3. $I_3=C_{G_{p2}}\cdot \frac{dV_3}{dt}$, $V_3=V_x-V_{dd}$
> 
å°†`Elements`ä»£å…¥$(1)$ä¸­æœ‰:
> ![image.png](Transistors&Logics.assets/b5f30bdbba0b184be95d09dc7f1df7f8_MD5.png)




## Equivalent Circuit
> **HW02 Sp23 P4**
> ![image.png](Transistors&Logics.assets/1012aae1201f0909fef2e5e90f683d3e_MD5.png)

**(a) NMOS**![image.png](Transistors&Logics.assets/a9a834e84383aea46936e9896b332b99_MD5.png)
**(b) PMOS**![image.png](Transistors&Logics.assets/e8fba6d0d98f212770e7e50ea05f5d06_MD5.png)
**(c) CMOS**![image.png](Transistors&Logics.assets/de7907449f5e34419a05e0bc9a1107eb_MD5.png)


## Cascading Circuit
> **HW01 Fa21 P7**
> ![image.png](Transistors&Logics.assets/aab49386c0d2cfea1aa5162b1cb6b26f_MD5.png)

**(a)**![image.png](Transistors&Logics.assets/e63d3546efcb90fca05359b0c4c2c5b6_MD5.png)
**(b)**![image.png](Transistors&Logics.assets/35f89ebf8753f8753ed48f9625f7d836_MD5.png)
**(c)**![image.png](Transistors&Logics.assets/d39cca270332e22f771e74969e569cc8_MD5.png)
**(d)**![image.png](Transistors&Logics.assets/9bdbedcb854fc5006553bdde21f71137_MD5.png)



# Transistors with RC Circuit
> **Disc02A Sp23 P1**
> ä¹‹å‰çš„`Transistor`æ¨¡åž‹æˆ‘ä»¬éƒ½æ˜¯å‡è®¾`Gate`æ˜¯ç›´æŽ¥å’Œ$V_{in}$ç›¸è¿žçš„ï¼Œæ‰€ä»¥$V_{in}$çš„å˜åŒ–ä¼šç«‹å³ååº”åˆ°$V_G$ä¸Šï¼Œä½†æ˜¯æœ¬é¢˜ä¸­æˆ‘ä»¬ç§»é™¤è¿™ä¸€å‡è®¾ï¼Œæˆ‘ä»¬æŽ¢ç©¶å¦‚æžœ$V_{in}$å’Œ`Gate`ä¹‹é—´æœ‰ä¸€ä¸ªç”µé˜»çš„æƒ…å†µï¼Œè¿™å…¶å®žå°±æ˜¯æœ€ç®€å•çš„`RC`ç”µè·¯ï¼Œå¦‚ä¸‹å›¾æ‰€ç¤º:
> ![image.png](Transistors&Logics.assets/0290bad4d4e33c70059dae8693831a54_MD5.png)
> æˆ‘ä»¬ä¼šæŽ¢ç©¶ä¸åŒçš„`NMOS`æ¨¡åž‹ä¸‹$V_{out}$çš„å˜åŒ–æƒ…å†µ, å…·ä½“æœ‰å¦‚ä¸‹å››ç§:
> ![image.png](Transistors&Logics.assets/a0f7128667eda01927df4b2b8d2ef7ad_MD5.png)



## Model I
> ![image.png](Transistors&Logics.assets/76a25d26b8ce5123c29dedccb14fa7e0_MD5.png)



## Model II
> ![image.png](Transistors&Logics.assets/6559afd4b0b85549b52ace5152cca49f_MD5.png)




## Model III/ IV: RC Circuit
> `Model III`å’Œ`Model IV`å…¶å®žå°±æ˜¯æœ€åŸºæœ¬çš„`RC Circuit`, å¦‚ä¸‹å›¾æ‰€ç¤º:
> ![image.png](Transistors&Logics.assets/cdf53595434795695f68f70b586060d6_MD5.png)


