{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735629482633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735629482634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 15:18:02 2024 " "Processing started: Tue Dec 31 15:18:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735629482634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629482634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629482634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735629482904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735629482904 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 tb_MEND_BYTE.V(55) " "Verilog HDL Expression warning at tb_MEND_BYTE.V(55): truncated literal to match 24 bits" {  } { { "Src/oversamping/tb_MEND_BYTE.V" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/tb_MEND_BYTE.V" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1735629490388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oversamping/tb_mend_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oversamping/tb_mend_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSEND_BYTE_tb " "Found entity 1: MSEND_BYTE_tb" {  } { { "Src/oversamping/tb_MEND_BYTE.V" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/tb_MEND_BYTE.V" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modsim/tb_dead.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modsim/tb_dead.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_tb " "Found entity 1: dead_tb" {  } { { "Src/modsim/tb_dead.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/modsim/tb_dead.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "fifo_tx.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/fifo_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oversamping/msend_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oversamping/msend_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSEND_BYTE " "Found entity 1: MSEND_BYTE" {  } { { "Src/oversamping/MSEND_BYTE.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/MSEND_BYTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oversamping/des.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oversamping/des.v" { { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "Src/oversamping/des.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/des.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oversamping/crc_10.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oversamping/crc_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_10 " "Found entity 1: crc_10" {  } { { "Src/oversamping/crc_10.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/crc_10.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oversamping/cdr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oversamping/cdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdr " "Found entity 1: cdr" {  } { { "Src/oversamping/cdr.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/cdr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/up_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file src/up_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sign " "Found entity 1: up_sign" {  } { { "Src/up_sign.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/up_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_deal.v 3 3 " "Found 3 design units, including 3 entities, in source file src/sign_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_deal " "Found entity 1: sign_deal" {  } { { "Src/sign_deal.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/sign_deal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490401 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm " "Found entity 2: alarm" {  } { { "Src/sign_deal.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/sign_deal.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490401 ""} { "Info" "ISGN_ENTITY_NAME" "3 error " "Found entity 3: error" {  } { { "Src/sign_deal.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/sign_deal.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rcvr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rcvr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcvr " "Found entity 1: rcvr" {  } { { "Src/rcvr.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/rcvr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_up.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_up " "Found entity 1: pwm_up" {  } { { "Src/pwm_up.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_down.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_down " "Found entity 1: pwm_down" {  } { { "Src/pwm_down.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/init.v 1 1 " "Found 1 design units, including 1 entities, in source file src/init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "Src/init.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/down_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file src/down_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_deal " "Found entity 1: down_deal" {  } { { "Src/down_deal.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/down_deal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/define.v 0 0 " "Found 0 design units, including 0 entities, in source file src/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dead.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dead.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead " "Found entity 1: dead" {  } { { "Src/dead.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/dead.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "Src/ad.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/ad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735629490405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "col4in top.v(125) " "Verilog HDL Implicit Net warning at top.v(125): created implicit net for \"col4in\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "col3in top.v(125) " "Verilog HDL Implicit Net warning at top.v(125): created implicit net for \"col3in\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "col2in top.v(125) " "Verilog HDL Implicit Net warning at top.v(125): created implicit net for \"col2in\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "col1in top.v(125) " "Verilog HDL Implicit Net warning at top.v(125): created implicit net for \"col1in\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735629490429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col4in top.v(125) " "Verilog HDL or VHDL warning at top.v(125): object \"col4in\" assigned a value but never read" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735629490429 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col3in top.v(125) " "Verilog HDL or VHDL warning at top.v(125): object \"col3in\" assigned a value but never read" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735629490429 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col2in top.v(125) " "Verilog HDL or VHDL warning at top.v(125): object \"col2in\" assigned a value but never read" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735629490429 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col1in top.v(125) " "Verilog HDL or VHDL warning at top.v(125): object \"col1in\" assigned a value but never read" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735629490429 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:init " "Elaborating entity \"init\" for hierarchy \"init:init\"" {  } { { "Src/top.v" "init" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:ad " "Elaborating entity \"ad\" for hierarchy \"ad:ad\"" {  } { { "Src/top.v" "ad" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_down pwm_down:pwm_down " "Elaborating entity \"pwm_down\" for hierarchy \"pwm_down:pwm_down\"" {  } { { "Src/top.v" "pwm_down" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdr pwm_down:pwm_down\|cdr:cdr " "Elaborating entity \"cdr\" for hierarchy \"pwm_down:pwm_down\|cdr:cdr\"" {  } { { "Src/pwm_down.v" "cdr" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_down.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490454 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cdr.v(166) " "Verilog HDL Case Statement information at cdr.v(166): all case item expressions in this case statement are onehot" {  } { { "Src/oversamping/cdr.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/cdr.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 "|top|pwm_down:pwm_down|cdr:cdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des pwm_down:pwm_down\|des:des " "Elaborating entity \"des\" for hierarchy \"pwm_down:pwm_down\|des:des\"" {  } { { "Src/pwm_down.v" "des" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_down.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_10 pwm_down:pwm_down\|des:des\|crc_10:crc_gene " "Elaborating entity \"crc_10\" for hierarchy \"pwm_down:pwm_down\|des:des\|crc_10:crc_gene\"" {  } { { "Src/oversamping/des.v" "crc_gene" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/oversamping/des.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_deal pwm_down:pwm_down\|down_deal:down_deal " "Elaborating entity \"down_deal\" for hierarchy \"pwm_down:pwm_down\|down_deal:down_deal\"" {  } { { "Src/pwm_down.v" "down_deal" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_down.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bypass_cmd down_deal.v(94) " "Verilog HDL Always Construct warning at down_deal.v(94): inferring latch(es) for variable \"Bypass_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/down_deal.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/down_deal.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 "|top|pwm_down:pwm_down|down_deal:down_deal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bypass_cmd down_deal.v(94) " "Inferred latch for \"Bypass_cmd\" at down_deal.v(94)" {  } { { "Src/down_deal.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/down_deal.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 "|top|pwm_down:pwm_down|down_deal:down_deal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead pwm_down:pwm_down\|dead:dead " "Elaborating entity \"dead\" for hierarchy \"pwm_down:pwm_down\|dead:dead\"" {  } { { "Src/pwm_down.v" "dead" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_down.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_up pwm_up:pwm_up " "Elaborating entity \"pwm_up\" for hierarchy \"pwm_up:pwm_up\"" {  } { { "Src/top.v" "pwm_up" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_deal pwm_up:pwm_up\|sign_deal:sign_deal " "Elaborating entity \"sign_deal\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\"" {  } { { "Src/pwm_up.v" "sign_deal" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_up.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1 " "Elaborating entity \"error\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1\"" {  } { { "Src/sign_deal.v" "t1" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/sign_deal.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f " "Elaborating entity \"alarm\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\"" {  } { { "Src/sign_deal.v" "uv_f" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/sign_deal.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sign pwm_up:pwm_up\|up_sign:up_sign " "Elaborating entity \"up_sign\" for hierarchy \"pwm_up:pwm_up\|up_sign:up_sign\"" {  } { { "Src/pwm_up.v" "up_sign" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/pwm_up.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSEND_BYTE pwm_up:pwm_up\|up_sign:up_sign\|MSEND_BYTE:MSEND_BYTE " "Elaborating entity \"MSEND_BYTE\" for hierarchy \"pwm_up:pwm_up\|up_sign:up_sign\|MSEND_BYTE:MSEND_BYTE\"" {  } { { "Src/up_sign.v" "MSEND_BYTE" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/up_sign.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735629490462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1735629490886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rect_sent GND " "Pin \"rect_sent\" is stuck at GND" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735629491067 "|top|rect_sent"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735629491067 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Src/down_deal.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/down_deal.v" 20 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1735629491067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735629491375 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col1 " "No output dependent on input pin \"col1\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735629491391 "|top|col1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col2 " "No output dependent on input pin \"col2\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735629491391 "|top|col2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col3 " "No output dependent on input pin \"col3\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735629491391 "|top|col3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col4 " "No output dependent on input pin \"col4\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735629491391 "|top|col4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rect_rcvd " "No output dependent on input pin \"rect_rcvd\"" {  } { { "Src/top.v" "" { Text "D:/temp/ZhiYuan_ING/unit_bypass/nofifo_bypass/power_unit_inGRboard_v412_4/Src/top.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735629491391 "|top|rect_rcvd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735629491391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1147 " "Implemented 1147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735629491391 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735629491391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1111 " "Implemented 1111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735629491391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735629491391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735629491470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 31 15:18:11 2024 " "Processing ended: Tue Dec 31 15:18:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735629491470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735629491470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735629491470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735629491470 ""}
