Analysis & Synthesis report for rc4
Tue Mar 21 17:07:29 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1
 17. Source assignments for fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3
 18. Source assignments for fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1
 19. Source assignments for fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3
 20. Source assignments for fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1
 21. Source assignments for fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3
 22. Source assignments for fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1
 23. Source assignments for fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3
 24. Source assignments for fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1
 25. Source assignments for fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3
 26. Source assignments for fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1
 27. Source assignments for fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3
 28. Source assignments for fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1
 29. Source assignments for fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3
 30. Source assignments for fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1
 31. Source assignments for fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3
 32. Source assignments for fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1
 33. Source assignments for fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3
 34. Source assignments for fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1
 35. Source assignments for fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3
 36. Source assignments for fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1
 37. Source assignments for fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3
 38. Source assignments for fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1
 39. Source assignments for fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3
 40. Parameter Settings for User Entity Instance: fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component
 52. Parameter Settings for Inferred Entity Instance: fsm_1:core1|lpm_divide:Mod0
 53. Parameter Settings for Inferred Entity Instance: fsm_2:core2|lpm_divide:Mod0
 54. Parameter Settings for Inferred Entity Instance: fsm_3:core3|lpm_divide:Mod0
 55. Parameter Settings for Inferred Entity Instance: fsm_4:core4|lpm_divide:Mod0
 56. altsyncram Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "control_fsm:control"
 58. Port Connectivity Checks: "fsm_4:core4|d_memory:d_mem"
 59. Port Connectivity Checks: "fsm_4:core4|e_memory:e_mem"
 60. Port Connectivity Checks: "fsm_3:core3|d_memory:d_mem"
 61. Port Connectivity Checks: "fsm_3:core3|e_memory:e_mem"
 62. Port Connectivity Checks: "fsm_2:core2|d_memory:d_mem"
 63. Port Connectivity Checks: "fsm_2:core2|e_memory:e_mem"
 64. Port Connectivity Checks: "fsm_1:core1|d_memory:d_mem"
 65. Port Connectivity Checks: "fsm_1:core1|e_memory:e_mem"
 66. In-System Memory Content Editor Settings
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 21 17:07:28 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; rc4                                             ;
; Top-level Entity Name              ; ksa                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,638                                           ;
;     Total combinational functions  ; 2,571                                           ;
;     Dedicated logic registers      ; 1,065                                           ;
; Total registers                    ; 1065                                            ;
; Total pins                         ; 91                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 20,480                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ksa                ; rc4                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Extract Verilog State Machines                                             ; Off                ; On                 ;
; Extract VHDL State Machines                                                ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                             ; 5000               ; 250                ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Auto ROM Replacement                                                       ; Off                ; On                 ;
; Auto RAM Replacement                                                       ; Off                ; On                 ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; secret_messages/msg_1_for_task2b/message.mif ; yes             ; User Memory Initialization File  ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/secret_messages/msg_1_for_task2b/message.mif ;         ;
; SevenSegmentDisplayDecoder.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/SevenSegmentDisplayDecoder.v                 ;         ;
; s_memory.v                                   ; yes             ; User Wizard-Generated File       ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/s_memory.v                                   ;         ;
; ksa.sv                                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/ksa.sv                                       ;         ;
; mem_fsm.sv                                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm.sv                                   ;         ;
; d_memory.v                                   ; yes             ; User Wizard-Generated File       ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/d_memory.v                                   ;         ;
; e_memory.v                                   ; yes             ; User Wizard-Generated File       ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/e_memory.v                                   ;         ;
; control_fsm.sv                               ; yes             ; User SystemVerilog HDL File      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/control_fsm.sv                               ;         ;
; mem_fsm2.sv                                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm2.sv                                  ;         ;
; mem_fsm3.sv                                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm3.sv                                  ;         ;
; mem_fsm4.sv                                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/mem_fsm4.sv                                  ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/aglobal130.inc                                         ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                                   ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                                   ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_lrh1.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_lrh1.tdf                       ;         ;
; db/altsyncram_5gd2.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_5gd2.tdf                       ;         ;
; db/altsyncram_n632.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_n632.tdf                       ;         ;
; sld_mod_ram_rom.vhd                          ; yes             ; Encrypted Megafunction           ; c:/altera/13.0.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                    ;         ;
; sld_rom_sr.vhd                               ; yes             ; Encrypted Megafunction           ; c:/altera/13.0.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;         ;
; db/altsyncram_i1i1.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_i1i1.tdf                       ;         ;
; db/altsyncram_qeh2.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_qeh2.tdf                       ;         ;
; db/altsyncram_lnc2.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_lnc2.tdf                       ;         ;
; db/altsyncram_bph1.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_bph1.tdf                       ;         ;
; db/altsyncram_fcd2.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_fcd2.tdf                       ;         ;
; db/altsyncram_l332.tdf                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/altsyncram_l332.tdf                       ;         ;
; sld_hub.vhd                                  ; yes             ; Encrypted Megafunction           ; c:/altera/13.0.1/quartus/libraries/megafunctions/sld_hub.vhd                                            ;         ;
; sld_jtag_hub.vhd                             ; yes             ; Encrypted Megafunction           ; c:/altera/13.0.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;         ;
; lpm_divide.tdf                               ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;         ;
; abs_divider.inc                              ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/abs_divider.inc                                        ;         ;
; sign_div_unsign.inc                          ; yes             ; Megafunction                     ; c:/altera/13.0.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;         ;
; db/lpm_divide_25m.tdf                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/lpm_divide_25m.tdf                        ;         ;
; db/sign_div_unsign_9kh.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/sign_div_unsign_9kh.tdf                   ;         ;
; db/alt_u_div_kve.tdf                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/alt_u_div_kve.tdf                         ;         ;
; db/add_sub_lkc.tdf                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/add_sub_lkc.tdf                           ;         ;
; db/add_sub_mkc.tdf                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/db/add_sub_mkc.tdf                           ;         ;
+----------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 2,638                    ;
;                                             ;                          ;
; Total combinational functions               ; 2571                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1412                     ;
;     -- 3 input functions                    ; 572                      ;
;     -- <=2 input functions                  ; 587                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2153                     ;
;     -- arithmetic mode                      ; 418                      ;
;                                             ;                          ;
; Total registers                             ; 1065                     ;
;     -- Dedicated logic registers            ; 1065                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 91                       ;
; Total memory bits                           ; 20480                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 810                      ;
; Total fan-out                               ; 13746                    ;
; Average fan-out                             ; 3.59                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ksa                                                                   ; 2571 (1)          ; 1065 (0)     ; 20480       ; 0            ; 0       ; 0         ; 91   ; 0            ; |ksa                                                                                                                                                                        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                                                            ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                                                            ; work         ;
;    |control_fsm:control|                                               ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|control_fsm:control                                                                                                                                                    ; work         ;
;    |fsm_1:core1|                                                       ; 499 (296)         ; 201 (105)    ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1                                                                                                                                                            ; work         ;
;       |d_memory:d_mem|                                                 ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|d_memory:d_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_bph1:auto_generated|                           ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated                                                                              ; work         ;
;                |altsyncram_fcd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_l332:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 50 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |e_memory:e_mem|                                                 ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|e_memory:e_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_i1i1:auto_generated|                           ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated                                                                              ; work         ;
;                |altsyncram_qeh2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1                                                  ; work         ;
;                   |altsyncram_lnc2:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 51 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |lpm_divide:Mod0|                                                ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|lpm_divide:Mod0                                                                                                                                            ; work         ;
;          |lpm_divide_25m:auto_generated|                               ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_9kh:divider|                              ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                                                                                  ; work         ;
;                |alt_u_div_kve:divider|                                 ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider                                                            ; work         ;
;       |s_memory:s_mem|                                                 ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|s_memory:s_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_lrh1:auto_generated|                           ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated                                                                              ; work         ;
;                |altsyncram_5gd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_n632:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 54 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |fsm_2:core2|                                                       ; 499 (296)         ; 201 (105)    ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2                                                                                                                                                            ; work         ;
;       |d_memory:d_mem|                                                 ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|d_memory:d_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_bph1:auto_generated|                           ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated                                                                              ; work         ;
;                |altsyncram_fcd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_l332:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 50 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |e_memory:e_mem|                                                 ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|e_memory:e_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_i1i1:auto_generated|                           ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated                                                                              ; work         ;
;                |altsyncram_qeh2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1                                                  ; work         ;
;                   |altsyncram_lnc2:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 51 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |lpm_divide:Mod0|                                                ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|lpm_divide:Mod0                                                                                                                                            ; work         ;
;          |lpm_divide_25m:auto_generated|                               ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_9kh:divider|                              ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                                                                                  ; work         ;
;                |alt_u_div_kve:divider|                                 ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider                                                            ; work         ;
;       |s_memory:s_mem|                                                 ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|s_memory:s_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_lrh1:auto_generated|                           ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated                                                                              ; work         ;
;                |altsyncram_5gd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_n632:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 54 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |fsm_3:core3|                                                       ; 500 (297)         ; 201 (105)    ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3                                                                                                                                                            ; work         ;
;       |d_memory:d_mem|                                                 ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|d_memory:d_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_bph1:auto_generated|                           ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated                                                                              ; work         ;
;                |altsyncram_fcd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_l332:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 50 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |e_memory:e_mem|                                                 ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|e_memory:e_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_i1i1:auto_generated|                           ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated                                                                              ; work         ;
;                |altsyncram_qeh2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1                                                  ; work         ;
;                   |altsyncram_lnc2:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 51 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |lpm_divide:Mod0|                                                ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|lpm_divide:Mod0                                                                                                                                            ; work         ;
;          |lpm_divide_25m:auto_generated|                               ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_9kh:divider|                              ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                                                                                  ; work         ;
;                |alt_u_div_kve:divider|                                 ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider                                                            ; work         ;
;       |s_memory:s_mem|                                                 ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|s_memory:s_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_lrh1:auto_generated|                           ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated                                                                              ; work         ;
;                |altsyncram_5gd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_n632:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 54 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |fsm_4:core4|                                                       ; 501 (298)         ; 201 (105)    ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4                                                                                                                                                            ; work         ;
;       |d_memory:d_mem|                                                 ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|d_memory:d_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_bph1:auto_generated|                           ; 50 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated                                                                              ; work         ;
;                |altsyncram_fcd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_l332:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 50 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |e_memory:e_mem|                                                 ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|e_memory:e_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_i1i1:auto_generated|                           ; 51 (0)            ; 31 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated                                                                              ; work         ;
;                |altsyncram_qeh2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1                                                  ; work         ;
;                   |altsyncram_lnc2:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 51 (31)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |lpm_divide:Mod0|                                                ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|lpm_divide:Mod0                                                                                                                                            ; work         ;
;          |lpm_divide_25m:auto_generated|                               ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_9kh:divider|                              ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                                                                                  ; work         ;
;                |alt_u_div_kve:divider|                                 ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider                                                            ; work         ;
;       |s_memory:s_mem|                                                 ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|s_memory:s_mem                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_lrh1:auto_generated|                           ; 54 (0)            ; 34 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated                                                                              ; work         ;
;                |altsyncram_5gd2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1                                                  ; work         ;
;                   |altsyncram_n632:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 54 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:auto_hub|                                                  ; 439 (1)           ; 261 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 438 (392)         ; 261 (231)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 29 (29)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                         ;
; fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; secret_messages/msg_1_for_task2b/message.mif ;
; fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None                                         ;
; fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                         ;
; fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; secret_messages/msg_1_for_task2b/message.mif ;
; fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None                                         ;
; fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                         ;
; fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; secret_messages/msg_1_for_task2b/message.mif ;
; fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None                                         ;
; fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                         ;
; fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; secret_messages/msg_1_for_task2b/message.mif ;
; fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_1:core1|d_memory:d_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/d_memory.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_1:core1|e_memory:e_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/e_memory.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_1:core1|s_memory:s_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/s_memory.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_2:core2|d_memory:d_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/d_memory.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_2:core2|e_memory:e_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/e_memory.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_2:core2|s_memory:s_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/s_memory.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_3:core3|d_memory:d_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/d_memory.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_3:core3|e_memory:e_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/e_memory.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_3:core3|s_memory:s_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/s_memory.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_4:core4|d_memory:d_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/d_memory.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_4:core4|e_memory:e_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/e_memory.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ksa|fsm_4:core4|s_memory:s_mem ; C:/Users/Sammie J/Documents/CPEN 311/Lab4/Lab 4 - Original/s_memory.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; control_fsm:control|LEDR[14]                        ; control_fsm:control|LEDR[0]  ; yes                    ;
; control_fsm:control|LEDR[15]                        ; control_fsm:control|LEDR[15] ; yes                    ;
; control_fsm:control|LEDR[16]                        ; fsm_1:core1|LEDG[7]          ; yes                    ;
; control_fsm:control|LEDG[0]                         ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|LEDG[1]                         ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|LEDG[2]                         ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|LEDG[7]                         ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[0]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[1]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[2]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[3]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[4]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[5]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[6]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[7]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[8]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[9]                   ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[10]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[11]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[12]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[13]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[14]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[15]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[16]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[17]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[18]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[19]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[20]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[21]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[22]                  ; control_fsm:control|always0  ; yes                    ;
; control_fsm:control|secret_key[23]                  ; control_fsm:control|always0  ; yes                    ;
; Number of user-specified and inferred latches = 31  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                      ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; fsm_4:core4|state[6..31]                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; fsm_3:core3|state[6..31]                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; fsm_2:core2|state[6..31]                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; fsm_1:core1|state[6..31]                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; fsm_4:core4|address_m[0]                                                                                                                           ; Merged with fsm_4:core4|address_d[0]   ;
; fsm_4:core4|address_m[1]                                                                                                                           ; Merged with fsm_4:core4|address_d[1]   ;
; fsm_4:core4|address_m[2]                                                                                                                           ; Merged with fsm_4:core4|address_d[2]   ;
; fsm_4:core4|address_m[3]                                                                                                                           ; Merged with fsm_4:core4|address_d[3]   ;
; fsm_4:core4|address_m[4]                                                                                                                           ; Merged with fsm_4:core4|address_d[4]   ;
; fsm_3:core3|address_m[0]                                                                                                                           ; Merged with fsm_3:core3|address_d[0]   ;
; fsm_3:core3|address_m[1]                                                                                                                           ; Merged with fsm_3:core3|address_d[1]   ;
; fsm_3:core3|address_m[2]                                                                                                                           ; Merged with fsm_3:core3|address_d[2]   ;
; fsm_3:core3|address_m[3]                                                                                                                           ; Merged with fsm_3:core3|address_d[3]   ;
; fsm_3:core3|address_m[4]                                                                                                                           ; Merged with fsm_3:core3|address_d[4]   ;
; fsm_2:core2|address_m[0]                                                                                                                           ; Merged with fsm_2:core2|address_d[0]   ;
; fsm_2:core2|address_m[1]                                                                                                                           ; Merged with fsm_2:core2|address_d[1]   ;
; fsm_2:core2|address_m[2]                                                                                                                           ; Merged with fsm_2:core2|address_d[2]   ;
; fsm_2:core2|address_m[3]                                                                                                                           ; Merged with fsm_2:core2|address_d[3]   ;
; fsm_2:core2|address_m[4]                                                                                                                           ; Merged with fsm_2:core2|address_d[4]   ;
; fsm_1:core1|address_m[0]                                                                                                                           ; Merged with fsm_1:core1|address_d[0]   ;
; fsm_1:core1|address_m[1]                                                                                                                           ; Merged with fsm_1:core1|address_d[1]   ;
; fsm_1:core1|address_m[2]                                                                                                                           ; Merged with fsm_1:core1|address_d[2]   ;
; fsm_1:core1|address_m[3]                                                                                                                           ; Merged with fsm_1:core1|address_d[3]   ;
; fsm_1:core1|address_m[4]                                                                                                                           ; Merged with fsm_1:core1|address_d[4]   ;
; fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 136                                                                                                            ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1065  ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 81    ;
; Number of registers using Asynchronous Clear ; 387   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 783   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; fsm_3:core3|secret_key[21]                                                   ; 4       ;
; fsm_2:core2|secret_key[20]                                                   ; 3       ;
; fsm_4:core4|secret_key[20]                                                   ; 3       ;
; fsm_4:core4|secret_key[21]                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 7                                       ;         ;
+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_4:core4|j[3]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_3:core3|j[5]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_2:core2|j[0]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_1:core1|j[3]                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|fsm_1:core1|data[1]                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|fsm_2:core2|data[3]                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|fsm_3:core3|data[0]                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|fsm_4:core4|data[1]                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ksa|fsm_4:core4|i[5]                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ksa|fsm_3:core3|i[2]                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ksa|fsm_2:core2|i[7]                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ksa|fsm_1:core1|i[5]                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_4:core4|address[4]                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_3:core3|address[3]                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_2:core2|address[2]                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ksa|fsm_1:core1|address[0]                                                                                                                                                                 ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|fsm_1:core1|Mux1                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|fsm_2:core2|Mux4                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|fsm_3:core3|Mux1                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|fsm_4:core4|Mux7                                                                                                                                                                       ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |ksa|control_fsm:control|secret_key[8]                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][6]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[7][1]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[8][3]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[9][0]                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[10][2]                                                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[11][5]                                                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[12][1]                                                                                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][0]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[7][2]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[8][2]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[9][2]                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[10][2]                                                                                                    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[11][2]                                                                                                    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[12][2]                                                                                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                       ;
; 108:1              ; 4 bits    ; 288 LEs       ; 80 LEs               ; 208 LEs                ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                       ;
; 28:1               ; 7 bits    ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_lrh1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                        ; Type                ;
+------------------------------------+----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped             ;
; OPERATION_MODE                     ; ROM                                          ; Untyped             ;
; WIDTH_A                            ; 8                                            ; Signed Integer      ;
; WIDTHAD_A                          ; 5                                            ; Signed Integer      ;
; NUMWORDS_A                         ; 32                                           ; Signed Integer      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WIDTH_B                            ; 1                                            ; Untyped             ;
; WIDTHAD_B                          ; 1                                            ; Untyped             ;
; NUMWORDS_B                         ; 1                                            ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Signed Integer      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped             ;
; RAM_BLOCK_TYPE                     ; M4K                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                            ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; INIT_FILE                          ; secret_messages/msg_1_for_task2b/message.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_i1i1                              ; Untyped             ;
+------------------------------------+----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_bph1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_lrh1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                        ; Type                ;
+------------------------------------+----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped             ;
; OPERATION_MODE                     ; ROM                                          ; Untyped             ;
; WIDTH_A                            ; 8                                            ; Signed Integer      ;
; WIDTHAD_A                          ; 5                                            ; Signed Integer      ;
; NUMWORDS_A                         ; 32                                           ; Signed Integer      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WIDTH_B                            ; 1                                            ; Untyped             ;
; WIDTHAD_B                          ; 1                                            ; Untyped             ;
; NUMWORDS_B                         ; 1                                            ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Signed Integer      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped             ;
; RAM_BLOCK_TYPE                     ; M4K                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                            ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; INIT_FILE                          ; secret_messages/msg_1_for_task2b/message.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_i1i1                              ; Untyped             ;
+------------------------------------+----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_bph1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_lrh1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                        ; Type                ;
+------------------------------------+----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped             ;
; OPERATION_MODE                     ; ROM                                          ; Untyped             ;
; WIDTH_A                            ; 8                                            ; Signed Integer      ;
; WIDTHAD_A                          ; 5                                            ; Signed Integer      ;
; NUMWORDS_A                         ; 32                                           ; Signed Integer      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WIDTH_B                            ; 1                                            ; Untyped             ;
; WIDTHAD_B                          ; 1                                            ; Untyped             ;
; NUMWORDS_B                         ; 1                                            ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Signed Integer      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped             ;
; RAM_BLOCK_TYPE                     ; M4K                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                            ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; INIT_FILE                          ; secret_messages/msg_1_for_task2b/message.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_i1i1                              ; Untyped             ;
+------------------------------------+----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_bph1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_lrh1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------+---------------------+
; Parameter Name                     ; Value                                        ; Type                ;
+------------------------------------+----------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped             ;
; OPERATION_MODE                     ; ROM                                          ; Untyped             ;
; WIDTH_A                            ; 8                                            ; Signed Integer      ;
; WIDTHAD_A                          ; 5                                            ; Signed Integer      ;
; NUMWORDS_A                         ; 32                                           ; Signed Integer      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped             ;
; WIDTH_B                            ; 1                                            ; Untyped             ;
; WIDTHAD_B                          ; 1                                            ; Untyped             ;
; NUMWORDS_B                         ; 1                                            ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Signed Integer      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped             ;
; RAM_BLOCK_TYPE                     ; M4K                                          ; Untyped             ;
; BYTE_SIZE                          ; 8                                            ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped             ;
; INIT_FILE                          ; secret_messages/msg_1_for_task2b/message.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_i1i1                              ; Untyped             ;
+------------------------------------+----------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_bph1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fsm_1:core1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 2              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fsm_2:core2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 2              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fsm_3:core3|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 2              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fsm_4:core4|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 2              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 12                                                         ;
; Entity Instance                           ; fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                          ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_fsm:control"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; cracked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_4:core4|d_memory:d_mem"                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_4:core4|e_memory:e_mem"                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_3:core3|d_memory:d_mem"                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_3:core3|e_memory:e_mem"                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_2:core2|d_memory:d_mem"                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_2:core2|e_memory:e_mem"                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_1:core1|d_memory:d_mem"                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_1:core1|e_memory:e_mem"                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                        ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated ;
; 1              ; M           ; 8     ; 32    ; Read/Write ; fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated ;
; 2              ; D           ; 8     ; 32    ; Read/Write ; fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; fsm_2:core2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated ;
; 4              ; M           ; 8     ; 32    ; Read/Write ; fsm_2:core2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated ;
; 5              ; D           ; 8     ; 32    ; Read/Write ; fsm_2:core2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated ;
; 6              ; S           ; 8     ; 256   ; Read/Write ; fsm_3:core3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated ;
; 7              ; M           ; 8     ; 32    ; Read/Write ; fsm_3:core3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated ;
; 8              ; D           ; 8     ; 32    ; Read/Write ; fsm_3:core3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated ;
; 9              ; S           ; 8     ; 256   ; Read/Write ; fsm_4:core4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated ;
; 10             ; M           ; 8     ; 32    ; Read/Write ; fsm_4:core4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated ;
; 11             ; D           ; 8     ; 32    ; Read/Write ; fsm_4:core4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 21 17:07:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (125092): Tcl Script File oneport.qip not found
    Info (125063): set_global_assignment -name QIP_FILE oneport.qip
Warning (125092): Tcl Script File rom.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rom.qip
Warning (125092): Tcl Script File result_ram.qip not found
    Info (125063): set_global_assignment -name QIP_FILE result_ram.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory
Warning (10238): Verilog Module Declaration warning at ksa.sv(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ksa"
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa
Info (12021): Found 1 design units, including 1 entities, in source file mem_fsm.sv
    Info (12023): Found entity 1: fsm_1
Info (12021): Found 1 design units, including 1 entities, in source file d_memory.v
    Info (12023): Found entity 1: d_memory
Info (12021): Found 1 design units, including 1 entities, in source file e_memory.v
    Info (12023): Found entity 1: e_memory
Info (12021): Found 1 design units, including 1 entities, in source file control_fsm.sv
    Info (12023): Found entity 1: control_fsm
Info (12021): Found 1 design units, including 1 entities, in source file mem_fsm2.sv
    Info (12023): Found entity 1: fsm_2
Info (12021): Found 1 design units, including 1 entities, in source file mem_fsm3.sv
    Info (12023): Found entity 1: fsm_3
Info (12021): Found 1 design units, including 1 entities, in source file mem_fsm4.sv
    Info (12023): Found entity 1: fsm_4
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Info (12128): Elaborating entity "fsm_1" for hierarchy "fsm_1:core1"
Warning (10230): Verilog HDL assignment warning at mem_fsm.sv(218): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm.sv(221): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm.sv(326): truncated value with size 32 to match size of target (24)
Warning (10034): Output port "LEDG[6..3]" at mem_fsm.sv(6) has no driver
Warning (10034): Output port "LEDR[17..1]" at mem_fsm.sv(7) has no driver
Info (12128): Elaborating entity "s_memory" for hierarchy "fsm_1:core1|s_memory:s_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrh1.tdf
    Info (12023): Found entity 1: altsyncram_lrh1
Info (12128): Elaborating entity "altsyncram_lrh1" for hierarchy "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5gd2.tdf
    Info (12023): Found entity 1: altsyncram_5gd2
Info (12128): Elaborating entity "altsyncram_5gd2" for hierarchy "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n632.tdf
    Info (12023): Found entity 1: altsyncram_n632
Info (12128): Elaborating entity "altsyncram_n632" for hierarchy "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|altsyncram_5gd2:altsyncram1|altsyncram_n632:altsyncram3"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "fsm_1:core1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_lrh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "e_memory" for hierarchy "fsm_1:core1|e_memory:e_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "secret_messages/msg_1_for_task2b/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1i1.tdf
    Info (12023): Found entity 1: altsyncram_i1i1
Info (12128): Elaborating entity "altsyncram_i1i1" for hierarchy "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qeh2.tdf
    Info (12023): Found entity 1: altsyncram_qeh2
Info (12128): Elaborating entity "altsyncram_qeh2" for hierarchy "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnc2.tdf
    Info (12023): Found entity 1: altsyncram_lnc2
Info (12128): Elaborating entity "altsyncram_lnc2" for hierarchy "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|altsyncram_qeh2:altsyncram1|altsyncram_lnc2:altsyncram3"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "fsm_1:core1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1291845632"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "d_memory" for hierarchy "fsm_1:core1|d_memory:d_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bph1.tdf
    Info (12023): Found entity 1: altsyncram_bph1
Info (12128): Elaborating entity "altsyncram_bph1" for hierarchy "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fcd2.tdf
    Info (12023): Found entity 1: altsyncram_fcd2
Info (12128): Elaborating entity "altsyncram_fcd2" for hierarchy "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l332.tdf
    Info (12023): Found entity 1: altsyncram_l332
Info (12128): Elaborating entity "altsyncram_l332" for hierarchy "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|altsyncram_fcd2:altsyncram1|altsyncram_l332:altsyncram3"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "fsm_1:core1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_bph1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "fsm_2" for hierarchy "fsm_2:core2"
Warning (10230): Verilog HDL assignment warning at mem_fsm2.sv(218): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm2.sv(221): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm2.sv(326): truncated value with size 32 to match size of target (24)
Warning (10034): Output port "LEDG[6..3]" at mem_fsm2.sv(6) has no driver
Warning (10034): Output port "LEDR[17..1]" at mem_fsm2.sv(7) has no driver
Info (12128): Elaborating entity "fsm_3" for hierarchy "fsm_3:core3"
Warning (10230): Verilog HDL assignment warning at mem_fsm3.sv(218): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm3.sv(221): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm3.sv(326): truncated value with size 32 to match size of target (24)
Warning (10034): Output port "LEDG[6..3]" at mem_fsm3.sv(6) has no driver
Warning (10034): Output port "LEDR[17..1]" at mem_fsm3.sv(7) has no driver
Info (12128): Elaborating entity "fsm_4" for hierarchy "fsm_4:core4"
Warning (10230): Verilog HDL assignment warning at mem_fsm4.sv(218): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm4.sv(221): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mem_fsm4.sv(326): truncated value with size 32 to match size of target (24)
Warning (10034): Output port "LEDG[6..3]" at mem_fsm4.sv(6) has no driver
Warning (10034): Output port "LEDR[17..1]" at mem_fsm4.sv(7) has no driver
Info (12128): Elaborating entity "control_fsm" for hierarchy "control_fsm:control"
Warning (10240): Verilog HDL Always Construct warning at control_fsm.sv(15): inferring latch(es) for variable "cracked", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_fsm.sv(15): inferring latch(es) for variable "stop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_fsm.sv(15): inferring latch(es) for variable "LEDG", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_fsm.sv(15): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_fsm.sv(15): inferring latch(es) for variable "secret_key", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "LEDR[13..1]" at control_fsm.sv(9) has no driver
Info (10041): Inferred latch for "secret_key[0]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[1]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[2]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[3]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[4]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[5]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[6]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[7]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[8]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[9]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[10]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[11]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[12]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[13]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[14]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[15]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[16]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[17]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[18]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[19]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[20]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[21]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[22]" at control_fsm.sv(15)
Info (10041): Inferred latch for "secret_key[23]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDR[0]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDR[14]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDR[15]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDR[16]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDR[17]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[0]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[1]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[2]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[3]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[4]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[5]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[6]" at control_fsm.sv(15)
Info (10041): Inferred latch for "LEDG[7]" at control_fsm.sv(15)
Info (10041): Inferred latch for "stop" at control_fsm.sv(15)
Info (10041): Inferred latch for "cracked" at control_fsm.sv(15)
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fsm_1:core1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fsm_2:core2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fsm_3:core3|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fsm_4:core4|Mod0"
Info (12130): Elaborated megafunction instantiation "fsm_1:core1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "fsm_1:core1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf
    Info (12023): Found entity 1: lpm_divide_25m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control_fsm:control|LEDG[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|LEDG[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|LEDG[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|LEDG[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_4:core4|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13012): Latch control_fsm:control|secret_key[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_1:core1|LEDG[7]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 2866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 2674 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 548 megabytes
    Info: Processing ended: Tue Mar 21 17:07:29 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:21


