\hypertarget{union__hw__sdhc__admaes}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+admaes Union Reference}
\label{union__hw__sdhc__admaes}\index{\+\_\+hw\+\_\+sdhc\+\_\+admaes@{\+\_\+hw\+\_\+sdhc\+\_\+admaes}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+A\+D\+M\+A\+ES -\/ A\+D\+MA Error Status register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+admaes\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__admaes_a741bede5540d4ab8faab3e58840e38b0}{}\label{union__hw__sdhc__admaes_a741bede5540d4ab8faab3e58840e38b0}

\item 
struct \hyperlink{struct__hw__sdhc__admaes_1_1__hw__sdhc__admaes__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+admaes\+::\+\_\+hw\+\_\+sdhc\+\_\+admaes\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__admaes_a394d0561e1ab1525e188d39ede3b7d27}{}\label{union__hw__sdhc__admaes_a394d0561e1ab1525e188d39ede3b7d27}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+A\+D\+M\+A\+ES -\/ A\+D\+MA Error Status register (RO) 

Reset value\+: 0x00000000U

When an A\+D\+MA error interrupt has occurred, the A\+D\+MA Error States field in this register holds the A\+D\+MA state and the A\+D\+MA System Address register holds the address around the error descriptor. For recovering from this error, the host driver requires the A\+D\+MA state to identify the error descriptor address as follows\+: S\+T\+\_\+\+S\+T\+OP\+: Previous location set in the A\+D\+MA System Address register is the error descriptor address. S\+T\+\_\+\+F\+DS\+: Current location set in the A\+D\+MA System Address register is the error descriptor address. S\+T\+\_\+\+C\+A\+DR\+: This state is never set because it only increments the descriptor pointer and doesn\textquotesingle{}t generate an A\+D\+MA error. S\+T\+\_\+\+T\+FR\+: Previous location set in the A\+D\+MA System Address register is the error descriptor address. In case of a write operation, the host driver must use the A\+C\+M\+D22 to get the number of the written block, rather than using this information, because unwritten data may exist in the host controller. The host controller generates the A\+D\+MA error interrupt when it detects invalid descriptor data (valid = 0) in the S\+T\+\_\+\+F\+DS state. The host driver can distinguish this error by reading the valid bit of the error descriptor. A\+D\+MA Error State coding D01-\/\+D00 A\+D\+MA Error State when error has occurred Contents of A\+D\+MA System Address register 00 S\+T\+\_\+\+S\+T\+OP (Stop D\+MA) Holds the address of the next executable descriptor command 01 S\+T\+\_\+\+F\+DS (fetch descriptor) Holds the valid descriptor address 10 S\+T\+\_\+\+C\+A\+DR (change address) No A\+D\+MA error is generated 11 S\+T\+\_\+\+T\+FR (Transfer Data) Holds the address of the next executable descriptor command 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
