LIBRARY IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;   -- Needed for shifts

ENTITY ALU IS 
    PORT
    (
			a       		:  IN  STD_LOGIC_VECTOR(15 downto 0);
			b       		:  IN  STD_LOGIC_VECTOR(15 downto 0);
			ctrl        :  IN  STD_LOGIC_VECTOR(3 downto 0);
			cy_in  		:  IN  STD_LOGIC;
			sys_clk  	:  IN  STD_LOGIC;
			cy_out  		:  OUT  STD_LOGIC;
			output    	:  OUT STD_LOGIC_VECTOR(15 downto 0)
    );
END ALU;

ARCHITECTURE behaviour OF ALU IS    
begin
    process(sys_clk)
    begin
        if(rising_edge(sys_clk)) then
        end if;
    end process;

END behaviour;