Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 15 10:14:58 2023
| Host         : fraczpa_pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_acc_wrapper_timing_summary_routed.rpt -pb design_acc_wrapper_timing_summary_routed.pb -rpx design_acc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_acc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.429        0.000                      0                 2225        0.067        0.000                      0                 2225        4.020        0.000                       0                  1060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.429        0.000                      0                 2225        0.067        0.000                      0                 2225        4.020        0.000                       0                  1060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 2.222ns (27.278%)  route 5.924ns (72.722%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.640     9.958    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.082 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[7][0]_i_1/O
                         net (fo=32, routed)          1.005    11.087    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[7][0]_i_1_n_0
    SLICE_X45Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.467    12.646    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X45Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][12]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X45Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][12]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 2.222ns (27.278%)  route 5.924ns (72.722%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.640     9.958    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.082 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[7][0]_i_1/O
                         net (fo=32, routed)          1.005    11.087    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[7][0]_i_1_n_0
    SLICE_X45Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.467    12.646    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X45Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][20]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X45Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][20]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[5][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 2.222ns (27.403%)  route 5.887ns (72.597%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.625     9.942    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.066 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[5][0]_i_1/O
                         net (fo=32, routed)          0.983    11.050    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[5][0]_i_1_n_0
    SLICE_X47Y77         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[5][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.464    12.643    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X47Y77         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[5][25]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[5][25]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 2.222ns (27.275%)  route 5.925ns (72.725%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.591     9.909    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.033 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1/O
                         net (fo=32, routed)          1.055    11.088    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.471    12.650    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][19]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDRE (Setup_fdre_C_CE)      -0.169    12.556    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][19]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 2.222ns (27.275%)  route 5.925ns (72.725%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.591     9.909    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.033 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1/O
                         net (fo=32, routed)          1.055    11.088    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.471    12.650    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][1]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDRE (Setup_fdre_C_CE)      -0.169    12.556    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 2.222ns (27.275%)  route 5.925ns (72.725%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.591     9.909    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.033 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1/O
                         net (fo=32, routed)          1.055    11.088    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.471    12.650    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][29]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDRE (Setup_fdre_C_CE)      -0.169    12.556    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][29]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 2.222ns (27.452%)  route 5.872ns (72.548%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.640     9.958    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.082 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[7][0]_i_1/O
                         net (fo=32, routed)          0.953    11.035    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[7][0]_i_1_n_0
    SLICE_X35Y84         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.474    12.653    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y84         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][31]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.523    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7][31]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.222ns (27.478%)  route 5.864ns (72.522%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.635     9.953    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.077 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[4][0]_i_1/O
                         net (fo=32, routed)          0.951    11.027    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[4][0]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.467    12.646    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][19]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X37Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][19]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.222ns (27.478%)  route 5.864ns (72.522%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.635     9.953    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.077 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[4][0]_i_1/O
                         net (fo=32, routed)          0.951    11.027    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[4][0]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.467    12.646    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][27]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X37Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4][27]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 2.222ns (27.503%)  route 5.857ns (72.497%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.647     2.941    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x_reg[1]/Q
                         net (fo=79, routed)          0.981     4.378    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x[1]
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.124     4.502 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23/O
                         net (fo=64, routed)          0.981     5.483    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][0]_i_23_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.607 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4/O
                         net (fo=1, routed)           0.000     5.607    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[0][20]_i_4_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     5.824 f  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2/O
                         net (fo=11, routed)          0.795     6.619    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0][20]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.299     6.918 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.481     7.399    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/i__carry__0_i_3__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.919 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.036    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.040     9.194    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var0_inferred__2/i__carry__2_n_0
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.318 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7/O
                         net (fo=7, routed)           0.591     9.909    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_7_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.033 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1/O
                         net (fo=32, routed)          0.988    11.020    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor[1][0]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        1.469    12.648    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/s00_axi_aclk
    SLICE_X35Y80         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][27]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.518    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1][27]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.557     0.893    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.089    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y91         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.824     1.190    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.556     0.892    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.167     1.199    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y88         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.823     1.189    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.574     0.910    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.117     1.154    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.055    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.558     0.894    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.201     1.236    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y93         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.641     0.977    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y100        FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.174    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y100        FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.912     1.278    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y100        FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.977    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.075     1.052    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.571     0.907    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y83         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.116     1.164    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X30Y83         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.837     1.203    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y83         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.283     0.920    
    SLICE_X30Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.035    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.641     0.977    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y100        FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.185    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_out[1]
    SLICE_X35Y100        FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.912     1.278    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y100        FDRE                                         r  design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.078     1.055    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.577     0.913    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.166    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.845     1.211    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.575     0.911    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.168    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y94         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y94         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.036    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.574     0.910    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.110     1.161    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y97         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1060, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.028    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[0].BWT_last_letter_part/wyjscie_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y88    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[0].BWT_last_letter_part/wyjscie_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y88    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[0].BWT_last_letter_part/wyjscie_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y88    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[0].BWT_last_letter_part/wyjscie_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[1].BWT_last_letter_part/wyjscie_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y88    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[1].BWT_last_letter_part/wyjscie_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[1].BWT_last_letter_part/wyjscie_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[1].BWT_last_letter_part/wyjscie_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y87    design_acc_i/cordic_ip_0/inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_last_letter_loop[2].BWT_last_letter_part/wyjscie_reg[28]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK



