Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:349]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:398]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:494]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:542]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
