
5. Printing statistics.

=== $paramod\ftdi_sync\CLK_DIV=s32'00000000000000000000000000000010 ===

   Number of wires:                 64
   Number of wire bits:            107
   Number of public wires:          31
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $adff                           5
     $adffe                          7
     $and                            8
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $logic_or                       1
     $mux                           13
     $ne                             3
     $not                            2
     $pmux                           1
     $reduce_and                     1
     $reduce_bool                    4
     $reduce_or                      1

=== ftdi_if ===

   Number of wires:                234
   Number of wire bits:            953
   Number of public wires:          37
   Number of public wire bits:     275
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                225
     $add                            2
     $adff                           2
     $adffe                         16
     $and                            5
     $eq                            25
     $logic_and                     21
     $logic_not                      6
     $logic_or                       4
     $mux                           77
     $ne                            22
     $not                            4
     $or                            13
     $paramod\ftdi_sync\CLK_DIV=s32'00000000000000000000000000000010      1
     $pmux                           3
     $reduce_and                    11
     $reduce_bool                   12
     $sub                            1

=== design hierarchy ===

   ftdi_if                           1
     $paramod\ftdi_sync\CLK_DIV=s32'00000000000000000000000000000010      1

   Number of wires:                298
   Number of wire bits:           1060
   Number of public wires:          68
   Number of public wire bits:     345
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                278
     $add                            2
     $adff                           7
     $adffe                         23
     $and                           13
     $eq                            28
     $logic_and                     23
     $logic_not                      9
     $logic_or                       5
     $mux                           90
     $ne                            25
     $not                            6
     $or                            13
     $pmux                           4
     $reduce_and                    12
     $reduce_bool                   16
     $reduce_or                      1
     $sub                            1

