[
  {
    "index": 0,
    "papers": [
      {
        "key": "Memarian16",
        "author": "Memarian, Kayvan and Matthiesen, Justus and Lingard, James and Nienhuis, Kyndylan and Chisnall, David and Watson, Robert N. M. and Sewell, Peter",
        "title": "Into the Depths of {C}: Elaborating the de Facto Standards"
      },
      {
        "key": "Memarian19",
        "author": "Memarian, Kayvan and Gomes, Victor B. F. and Davis, Brooks and Kell, Stephen and Richardson, Alexander and Watson, Robert N. M. and Sewell, Peter",
        "title": "Exploring {C} Semantics and Pointer Provenance"
      }
    ]
  },
  {
    "index": 1,
    "papers": [
      {
        "key": "Bodin14",
        "author": "Bodin, Martin and Chargueraud, Arthur and Filaretti, Daniele and Gardner, Philippa and Maffeis, Sergio and Naudziuniene, Daiva and Schmitt, Alan and Smith, Gareth",
        "title": "A Trusted Mechanised {JavaScript} Specification"
      }
    ]
  },
  {
    "index": 2,
    "papers": [
      {
        "key": "Chen23",
        "author": "Chen, Qinlin and Zhang, Nairen and Wang, Jinpeng and Tan, Tian and Xu, Chang and Ma, Xiaoxing and Li, Yue",
        "title": "The Essence of {Verilog}: A Tractable and Tested Operational Semantics for {Verilog}"
      }
    ]
  },
  {
    "index": 3,
    "papers": [
      {
        "key": "Verilog-2005",
        "author": "Unknown",
        "title": "{IEEE} Standard for {Verilog} Hardware Description Language"
      }
    ]
  },
  {
    "index": 4,
    "papers": [
      {
        "key": "Meredith10",
        "author": "Patrick Meredith and Michael Katelman and Jos\u00e9 Meseguer and Grigore Ro\u015fu",
        "title": "A Formal Executable Semantics of {Verilog}"
      }
    ]
  },
  {
    "index": 5,
    "papers": [
      {
        "key": "Rosu10",
        "author": "Grigore Ro\u0219u and Traian Florin \u0218erb{\\u{a}}nut{\\u{a}}",
        "title": "An overview of the {K} semantic framework"
      }
    ]
  },
  {
    "index": 6,
    "papers": [
      {
        "key": "Gordon95",
        "author": "Michael Gordon",
        "title": "The Semantic Challenge of {Verilog} {HDL}"
      }
    ]
  },
  {
    "index": 7,
    "papers": [
      {
        "key": "Loow22b",
        "author": "L\u00f6\u00f6w, Andreas",
        "title": "A small, but important, concurrency problem in {Verilog}'s semantics?"
      }
    ]
  },
  {
    "index": 8,
    "papers": [
      {
        "key": "Bowen00",
        "author": "Bowen, Jonathan P. and He Jifeng and Xu Qiwen",
        "title": "An animatable operational semantics of the {Verilog} hardware description language"
      }
    ]
  },
  {
    "index": 9,
    "papers": [
      {
        "key": "Choi24",
        "author": "Choi, Joonwon",
        "title": "Formal Semantics of {Verilog}, Revisited for Deductive Verification: A {Coq}-Embedded Verification Framework as a Use Case"
      }
    ]
  },
  {
    "index": 10,
    "papers": [
      {
        "key": "vivado",
        "author": "Unknown",
        "title": "Vivado Design Suite User Guide: Getting Started (UG910, v2022.2)"
      }
    ]
  },
  {
    "index": 11,
    "papers": [
      {
        "key": "Icarus",
        "author": "Unknown",
        "title": "Icarus {Verilog} website"
      }
    ]
  },
  {
    "index": 12,
    "papers": [
      {
        "key": "Verilator",
        "author": "Unknown",
        "title": "Verilator website"
      }
    ]
  },
  {
    "index": 13,
    "papers": [
      {
        "key": "SystemVerilog-2023",
        "author": "Unknown",
        "title": "{IEEE} Standard for {SystemVerilog}--Unified Hardware Design, Specification, and Verification Language"
      }
    ]
  },
  {
    "index": 14,
    "papers": [
      {
        "key": "Materzok19",
        "author": "Materzok, Marek",
        "title": "{DigitalJS}: A Visual {Verilog} Simulator for Teaching"
      }
    ]
  },
  {
    "index": 15,
    "papers": [
      {
        "key": "Yosys",
        "author": "Claire Wolf",
        "title": "Yosys Open SYnthesis Suite"
      }
    ]
  },
  {
    "index": 16,
    "papers": [
      {
        "key": "vivado",
        "author": "Unknown",
        "title": "Vivado Design Suite User Guide: Getting Started (UG910, v2022.2)"
      }
    ]
  },
  {
    "index": 17,
    "papers": [
      {
        "key": "Nestor08",
        "author": "Nestor, John A.",
        "title": "Experience With the {CADAPPLETS} Project"
      }
    ]
  },
  {
    "index": 18,
    "papers": [
      {
        "key": "Meredith10",
        "author": "Patrick Meredith and Michael Katelman and Jos\u00e9 Meseguer and Grigore Ro\u015fu",
        "title": "A Formal Executable Semantics of {Verilog}"
      }
    ]
  },
  {
    "index": 19,
    "papers": [
      {
        "key": "Loow22b",
        "author": "L\u00f6\u00f6w, Andreas",
        "title": "A small, but important, concurrency problem in {Verilog}'s semantics?"
      }
    ]
  },
  {
    "index": 20,
    "papers": [
      {
        "key": "Cummings00",
        "author": "Clifford E. Cummings",
        "title": "Nonblocking Assignments in {Verilog} Synthesis, Coding Styles That Kill!"
      }
    ]
  },
  {
    "index": 21,
    "papers": [
      {
        "key": "SystemVerilog-2017",
        "author": "Unknown",
        "title": "{IEEE} Standard for {SystemVerilog}--Unified Hardware Design, Specification, and Verification Language"
      }
    ]
  },
  {
    "index": 22,
    "papers": [
      {
        "key": "Homer22",
        "author": "Homer, Michael",
        "title": "Interleaved {2D} Notation for Concatenative Programming"
      }
    ]
  },
  {
    "index": 23,
    "papers": [
      {
        "key": "Greenberg19",
        "author": "Greenberg, Michael and Blatt, Austin J.",
        "title": "Executable Formal Semantics for the {POSIX} Shell"
      }
    ]
  },
  {
    "index": 24,
    "papers": [
      {
        "key": "Eisenstadt88",
        "author": "Marc Eisenstadt and Mike Brayshaw",
        "title": "The transparent {PROLOG} machine ({TPM}): an execution model and graphical debugger for logic programming"
      }
    ]
  },
  {
    "index": 25,
    "papers": [
      {
        "key": "Pramod",
        "author": "Prathyush Pramod",
        "title": "Lambda calculus visualizations"
      }
    ]
  },
  {
    "index": 26,
    "papers": [
      {
        "key": "Philip14",
        "author": "Philip Roberts",
        "title": "Loupe web page"
      }
    ]
  },
  {
    "index": 27,
    "papers": [
      {
        "key": "Cooper12",
        "author": "Harold Cooper",
        "title": "Coroutine Event Loops in {Javascript}"
      }
    ]
  },
  {
    "index": 28,
    "papers": [
      {
        "key": "Beschastnikh20",
        "author": "Beschastnikh, Ivan and Liu, Perry and Xing, Albert and Wang, Patty and Brun, Yuriy and Ernst, Michael D.",
        "title": "Visualizing Distributed System Executions"
      }
    ]
  },
  {
    "index": 29,
    "papers": [
      {
        "key": "Wickerson13",
        "author": "John Wickerson and Mike Dodds and Matthew Parkinson",
        "title": "Ribbon Proofs for Separation Logic"
      }
    ]
  },
  {
    "index": 30,
    "papers": [
      {
        "key": "OConnor22",
        "author": "O'Connor, Liam and Amjad, Rayhana",
        "title": "Holbert: Reading, Writing, Proving and Learning in the Browser"
      }
    ]
  },
  {
    "index": 31,
    "papers": [
      {
        "key": "Ahrendt16",
        "author": "Wolfgang Ahrendt and Bernhard Beckert and Richard Bubel and Reiner H\\\"{a}hnle and Peter H. Schmitt and Mattias Ulbrich",
        "title": "Deductive Software Verification {\\textendash} The {KeY} Book"
      }
    ]
  },
  {
    "index": 32,
    "papers": [
      {
        "key": "Krebbers18",
        "author": "Krebbers, Robbert and Jourdan, Jacques-Henri and Jung, Ralf and Tassarotti, Joseph and Kaiser, Jan-Oliver and Timany, Amin and Chargu\\'{e}raud, Arthur and Dreyer, Derek",
        "title": "{MoSeL}: A General, Extensible Modal Framework for Interactive Proofs in Separation Logic"
      },
      {
        "key": "Krebbers17",
        "author": "Krebbers, Robbert and Timany, Amin and Birkedal, Lars",
        "title": "Interactive Proofs in Higher-Order Concurrent Separation Logic"
      }
    ]
  },
  {
    "index": 33,
    "papers": [
      {
        "key": "Boehm05",
        "author": "Boehm, Hans-J.",
        "title": "Threads cannot be implemented as a library"
      }
    ]
  },
  {
    "index": 34,
    "papers": [
      {
        "key": "Vafeiadis15",
        "author": "Vafeiadis, Viktor and Balabonski, Thibaut and Chakraborty, Soham and Morisset, Robin and Zappa Nardelli, Francesco",
        "title": "Common Compiler Optimisations are Invalid in the C11 Memory Model and what we can do about it"
      }
    ]
  },
  {
    "index": 35,
    "papers": [
      {
        "key": "Alglave21",
        "author": "Alglave, Jade and Deacon, Will and Grisenthwaite, Richard and Hacquard, Antoine and Maranget, Luc",
        "title": "Armed Cats: Formal Concurrency Modelling at {Arm}"
      }
    ]
  },
  {
    "index": 36,
    "papers": [
      {
        "key": "Alglave18",
        "author": "Alglave, Jade and Maranget, Luc and McKenney, Paul E. and Parri, Andrea and Stern, Alan",
        "title": "Frightening Small Children and Disconcerting Grown-ups: Concurrency in the Linux Kernel"
      }
    ]
  }
]