{
  "36275d73": {
    "file_id": "36275d73",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754204156/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "1170048932555394775",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:57:16.546666",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "5d675a94": {
    "file_id": "5d675a94",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754204156/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-6375884631576250010",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T14:57:16.538355",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}