// Seed: 3011289177
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wor  id_3,
    input  wand id_4
);
  assign id_2 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri id_6,
    output logic id_7,
    input supply1 id_8,
    input wor id_9,
    input uwire id_10,
    output tri1 id_11,
    output tri id_12
);
  final begin : LABEL_0
    id_1 <= "";
    id_0 = -1'd0;
    id_7 <= id_3;
  end
  module_0 modCall_1 (
      id_8,
      id_5,
      id_6,
      id_5,
      id_8
  );
  assign id_6 = 1;
endmodule
