#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e0cc683b990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e0cc6847520 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5e0cc686aa10 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5e0cc686aa50 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5e0cc686aa90 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5e0cc686aad0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5e0cc686ab10 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5e0cc686ab50 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5e0cc686ab90 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5e0cc686abd0 .param/l "R0" 0 3 89, C4<0000>;
P_0x5e0cc686ac10 .param/l "R1" 0 3 90, C4<0001>;
P_0x5e0cc686ac50 .param/l "R10" 0 3 99, C4<1010>;
P_0x5e0cc686ac90 .param/l "R11" 0 3 100, C4<1011>;
P_0x5e0cc686acd0 .param/l "R12" 0 3 101, C4<1100>;
P_0x5e0cc686ad10 .param/l "R13" 0 3 102, C4<1101>;
P_0x5e0cc686ad50 .param/l "R14" 0 3 103, C4<1110>;
P_0x5e0cc686ad90 .param/l "R15" 0 3 104, C4<1111>;
P_0x5e0cc686add0 .param/l "R2" 0 3 91, C4<0010>;
P_0x5e0cc686ae10 .param/l "R3" 0 3 92, C4<0011>;
P_0x5e0cc686ae50 .param/l "R4" 0 3 93, C4<0100>;
P_0x5e0cc686ae90 .param/l "R5" 0 3 94, C4<0101>;
P_0x5e0cc686aed0 .param/l "R6" 0 3 95, C4<0110>;
P_0x5e0cc686af10 .param/l "R7" 0 3 96, C4<0111>;
P_0x5e0cc686af50 .param/l "R8" 0 3 97, C4<1000>;
P_0x5e0cc686af90 .param/l "R9" 0 3 98, C4<1001>;
enum0x5e0cc6779b80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5e0cc677a4e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5e0cc67b0130 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5e0cc6816b30 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5e0cc68186e0 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5e0cc681a290 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5e0cc681ab20 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5e0cc681b560 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x5e0cc6847950 .scope module, "block_user_mode_test_tb" "block_user_mode_test_tb" 4 6;
 .timescale -9 -12;
L_0x7872a9041450 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5e0cc688ac00_0 .net/2u *"_ivl_0", 3 0, L_0x7872a9041450;  1 drivers
v0x5e0cc688ad00_0 .net *"_ivl_2", 0 0, L_0x5e0cc6891d10;  1 drivers
v0x5e0cc688adc0_0 .net *"_ivl_5", 0 0, L_0x5e0cc6891e00;  1 drivers
L_0x7872a9041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e0cc688ae80_0 .net/2u *"_ivl_6", 0 0, L_0x7872a9041498;  1 drivers
v0x5e0cc688af60_0 .net "actual_user_mode", 0 0, L_0x5e0cc6891ea0;  1 drivers
v0x5e0cc688b020_0 .var "clk", 0 0;
v0x5e0cc688b0c0_0 .net "decode_alu_op", 3 0, L_0x5e0cc688d9c0;  1 drivers
v0x5e0cc688b160_0 .net "decode_condition", 3 0, L_0x5e0cc6861af0;  1 drivers
v0x5e0cc688b200_0 .net "decode_imm_en", 0 0, L_0x5e0cc688e680;  1 drivers
v0x5e0cc688b2a0_0 .net "decode_immediate", 11 0, L_0x5e0cc682f2e0;  1 drivers
v0x5e0cc688b370_0 .net "decode_instr_type", 3 0, v0x5e0cc6887dc0_0;  1 drivers
v0x5e0cc688b440_0 .net "decode_is_memory", 0 0, L_0x5e0cc688fe70;  1 drivers
v0x5e0cc688b510_0 .net "decode_mem_byte", 0 0, L_0x5e0cc68906f0;  1 drivers
v0x5e0cc688b5e0_0 .net "decode_mem_load", 0 0, L_0x5e0cc6890520;  1 drivers
v0x5e0cc688b6b0_0 .net "decode_mem_pre", 0 0, L_0x5e0cc6890800;  1 drivers
v0x5e0cc688b780_0 .net "decode_mem_up", 0 0, L_0x5e0cc68909e0;  1 drivers
v0x5e0cc688b850_0 .net "decode_mem_writeback", 0 0, L_0x5e0cc6890af0;  1 drivers
v0x5e0cc688b920_0 .net "decode_pc", 31 0, L_0x5e0cc6891a90;  1 drivers
v0x5e0cc688b9f0_0 .net "decode_rd", 3 0, L_0x5e0cc6861f20;  1 drivers
v0x5e0cc688bac0_0 .net "decode_rm", 3 0, L_0x5e0cc682f120;  1 drivers
v0x5e0cc688bb90_0 .net "decode_rn", 3 0, L_0x5e0cc6862320;  1 drivers
v0x5e0cc688bc60_0 .net "decode_set_flags", 0 0, L_0x5e0cc688e8e0;  1 drivers
v0x5e0cc688bd30_0 .net "decode_valid", 0 0, L_0x5e0cc6891c50;  1 drivers
v0x5e0cc688be00_0 .var "expected_user_mode", 0 0;
v0x5e0cc688bea0_0 .var "flush", 0 0;
v0x5e0cc688bf70_0 .var "instr_valid", 0 0;
v0x5e0cc688c040_0 .var "instruction", 31 0;
v0x5e0cc688c110_0 .var "pc_in", 31 0;
v0x5e0cc688c1e0_0 .var "rst_n", 0 0;
v0x5e0cc688c2b0_0 .var "stall", 0 0;
v0x5e0cc688c380_0 .var "test_passed", 0 0;
v0x5e0cc688c420_0 .var/2s "tests_passed", 31 0;
v0x5e0cc688c4c0_0 .var/2s "tests_run", 31 0;
v0x5e0cc688c560_0 .var "thumb_mode", 0 0;
L_0x5e0cc6891d10 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041450;
L_0x5e0cc6891e00 .part v0x5e0cc688c040_0, 22, 1;
L_0x5e0cc6891ea0 .functor MUXZ 1, L_0x7872a9041498, L_0x5e0cc6891e00, L_0x5e0cc6891d10, C4<>;
S_0x5e0cc6836490 .scope task, "test_block_transfer" "test_block_transfer" 4 104, 4 104 0, S_0x5e0cc6847950;
 .timescale -9 -12;
v0x5e0cc6861c90_0 .var "expect_user_mode", 0 0;
v0x5e0cc68620c0_0 .var "instr", 31 0;
v0x5e0cc6867bf0_0 .var/str "name";
E_0x5e0cc67c2bc0 .event posedge, v0x5e0cc6886c70_0;
TD_block_user_mode_test_tb.test_block_transfer ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e0cc688c4c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e0cc688c4c0_0, 0, 32;
    %vpi_call/w 4 107 "$display", "Testing: %s", v0x5e0cc6867bf0_0 {0 0 0};
    %vpi_call/w 4 108 "$display", "  Instruction: 0x%08x", v0x5e0cc68620c0_0 {0 0 0};
    %vpi_call/w 4 109 "$display", "  Expected user mode: %b", v0x5e0cc6861c90_0 {0 0 0};
    %load/vec4 v0x5e0cc68620c0_0;
    %store/vec4 v0x5e0cc688c040_0, 0, 32;
    %load/vec4 v0x5e0cc6861c90_0;
    %store/vec4 v0x5e0cc688be00_0, 0, 1;
    %wait E_0x5e0cc67c2bc0;
    %wait E_0x5e0cc67c2bc0;
    %load/vec4 v0x5e0cc688b370_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 117 "$display", "  Decode: type=%d, is_block=%b", v0x5e0cc688b370_0, S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 118 "$display", "  Actual user mode: %b", v0x5e0cc688af60_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "  S bit (bit 22): %b", &PV<v0x5e0cc688c040_0, 22, 1> {0 0 0};
    %load/vec4 v0x5e0cc688b370_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0cc688af60_0;
    %load/vec4 v0x5e0cc688be00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5e0cc688c380_0, 0, 1;
    %load/vec4 v0x5e0cc688c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e0cc688c420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e0cc688c420_0, 0, 32;
    %vpi_call/w 4 126 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 4 128 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.1 ;
    %vpi_call/w 4 130 "$display", "\000" {0 0 0};
    %end;
S_0x5e0cc6836e10 .scope task, "test_non_block_transfer" "test_non_block_transfer" 4 134, 4 134 0, S_0x5e0cc6847950;
 .timescale -9 -12;
v0x5e0cc682f240_0 .var "instr", 31 0;
v0x5e0cc682f400_0 .var/str "name";
TD_block_user_mode_test_tb.test_non_block_transfer ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e0cc688c4c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e0cc688c4c0_0, 0, 32;
    %vpi_call/w 4 137 "$display", "Testing: %s", v0x5e0cc682f400_0 {0 0 0};
    %vpi_call/w 4 138 "$display", "  Instruction: 0x%08x", v0x5e0cc682f240_0 {0 0 0};
    %load/vec4 v0x5e0cc682f240_0;
    %store/vec4 v0x5e0cc688c040_0, 0, 32;
    %wait E_0x5e0cc67c2bc0;
    %wait E_0x5e0cc67c2bc0;
    %load/vec4 v0x5e0cc688b370_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 145 "$display", "  Decode: type=%d, is_block=%b", v0x5e0cc688b370_0, S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 146 "$display", "  User mode output: %b", v0x5e0cc688af60_0 {0 0 0};
    %load/vec4 v0x5e0cc688b370_0;
    %pushi/vec4 8, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0cc688af60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5e0cc688c380_0, 0, 1;
    %load/vec4 v0x5e0cc688c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e0cc688c420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e0cc688c420_0, 0, 32;
    %vpi_call/w 4 153 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 4 155 "$display", "  \342\235\214 FAIL" {0 0 0};
T_1.3 ;
    %vpi_call/w 4 157 "$display", "\000" {0 0 0};
    %end;
S_0x5e0cc6837150 .scope module, "u_decode" "arm7tdmi_decode" 4 44, 5 3 0, S_0x5e0cc6847950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "instr_valid";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 4 "condition";
    .port_info 7 /OUTPUT 4 "instr_type";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 4 "rd";
    .port_info 10 /OUTPUT 4 "rn";
    .port_info 11 /OUTPUT 4 "rm";
    .port_info 12 /OUTPUT 12 "immediate";
    .port_info 13 /OUTPUT 1 "imm_en";
    .port_info 14 /OUTPUT 1 "set_flags";
    .port_info 15 /OUTPUT 2 "shift_type";
    .port_info 16 /OUTPUT 5 "shift_amount";
    .port_info 17 /OUTPUT 1 "shift_reg";
    .port_info 18 /OUTPUT 4 "shift_rs";
    .port_info 19 /OUTPUT 1 "is_branch";
    .port_info 20 /OUTPUT 24 "branch_offset";
    .port_info 21 /OUTPUT 1 "branch_link";
    .port_info 22 /OUTPUT 1 "is_memory";
    .port_info 23 /OUTPUT 1 "mem_load";
    .port_info 24 /OUTPUT 1 "mem_byte";
    .port_info 25 /OUTPUT 1 "mem_pre";
    .port_info 26 /OUTPUT 1 "mem_up";
    .port_info 27 /OUTPUT 1 "mem_writeback";
    .port_info 28 /OUTPUT 1 "psr_to_reg";
    .port_info 29 /OUTPUT 1 "psr_spsr";
    .port_info 30 /OUTPUT 1 "psr_immediate";
    .port_info 31 /OUTPUT 3 "cp_op";
    .port_info 32 /OUTPUT 4 "cp_num";
    .port_info 33 /OUTPUT 4 "cp_rd";
    .port_info 34 /OUTPUT 4 "cp_rn";
    .port_info 35 /OUTPUT 3 "cp_opcode1";
    .port_info 36 /OUTPUT 3 "cp_opcode2";
    .port_info 37 /OUTPUT 1 "cp_load";
    .port_info 38 /OUTPUT 5 "thumb_instr_type";
    .port_info 39 /OUTPUT 3 "thumb_rd";
    .port_info 40 /OUTPUT 3 "thumb_rs";
    .port_info 41 /OUTPUT 3 "thumb_rn";
    .port_info 42 /OUTPUT 8 "thumb_imm8";
    .port_info 43 /OUTPUT 5 "thumb_imm5";
    .port_info 44 /OUTPUT 11 "thumb_offset11";
    .port_info 45 /OUTPUT 8 "thumb_offset8";
    .port_info 46 /OUTPUT 32 "pc_out";
    .port_info 47 /OUTPUT 1 "decode_valid";
    .port_info 48 /INPUT 1 "stall";
    .port_info 49 /INPUT 1 "flush";
L_0x5e0cc6861af0 .functor BUFZ 4, L_0x5e0cc688c630, C4<0000>, C4<0000>, C4<0000>;
L_0x5e0cc6861f20 .functor BUFZ 4, L_0x5e0cc688cb50, C4<0000>, C4<0000>, C4<0000>;
L_0x5e0cc6862320 .functor BUFZ 4, L_0x5e0cc688ca40, C4<0000>, C4<0000>, C4<0000>;
L_0x5e0cc682f120 .functor BUFZ 4, L_0x5e0cc688cbf0, C4<0000>, C4<0000>, C4<0000>;
L_0x5e0cc682f2e0 .functor BUFZ 12, L_0x5e0cc688cd10, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x5e0cc682bf50 .functor AND 1, L_0x5e0cc688c7a0, L_0x5e0cc688dd30, C4<1>, C4<1>;
L_0x5e0cc6862390 .functor AND 1, L_0x5e0cc688d920, L_0x5e0cc688dfb0, C4<1>, C4<1>;
L_0x5e0cc688e200 .functor OR 1, L_0x5e0cc682bf50, L_0x5e0cc6862390, C4<0>, C4<0>;
L_0x5e0cc688e570 .functor AND 1, L_0x5e0cc688e360, L_0x5e0cc688e400, C4<1>, C4<1>;
L_0x5e0cc688e680 .functor OR 1, L_0x5e0cc688e200, L_0x5e0cc688e570, C4<0>, C4<0>;
L_0x5e0cc688e8e0 .functor AND 1, L_0x5e0cc688c970, L_0x5e0cc688e840, C4<1>, C4<1>;
L_0x5e0cc688ea40 .functor BUFZ 2, L_0x5e0cc688cde0, C4<00>, C4<00>, C4<00>;
L_0x5e0cc688ee30 .functor AND 1, L_0x5e0cc688eb70, L_0x5e0cc688ed40, C4<1>, C4<1>;
L_0x5e0cc688f0d0 .functor AND 1, L_0x5e0cc688ee30, L_0x5e0cc688ef40, C4<1>, C4<1>;
L_0x7872a9041180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5e0cc688eb00 .functor XNOR 1, L_0x5e0cc688f260, L_0x7872a9041180, C4<0>, C4<0>;
L_0x5e0cc688f3a0 .functor AND 1, L_0x5e0cc688f0d0, L_0x5e0cc688eb00, C4<1>, C4<1>;
L_0x5e0cc688fa70 .functor BUFZ 24, L_0x5e0cc688d120, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5e0cc688fb30 .functor AND 1, L_0x5e0cc688cfe0, L_0x5e0cc688f870, C4<1>, C4<1>;
L_0x5e0cc688ff90 .functor OR 1, L_0x5e0cc688fce0, L_0x5e0cc688fd80, C4<0>, C4<0>;
L_0x5e0cc6890190 .functor OR 1, L_0x5e0cc688ff90, L_0x5e0cc68900a0, C4<0>, C4<0>;
L_0x5e0cc688fe70 .functor OR 1, L_0x5e0cc6890190, L_0x5e0cc688fc40, C4<0>, C4<0>;
L_0x5e0cc6890520 .functor BUFZ 1, L_0x5e0cc688d850, C4<0>, C4<0>, C4<0>;
L_0x5e0cc68906f0 .functor BUFZ 1, L_0x5e0cc688d620, C4<0>, C4<0>, C4<0>;
L_0x5e0cc6890800 .functor BUFZ 1, L_0x5e0cc688d1f0, C4<0>, C4<0>, C4<0>;
L_0x5e0cc68909e0 .functor BUFZ 1, L_0x5e0cc688d340, C4<0>, C4<0>, C4<0>;
L_0x5e0cc6890af0 .functor BUFZ 1, L_0x5e0cc688d780, C4<0>, C4<0>, C4<0>;
L_0x5e0cc68910a0 .functor AND 1, L_0x5e0cc6890ce0, L_0x5e0cc6890fb0, C4<1>, C4<1>;
L_0x5e0cc6891490 .functor AND 1, L_0x5e0cc68911b0, L_0x5e0cc68913f0, C4<1>, C4<1>;
L_0x5e0cc6891980 .functor AND 1, L_0x5e0cc6891690, L_0x5e0cc68918e0, C4<1>, C4<1>;
L_0x5e0cc6891a90 .functor BUFZ 32, v0x5e0cc6888b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e0cc6891c50 .functor BUFZ 1, v0x5e0cc688a440_0, C4<0>, C4<0>, C4<0>;
L_0x7872a90411c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e0cc682c070_0 .net/2u *"_ivl_104", 4 0, L_0x7872a90411c8;  1 drivers
L_0x7872a9041210 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5e0cc68844a0_0 .net/2u *"_ivl_108", 3 0, L_0x7872a9041210;  1 drivers
L_0x7872a9041258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6884580_0 .net/2u *"_ivl_116", 3 0, L_0x7872a9041258;  1 drivers
v0x5e0cc6884640_0 .net *"_ivl_118", 0 0, L_0x5e0cc688fce0;  1 drivers
L_0x7872a90412a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6884700_0 .net/2u *"_ivl_120", 3 0, L_0x7872a90412a0;  1 drivers
v0x5e0cc6884830_0 .net *"_ivl_122", 0 0, L_0x5e0cc688fd80;  1 drivers
v0x5e0cc68848f0_0 .net *"_ivl_125", 0 0, L_0x5e0cc688ff90;  1 drivers
L_0x7872a90412e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5e0cc68849b0_0 .net/2u *"_ivl_126", 3 0, L_0x7872a90412e8;  1 drivers
v0x5e0cc6884a90_0 .net *"_ivl_128", 0 0, L_0x5e0cc68900a0;  1 drivers
v0x5e0cc6884b50_0 .net *"_ivl_131", 0 0, L_0x5e0cc6890190;  1 drivers
L_0x7872a9041330 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6884c10_0 .net/2u *"_ivl_132", 3 0, L_0x7872a9041330;  1 drivers
v0x5e0cc6884cf0_0 .net *"_ivl_134", 0 0, L_0x5e0cc688fc40;  1 drivers
L_0x7872a9041378 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6884db0_0 .net/2u *"_ivl_148", 3 0, L_0x7872a9041378;  1 drivers
v0x5e0cc6884e90_0 .net *"_ivl_150", 0 0, L_0x5e0cc6890ce0;  1 drivers
v0x5e0cc6884f50_0 .net *"_ivl_153", 0 0, L_0x5e0cc6890dd0;  1 drivers
v0x5e0cc6885030_0 .net *"_ivl_155", 0 0, L_0x5e0cc6890fb0;  1 drivers
L_0x7872a90413c0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5e0cc68850f0_0 .net/2u *"_ivl_158", 3 0, L_0x7872a90413c0;  1 drivers
v0x5e0cc68851d0_0 .net *"_ivl_160", 0 0, L_0x5e0cc68911b0;  1 drivers
v0x5e0cc6885290_0 .net *"_ivl_163", 0 0, L_0x5e0cc68913f0;  1 drivers
L_0x7872a9041408 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6885370_0 .net/2u *"_ivl_166", 3 0, L_0x7872a9041408;  1 drivers
v0x5e0cc6885450_0 .net *"_ivl_168", 0 0, L_0x5e0cc6891690;  1 drivers
v0x5e0cc6885510_0 .net *"_ivl_171", 0 0, L_0x5e0cc68918e0;  1 drivers
L_0x7872a9041018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5e0cc68855f0_0 .net/2u *"_ivl_48", 3 0, L_0x7872a9041018;  1 drivers
v0x5e0cc68856d0_0 .net *"_ivl_50", 0 0, L_0x5e0cc688dd30;  1 drivers
v0x5e0cc6885790_0 .net *"_ivl_53", 0 0, L_0x5e0cc682bf50;  1 drivers
v0x5e0cc6885850_0 .net *"_ivl_55", 0 0, L_0x5e0cc688d920;  1 drivers
L_0x7872a9041060 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6885910_0 .net/2u *"_ivl_56", 3 0, L_0x7872a9041060;  1 drivers
v0x5e0cc68859f0_0 .net *"_ivl_58", 0 0, L_0x5e0cc688dfb0;  1 drivers
v0x5e0cc6885ab0_0 .net *"_ivl_61", 0 0, L_0x5e0cc6862390;  1 drivers
v0x5e0cc6885b70_0 .net *"_ivl_63", 0 0, L_0x5e0cc688e200;  1 drivers
v0x5e0cc6885c30_0 .net *"_ivl_65", 0 0, L_0x5e0cc688e360;  1 drivers
L_0x7872a90410a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6885d10_0 .net/2u *"_ivl_66", 3 0, L_0x7872a90410a8;  1 drivers
v0x5e0cc6885df0_0 .net *"_ivl_68", 0 0, L_0x5e0cc688e400;  1 drivers
v0x5e0cc6885eb0_0 .net *"_ivl_71", 0 0, L_0x5e0cc688e570;  1 drivers
L_0x7872a90410f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5e0cc6885f70_0 .net/2u *"_ivl_74", 3 0, L_0x7872a90410f0;  1 drivers
v0x5e0cc6886050_0 .net *"_ivl_76", 0 0, L_0x5e0cc688e840;  1 drivers
v0x5e0cc6886110_0 .net *"_ivl_83", 0 0, L_0x5e0cc688eb70;  1 drivers
L_0x7872a9041138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5e0cc68861d0_0 .net/2u *"_ivl_84", 3 0, L_0x7872a9041138;  1 drivers
v0x5e0cc68862b0_0 .net *"_ivl_86", 0 0, L_0x5e0cc688ed40;  1 drivers
v0x5e0cc6886370_0 .net *"_ivl_89", 0 0, L_0x5e0cc688ee30;  1 drivers
v0x5e0cc6886430_0 .net *"_ivl_91", 0 0, L_0x5e0cc688ef40;  1 drivers
v0x5e0cc6886510_0 .net *"_ivl_93", 0 0, L_0x5e0cc688f0d0;  1 drivers
v0x5e0cc68865d0_0 .net *"_ivl_95", 0 0, L_0x5e0cc688f260;  1 drivers
v0x5e0cc68866b0_0 .net/2u *"_ivl_96", 0 0, L_0x7872a9041180;  1 drivers
v0x5e0cc6886790_0 .net *"_ivl_98", 0 0, L_0x5e0cc688eb00;  1 drivers
v0x5e0cc6886850_0 .net "alu_op", 3 0, L_0x5e0cc688d9c0;  alias, 1 drivers
v0x5e0cc6886930_0 .net "b_bit", 0 0, L_0x5e0cc688d620;  1 drivers
v0x5e0cc68869f0_0 .net "branch_link", 0 0, L_0x5e0cc688fb30;  1 drivers
v0x5e0cc6886ab0_0 .net "branch_offset", 23 0, L_0x5e0cc688fa70;  1 drivers
v0x5e0cc6886b90_0 .net "branch_offset_field", 23 0, L_0x5e0cc688d120;  1 drivers
v0x5e0cc6886c70_0 .net "clk", 0 0, v0x5e0cc688b020_0;  1 drivers
v0x5e0cc6886d30_0 .net "cond_field", 3 0, L_0x5e0cc688c630;  1 drivers
v0x5e0cc6886e10_0 .net "condition", 3 0, L_0x5e0cc6861af0;  alias, 1 drivers
v0x5e0cc6886ef0_0 .var "cp_load", 0 0;
v0x5e0cc6886fb0_0 .var "cp_num", 3 0;
v0x5e0cc6887090_0 .var "cp_op", 2 0;
v0x5e0cc6887170_0 .var "cp_opcode1", 2 0;
v0x5e0cc6887250_0 .var "cp_opcode2", 2 0;
v0x5e0cc6887330_0 .var "cp_rd", 3 0;
v0x5e0cc6887410_0 .var "cp_rn", 3 0;
v0x5e0cc68874f0_0 .net "decode_valid", 0 0, L_0x5e0cc6891c50;  alias, 1 drivers
v0x5e0cc68875b0_0 .net "flush", 0 0, v0x5e0cc688bea0_0;  1 drivers
v0x5e0cc6887670_0 .net "i_bit", 0 0, L_0x5e0cc688c7a0;  1 drivers
v0x5e0cc6887730_0 .net "imm_en", 0 0, L_0x5e0cc688e680;  alias, 1 drivers
v0x5e0cc68877f0_0 .net "imm_field", 11 0, L_0x5e0cc688cd10;  1 drivers
v0x5e0cc6887ce0_0 .net "immediate", 11 0, L_0x5e0cc682f2e0;  alias, 1 drivers
v0x5e0cc6887dc0_0 .var "instr_type", 3 0;
v0x5e0cc6887ea0_0 .net "instr_valid", 0 0, v0x5e0cc688bf70_0;  1 drivers
v0x5e0cc6887f60_0 .net "instruction", 31 0, v0x5e0cc688c040_0;  1 drivers
v0x5e0cc6888040_0 .net "is_branch", 0 0, L_0x5e0cc688f870;  1 drivers
v0x5e0cc6888100_0 .net "is_memory", 0 0, L_0x5e0cc688fe70;  alias, 1 drivers
v0x5e0cc68881c0_0 .net "l_bit", 0 0, L_0x5e0cc688cfe0;  1 drivers
v0x5e0cc6888280_0 .net "l_bit_mem", 0 0, L_0x5e0cc688d850;  1 drivers
v0x5e0cc6888340_0 .net "mem_byte", 0 0, L_0x5e0cc68906f0;  alias, 1 drivers
v0x5e0cc6888400_0 .net "mem_load", 0 0, L_0x5e0cc6890520;  alias, 1 drivers
v0x5e0cc68884c0_0 .net "mem_pre", 0 0, L_0x5e0cc6890800;  alias, 1 drivers
v0x5e0cc6888580_0 .net "mem_up", 0 0, L_0x5e0cc68909e0;  alias, 1 drivers
v0x5e0cc6888640_0 .net "mem_writeback", 0 0, L_0x5e0cc6890af0;  alias, 1 drivers
v0x5e0cc6888700_0 .net "op_class", 1 0, L_0x5e0cc688c700;  1 drivers
v0x5e0cc68887e0_0 .net "op_code", 5 0, L_0x5e0cc688c870;  1 drivers
v0x5e0cc68888c0_0 .net "p_bit", 0 0, L_0x5e0cc688d1f0;  1 drivers
v0x5e0cc6888980_0 .net "pc_in", 31 0, v0x5e0cc688c110_0;  1 drivers
v0x5e0cc6888a60_0 .net "pc_out", 31 0, L_0x5e0cc6891a90;  alias, 1 drivers
v0x5e0cc6888b40_0 .var "pc_reg", 31 0;
v0x5e0cc6888c20_0 .net "psr_immediate", 0 0, L_0x5e0cc6891980;  1 drivers
v0x5e0cc6888ce0_0 .net "psr_spsr", 0 0, L_0x5e0cc6891490;  1 drivers
v0x5e0cc6888da0_0 .net "psr_to_reg", 0 0, L_0x5e0cc68910a0;  1 drivers
v0x5e0cc6888e60_0 .net "rd", 3 0, L_0x5e0cc6861f20;  alias, 1 drivers
v0x5e0cc6888f40_0 .net "rd_field", 3 0, L_0x5e0cc688cb50;  1 drivers
v0x5e0cc6889020_0 .net "rm", 3 0, L_0x5e0cc682f120;  alias, 1 drivers
v0x5e0cc6889100_0 .net "rm_field", 3 0, L_0x5e0cc688cbf0;  1 drivers
v0x5e0cc68891e0_0 .net "rn", 3 0, L_0x5e0cc6862320;  alias, 1 drivers
v0x5e0cc68892c0_0 .net "rn_field", 3 0, L_0x5e0cc688ca40;  1 drivers
v0x5e0cc68893a0_0 .net "rst_n", 0 0, v0x5e0cc688c1e0_0;  1 drivers
v0x5e0cc6889460_0 .net "s_bit", 0 0, L_0x5e0cc688c970;  1 drivers
v0x5e0cc6889520_0 .net "set_flags", 0 0, L_0x5e0cc688e8e0;  alias, 1 drivers
v0x5e0cc68895e0_0 .net "shift_amount", 4 0, L_0x5e0cc688f6e0;  1 drivers
v0x5e0cc68896c0_0 .net "shift_amt_field", 4 0, L_0x5e0cc688cf10;  1 drivers
v0x5e0cc68897a0_0 .net "shift_reg", 0 0, L_0x5e0cc688f3a0;  1 drivers
v0x5e0cc6889860_0 .net "shift_rs", 3 0, L_0x5e0cc688f540;  1 drivers
v0x5e0cc6889940_0 .net "shift_type", 1 0, L_0x5e0cc688ea40;  1 drivers
v0x5e0cc6889a20_0 .net "shift_type_field", 1 0, L_0x5e0cc688cde0;  1 drivers
v0x5e0cc6889b00_0 .net "stall", 0 0, v0x5e0cc688c2b0_0;  1 drivers
v0x5e0cc6889bc0_0 .var "thumb_imm5", 4 0;
v0x5e0cc6889ca0_0 .var "thumb_imm8", 7 0;
v0x5e0cc6889d80_0 .var "thumb_instr_type", 4 0;
v0x5e0cc6889e60_0 .net "thumb_mode", 0 0, v0x5e0cc688c560_0;  1 drivers
v0x5e0cc6889f20_0 .var "thumb_offset11", 10 0;
v0x5e0cc688a000_0 .var "thumb_offset8", 7 0;
v0x5e0cc688a0e0_0 .var "thumb_rd", 2 0;
v0x5e0cc688a1c0_0 .var "thumb_rn", 2 0;
v0x5e0cc688a2a0_0 .var "thumb_rs", 2 0;
v0x5e0cc688a380_0 .net "u_bit", 0 0, L_0x5e0cc688d340;  1 drivers
v0x5e0cc688a440_0 .var "valid_reg", 0 0;
v0x5e0cc688a500_0 .net "w_bit", 0 0, L_0x5e0cc688d780;  1 drivers
E_0x5e0cc67c7630/0 .event edge, v0x5e0cc6889e60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7630/1 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7630/2 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7630/3 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7630/4 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7630 .event/or E_0x5e0cc67c7630/0, E_0x5e0cc67c7630/1, E_0x5e0cc67c7630/2, E_0x5e0cc67c7630/3, E_0x5e0cc67c7630/4;
E_0x5e0cc67c7f70/0 .event edge, v0x5e0cc6887dc0_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7f70/1 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7f70/2 .event edge, v0x5e0cc6887f60_0;
E_0x5e0cc67c7f70 .event/or E_0x5e0cc67c7f70/0, E_0x5e0cc67c7f70/1, E_0x5e0cc67c7f70/2;
E_0x5e0cc67c7930/0 .event edge, v0x5e0cc6889e60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7930/1 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7930/2 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7930/3 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7930/4 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7930/5 .event edge, v0x5e0cc6887f60_0, v0x5e0cc6887f60_0;
E_0x5e0cc67c7930 .event/or E_0x5e0cc67c7930/0, E_0x5e0cc67c7930/1, E_0x5e0cc67c7930/2, E_0x5e0cc67c7930/3, E_0x5e0cc67c7930/4, E_0x5e0cc67c7930/5;
E_0x5e0cc679d410/0 .event negedge, v0x5e0cc68893a0_0;
E_0x5e0cc679d410/1 .event posedge, v0x5e0cc6886c70_0;
E_0x5e0cc679d410 .event/or E_0x5e0cc679d410/0, E_0x5e0cc679d410/1;
L_0x5e0cc688c630 .part v0x5e0cc688c040_0, 28, 4;
L_0x5e0cc688c700 .part v0x5e0cc688c040_0, 26, 2;
L_0x5e0cc688c7a0 .part v0x5e0cc688c040_0, 25, 1;
L_0x5e0cc688c870 .part v0x5e0cc688c040_0, 19, 6;
L_0x5e0cc688c970 .part v0x5e0cc688c040_0, 20, 1;
L_0x5e0cc688ca40 .part v0x5e0cc688c040_0, 16, 4;
L_0x5e0cc688cb50 .part v0x5e0cc688c040_0, 12, 4;
L_0x5e0cc688cbf0 .part v0x5e0cc688c040_0, 0, 4;
L_0x5e0cc688cd10 .part v0x5e0cc688c040_0, 0, 12;
L_0x5e0cc688cde0 .part v0x5e0cc688c040_0, 5, 2;
L_0x5e0cc688cf10 .part v0x5e0cc688c040_0, 7, 5;
L_0x5e0cc688cfe0 .part v0x5e0cc688c040_0, 24, 1;
L_0x5e0cc688d120 .part v0x5e0cc688c040_0, 0, 24;
L_0x5e0cc688d1f0 .part v0x5e0cc688c040_0, 24, 1;
L_0x5e0cc688d340 .part v0x5e0cc688c040_0, 23, 1;
L_0x5e0cc688d620 .part v0x5e0cc688c040_0, 22, 1;
L_0x5e0cc688d780 .part v0x5e0cc688c040_0, 21, 1;
L_0x5e0cc688d850 .part v0x5e0cc688c040_0, 20, 1;
L_0x5e0cc688d9c0 .part v0x5e0cc688c040_0, 21, 4;
L_0x5e0cc688dd30 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041018;
L_0x5e0cc688d920 .reduce/nor L_0x5e0cc688c7a0;
L_0x5e0cc688dfb0 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041060;
L_0x5e0cc688e360 .part v0x5e0cc688c040_0, 22, 1;
L_0x5e0cc688e400 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a90410a8;
L_0x5e0cc688e840 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a90410f0;
L_0x5e0cc688eb70 .reduce/nor L_0x5e0cc688e680;
L_0x5e0cc688ed40 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041138;
L_0x5e0cc688ef40 .part v0x5e0cc688c040_0, 4, 1;
L_0x5e0cc688f260 .part v0x5e0cc688c040_0, 7, 1;
L_0x5e0cc688f540 .part v0x5e0cc688c040_0, 8, 4;
L_0x5e0cc688f6e0 .functor MUXZ 5, L_0x5e0cc688cf10, L_0x7872a90411c8, L_0x5e0cc688f3a0, C4<>;
L_0x5e0cc688f870 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041210;
L_0x5e0cc688fce0 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041258;
L_0x5e0cc688fd80 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a90412a0;
L_0x5e0cc68900a0 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a90412e8;
L_0x5e0cc688fc40 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041330;
L_0x5e0cc6890ce0 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041378;
L_0x5e0cc6890dd0 .part v0x5e0cc688c040_0, 21, 1;
L_0x5e0cc6890fb0 .reduce/nor L_0x5e0cc6890dd0;
L_0x5e0cc68911b0 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a90413c0;
L_0x5e0cc68913f0 .part v0x5e0cc688c040_0, 22, 1;
L_0x5e0cc6891690 .cmp/eq 4, v0x5e0cc6887dc0_0, L_0x7872a9041408;
L_0x5e0cc68918e0 .part v0x5e0cc688c040_0, 25, 1;
    .scope S_0x5e0cc6837150;
T_2 ;
    %wait E_0x5e0cc679d410;
    %load/vec4 v0x5e0cc68893a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0cc6888b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0cc688a440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5e0cc68875b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0cc6888b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0cc688a440_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5e0cc6889b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5e0cc6888980_0;
    %assign/vec4 v0x5e0cc6888b40_0, 0;
    %load/vec4 v0x5e0cc6887ea0_0;
    %assign/vec4 v0x5e0cc688a440_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e0cc6837150;
T_3 ;
Ewait_0 .event/or E_0x5e0cc67c7930, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %load/vec4 v0x5e0cc6889e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/z;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_3.9, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 16, 6;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 12, 0, 2;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 21, 6;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 21, 6;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 4, 4;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 4, 4;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 4, 4;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 24, 4, 4;
    %cmpi/e 1245169, 0, 24;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 20, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.26 ;
T_3.24 ;
T_3.22 ;
T_3.18 ;
T_3.16 ;
T_3.14 ;
T_3.12 ;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.28 ;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 20, 6;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.30 ;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 28, 6;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.34 ;
T_3.32 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %jmp T_3.43;
T_3.35 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.44, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.45 ;
    %jmp T_3.43;
T_3.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.43;
T_3.37 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.46, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.48, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.51 ;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.49 ;
T_3.47 ;
    %jmp T_3.43;
T_3.38 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.43;
T_3.39 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.52, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.53 ;
    %jmp T_3.43;
T_3.40 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.54, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.55 ;
    %jmp T_3.43;
T_3.41 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.56, 8;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.59 ;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.57 ;
    %jmp T_3.43;
T_3.42 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.60, 8;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.63 ;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.64, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e0cc6887dc0_0, 0, 4;
T_3.65 ;
T_3.61 ;
    %jmp T_3.43;
T_3.43 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5e0cc6837150;
T_4 ;
Ewait_1 .event/or E_0x5e0cc67c7f70, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0cc6887090_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6886fb0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887330_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e0cc6887410_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0cc6887170_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0cc6887250_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc6886ef0_0, 0, 1;
    %load/vec4 v0x5e0cc6887dc0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5e0cc6886fb0_0, 0, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 25, 6;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5e0cc6887330_0, 0, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5e0cc6887170_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5e0cc6886ef0_0, 0, 1;
    %load/vec4 v0x5e0cc6886ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e0cc6887090_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e0cc6887090_0, 0, 3;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 25, 6;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5e0cc6887330_0, 0, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5e0cc6887410_0, 0, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5e0cc6887170_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5e0cc6887250_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5e0cc6887090_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e0cc6887090_0, 0, 3;
T_4.11 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0cc6887090_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5e0cc6887330_0, 0, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5e0cc6887410_0, 0, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5e0cc6887170_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5e0cc6887250_0, 0, 3;
T_4.9 ;
T_4.6 ;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5e0cc6837150;
T_5 ;
Ewait_2 .event/or E_0x5e0cc67c7630, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0cc688a2a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0cc688a1c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e0cc6889bc0_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5e0cc6889f20_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e0cc688a000_0, 0, 8;
    %load/vec4 v0x5e0cc6889e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 11, 5;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5e0cc6889f20_0, 0, 11;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 11, 5;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5e0cc6889f20_0, 0, 11;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x5e0cc688a2a0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x5e0cc688a1c0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e0cc6889bc0_0, 0, 5;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5e0cc6889bc0_0, 0, 5;
T_5.16 ;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 3, 3;
    %pad/u 3;
    %store/vec4 v0x5e0cc688a2a0_0, 0, 3;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
T_5.22 ;
T_5.20 ;
T_5.18 ;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5e0cc6889bc0_0, 0, 5;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 11, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5e0cc6889bc0_0, 0, 5;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 11, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5e0cc6889bc0_0, 0, 5;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
T_5.26 ;
T_5.24 ;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 12, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 2, 10, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 9, 5;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 9, 5;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
T_5.32 ;
T_5.30 ;
T_5.28 ;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc688a000_0, 0, 8;
T_5.38 ;
T_5.36 ;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5e0cc688a0e0_0, 0, 3;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
T_5.34 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.39, 8;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.41, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc6889ca0_0, 0, 8;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5e0cc688a000_0, 0, 8;
T_5.42 ;
    %jmp T_5.40;
T_5.39 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5e0cc6889d80_0, 0, 5;
    %load/vec4 v0x5e0cc6887f60_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5e0cc6889f20_0, 0, 11;
T_5.40 ;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5e0cc6847950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc688b020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0cc688c1e0_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5e0cc688c110_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0cc688bf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc688c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc688bea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc688c560_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0cc688c4c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0cc688c420_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x5e0cc6847950;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x5e0cc688b020_0;
    %inv;
    %store/vec4 v0x5e0cc688b020_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e0cc6847950;
T_8 ;
    %vpi_call/w 4 161 "$dumpfile", "block_user_mode_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 162 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e0cc6847950 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc688c1e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e0cc67c2bc0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0cc688c1e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e0cc67c2bc0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 170 "$display", "=== ARM7TDMI Block Transfer User Mode Test ===" {0 0 0};
    %vpi_call/w 4 173 "$display", "\012=== Block Transfer Instructions (S=0) ===" {0 0 0};
    %pushi/vec4 3901751310, 0, 32;
    %store/vec4 v0x5e0cc68620c0_0, 0, 32;
    %pushi/str "LDMIA r0, {r1,r2,r3} (S=0)";
    %store/str v0x5e0cc6867bf0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc6861c90_0, 0, 1;
    %fork TD_block_user_mode_test_tb.test_block_transfer, S_0x5e0cc6836490;
    %join;
    %pushi/vec4 3912056880, 0, 32;
    %store/vec4 v0x5e0cc68620c0_0, 0, 32;
    %pushi/str "STMDB r13!, {r4,r5,lr} (S=0)";
    %store/str v0x5e0cc6867bf0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0cc6861c90_0, 0, 1;
    %fork TD_block_user_mode_test_tb.test_block_transfer, S_0x5e0cc6836490;
    %join;
    %vpi_call/w 4 182 "$display", "\012=== Block Transfer Instructions (S=1) ===" {0 0 0};
    %pushi/vec4 3908042766, 0, 32;
    %store/vec4 v0x5e0cc68620c0_0, 0, 32;
    %pushi/str "LDMIA r0, {r1,r2,r3}^ (S=1)";
    %store/str v0x5e0cc6867bf0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0cc6861c90_0, 0, 1;
    %fork TD_block_user_mode_test_tb.test_block_transfer, S_0x5e0cc6836490;
    %join;
    %pushi/vec4 3916251184, 0, 32;
    %store/vec4 v0x5e0cc68620c0_0, 0, 32;
    %pushi/str "STMDB r13!, {r4,r5,lr}^ (S=1)";
    %store/str v0x5e0cc6867bf0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0cc6861c90_0, 0, 1;
    %fork TD_block_user_mode_test_tb.test_block_transfer, S_0x5e0cc6836490;
    %join;
    %vpi_call/w 4 191 "$display", "\012=== Non-Block Transfer Instructions ===" {0 0 0};
    %pushi/vec4 335544350, 0, 32;
    %store/vec4 v0x5e0cc682f240_0, 0, 32;
    %pushi/str "MOV r0, r1 (bit 22=1)";
    %store/str v0x5e0cc682f400_0;
    %fork TD_block_user_mode_test_tb.test_non_block_transfer, S_0x5e0cc6836e10;
    %join;
    %pushi/vec4 335544414, 0, 32;
    %store/vec4 v0x5e0cc682f240_0, 0, 32;
    %pushi/str "LDR r0, [r1] (bit 22=1)";
    %store/str v0x5e0cc682f400_0;
    %fork TD_block_user_mode_test_tb.test_non_block_transfer, S_0x5e0cc6836e10;
    %join;
    %pushi/vec4 536952974, 0, 32;
    %store/vec4 v0x5e0cc682f240_0, 0, 32;
    %pushi/str "ADD r0, r1, r2 (bit 22=1)";
    %store/str v0x5e0cc682f400_0;
    %fork TD_block_user_mode_test_tb.test_non_block_transfer, S_0x5e0cc6836e10;
    %join;
    %wait E_0x5e0cc67c2bc0;
    %vpi_call/w 4 204 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 205 "$display", "Tests Run: %d", v0x5e0cc688c4c0_0 {0 0 0};
    %vpi_call/w 4 206 "$display", "Tests Passed: %d", v0x5e0cc688c420_0 {0 0 0};
    %load/vec4 v0x5e0cc688c420_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5e0cc688c4c0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 207 "$display", "Pass Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5e0cc688c420_0;
    %load/vec4 v0x5e0cc688c4c0_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 4 210 "$display", "\342\234\205 ALL BLOCK USER MODE TESTS PASSED!" {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 4 212 "$display", "\342\235\214 SOME BLOCK USER MODE TESTS FAILED" {0 0 0};
T_8.5 ;
    %vpi_call/w 4 215 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "block_user_mode_test_tb.sv";
    "../rtl/arm7tdmi_decode.sv";
