INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sim_1/new/fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
