#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Feb 24 10:59:43 2025
# Process ID         : 1732
# Current directory  : C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_controlsubsystemIP_0_0_synth_1
# Command line       : vivado.exe -log zynq_design_controlsubsystemIP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_controlsubsystemIP_0_0.tcl
# Log file           : C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_controlsubsystemIP_0_0_synth_1/zynq_design_controlsubsystemIP_0_0.vds
# Journal file       : C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_controlsubsystemIP_0_0_synth_1\vivado.jou
# Running On         : DESKTOP-J1G93P6
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19044
# Processor Detail   : Intel(R) Core(TM) i7-8700B CPU @ 3.20GHz
# CPU Frequency      : 3192 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 68558 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78758 MB
# Available Virtual  : 70016 MB
#-----------------------------------------------------------
source zynq_design_controlsubsystemIP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 483.828 ; gain = 151.262
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_design_controlsubsystemIP_0_0
Command: synth_design -top zynq_design_controlsubsystemIP_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1169.281 ; gain = 467.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_controlsubsystemIP_0_0' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_controlsubsystemIP_0_0/synth/zynq_design_controlsubsystemIP_0_0.vhd:84]
INFO: [Synth 8-3491] module 'controlsubsystemIP' declared at 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/1432/hdl/controlsubsystemIP.vhd:5' bound to instance 'U0' of component 'controlsubsystemIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_controlsubsystemIP_0_0/synth/zynq_design_controlsubsystemIP_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'controlsubsystemIP' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/1432/hdl/controlsubsystemIP.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'controlsubsystemIP' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/1432/hdl/controlsubsystemIP.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_controlsubsystemIP_0_0' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_controlsubsystemIP_0_0/synth/zynq_design_controlsubsystemIP_0_0.vhd:84]
WARNING: [Synth 8-7129] Port s05_axi_awprot[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[0] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[31] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[30] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[29] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[28] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[27] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[26] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[25] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[24] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[23] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[22] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[21] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[20] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[19] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[18] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[17] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[16] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[15] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[14] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[13] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[12] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[11] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[10] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[9] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[8] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[7] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[6] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[5] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[4] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[3] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[3] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[0] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[2] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[1] in module controlsubsystemIP is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[0] in module controlsubsystemIP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.113 ; gain = 578.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.113 ; gain = 578.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.113 ; gain = 578.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1280.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1333.945 ; gain = 0.246
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1333.945 ; gain = 632.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1333.945 ; gain = 632.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1333.945 ; gain = 632.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1333.945 ; gain = 632.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design zynq_design_controlsubsystemIP_0_0 has port s05_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-7129] Port s05_axi_awprot[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_awprot[0] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[31] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[30] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[29] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[28] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[27] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[26] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[25] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[24] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[23] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[22] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[21] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[20] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[19] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[18] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[17] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[16] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[15] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[14] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[13] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[12] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[11] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[10] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[9] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[8] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[7] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[6] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[5] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[4] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[3] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wdata[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[3] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_wstrb[0] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[2] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[1] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s05_axi_arprot[0] in module zynq_design_controlsubsystemIP_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.945 ; gain = 632.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1468.285 ; gain = 766.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1468.285 ; gain = 766.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1478.375 ; gain = 776.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_15' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_16' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_17' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_18' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_19' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_20' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_21' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_22' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_23' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_24' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_25' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_26' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_27' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_28' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_29' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_30' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_31' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1694.844 ; gain = 993.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1694.844 ; gain = 993.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1694.844 ; gain = 993.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1694.844 ; gain = 993.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1694.844 ; gain = 993.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1694.844 ; gain = 993.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     3|
|4     |LUT4 |     1|
|5     |LUT6 |    35|
|6     |FDRE |     7|
|7     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1694.844 ; gain = 993.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1694.844 ; gain = 939.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1694.844 ; gain = 993.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1695.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e0e636f0
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 95 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1695.996 ; gain = 1198.969
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_controlsubsystemIP_0_0_synth_1/zynq_design_controlsubsystemIP_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_controlsubsystemIP_0_0_synth_1/zynq_design_controlsubsystemIP_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_design_controlsubsystemIP_0_0_utilization_synth.rpt -pb zynq_design_controlsubsystemIP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 11:01:19 2025...
