# Synthesizing-SystemVerilog-Smaple-and-Advices
This project is created to record my synthesizable system verilog usagement and  provide some advices based on the synthesis result.
