0.7
2020.2
Apr 18 2022
16:05:34
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1701825938,verilog,,,,glbl,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sim_1/new/DEC_TB.sv,1701914872,systemVerilog,,,,DEC_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sim_1/new/FSM_TB.sv,1701825938,systemVerilog,,,,FSM_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sources_1/new/DEC.sv,1701914061,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sim_1/new/DEC_TB.sv,,DEC,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sources_1/new/FSM_Decoder.sv,1701825938,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sources_1/new/FSM_IR.sv,,FSM_Decoder,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sources_1/new/FSM_IR.sv,1701825938,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sources_1/new/IR_Test.sv,,FSM_IR,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sources_1/new/IR_Test.sv,1701844144,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sim_1/new/FSM_TB.sv,,IR_Test,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1/project_1.srcs/sources_1/new/clock_div2.vhd,1701825938,vhdl,,,,clk_div2,,,,,,,,
