# Hi there, I'm Manikprabhu! ğŸ‘‹

## ğŸš€ About Me
I'm a **VLSI Design and Verification Engineer** passionate about semiconductor design, digital circuit implementation, and building robust verification environments. With expertise in RTL design and advanced verification methodologies, I specialize in creating efficient hardware solutions for FPGA/ASIC applications.

- ğŸ”­ I'm currently working on **Advanced VLSI Design and Verification projects**
- ğŸŒ± I'm currently learning **Advanced UVM methodologies and Low-Power Design techniques**
- ğŸ‘¯ I'm looking to collaborate on **RTL Design, Verification IP development, and open-source EDA tools**
- ğŸ’¬ Ask me about **Verilog, SystemVerilog, UVM, Digital VLSI Design, and Verification**
- ğŸ“« How to reach me: **[your-email@example.com]**
- âš¡ Fun fact: **I can design circuits that think faster than I do!**

## ğŸ’¼ Professional Summary
VLSI Design and Verification Engineer with expertise in RTL design, functional verification, and testbench development using industry-standard methodologies. Experienced in developing verification environments using UVM and implementing coverage-driven verification strategies. Strong background in digital electronics, VLSI design, and scripting for automation.

## ğŸ“ Education

**PG Diploma in VLSI Design (PG-DVLSI)** | Grade: A  
*Center for Development of Advanced Computing (CDAC)*, Pune, India | 2025 - 2026

**Bachelor of Technology - Electronics And Telecommunication** | GPA: 7.77  
*Shri Guru Gobind Singhji Institute of Engineering and Technology (SGGSIET)*, Nanded, India | 2020 - 2024

**Higher Secondary - Maharashtra State Board** | Percentage: 73.54  
*Milind Junior College*, Latur, India | 2019 - 2020

## ğŸ› ï¸ Technical Skills

### Subject Expertise
- **Digital Electronics** | **Digital VLSI** | **Analog & Mixed Signal VLSI** | **Network Theory**

### Hardware Description Languages (HDL)
![Verilog](https://img.shields.io/badge/-Verilog-blue?style=flat-square&logo=v&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-8B4513?style=flat-square&logo=v&logoColor=white)

### Verification Methodologies
- **Constraint Random Coverage Driven Verification (CRV)**
- **Assertion Based Verification (ABV) - SystemVerilog Assertions (SVA)**
- **Universal Verification Methodology (UVM)**
- **Code Coverage & Functional Coverage Analysis**

### EDA Tools
![Synopsys VCS](https://img.shields.io/badge/-Synopsys%20VCS-0078D7?style=flat-square)
![QuestaSim](https://img.shields.io/badge/-Mentor%20QuestaSim-FF6C37?style=flat-square)
![Xilinx ISE](https://img.shields.io/badge/-Xilinx%20ISE-E01F27?style=flat-square&logo=xilinx&logoColor=white)
![Vivado](https://img.shields.io/badge/-Xilinx%20Vivado-E01F27?style=flat-square&logo=xilinx&logoColor=white)
![ModelSim](https://img.shields.io/badge/-ModelSim-FF6C37?style=flat-square)

### Scripting & Programming
![Perl](https://img.shields.io/badge/-Perl-39457E?style=flat-square&logo=perl&logoColor=white)
![Linux](https://img.shields.io/badge/-Linux-FCC624?style=flat-square&logo=linux&logoColor=black)
![Windows](https://img.shields.io/badge/-Windows-0078D6?style=flat-square&logo=windows&logoColor=white)

### Core Competencies
```
âœ“ RTL Design and Coding              âœ“ FSM Design and Implementation
âœ“ Code Coverage Analysis             âœ“ Functional Coverage Development
âœ“ Assertion Based Verification       âœ“ Testbench Architecture (UVM)
âœ“ Digital Circuit Design             âœ“ FPGA/ASIC Implementation
âœ“ Protocol Verification              âœ“ Design for Testability
```

### Soft Skills
- ğŸ¯ **Leadership** - Leading verification teams and project coordination
- âœï¸ **Technical Writing** - Documentation and design specifications
- ğŸ¤ **Public Speaking** - Technical presentations and knowledge sharing
- â±ï¸ **Time Management** - Efficient project planning and execution

## ğŸ† Certifications
- **Advanced VLSI Design and Verification** - *Maven Silicon* | Nov 2023 - Aug 2024

## ğŸ“š Featured Projects

### 1ï¸âƒ£ [CORDIC Sine-Cosine Generator](link-to-repo)
**Tech Stack:** Verilog | SystemVerilog | UVM | QuestaSim | Xilinx Vivado

Designed and implemented a fixed-point CORDIC sine/cosine generator for efficient FPGA/ASIC deployment. Developed complete RTL using iterative shift-add operations to compute precise trigonometric functions without floating-point units. Created a comprehensive verification environment with testbenches covering angle range validation and accuracy analysis.

**Key Achievements:**
- âœ… Fixed-point arithmetic implementation
- âœ… Comprehensive UVM testbench development
- âœ… Accuracy validation across full angle range

---

### 2ï¸âƒ£ [Router 1x3 â€“ RTL Design and Verification](link-to-repo)
**Tech Stack:** Verilog | SystemVerilog | Code Coverage | ModelSim

Developed a sophisticated Router 1x3 solution utilizing OSI layer 3 routing principles to efficiently direct data packets between computer networks. Implemented address-based routing algorithms to channel incoming packets to designated output channels, optimizing network performance.

**Key Achievements:**
- âœ… Address-based packet routing implementation
- âœ… 100% code coverage achieved
- âœ… Multi-channel data distribution logic

---

### 3ï¸âƒ£ [AHB2APB Bridge IP Core Verification](link-to-repo)
**Tech Stack:** Verilog | SystemVerilog | UVM | Functional Coverage

Designed and implemented an AHB to APB bridge in Verilog with pipelining for efficient transaction conversion and support for burst transfers. Developed and verified RTL blocks for single and burst READ/WRITE operations, utilizing UVM for comprehensive verification and achieving RTL design sign-off and synthesis.

**Key Achievements:**
- âœ… AMBA protocol implementation (AHB/APB)
- âœ… Burst transfer support with pipelining
- âœ… RTL sign-off with functional coverage closure

---

### 4ï¸âƒ£ [E-Cycle Controller - RTL Design](link-to-repo)
**Tech Stack:** Verilog | SystemVerilog | Xilinx Vivado

Designed and implemented a comprehensive SystemVerilog testbench to verify an e-cycle motor controller. The project includes a finite state machine (FSM) controller with pedal and throttle priority modes. Developed reusable components: driver, monitor, scoreboard, and environment to automate stimulus generation and functional checking.

**Key Achievements:**
- âœ… FSM-based controller design
- âœ… 64 test cases with full coverage
- âœ… Reusable verification components

---

## ğŸ“Š GitHub Statistics

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Manikprabhu15&show_icons=true&theme=tokyonight" alt="GitHub Stats" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Manikprabhu15&theme=tokyonight" alt="GitHub Streak" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Manikprabhu15&layout=compact&theme=tokyonight" alt="Top Languages" />
</p>

## ğŸŒ Connect with Me

[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?style=flat-square&logo=linkedin&logoColor=white)](your-linkedin-url)
[![Email](https://img.shields.io/badge/-Email-D14836?style=flat-square&logo=gmail&logoColor=white)](mailto:your-email)
[![Portfolio](https://img.shields.io/badge/-Portfolio-000000?style=flat-square&logo=google-chrome&logoColor=white)](your-portfolio-url)

## ğŸ“ˆ Profile Views
![Visitor Count](https://profile-counter.glitch.me/Manikprabhu15/count.svg)

---

ğŸ’¡ *"Hardware is hard, but verification is harder â€“ and that's what makes it exciting!"*

â­ï¸ From [Manikprabhu15](https://github.com/Manikprabhu15)
