<stg><name>fft_32pt_Pipeline_VITIS_LOOP_231_3</name>


<trans_list>

<trans id="215" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body67:0 %k_2 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body67:1 %icmp_ln231 = icmp_eq  i4 %k_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body67:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body67:3 %add_ln231 = add i4 %k_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body67:4 %br_ln231 = br i1 %icmp_ln231, void %for.body67.split, void %for.end116.exitStub

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="4">
<![CDATA[
for.body67.split:0 %trunc_ln231 = trunc i4 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="4">
<![CDATA[
for.body67.split:3 %empty_51 = trunc i4 %k_2

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body67.split:4 %empty_52 = shl i4 %k_2, i4 1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
for.body67.split:5 %zext_ln79 = zext i4 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="4">
<![CDATA[
for.body67.split:6 %zext_ln79_1 = zext i4 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:7 %TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="TWIDDLE_REAL_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:8 %w_real_V = load i6 %TWIDDLE_REAL_V_addr

]]></Node>
<StgValue><ssdm name="w_real_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:9 %TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="TWIDDLE_IMAG_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:10 %w_imag_V = load i6 %TWIDDLE_IMAG_V_addr

]]></Node>
<StgValue><ssdm name="w_imag_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body67.split:11 %p_shl4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_51, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body67.split:12 %empty_53 = sub i6 %p_shl4, i6 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="2">
<![CDATA[
for.body67.split:18 %zext_ln236 = zext i2 %trunc_ln231

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:19 %o1_out_real_V_addr = getelementptr i32 %o1_out_real_V, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o1_out_real_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:20 %o1_out_real_V_4_addr = getelementptr i32 %o1_out_real_V_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o1_out_real_V_4_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:21 %o1_out_imag_V_addr = getelementptr i32 %o1_out_imag_V, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:22 %o1_out_imag_V_4_addr = getelementptr i32 %o1_out_imag_V_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_4_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.body67.split:23 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:24 %o1_out_real_V_load = load i2 %o1_out_real_V_addr

]]></Node>
<StgValue><ssdm name="o1_out_real_V_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:25 %o1_out_real_V_4_load = load i2 %o1_out_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_out_real_V_4_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:27 %o1_out_imag_V_load = load i2 %o1_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:28 %o1_out_imag_V_4_load = load i2 %o1_out_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_4_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:42 %o2_out_real_V_addr = getelementptr i32 %o2_out_real_V, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o2_out_real_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:43 %o2_out_real_V_4_addr = getelementptr i32 %o2_out_real_V_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o2_out_real_V_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:44 %o2_out_imag_V_addr = getelementptr i32 %o2_out_imag_V, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:45 %o2_out_imag_V_4_addr = getelementptr i32 %o2_out_imag_V_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_4_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:46 %o2_out_real_V_load = load i2 %o2_out_real_V_addr

]]></Node>
<StgValue><ssdm name="o2_out_real_V_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:47 %o2_out_real_V_4_load = load i2 %o2_out_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_out_real_V_4_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:49 %o2_out_imag_V_load = load i2 %o2_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:50 %o2_out_imag_V_4_load = load i2 %o2_out_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_4_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body67.split:84 %br_ln242 = br i1 %tmp, void %arrayidx85.18.case.0, void %arrayidx85.18.case.1

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx113.114.exit:0 %store_ln231 = store i4 %add_ln231, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx113.114.exit:1 %br_ln231 = br void %for.body67

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:8 %w_real_V = load i6 %TWIDDLE_REAL_V_addr

]]></Node>
<StgValue><ssdm name="w_real_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:10 %w_imag_V = load i6 %TWIDDLE_IMAG_V_addr

]]></Node>
<StgValue><ssdm name="w_imag_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
for.body67.split:13 %zext_ln79_2 = zext i6 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:14 %TWIDDLE_REAL_V_addr_2 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="TWIDDLE_REAL_V_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:15 %w_real_V_2 = load i6 %TWIDDLE_REAL_V_addr_2

]]></Node>
<StgValue><ssdm name="w_real_V_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:16 %TWIDDLE_IMAG_V_addr_2 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="TWIDDLE_IMAG_V_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:17 %w_imag_V_2 = load i6 %TWIDDLE_IMAG_V_addr_2

]]></Node>
<StgValue><ssdm name="w_imag_V_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:24 %o1_out_real_V_load = load i2 %o1_out_real_V_addr

]]></Node>
<StgValue><ssdm name="o1_out_real_V_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:25 %o1_out_real_V_4_load = load i2 %o1_out_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_out_real_V_4_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body67.split:26 %b_real_V = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o1_out_real_V_load, i32 %o1_out_real_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="b_real_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:27 %o1_out_imag_V_load = load i2 %o1_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:28 %o1_out_imag_V_4_load = load i2 %o1_out_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_4_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body67.split:29 %b_imag_V = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o1_out_imag_V_load, i32 %o1_out_imag_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="b_imag_V"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:46 %o2_out_real_V_load = load i2 %o2_out_real_V_addr

]]></Node>
<StgValue><ssdm name="o2_out_real_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:47 %o2_out_real_V_4_load = load i2 %o2_out_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_out_real_V_4_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body67.split:48 %b_real_V_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_out_real_V_load, i32 %o2_out_real_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="b_real_V_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:49 %o2_out_imag_V_load = load i2 %o2_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:50 %o2_out_imag_V_4_load = load i2 %o2_out_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_4_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body67.split:51 %b_imag_V_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_out_imag_V_load, i32 %o2_out_imag_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="b_imag_V_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="71" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:15 %w_real_V_2 = load i6 %TWIDDLE_REAL_V_addr_2

]]></Node>
<StgValue><ssdm name="w_real_V_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="6">
<![CDATA[
for.body67.split:17 %w_imag_V_2 = load i6 %TWIDDLE_IMAG_V_addr_2

]]></Node>
<StgValue><ssdm name="w_imag_V_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:30 %sext_ln1273 = sext i32 %b_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:31 %sext_ln1273_8 = sext i18 %w_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:32 %sext_ln1273_9 = sext i32 %b_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:33 %sext_ln1273_10 = sext i18 %w_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_10"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:34 %mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:35 %mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln1348"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="79" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:34 %mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:35 %mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln1348"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:38 %mul_ln813_4 = mul i48 %sext_ln1273, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln813_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:39 %mul_ln1347 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:36 %ret_V = sub i48 %mul_ln813, i48 %mul_ln1348

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:37 %r_real_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_real_V_13"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:38 %mul_ln813_4 = mul i48 %sext_ln1273, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln813_4"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:39 %mul_ln1347 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:52 %sext_ln1273_11 = sext i32 %b_real_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1273_11"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:53 %sext_ln1273_12 = sext i18 %w_real_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_12"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="32">
<![CDATA[
for.body67.split:54 %sext_ln1273_13 = sext i32 %b_imag_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_13"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="18">
<![CDATA[
for.body67.split:55 %sext_ln1273_14 = sext i18 %w_imag_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_14"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:56 %mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln813_5"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:57 %mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln1348_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:68 %e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_real_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:69 %e_out_real_V_8_addr = getelementptr i32 %e_out_real_V_8, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_real_V_8_addr"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:70 %e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_imag_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:71 %e_out_imag_V_8_addr = getelementptr i32 %e_out_imag_V_8, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_imag_V_8_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:72 %e_out_real_V_load = load i2 %e_out_real_V_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:73 %e_out_real_V_8_load = load i2 %e_out_real_V_8_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_8_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:75 %e_out_imag_V_load = load i2 %e_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:76 %e_out_imag_V_8_load = load i2 %e_out_imag_V_8_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_8_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:0 %e_out_real_V_9_addr = getelementptr i32 %e_out_real_V_9, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_real_V_9_addr"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:1 %e_out_real_V_10_addr = getelementptr i32 %e_out_real_V_10, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_real_V_10_addr"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:2 %e_out_imag_V_9_addr = getelementptr i32 %e_out_imag_V_9, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_imag_V_9_addr"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:3 %e_out_imag_V_10_addr = getelementptr i32 %e_out_imag_V_10, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="e_out_imag_V_10_addr"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:4 %e_out_real_V_9_load = load i2 %e_out_real_V_9_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_9_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:5 %e_out_real_V_10_load = load i2 %e_out_real_V_10_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_10_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:7 %e_out_imag_V_9_load = load i2 %e_out_imag_V_9_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_9_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:8 %e_out_imag_V_10_load = load i2 %e_out_imag_V_10_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_10_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx85.18.exit:26 %br_ln243 = br i1 %tmp, void %arrayidx113.114.case.6, void %arrayidx113.114.case.7

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0">
<![CDATA[
for.end116.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="110" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:40 %ret_V_4 = add i48 %mul_ln1347, i48 %mul_ln813_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:41 %r_imag_V_19 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_4, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_imag_V_19"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:56 %mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln813_5"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:57 %mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln1348_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:60 %mul_ln813_6 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln813_6"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:61 %mul_ln1347_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:72 %e_out_real_V_load = load i2 %e_out_real_V_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_load"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:73 %e_out_real_V_8_load = load i2 %e_out_real_V_8_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_8_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body67.split:74 %a_real_V_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_real_V_load, i32 %e_out_real_V_8_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="a_real_V_7"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:75 %e_out_imag_V_load = load i2 %e_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="2">
<![CDATA[
for.body67.split:76 %e_out_imag_V_8_load = load i2 %e_out_imag_V_8_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_8_load"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body67.split:77 %a_imag_V_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_imag_V_load, i32 %e_out_imag_V_8_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="a_imag_V_4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:4 %e_out_real_V_9_load = load i2 %e_out_real_V_9_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_9_load"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:5 %e_out_real_V_10_load = load i2 %e_out_real_V_10_addr

]]></Node>
<StgValue><ssdm name="e_out_real_V_10_load"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayidx85.18.exit:6 %a_real_V_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_real_V_9_load, i32 %e_out_real_V_10_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="a_real_V_9"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:7 %e_out_imag_V_9_load = load i2 %e_out_imag_V_9_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_9_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="2">
<![CDATA[
arrayidx85.18.exit:8 %e_out_imag_V_10_load = load i2 %e_out_imag_V_10_addr

]]></Node>
<StgValue><ssdm name="e_out_imag_V_10_load"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayidx85.18.exit:9 %a_imag_V_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_imag_V_9_load, i32 %e_out_imag_V_10_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="a_imag_V_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="128" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:58 %ret_V_5 = sub i48 %mul_ln813_5, i48 %mul_ln1348_2

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:59 %r_real_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_5, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_real_V_14"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:60 %mul_ln813_6 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln813_6"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:61 %mul_ln1347_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:64 %b_real_V_6 = add i32 %r_real_V_14, i32 %r_real_V_13

]]></Node>
<StgValue><ssdm name="b_real_V_6"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:66 %a_real_V_12 = sub i32 %r_real_V_13, i32 %r_real_V_14

]]></Node>
<StgValue><ssdm name="a_real_V_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="134" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body67.split:62 %ret_V_6 = add i48 %mul_ln1347_2, i48 %mul_ln813_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body67.split:63 %r_imag_V_20 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_6, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="r_imag_V_20"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:65 %b_imag_V_9 = add i32 %r_imag_V_20, i32 %r_imag_V_19

]]></Node>
<StgValue><ssdm name="b_imag_V_9"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:67 %a_imag_V_5 = sub i32 %r_imag_V_19, i32 %r_imag_V_20

]]></Node>
<StgValue><ssdm name="a_imag_V_5"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:78 %r_real_V = add i32 %b_real_V_6, i32 %a_real_V_7

]]></Node>
<StgValue><ssdm name="r_real_V"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:80 %out_real_0_addr = getelementptr i32 %out_real_0, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_0_addr"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:81 %out_real_1_addr = getelementptr i32 %out_real_1, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_1_addr"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx85.18.case.0:0 %store_ln242 = store i32 %r_real_V, i2 %out_real_0_addr

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx85.18.case.1:0 %store_ln242 = store i32 %r_real_V, i2 %out_real_1_addr

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx85.18.exit:11 %r_imag_V_14 = sub i32 %a_imag_V_6, i32 %a_real_V_12

]]></Node>
<StgValue><ssdm name="r_imag_V_14"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:14 %out_imag_2_addr = getelementptr i32 %out_imag_2, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_2_addr"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:15 %out_imag_3_addr = getelementptr i32 %out_imag_3, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_3_addr"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx85.18.exit:16 %r_real_V_11 = sub i32 %a_real_V_7, i32 %b_real_V_6

]]></Node>
<StgValue><ssdm name="r_real_V_11"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:18 %out_real_4_addr = getelementptr i32 %out_real_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_4_addr"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx85.18.exit:22 %r_imag_V_17 = add i32 %a_imag_V_6, i32 %a_real_V_12

]]></Node>
<StgValue><ssdm name="r_imag_V_17"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:24 %out_imag_6_addr = getelementptr i32 %out_imag_6, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_6_addr"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:25 %out_imag_7_addr = getelementptr i32 %out_imag_7, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_7_addr"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.6:1 %store_ln243 = store i32 %r_imag_V_14, i2 %out_imag_2_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.6:2 %store_ln244 = store i32 %r_real_V_11, i2 %out_real_4_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.6:5 %store_ln245 = store i32 %r_imag_V_17, i2 %out_imag_6_addr

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.7:1 %store_ln243 = store i32 %r_imag_V_14, i2 %out_imag_3_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx113.114.case.7:2 %out_real_5_addr = getelementptr i32 %out_real_5, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_5_addr"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.7:3 %store_ln244 = store i32 %r_real_V_11, i2 %out_real_5_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.7:7 %store_ln245 = store i32 %r_imag_V_17, i2 %out_imag_7_addr

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body67.split:1 %specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln232"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body67.split:2 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body67.split:79 %r_imag_V = add i32 %a_imag_V_4, i32 %b_imag_V_9

]]></Node>
<StgValue><ssdm name="r_imag_V"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:82 %out_imag_0_addr = getelementptr i32 %out_imag_0, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_0_addr"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body67.split:83 %out_imag_1_addr = getelementptr i32 %out_imag_1, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_1_addr"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx85.18.case.0:1 %store_ln242 = store i32 %r_imag_V, i2 %out_imag_0_addr

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx85.18.case.0:2 %br_ln242 = br void %arrayidx85.18.exit

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx85.18.case.1:1 %store_ln242 = store i32 %r_imag_V, i2 %out_imag_1_addr

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx85.18.case.1:2 %br_ln242 = br void %arrayidx85.18.exit

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx85.18.exit:10 %r_real_V_10 = add i32 %a_real_V_9, i32 %a_imag_V_5

]]></Node>
<StgValue><ssdm name="r_real_V_10"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:12 %out_real_2_addr = getelementptr i32 %out_real_2, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_2_addr"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:13 %out_real_3_addr = getelementptr i32 %out_real_3, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_3_addr"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx85.18.exit:17 %r_imag_V_15 = sub i32 %a_imag_V_4, i32 %b_imag_V_9

]]></Node>
<StgValue><ssdm name="r_imag_V_15"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:19 %out_imag_4_addr = getelementptr i32 %out_imag_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_4_addr"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:20 %out_imag_5_addr = getelementptr i32 %out_imag_5, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_imag_5_addr"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx85.18.exit:21 %r_real_V_12 = sub i32 %a_real_V_9, i32 %a_imag_V_5

]]></Node>
<StgValue><ssdm name="r_real_V_12"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx85.18.exit:23 %out_real_6_addr = getelementptr i32 %out_real_6, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_6_addr"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.6:0 %store_ln243 = store i32 %r_real_V_10, i2 %out_real_2_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.6:3 %store_ln244 = store i32 %r_imag_V_15, i2 %out_imag_4_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.6:4 %store_ln245 = store i32 %r_real_V_12, i2 %out_real_6_addr

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx113.114.case.6:6 %br_ln245 = br void %arrayidx113.114.exit

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.7:0 %store_ln243 = store i32 %r_real_V_10, i2 %out_real_3_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.7:4 %store_ln244 = store i32 %r_imag_V_15, i2 %out_imag_5_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx113.114.case.7:5 %out_real_7_addr = getelementptr i32 %out_real_7, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="out_real_7_addr"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx113.114.case.7:6 %store_ln245 = store i32 %r_real_V_12, i2 %out_real_7_addr

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx113.114.case.7:8 %br_ln245 = br void %arrayidx113.114.exit

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
