Initializing gui preferences from file  /home/vlsi/.synopsys_icc_prefs.tcl
icc_shell> source ~/scl_icc/setup.tcl
* tsl18fs120_scl_ss.db tsl18cio250_max.db
icc_shell> source ~/scl_icc/include.tcl
Start to load technology file /home/vlsi/scl_icc/icc.tf.
Warning: Layer 'M1' has a pitch 0.56 that does not match the recommended wire-to-via pitch 0.535 or 0.485. (TFCHK-049)
Warning: Layer 'TOP_M' has a pitch 1.12 that does not match the recommended wire-to-via pitch 0.95. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.66 that does not match the doubled pitch 1.12 or tripled pitch 1.68. (TFCHK-050)
Technology file /home/vlsi/scl_icc/icc.tf has been loaded successfully.
{ckt_mw}
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> read_verilog {/home/vlsi/Desktop/synopsys_work/vedic_16/netlist.v}
Loading db file '/home/vlsi/scl_icc/scl_lib/tsl18fs120_scl_ss.db'
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Loading db file '/home/vlsi/scl_icc/scl_lib/tsl18cio250_max.db'
Loading db file '/home/vlsi/user/synopsys/IC_compiler/libraries/syn/gtech.db'
Loading db file '/home/vlsi/user/synopsys/IC_compiler/libraries/syn/standard.sldb'

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'vedic_16bit.CEL' now...
Total number of cell instances: 2859
Total number of nets: 2913
Total number of ports: 65 (include 0 PG ports)
Total number of hierarchical cell instances: 484

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Preparing data for query................... 
Information: Read verilog completed successfully.
1
icc_shell> create_clock -name "clk" period 1 -waveform {0.0 0.50} clk
Error: extra positional option '1' (CMD-012)
Error: extra positional option 'clk' (CMD-012)
icc_shell> create_clock -name "clk" -period 1 -waveform {0.0 0.50} clk
Information: linking reference library : /home/vlsi/scl_icc/fs120_scl. (PSYN-878)
Information: linking reference library : /home/vlsi/scl_icc/cio250_scl. (PSYN-878)
Warning: The pin direction of 'VDD' pin on 'pvdi' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/scl_icc/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'pv0i' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/scl_icc/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'pv0f' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/scl_icc/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The 'pv0f' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pv0f' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'pv0i' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pv0i' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'pvdi' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pvdi' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'vedic_16bit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (484 designs)             vedic_16bit.CEL, etc
  tsl18fs120_scl_ss (library) /home/vlsi/scl_icc/scl_lib/tsl18fs120_scl_ss.db
  tsl18cio250_max (library)   /home/vlsi/scl_icc/scl_lib/tsl18cio250_max.db

1
icc_shell> set_input_delay 0.5 -clock clk {a,b}
Warning: Can't find object 'a,b' in design 'vedic_16bit'. (UID-95)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
icc_shell> set_input_delay 0.5 -clock clk {a b}
1
icc_shell> set_output_delay 0.5 -clock clk {c}
1
icc_shell> set_max_transition 0.1 {a b}
1
icc_shell> set_max_transition 0.01 {c}
1
icc_shell> compile -exact_map
Error: Command 'compile' is disabled. (CMD-080)
icc_shell> create_floorplan -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
Number of terminals created: 65.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name          Original Ports
vedic_16bit               65
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.706
        Number Of Rows = 50
        Core Width = 281.68
        Core Height = 280
        Aspect Ratio = 0.994
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
1
icc_shell> derive_pg_connection
Information: linking reference library : /home/vlsi/scl_icc/fs120_scl. (PSYN-878)
Information: linking reference library : /home/vlsi/scl_icc/cio250_scl. (PSYN-878)
Warning: The pin direction of 'VDD' pin on 'pvdi' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/scl_icc/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'pv0i' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/scl_icc/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The pin direction of 'VSS' pin on 'pv0f' cell in the 'tsl18cio250_max' technology library is inconsistent with the same-name pin in the '/home/vlsi/scl_icc/cio250_scl' physical library. No physical link for the logical lib cell. (PSYN-058)
Warning: The 'pv0f' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pv0f' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'pv0i' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pv0i' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'pvdi' cell in the 'tsl18cio250_max' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'pvdi' cell in the 'tsl18cio250_max' technology library does not 
        have corresponding physical cell description. (PSYN-024)

  Linking design 'vedic_16bit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (484 designs)             vedic_16bit.CEL, etc
  tsl18fs120_scl_ss (library) /home/vlsi/scl_icc/scl_lib/tsl18fs120_scl_ss.db
  tsl18cio250_max (library)   /home/vlsi/scl_icc/scl_lib/tsl18cio250_max.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Unconnected power pins:           2859/2859

Unconnected ground pins:          2859/2859
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
icc_shell> 
Warning: No net objects matched '*' (SEL-004)
icc_shell> set_preroute_advanced_via_rule -align_stack true -x_offset 0.0 -y_offset 0.0 -x_step 0.0 -y_step 0.0 -size_by_via_area {0 0}
Using [2 x 2] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for TOP_M
1
icc_shell> place_opt  -cts
The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : Yes
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: IO pad 'pc3d00' is unusable: unknown logic function.  (OPT-1022)
  Loading design 'vedic_16bit'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Updating database...

  Loading design 'vedic_16bit'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)
 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done


 Beginning Buffering Optimizations
 ---------------------------------

 Collecting Buffer Trees ... Found 64

 Processing Buffer Trees ... 

    [7]  10% ...
    [14]  20% ...
    [21]  30% ...
    [28]  40% ...
    [35]  50% ...
Warning: New port 'v1/v2/IN0' is generated to sub_module 'v1/v2' as an additional of original port 'v1/v2/b[0]'. (PSYN-850)
Warning: New port 'v1/v2/v1/IN0' is generated to sub_module 'v1/v2/v1' as an additional of original port 'v1/v2/v1/b[0]'. (PSYN-850)
Warning: New port 'v1/v2/IN1' is generated to sub_module 'v1/v2' as an additional of original port 'v1/v2/b[0]'. (PSYN-850)
Warning: New port 'v1/v1/v2/IN0' is generated to sub_module 'v1/v1/v2' as an additional of original port 'v1/v1/v2/b[0]'. (PSYN-850)
Warning: New port 'v1/v1/IN0' is generated to sub_module 'v1/v1' as an additional of original port 'v1/v1/b[0]'. (PSYN-850)
Warning: New port 'v1/v1/IN1' is generated to sub_module 'v1/v1' as an additional of original port 'v1/v1/b[0]'. (PSYN-850)
    [42]  60% ...
    [49]  70% ...
    [56]  80% ...
Warning: New port 'v1/v1/v2/IN1' is generated to sub_module 'v1/v1/v2' as an additional of original port 'v1/v1/v2/b[1]'. (PSYN-850)
Warning: New port 'v1/v1/v1/IN0' is generated to sub_module 'v1/v1/v1' as an additional of original port 'v1/v1/v1/b[1]'. (PSYN-850)
    [63]  90% ...
    [64] 100% Done ...


Information: Automatic high-fanout synthesis deletes 227 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 5 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


 Estimating Design ...... 
 Done

Information: Updating database...

  Loading design 'vedic_16bit'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)

  Design  WNS: 17.16  TNS: 384.52  Number of Violating Paths: 32

  Nets with DRC Violations: 32
  Total moveable cell area: 48821.2
  Total fixed cell area: 0.0
  Total physical cell area: 48821.2
  Core area: (10000 10000 291680 290000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   48820.5     17.16     396.0       2.2                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   48820.5     17.16     396.0       2.2                          
    0:00:00   48679.4     17.06     393.3       1.7                          


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   48679.4     17.06     393.3       1.7                          
    0:00:00   51727.7     17.43     410.3       0.5 net4874                  
    0:00:00   52856.6     17.43     414.2       0.5                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   52856.6     17.43     414.2       0.5                          
    0:00:01   53182.8     16.91     404.2       0.5 c[31]                    
    0:00:01   53367.9     16.73     399.7       0.5 c[31]                    
    0:00:01   53427.5     16.64     397.5       0.5 c[31]                    
    0:00:01   53060.7     16.09     390.8       0.7 c[31]                    
    0:00:01   53490.3     15.90     386.4       0.7 c[31]                    
    0:00:01   53766.3     15.72     382.8       0.7 c[31]                    
    0:00:01   53876.1     15.61     380.2       0.7 c[31]                    
    0:00:02   54183.5     15.48     377.6       0.7 c[31]                    
    0:00:02   54365.4     15.36     374.5       0.7 c[31]                    
    0:00:02   54459.4     15.24     371.7       0.7 c[31]                    
    0:00:02   54578.6     15.21     370.9       0.7 c[31]                    
    0:00:02   54594.3     15.16     369.6       0.7 c[31]                    
    0:00:02   54628.8     15.16     369.5       0.7 c[31]                    
    0:00:03   54641.3     15.15     369.3       0.7 c[31]                    
    0:00:03   54631.9     15.12     368.6       0.7 c[31]                    
    0:00:03   54904.8     15.07     367.1       0.7 c[31]                    
    0:00:03   54936.2     15.04     366.7       0.7 c[31]                    
    0:00:03   54920.5     15.02     366.1       0.7 c[31]                    
    0:00:03   54920.5     15.01     365.9       0.7 c[31]                    
    0:00:03   54911.0     15.00     365.7       0.7 c[31]                    
    0:00:04   54870.3     15.00     365.5       0.7 c[31]                    
    0:00:04   54983.3     14.99     365.3       0.7 c[31]                    
    0:00:04   54951.9     14.99     365.2       0.7 c[31]                    
    0:00:04   54980.1     14.94     363.8       0.7 c[31]                    
    0:00:05   55017.8     14.92     363.4       0.7 c[31]                    
    0:00:05   55083.6     14.91     363.0       0.7 c[31]                    
    0:00:05   55086.7     14.85     361.5       0.7 c[31]                    
    0:00:05   55071.0     14.83     361.2       0.7 c[31]                    
    0:00:05   55071.0     14.83     361.1       0.7 c[31]                    
    0:00:05   55124.4     14.83     361.0       0.7 c[31]                    
    0:00:05   55118.1     14.82     360.9       0.7 c[31]                    
    0:00:05   55184.0     14.82     360.7       0.7 c[31]                    
    0:00:05   55183.9     14.81     360.6       0.7 c[31]                    
    0:00:06   55252.9     14.81     360.5       0.7 c[31]                    
    0:00:06   55249.8     14.80     360.2       0.7 c[31]                    
    0:00:06   55284.3     14.79     359.3       0.7 c[31]                    
    0:00:06   55318.8     14.75     358.9       0.7 c[31]                    
    0:00:06   55315.6     14.71     358.1       0.7 c[31]                    
    0:00:06   55318.8     14.69     357.8       0.7 c[31]                    
    0:00:06   55315.6     14.68     357.7       0.7 c[31]                    
    0:00:07   55309.4     14.68     357.7       0.7 c[31]                    
    0:00:07   55300.0     14.68     357.7       0.7 c[31]                    
    0:00:07   55331.3     14.63     356.1       0.7 c[31]                    
    0:00:07   55347.0     14.58     355.3       0.7 c[31]                    
    0:00:08   55347.0     14.58     355.2       0.7                          
    0:00:08   55343.9     14.57     355.2       0.7                          
    0:00:09   55296.9     14.57     354.9       0.7                          
    0:00:09   54864.1     14.57     352.6       0.7                          
    0:00:09   54666.6     14.57     351.2       0.8                          
    0:00:09   54425.1     14.57     349.4       0.8                          
    0:00:09   54139.7     14.57     347.4       0.9                          
    0:00:09   53597.2     14.57     344.3       1.1                          
    0:00:09   53098.6     14.57     341.6       1.2                          
    0:00:09   52697.1     14.57     339.6       1.3                          
    0:00:09   52342.7     14.57     336.9       1.4                          
    0:00:09   52267.5     14.57     336.9       1.4                          
    0:00:09   52267.5     14.57     336.9       1.4                          
    0:00:09   52267.5     14.57     336.9       1.4                          
    0:00:09   52267.5     14.57     336.9       1.4                          
    0:00:09   52267.5     14.57     336.9       1.4                          
    0:00:09   52038.5     14.60     337.8       1.4                          
    0:00:09   52038.5     14.60     337.8       1.4                          
    0:00:10   51797.0     14.59     337.5       1.4 c[29]                    
    0:00:10   51800.1     14.59     337.2       1.4                          
    0:00:10   51800.1     14.59     337.2       1.4                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 14.59  TNS: 326.91  Number of Violating Paths: 32

  Nets with DRC Violations: 32
  Total moveable cell area: 51800.4
  Total fixed cell area: 0.0
  Total physical cell area: 51800.4
  Core area: (10000 10000 291680 290000)


  No hold constraints

Information: Updating database...

  Loading design 'vedic_16bit'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : vedic_16bit
  Version: K-2015.06-SP5-1
  Date   : Tue May  7 00:02:41 2019
****************************************
Std cell utilization: 65.68%  (16518/(25150-0))
(Non-fixed + Fixed)
Std cell utilization: 65.68%  (16518/(25150-0))
(Non-fixed only)
Chip area:            25150    sites, bbox (10.00 10.00 291.68 290.00) um
Std cell area:        16518    sites, (non-fixed:16518  fixed:0)
                      2990     cells, (non-fixed:2990   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  4.86 um 
Site array:           unit     (width: 0.56 um, height: 5.60 um, rows: 50)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : vedic_16bit
  Version: K-2015.06-SP5-1
  Date   : Tue May  7 00:02:41 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
TOP_M      none          ---         ---       via additive      ---
Legalizing 2990 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : vedic_16bit
  Version: K-2015.06-SP5-1
  Date   : Tue May  7 00:02:41 2019
****************************************

avg cell displacement:    1.402 um ( 0.25 row height)
max cell displacement:    3.385 um ( 0.60 row height)
std deviation:            0.792 um ( 0.14 row height)
number of cell moved:      2990 cells (out of 2990 cells)

Total 0 cells has large displacement (e.g. > 16.800 um or 3 row height)

Information: Updating database...

  Loading design 'vedic_16bit'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : vedic_16bit
  Version: K-2015.06-SP5-1
  Date   : Tue May  7 00:02:41 2019
****************************************
Std cell utilization: 65.68%  (16518/(25150-0))
(Non-fixed + Fixed)
Std cell utilization: 65.68%  (16518/(25150-0))
(Non-fixed only)
Chip area:            25150    sites, bbox (10.00 10.00 291.68 290.00) um
Std cell area:        16518    sites, (non-fixed:16518  fixed:0)
                      2990     cells, (non-fixed:2990   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  4.86 um 
Site array:           unit     (width: 0.56 um, height: 5.60 um, rows: 50)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : vedic_16bit
  Version: K-2015.06-SP5-1
  Date   : Tue May  7 00:02:41 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
TOP_M      none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : vedic_16bit
  Version: K-2015.06-SP5-1
  Date   : Tue May  7 00:02:41 2019
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (5600), object's width and height(301680,300000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (560), object's width and height(301680,300000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'vedic_16bit'
Warning: Layer 'M1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'M3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'TOP_M' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer M1 : 8.1e-06 8.1e-06 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.00035 0.00035 (RCEX-011)
Information: Library Derived Cap for layer M2 : 4.1e-06 4.1e-06 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer M3 : 2.6e-06 2.6e-06 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.00029 0.00029 (RCEX-011)
Information: Library Derived Cap for layer TOP_M : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Res for layer TOP_M : 9.1e-05 9.1e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 5.3e-06 5.3e-06 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00032 0.00032 (RCEX-011)
Information: Library Derived Vertical Cap : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Res : 0.00019 0.00019 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0048 0.0048 (RCEX-011)
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
Warning: Ignore net clk since it has no synchronous pins. (CTS-231)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
Warning: Ignore net clk since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.00727256.
    Pruning dl04d1 because of a gain of 47.62.
    Pruning dl02d1 because it is (w/ power-considered) inferior to dl01d1.
    Pruning dl03d1 because of a gain of 39.4.
    Pruning dl01d1 because it is (w/ power-considered) inferior to buffd1.
    Pruning dl02d2 because of a gain of 44.97.
    Pruning bufbd2 because it is (w/ power-considered) inferior to buffd2.
    Pruning dl01d2 because it is (w/ power-considered) inferior to buffd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 88.94.
    Pruning dl02d4 because of a gain of 72.55.
    Pruning dl01d4 because of a gain of 44.38.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbdk because of a gain of 30.73.
    Final pruned buffer set (11 buffers):
        buffd1
        bufbd1
        buffd2
        buffd3
        bufbd3
        bufbd4
        buffd7
        bufbd7
        buffda
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.00727256.
    Final pruned buffer set (12 buffers):
        inv0d0
        inv0d1
        inv0d2
        invbd2
        inv0d4
        invbd4
        inv0d7
        invbd7
        inv0da
        invbda
        invbdf
        invbdk
CTS: BA: Net 'clk'
CTS: BA: Root net includes 0 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain clk
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: fixing DRC beyond exception pins under clock clk

CTS: gate level 1 DRC fixing (exception level 1)
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000

CTS: ------------------------------------------------
CTS: Summary of DRC fixing beyond exception pins
CTS: ------------------------------------------------
CTS:       1 clock domain completed
CTS:       1 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Reporting DRC violations beyond exception pins ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: 
CTS: Summary of DRC violations beyond exception pins
CTS:   Total number of transition violations  = 0
CTS:   Total number of capacitance violations = 0

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on anubhav
CTS: ==================================================

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 4 routable metal layers
    This is considered as a 4-metal-layer design
icc_shell> 
