// Seed: 73816350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_2.id_0 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd74
) (
    _id_1
);
  inout wire _id_1;
  wire [id_1 : id_1] id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
  wire id_4;
  parameter id_5 = -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd97
) (
    input tri1 _id_0
);
  wor [id_0 : 1 'b0] id_2;
  logic [-1 : id_0] id_3;
  ;
  assign id_2 = {id_2{-1}};
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2
  );
  assign id_4 = id_3;
endmodule
