

================================================================
== Vitis HLS Report for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'
================================================================
* Date:           Sun Nov  3 13:42:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |        ?|        ?|        43|         20|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1631|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    928|    -|
|Register         |        -|    -|     761|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     761|   2655|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory   |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |inputBuf_U  |SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W  |        8|  0|   0|    0|  10500|    8|     1|        84000|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total       |                                                                            |        8|  0|   0|    0|  10500|    8|     1|        84000|
    +------------+----------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln141_10_fu_1386_p2              |         +|   0|  0|  12|          12|           4|
    |add_ln141_11_fu_1401_p2              |         +|   0|  0|  12|          12|           4|
    |add_ln141_12_fu_1416_p2              |         +|   0|  0|  12|          12|           5|
    |add_ln141_13_fu_1430_p2              |         +|   0|  0|  12|          12|           5|
    |add_ln141_14_fu_1440_p2              |         +|   0|  0|  12|          12|           5|
    |add_ln141_15_fu_1450_p2              |         +|   0|  0|  12|          12|           5|
    |add_ln141_1_fu_1251_p2               |         +|   0|  0|  12|          12|           3|
    |add_ln141_2_fu_1266_p2               |         +|   0|  0|  12|          12|           3|
    |add_ln141_3_fu_1281_p2               |         +|   0|  0|  12|          12|           3|
    |add_ln141_4_fu_1296_p2               |         +|   0|  0|  12|          12|           4|
    |add_ln141_5_fu_1311_p2               |         +|   0|  0|  12|          12|           4|
    |add_ln141_6_fu_1326_p2               |         +|   0|  0|  12|          12|           4|
    |add_ln141_7_fu_1341_p2               |         +|   0|  0|  12|          12|           4|
    |add_ln141_8_fu_1356_p2               |         +|   0|  0|  12|          12|           4|
    |add_ln141_9_fu_1371_p2               |         +|   0|  0|  12|          12|           4|
    |add_ln141_fu_1236_p2                 |         +|   0|  0|  12|          12|           3|
    |add_ln159_10_fu_1659_p2              |         +|   0|  0|  17|          14|           4|
    |add_ln159_11_fu_1674_p2              |         +|   0|  0|  17|          14|           4|
    |add_ln159_12_fu_1689_p2              |         +|   0|  0|  17|          14|           5|
    |add_ln159_13_fu_1704_p2              |         +|   0|  0|  17|          14|           5|
    |add_ln159_14_fu_1719_p2              |         +|   0|  0|  17|          14|           5|
    |add_ln159_15_fu_1734_p2              |         +|   0|  0|  17|          14|           5|
    |add_ln159_1_fu_1524_p2               |         +|   0|  0|  17|          14|           3|
    |add_ln159_2_fu_1539_p2               |         +|   0|  0|  17|          14|           3|
    |add_ln159_3_fu_1554_p2               |         +|   0|  0|  17|          14|           3|
    |add_ln159_4_fu_1569_p2               |         +|   0|  0|  17|          14|           4|
    |add_ln159_5_fu_1584_p2               |         +|   0|  0|  17|          14|           4|
    |add_ln159_6_fu_1599_p2               |         +|   0|  0|  17|          14|           4|
    |add_ln159_7_fu_1614_p2               |         +|   0|  0|  17|          14|           4|
    |add_ln159_8_fu_1629_p2               |         +|   0|  0|  17|          14|           4|
    |add_ln159_9_fu_1644_p2               |         +|   0|  0|  17|          14|           4|
    |add_ln159_fu_1509_p2                 |         +|   0|  0|  17|          14|           3|
    |i_11_fu_827_p2                       |         +|   0|  0|  39|          32|           1|
    |inp_6_fu_857_p2                      |         +|   0|  0|  39|          32|           1|
    |inp_i_4_fu_880_p2                    |         +|   0|  0|  39|          32|           1|
    |inp_j_3_fu_863_p2                    |         +|   0|  0|  39|          32|           1|
    |kx_1_fu_1006_p2                      |         +|   0|  0|  39|          32|           1|
    |ky_1_fu_1026_p2                      |         +|   0|  0|  39|          32|           1|
    |mul71_fu_1170_p2                     |         +|   0|  0|  12|          12|          12|
    |ox_1_fu_1051_p2                      |         +|   0|  0|  39|          32|           1|
    |oy_1_fu_1081_p2                      |         +|   0|  0|  39|          32|           1|
    |thr_add38_fu_996_p2                  |         +|   0|  0|  12|          12|          12|
    |thr_mul39_fu_1111_p2                 |         +|   0|  0|  17|          14|          14|
    |tmp1_fu_990_p2                       |         +|   0|  0|  12|          12|          12|
    |tmp_fu_958_p2                        |         +|   0|  0|  13|          10|          10|
    |tmp17_fu_984_p2                      |         -|   0|  0|  12|          12|          12|
    |ap_block_state10_pp0_stage9_iter0    |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage11_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage12_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage13_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage14_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage15_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage16_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage17_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage18_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage19_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage1_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage4_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state44_pp0_stage3_iter2    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0     |       and|   0|  0|   2|           1|           1|
    |ap_enable_state10_pp0_iter0_stage9   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state11_pp0_iter0_stage10  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state12_pp0_iter0_stage11  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state13_pp0_iter0_stage12  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state14_pp0_iter0_stage13  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state15_pp0_iter0_stage14  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state16_pp0_iter0_stage15  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state17_pp0_iter0_stage16  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state18_pp0_iter0_stage17  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state19_pp0_iter0_stage18  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state20_pp0_iter0_stage19  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state21_pp0_iter1_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state22_pp0_iter1_stage1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state23_pp0_iter1_stage2   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state24_pp0_iter1_stage3   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state25_pp0_iter1_stage4   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state26_pp0_iter1_stage5   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state27_pp0_iter1_stage6   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state28_pp0_iter1_stage7   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state29_pp0_iter1_stage8   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state30_pp0_iter1_stage9   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state31_pp0_iter1_stage10  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state32_pp0_iter1_stage11  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state33_pp0_iter1_stage12  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state34_pp0_iter1_stage13  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state35_pp0_iter1_stage14  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state36_pp0_iter1_stage15  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state37_pp0_iter1_stage16  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state38_pp0_iter1_stage17  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state39_pp0_iter1_stage18  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state40_pp0_iter1_stage19  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state41_pp0_iter2_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state42_pp0_iter2_stage1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state43_pp0_iter2_stage2   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter0_stage4    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter0_stage5    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter0_stage6    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter0_stage7    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state9_pp0_iter0_stage8    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op100_read_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op171_store_state5      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op366_store_state23     |       and|   0|  0|   2|           1|           1|
    |icmp_ln123_fu_822_p2                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln126_fu_833_p2                 |      icmp|   0|  0|  39|          32|           8|
    |icmp_ln129_1_fu_845_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln129_fu_839_p2                 |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln145_fu_869_p2                 |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln148_fu_932_p2                 |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln153_fu_949_p2                 |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln163_fu_1012_p2                |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln166_fu_1032_p2                |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln169_fu_1057_p2                |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln172_fu_1117_p2                |      icmp|   0|  0|  39|          32|           4|
    |ap_block_pp0                         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001            |        or|   0|  0|   2|           1|           1|
    |or_ln129_fu_851_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln141_1_fu_1206_p2                |        or|   0|  0|  12|          12|           2|
    |or_ln141_2_fu_1221_p2                |        or|   0|  0|  12|          12|           2|
    |or_ln141_fu_1191_p2                  |        or|   0|  0|  12|          12|           1|
    |or_ln159_1_fu_1479_p2                |        or|   0|  0|  14|          14|           2|
    |or_ln159_2_fu_1494_p2                |        or|   0|  0|  14|          14|           2|
    |or_ln159_fu_1464_p2                  |        or|   0|  0|  14|          14|           1|
    |inp_7_fu_1122_p3                     |    select|   0|  0|  32|           1|           1|
    |inp_i_5_fu_937_p3                    |    select|   0|  0|  32|           1|           1|
    |oy_2_fu_1130_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1631|        1264|         386|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  106|         21|    1|         21|
    |ap_done_int                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |    9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_inp_1_reg_720       |    9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_inp_4_reg_732       |    9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_751  |    9|          2|    8|         16|
    |connect_3_blk_n                          |    9|          2|    1|          2|
    |connect_4_blk_n                          |    9|          2|    1|          2|
    |connect_4_din                            |  106|         21|   32|        672|
    |i_fu_184                                 |    9|          2|   32|         64|
    |inElem_address0                          |  100|         20|    8|        160|
    |inElem_address1                          |  106|         21|    8|        168|
    |inElem_d1                                |  113|         22|    8|        176|
    |inp_fu_204                               |    9|          2|   32|         64|
    |inp_i_fu_200                             |    9|          2|   32|         64|
    |inp_j_fu_212                             |    9|          2|   32|         64|
    |inputBuf_address0                        |  106|         21|   14|        294|
    |inputBuf_address1                        |  106|         21|   14|        294|
    |inputBuf_d0                              |   14|          3|    8|         24|
    |kx_fu_208                                |    9|          2|   32|         64|
    |ky_fu_196                                |    9|          2|   32|         64|
    |ox_fu_192                                |    9|          2|   32|         64|
    |oy_fu_188                                |    9|          2|   32|         64|
    |reg_765                                  |    9|          2|    8|         16|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  928|        188|  436|       2495|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  20|   0|   20|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_inp_1_reg_720       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_inp_4_reg_732       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_751  |   8|   0|    8|          0|
    |empty_187_reg_1879                       |  10|   0|   10|          0|
    |empty_reg_1864                           |   8|   0|    8|          0|
    |i_fu_184                                 |  32|   0|   32|          0|
    |icmp_ln123_reg_1831                      |   1|   0|    1|          0|
    |icmp_ln126_reg_1835                      |   1|   0|    1|          0|
    |icmp_ln145_reg_1849                      |   1|   0|    1|          0|
    |icmp_ln153_reg_1870                      |   1|   0|    1|          0|
    |icmp_ln163_reg_1884                      |   1|   0|    1|          0|
    |icmp_ln166_reg_1888                      |   1|   0|    1|          0|
    |icmp_ln169_reg_1892                      |   1|   0|    1|          0|
    |inp_1_reg_720                            |  32|   0|   32|          0|
    |inp_5_reg_1825                           |  32|   0|   32|          0|
    |inp_fu_204                               |  32|   0|   32|          0|
    |inp_i_4_reg_1853                         |  32|   0|   32|          0|
    |inp_i_fu_200                             |  32|   0|   32|          0|
    |inp_j_fu_212                             |  32|   0|   32|          0|
    |kx_fu_208                                |  32|   0|   32|          0|
    |ky_fu_196                                |  32|   0|   32|          0|
    |mul71_reg_1941                           |  10|   0|   12|          2|
    |or_ln129_reg_1839                        |   1|   0|    1|          0|
    |ox_fu_192                                |  32|   0|   32|          0|
    |oy_1_reg_1896                            |  32|   0|   32|          0|
    |oy_fu_188                                |  32|   0|   32|          0|
    |reg_765                                  |   8|   0|    8|          0|
    |storemerge_reg_751                       |   8|   0|    8|          0|
    |thr_add38_reg_1874                       |  12|   0|   12|          0|
    |thr_mul39_reg_1907                       |  12|   0|   14|          2|
    |thr_mul39_reg_1907_pp0_iter1_reg         |  12|   0|   14|          2|
    |icmp_ln123_reg_1831                      |  64|  32|    1|          0|
    |icmp_ln126_reg_1835                      |  64|  32|    1|          0|
    |icmp_ln153_reg_1870                      |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 761|  96|  578|          6|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1|  return value|
|connect_3_dout            |   in|   32|     ap_fifo|                                                  connect_3|       pointer|
|connect_3_num_data_valid  |   in|    7|     ap_fifo|                                                  connect_3|       pointer|
|connect_3_fifo_cap        |   in|    7|     ap_fifo|                                                  connect_3|       pointer|
|connect_3_empty_n         |   in|    1|     ap_fifo|                                                  connect_3|       pointer|
|connect_3_read            |  out|    1|     ap_fifo|                                                  connect_3|       pointer|
|connect_4_din             |  out|   32|     ap_fifo|                                                  connect_4|       pointer|
|connect_4_num_data_valid  |   in|    7|     ap_fifo|                                                  connect_4|       pointer|
|connect_4_fifo_cap        |   in|    7|     ap_fifo|                                                  connect_4|       pointer|
|connect_4_full_n          |   in|    1|     ap_fifo|                                                  connect_4|       pointer|
|connect_4_write           |  out|    1|     ap_fifo|                                                  connect_4|       pointer|
|mul36                     |   in|   32|     ap_none|                                                      mul36|        scalar|
|inElem_address0           |  out|    8|   ap_memory|                                                     inElem|         array|
|inElem_ce0                |  out|    1|   ap_memory|                                                     inElem|         array|
|inElem_q0                 |   in|    8|   ap_memory|                                                     inElem|         array|
|inElem_address1           |  out|    8|   ap_memory|                                                     inElem|         array|
|inElem_ce1                |  out|    1|   ap_memory|                                                     inElem|         array|
|inElem_we1                |  out|    1|   ap_memory|                                                     inElem|         array|
|inElem_d1                 |  out|    8|   ap_memory|                                                     inElem|         array|
+--------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

