 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Fri Mar  1 01:26:48 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    831
    Unconnected ports (LINT-28)                                   287
    Feedthrough (LINT-29)                                         100
    Shorted outputs (LINT-31)                                     239
    Constant outputs (LINT-52)                                    205

Cells                                                              43
    Cells do not drive (LINT-1)                                    16
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                 24

Nets                                                                8
    Unloaded nets (LINT-2)                                          8
--------------------------------------------------------------------------------

Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_89' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_90' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_91' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_92' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_93' does not drive any nets. (LINT-1)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', cell 'B_94' does not drive any nets. (LINT-1)
Warning: In design 'riscv_load_store_unit', cell 'C1305' does not drive any nets. (LINT-1)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', cell 'B_91' does not drive any nets. (LINT-1)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', cell 'C3019' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_SHARED_INT_DIV0_FPU0', cell 'B_111' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_SHARED_INT_DIV0_FPU0', cell 'B_112' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_SHARED_INT_DIV0_FPU0', cell 'B_113' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'riscv_alu_div', cell 'C823' does not drive any nets. (LINT-1)
Warning: In design 'riscv_core', net 'apu_ready_wb' driven by pin 'ex_stage_i/apu_ready_wb_o' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'apu_type_ex[0]' driven by pin 'id_stage_i/apu_type_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'apu_type_ex[-1]' driven by pin 'id_stage_i/apu_type_ex_o[-1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'id_stage_i/fp_rnd_mode[0]' driven by pin 'id_stage_i/decoder_i/fp_rnd_mode_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'id_stage_i/fp_rnd_mode[1]' driven by pin 'id_stage_i/decoder_i/fp_rnd_mode_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'id_stage_i/fp_rnd_mode[2]' driven by pin 'id_stage_i/decoder_i/fp_rnd_mode_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'id_stage_i/apu_flags_src[0]' driven by pin 'id_stage_i/decoder_i/apu_flags_src_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'id_stage_i/apu_flags_src[-1]' driven by pin 'id_stage_i/decoder_i/apu_flags_src_o[-1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'apu_master_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'apu_master_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'apu_master_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'apu_master_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'apu_master_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core', port 'irq_sec_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', port 'exception_pc_reg_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', port 'jump_target_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', port 'jump_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', port 'dbg_jump_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', port 'dbg_jump_req_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'frm_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'frm_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'frm_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'lsu_load_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'lsu_store_err_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_op_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_op_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_op_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_op_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'fpu_prec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_op_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_lat_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_lat_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_operands_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_waddr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_valid_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_read_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_i[0][0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_write_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_gnt_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', port 'apu_master_result_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'utvec_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'fflags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'fflags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'fflags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'fflags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'fflags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'fflags_we_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'csr_irq_sec_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'csr_save_id_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'csr_restore_uret_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'apu_typeconflict_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'apu_contention_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'apu_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'apu_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'ext_counters_i[-1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', port 'ext_counters_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_debug_unit', port 'debug_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_debug_unit', port 'debug_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_FPU0', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_FPU0', port 'raddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_FPU0', port 'raddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_FPU0', port 'raddr_c_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', port 'instr_rdata_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0', port 'dbg_settings_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0', port 'dbg_settings_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_int_controller_PULP_SECURE0', port 'u_IE_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_int_controller_PULP_SECURE0', port 'current_priv_lvl_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_int_controller_PULP_SECURE0', port 'current_priv_lvl_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[31]' is connected directly to output port 'jump_target_o[31]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[30]' is connected directly to output port 'jump_target_o[30]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[29]' is connected directly to output port 'jump_target_o[29]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[28]' is connected directly to output port 'jump_target_o[28]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[27]' is connected directly to output port 'jump_target_o[27]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[26]' is connected directly to output port 'jump_target_o[26]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[25]' is connected directly to output port 'jump_target_o[25]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[24]' is connected directly to output port 'jump_target_o[24]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[23]' is connected directly to output port 'jump_target_o[23]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[22]' is connected directly to output port 'jump_target_o[22]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[21]' is connected directly to output port 'jump_target_o[21]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[20]' is connected directly to output port 'jump_target_o[20]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[19]' is connected directly to output port 'jump_target_o[19]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[18]' is connected directly to output port 'jump_target_o[18]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[17]' is connected directly to output port 'jump_target_o[17]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[16]' is connected directly to output port 'jump_target_o[16]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[15]' is connected directly to output port 'jump_target_o[15]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[14]' is connected directly to output port 'jump_target_o[14]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[13]' is connected directly to output port 'jump_target_o[13]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[12]' is connected directly to output port 'jump_target_o[12]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[11]' is connected directly to output port 'jump_target_o[11]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[10]' is connected directly to output port 'jump_target_o[10]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[9]' is connected directly to output port 'jump_target_o[9]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[8]' is connected directly to output port 'jump_target_o[8]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[7]' is connected directly to output port 'jump_target_o[7]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[6]' is connected directly to output port 'jump_target_o[6]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[5]' is connected directly to output port 'jump_target_o[5]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[4]' is connected directly to output port 'jump_target_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[3]' is connected directly to output port 'jump_target_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[2]' is connected directly to output port 'jump_target_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[1]' is connected directly to output port 'jump_target_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', input port 'alu_operand_c_i[0]' is connected directly to output port 'jump_target_o[0]'. (LINT-29)
Warning: In design 'riscv_load_store_unit', input port 'data_we_ex_i' is connected directly to output port 'data_we_o'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[23]' is connected directly to output port 'mtvec_o[23]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[22]' is connected directly to output port 'mtvec_o[22]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[21]' is connected directly to output port 'mtvec_o[21]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[20]' is connected directly to output port 'mtvec_o[20]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[19]' is connected directly to output port 'mtvec_o[19]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[18]' is connected directly to output port 'mtvec_o[18]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[17]' is connected directly to output port 'mtvec_o[17]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[16]' is connected directly to output port 'mtvec_o[16]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[15]' is connected directly to output port 'mtvec_o[15]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[14]' is connected directly to output port 'mtvec_o[14]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[13]' is connected directly to output port 'mtvec_o[13]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[12]' is connected directly to output port 'mtvec_o[12]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[11]' is connected directly to output port 'mtvec_o[11]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[10]' is connected directly to output port 'mtvec_o[10]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[9]' is connected directly to output port 'mtvec_o[9]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[8]' is connected directly to output port 'mtvec_o[8]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[7]' is connected directly to output port 'mtvec_o[7]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[6]' is connected directly to output port 'mtvec_o[6]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[5]' is connected directly to output port 'mtvec_o[5]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[4]' is connected directly to output port 'mtvec_o[4]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[3]' is connected directly to output port 'mtvec_o[3]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[2]' is connected directly to output port 'mtvec_o[2]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[1]' is connected directly to output port 'mtvec_o[1]'. (LINT-29)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', input port 'boot_addr_i[0]' is connected directly to output port 'mtvec_o[0]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_addr_i[6]' is connected directly to output port 'regfile_waddr_o[4]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_addr_i[5]' is connected directly to output port 'regfile_waddr_o[3]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_addr_i[4]' is connected directly to output port 'regfile_waddr_o[2]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_addr_i[3]' is connected directly to output port 'regfile_waddr_o[1]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_addr_i[2]' is connected directly to output port 'regfile_waddr_o[0]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[31]' is connected directly to output port 'regfile_wdata_o[31]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[30]' is connected directly to output port 'regfile_wdata_o[30]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[29]' is connected directly to output port 'regfile_wdata_o[29]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[28]' is connected directly to output port 'regfile_wdata_o[28]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[27]' is connected directly to output port 'regfile_wdata_o[27]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[26]' is connected directly to output port 'regfile_wdata_o[26]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[25]' is connected directly to output port 'regfile_wdata_o[25]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[24]' is connected directly to output port 'regfile_wdata_o[24]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[23]' is connected directly to output port 'regfile_wdata_o[23]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[22]' is connected directly to output port 'regfile_wdata_o[22]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[21]' is connected directly to output port 'regfile_wdata_o[21]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[20]' is connected directly to output port 'regfile_wdata_o[20]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[19]' is connected directly to output port 'regfile_wdata_o[19]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[18]' is connected directly to output port 'regfile_wdata_o[18]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[17]' is connected directly to output port 'regfile_wdata_o[17]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[16]' is connected directly to output port 'regfile_wdata_o[16]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[15]' is connected directly to output port 'regfile_wdata_o[15]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[14]' is connected directly to output port 'regfile_wdata_o[14]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[13]' is connected directly to output port 'regfile_wdata_o[13]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[12]' is connected directly to output port 'regfile_wdata_o[12]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[11]' is connected directly to output port 'regfile_wdata_o[11]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[10]' is connected directly to output port 'regfile_wdata_o[10]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[9]' is connected directly to output port 'regfile_wdata_o[9]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[8]' is connected directly to output port 'regfile_wdata_o[8]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[7]' is connected directly to output port 'regfile_wdata_o[7]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[6]' is connected directly to output port 'regfile_wdata_o[6]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[5]' is connected directly to output port 'regfile_wdata_o[5]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[4]' is connected directly to output port 'regfile_wdata_o[4]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[3]' is connected directly to output port 'regfile_wdata_o[3]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[2]' is connected directly to output port 'regfile_wdata_o[2]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[1]' is connected directly to output port 'regfile_wdata_o[1]'. (LINT-29)
Warning: In design 'riscv_debug_unit', input port 'debug_wdata_i[0]' is connected directly to output port 'regfile_wdata_o[0]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'data_misaligned_i' is connected directly to output port 'misaligned_stall_o'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[4]' is connected directly to output port 'irq_id_o[4]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[3]' is connected directly to output port 'irq_id_o[3]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[2]' is connected directly to output port 'irq_id_o[2]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[1]' is connected directly to output port 'irq_id_o[1]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0', input port 'irq_id_ctrl_i[0]' is connected directly to output port 'irq_id_o[0]'. (LINT-29)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[0]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[1]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[2]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[3]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[4]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[5]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[6]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[7]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[8]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[9]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[10]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[11]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[12]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[13]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_flags_o[14]'. (LINT-31)
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to output port 'apu_master_type_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_valid_o[2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_valid_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_valid_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[0][5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[1][5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_read_regs_o[2][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[0][5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][2]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][3]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][4]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to output port 'apu_write_regs_o[1][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_busy_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_o[3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'fpu_fflags_we_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_write_dep_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_read_dep_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_perf_type_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_perf_cont_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_perf_wb_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_op_o[5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][6]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][7]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][8]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][9]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][10]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][11]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][12]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][13]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][14]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][15]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][16]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][17]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][18]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][19]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][20]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][21]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][22]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][23]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][24]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][25]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][26]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][27]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][28]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][29]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][30]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[2][31]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][6]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][7]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][8]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][9]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][10]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][11]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][12]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][13]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][14]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][15]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][16]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][17]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][18]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][19]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][20]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][21]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][22]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][23]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][24]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][25]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][26]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][27]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][28]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][29]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][30]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[1][31]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][0]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][1]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][2]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][3]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][4]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][5]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][6]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][7]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][8]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][9]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][10]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][11]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][12]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][13]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][14]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][15]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][16]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][17]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][18]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][19]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][20]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][21]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][22]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][23]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][24]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][25]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][26]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][27]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][28]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][29]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][30]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_operands_o[0][31]'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to output port 'apu_master_req_o'. (LINT-31)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_ready_wb_o' is connected directly to output port 'apu_master_ready_o'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to output port 'fprec_o[0]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to output port 'fprec_o[1]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to output port 'fprec_o[2]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to output port 'fprec_o[3]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to output port 'fprec_o[4]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to output port 'frm_o[0]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to output port 'frm_o[1]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'sec_lvl_o' is connected directly to output port 'priv_lvl_o[0]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'regfile_raddr_o[4]' is connected directly to output port 'csr_addr_o[4]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'regfile_raddr_o[3]' is connected directly to output port 'csr_addr_o[3]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'regfile_raddr_o[2]' is connected directly to output port 'csr_addr_o[2]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'regfile_raddr_o[1]' is connected directly to output port 'csr_addr_o[1]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'regfile_raddr_o[0]' is connected directly to output port 'csr_addr_o[0]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[31]' is connected directly to output port 'jump_addr_o[31]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[30]' is connected directly to output port 'jump_addr_o[30]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[29]' is connected directly to output port 'jump_addr_o[29]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[28]' is connected directly to output port 'jump_addr_o[28]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[27]' is connected directly to output port 'jump_addr_o[27]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[26]' is connected directly to output port 'jump_addr_o[26]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[25]' is connected directly to output port 'jump_addr_o[25]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[24]' is connected directly to output port 'jump_addr_o[24]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[23]' is connected directly to output port 'jump_addr_o[23]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[22]' is connected directly to output port 'jump_addr_o[22]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[21]' is connected directly to output port 'jump_addr_o[21]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[20]' is connected directly to output port 'jump_addr_o[20]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[19]' is connected directly to output port 'jump_addr_o[19]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[18]' is connected directly to output port 'jump_addr_o[18]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[17]' is connected directly to output port 'jump_addr_o[17]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[16]' is connected directly to output port 'jump_addr_o[16]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[15]' is connected directly to output port 'jump_addr_o[15]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[14]' is connected directly to output port 'jump_addr_o[14]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[13]' is connected directly to output port 'jump_addr_o[13]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[12]' is connected directly to output port 'jump_addr_o[12]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[11]' is connected directly to output port 'jump_addr_o[11]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[10]' is connected directly to output port 'jump_addr_o[10]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[9]' is connected directly to output port 'jump_addr_o[9]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[8]' is connected directly to output port 'jump_addr_o[8]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[7]' is connected directly to output port 'jump_addr_o[7]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[6]' is connected directly to output port 'jump_addr_o[6]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[5]' is connected directly to output port 'jump_addr_o[5]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[4]' is connected directly to output port 'jump_addr_o[4]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[3]' is connected directly to output port 'jump_addr_o[3]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[2]' is connected directly to output port 'jump_addr_o[2]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[1]' is connected directly to output port 'jump_addr_o[1]'. (LINT-31)
Warning: In design 'riscv_debug_unit', output port 'csr_wdata_o[0]' is connected directly to output port 'jump_addr_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_en_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'reg_fp_d_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'reg_fp_c_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'reg_fp_b_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'reg_fp_a_o'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'data_reg_offset_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'data_reg_offset_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'fpu_op_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'fpu_op_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'fpu_op_o[2]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'fpu_op_o[3]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'fp_rnd_mode_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'fp_rnd_mode_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'fp_rnd_mode_o[2]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_flags_src_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_flags_src_o[-1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_lat_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_lat_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[2]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[3]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[4]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_op_o[5]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_type_o[0]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'apu_type_o[-1]'. (LINT-31)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to output port 'alu_operator_o[6]'. (LINT-31)
Warning: In design 'riscv_controller_FPU0', output port 'jr_stall_o' is connected directly to output port 'perf_jr_stall_o'. (LINT-31)
Warning: In design 'riscv_controller_FPU0', output port 'load_stall_o' is connected directly to output port 'perf_ld_stall_o'. (LINT-31)
Warning: In design 'riscv_core', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'irq_sec_i' is connected to logic 0. 
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', a pin on submodule 'prefetch_32.prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_prefetch_buffer', the same net is connected to more than one pin on submodule 'fifo_i'. (LINT-33)
   Net 'fifo_hwlp' is connected to pins 'in_replace2_i', 'in_is_hwlp_i''.
Warning: In design 'riscv_core', output port 'apu_master_type_o[-1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core', output port 'apu_master_flags_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_valid_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_valid_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_regs_valid_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_valid_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_regs_valid_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'fpu_fflags_we_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_read_dep_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_write_dep_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_perf_type_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_perf_cont_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_perf_wb_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_busy_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_ready_wb_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_ready_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[2][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[1][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_operands_o[0][0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5', output port 'apu_master_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'frm_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'fprec_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'fprec_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'fprec_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'fprec_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0', output port 'fprec_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'uret_insn_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_a_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_b_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_c_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'reg_fp_d_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'alu_operator_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fpu_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_en_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_type_o[-1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_type_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_lat_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_lat_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_flags_src_o[-1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'apu_flags_src_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fp_rnd_mode_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fp_rnd_mode_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'fp_rnd_mode_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'data_reg_offset_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6', output port 'data_reg_offset_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_23' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[23]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_22' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[22]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_21' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[21]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_20' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[20]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_19' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[19]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_18' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[18]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_17' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[17]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_16' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[16]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_15' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[15]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_14' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[14]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_13' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[13]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_12' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[12]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_11' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[11]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_10' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[10]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_9' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[9]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_8' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[8]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_7' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[7]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_6' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[6]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_5' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[5]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_4' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[4]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_3' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[3]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_2' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[2]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_1' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[1]'.  (LINT-58)
Warning: In design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0', input pin 'DATA2_0' of leaf cell 'C555' is connected to undriven net 'u_trap_base_addr_i[0]'.  (LINT-58)
1
