<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>clk_det</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">65536</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>clk_det</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba6752d9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>clk_det</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba6752d9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>clk_det</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7f1278b1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4f2c2a38</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_LITE_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_TO_BE_TESTED_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_CLK_BE_TESTED_NUM&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_CLK_BE_TESTED_NUM</spirit:name>
        <spirit:displayName>C Clk Be Tested Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_CLK_BE_TESTED_NUM">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_CLK_BE_TESTED_MHZ_WIDTH</spirit:name>
        <spirit:displayName>C Clk Be Tested Mhz Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_CLK_BE_TESTED_MHZ_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_LITE_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Axi Lite Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_LITE_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_LITE_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C Axi Lite Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_LITE_ADDR_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SYS_PRD_NS</spirit:name>
        <spirit:displayName>Sys Prd Ns</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SYS_PRD_NS">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TEST_REF_PRD_ILA_ENABLE</spirit:name>
        <spirit:displayName>Test Ref Prd Ila Enable</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TEST_REF_PRD_ILA_ENABLE">true</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_af38333b</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_genblk2.ila_0_u/ila_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_lite_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/freq_test_value.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_det.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_367c22e2</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_genblk2.ila_0_u/ila_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_lite_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/freq_test_value.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_det.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_genblk2.ila_0_u/ila_0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/clk_det_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4f2c2a38</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>clk_det_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_CLK_BE_TESTED_NUM</spirit:name>
      <spirit:displayName>C Clk Be Tested Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_CLK_BE_TESTED_NUM">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_CLK_BE_TESTED_MHZ_WIDTH</spirit:name>
      <spirit:displayName>C Clk Be Tested Mhz Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_CLK_BE_TESTED_MHZ_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Axi Lite Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_LITE_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C Axi Lite Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_LITE_ADDR_WIDTH" spirit:choiceRef="choice_list_af38333b">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SYS_PRD_NS</spirit:name>
      <spirit:displayName>Axi Clk Prd Ns</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SYS_PRD_NS">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TEST_REF_PRD_ILA_ENABLE</spirit:name>
      <spirit:displayName>Test Ref Prd Ila Enable</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.TEST_REF_PRD_ILA_ENABLE">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">clk_det_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>clk_det_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-02-11T10:34:39Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1d5c1a_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685d78e0_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b864eef_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fca9e2_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5485b9fd_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a19595_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5579c9d4_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aee2ab6_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74305666_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b76221_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e91a5f_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be50895_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6a76fd_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2127827f_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307abbc3_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fae8caa_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a123dc_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac01712_ARCHIVE_LOCATION">g:/_1_MY_IP_/_1_USERIP_/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2437475e_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db91688_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e93c19_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bc441e_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23275446_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1d3769_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43efce89_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd07fb9_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705d3cef_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a654f4d_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fe8a66_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0d261c_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445c4e00_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4470c855_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a212e06_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfd8ab4_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5985f6f1_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7592046_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c15ff94_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421d8ad4_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab88752_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cfd31d_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e03e64_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6b0e6f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fb250f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be88807_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10433403_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489ab84e_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@831f34c_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784b1139_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f7abd6_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183d25b6_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640996fe_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ceff738_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f282b93_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@898da92_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241f0170_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1121c339_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dffef71_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff4fa53_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47374b9f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f90f2fe_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393ba5_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797146c1_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e38a374_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d23781_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d37d0ce_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f19ef8_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ec8ae2_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_1/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d25bf7c_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83f4b2d_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3076f587_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a94b2f8_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fb220_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3e8073_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b81ca98_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7bdc18_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c83eb77_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705df0b4_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9f41a6_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5e3250_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53faf364_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_2/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c18ac7f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372b75b_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9d5188_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216b2f24_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed3dcd1_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f79ceca_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c59da27_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d955619_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fd279b_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7057d4_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340a8978_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27db8de1_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6455298d_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4f666a_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e56f2f_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e85a2b1_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3894c7bc_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2fa1cb_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21be84ec_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9d5265_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458d342b_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5973f440_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a1e00d_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32096e53_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4ac68b_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682688a8_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cdbb5c_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d981c3b_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2561508c_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa12956_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf3f901_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56dcafa8_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac53990_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eea90e2_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d3b75c_ARCHIVE_LOCATION">e:/ATPG/ATPG_TOP/ATPG_TOP_7_3/repo/clk_det</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c873e378"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="d4d5626e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="481af585"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bc91f7d2"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="604c9884"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="851f4559"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
