Timing Analyzer report for fpga_slave
Tue Apr 16 20:23:34 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; fpga_slave                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
;     Processors 3-8         ;   0.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50M                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_50M }                                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_50M ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 145.73 MHz ; 145.73 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.138 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; clk_50M                                              ; 9.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.138 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.782      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.437 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.483      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.450 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.470      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.464 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.456      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.498 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.422      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.514 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.406      ;
; 3.517 ; state.WAIT                         ; state.SEND                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.403      ;
; 3.589 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.331      ;
; 3.589 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.331      ;
; 3.589 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.331      ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; tx_data[7]                             ; tx_data[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_data_valid                          ; tx_data_valid                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_cnt[7]                              ; tx_cnt[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data_valid     ; uart_rx:uart_rx_inst|rx_data_valid                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_REC_BYTE  ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_START     ; uart_rx:uart_rx_inst|state.S_START                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_STOP      ; uart_rx:uart_rx_inst|state.S_STOP                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_IDLE      ; uart_rx:uart_rx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_inst|state.S_START     ; uart_tx:uart_tx_inst|state.S_START                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_inst|state.S_IDLE      ; uart_tx:uart_tx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_inst|bit_cnt[2]        ; uart_tx:uart_tx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_tx:uart_tx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|state.S_STOP                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[5]        ; uart_rx:uart_rx_inst|rx_bits[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[4]        ; uart_rx:uart_rx_inst|rx_bits[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[6]        ; uart_rx:uart_rx_inst|rx_bits[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[7]        ; uart_rx:uart_rx_inst|rx_bits[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[3]        ; uart_rx:uart_rx_inst|rx_bits[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[2]        ; uart_rx:uart_rx_inst|rx_bits[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[1]        ; uart_rx:uart_rx_inst|rx_bits[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_bits[0]        ; uart_rx:uart_rx_inst|rx_bits[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_rx:uart_rx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|bit_cnt[2]        ; uart_rx:uart_rx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_tx:uart_tx_inst|bit_cnt[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; uart_rx:uart_rx_inst|bit_cnt[0]        ; uart_rx:uart_rx_inst|bit_cnt[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.471 ; tx_cnt[4]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.198      ;
; 0.481 ; tx_cnt[5]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.208      ;
; 0.482 ; tx_cnt[6]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.209      ;
; 0.495 ; tx_cnt[3]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.222      ;
; 0.501 ; tx_data[2]~9                           ; uart_tx:uart_tx_inst|tx_data_latch[2]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; uart_rx:uart_rx_inst|rx_bits[3]        ; uart_rx:uart_rx_inst|rx_data[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; uart_rx:uart_rx_inst|rx_bits[4]        ; uart_rx:uart_rx_inst|rx_data[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; uart_rx:uart_rx_inst|rx_bits[7]        ; uart_rx:uart_rx_inst|rx_data[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; uart_rx:uart_rx_inst|rx_bits[2]        ; uart_rx:uart_rx_inst|rx_data[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; uart_rx:uart_rx_inst|rx_bits[1]        ; uart_rx:uart_rx_inst|rx_data[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; uart_rx:uart_rx_inst|rx_bits[0]        ; uart_rx:uart_rx_inst|rx_data[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.506 ; uart_rx:uart_rx_inst|rx_bits[6]        ; uart_rx:uart_rx_inst|rx_data[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.798      ;
; 0.509 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.511 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|tx_reg                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.518 ; uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_tx:uart_tx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_tx:uart_tx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.536 ; tx_cnt[1]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.263      ;
; 0.560 ; uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_rx:uart_rx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.852      ;
; 0.652 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[1]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.657 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[0]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.658 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[3]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.659 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.659 ; tx_cnt[3]                              ; tx_cnt[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.660 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[2]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.953      ;
; 0.690 ; uart_rx:uart_rx_inst|rx_d1             ; uart_rx:uart_rx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.702 ; uart_rx:uart_rx_inst|rx_bits[5]        ; uart_rx:uart_rx_inst|rx_data[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.719 ; tx_cnt[7]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.446      ;
; 0.735 ; wait_cnt[3]                            ; wait_cnt[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; wait_cnt[5]                            ; wait_cnt[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; wait_cnt[1]                            ; wait_cnt[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.738 ; wait_cnt[7]                            ; wait_cnt[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; wait_cnt[6]                            ; wait_cnt[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; wait_cnt[2]                            ; wait_cnt[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; wait_cnt[4]                            ; wait_cnt[4]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; tx_data[1]~17                          ; uart_tx:uart_tx_inst|tx_data_latch[1]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; tx_data[3]~5                           ; uart_tx:uart_tx_inst|tx_data_latch[3]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; tx_data[0]~13                          ; uart_tx:uart_tx_inst|tx_data_latch[0]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; tx_data[6]~1                           ; uart_tx:uart_tx_inst|tx_data_latch[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.760 ; wait_cnt[15]                           ; wait_cnt[15]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; uart_tx:uart_tx_inst|cycle_cnt[3]      ; uart_tx:uart_tx_inst|cycle_cnt[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; wait_cnt[19]                           ; wait_cnt[19]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; wait_cnt[13]                           ; wait_cnt[13]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; wait_cnt[11]                           ; wait_cnt[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; wait_cnt[0]                            ; wait_cnt[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_rx:uart_rx_inst|cycle_cnt[3]      ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; uart_tx:uart_tx_inst|cycle_cnt[11]     ; uart_tx:uart_tx_inst|cycle_cnt[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_inst|cycle_cnt[13]     ; uart_tx:uart_tx_inst|cycle_cnt[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_inst|cycle_cnt[5]      ; uart_tx:uart_tx_inst|cycle_cnt[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_tx:uart_tx_inst|cycle_cnt[1]      ; uart_tx:uart_tx_inst|cycle_cnt[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wait_cnt[29]                           ; wait_cnt[29]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wait_cnt[27]                           ; wait_cnt[27]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wait_cnt[21]                           ; wait_cnt[21]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wait_cnt[17]                           ; wait_cnt[17]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_inst|cycle_cnt[1]      ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_inst|cycle_cnt[5]      ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_inst|cycle_cnt[11]     ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_inst|cycle_cnt[13]     ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; uart_tx:uart_tx_inst|cycle_cnt[15]     ; uart_tx:uart_tx_inst|cycle_cnt[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; wait_cnt[31]                           ; wait_cnt[31]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; wait_cnt[16]                           ; wait_cnt[16]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; wait_cnt[9]                            ; wait_cnt[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_rx:uart_rx_inst|cycle_cnt[15]     ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; uart_tx:uart_tx_inst|cycle_cnt[7]      ; uart_tx:uart_tx_inst|cycle_cnt[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:uart_tx_inst|cycle_cnt[9]      ; uart_tx:uart_tx_inst|cycle_cnt[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:uart_tx_inst|cycle_cnt[6]      ; uart_tx:uart_tx_inst|cycle_cnt[6]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_tx:uart_tx_inst|cycle_cnt[2]      ; uart_tx:uart_tx_inst|cycle_cnt[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wait_cnt[25]                           ; wait_cnt[25]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wait_cnt[23]                           ; wait_cnt[23]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wait_cnt[22]                           ; wait_cnt[22]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wait_cnt[18]                           ; wait_cnt[18]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wait_cnt[14]                           ; wait_cnt[14]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wait_cnt[12]                           ; wait_cnt[12]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_rx:uart_rx_inst|cycle_cnt[9]      ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 153.33 MHz ; 153.33 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.478 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.717 ; 0.000         ;
; clk_50M                                              ; 9.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.478 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.452      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.781 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.149      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.793 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.137      ;
; 3.798 ; state.WAIT                         ; state.SEND                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.132      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.825 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.105      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.876 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.054      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.907 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.023      ;
; 3.954 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.976      ;
; 3.954 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.976      ;
; 3.954 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.976      ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; tx_cnt[7]                              ; tx_cnt[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; tx_data[7]                             ; tx_data[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|state.S_START     ; uart_tx:uart_tx_inst|state.S_START                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|state.S_IDLE      ; uart_tx:uart_tx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|bit_cnt[2]        ; uart_tx:uart_tx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_tx:uart_tx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|state.S_STOP                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_data_valid                          ; tx_data_valid                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[5]        ; uart_rx:uart_rx_inst|rx_bits[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[4]        ; uart_rx:uart_rx_inst|rx_bits[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[6]        ; uart_rx:uart_rx_inst|rx_bits[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[7]        ; uart_rx:uart_rx_inst|rx_bits[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[3]        ; uart_rx:uart_rx_inst|rx_bits[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[2]        ; uart_rx:uart_rx_inst|rx_bits[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[1]        ; uart_rx:uart_rx_inst|rx_bits[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_bits[0]        ; uart_rx:uart_rx_inst|rx_bits[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data_valid     ; uart_rx:uart_rx_inst|rx_data_valid                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|state.S_REC_BYTE  ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|state.S_START     ; uart_rx:uart_rx_inst|state.S_START                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_rx:uart_rx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|bit_cnt[2]        ; uart_rx:uart_rx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|state.S_STOP      ; uart_rx:uart_rx_inst|state.S_STOP                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|state.S_IDLE      ; uart_rx:uart_rx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_tx:uart_tx_inst|bit_cnt[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; uart_rx:uart_rx_inst|bit_cnt[0]        ; uart_rx:uart_rx_inst|bit_cnt[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.444 ; tx_cnt[4]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.092      ;
; 0.452 ; tx_cnt[6]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.100      ;
; 0.453 ; tx_cnt[5]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.101      ;
; 0.468 ; tx_cnt[3]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.116      ;
; 0.470 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; tx_data[2]~9                           ; uart_tx:uart_tx_inst|tx_data_latch[2]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; uart_rx:uart_rx_inst|rx_bits[3]        ; uart_rx:uart_rx_inst|rx_data[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_rx:uart_rx_inst|rx_bits[2]        ; uart_rx:uart_rx_inst|rx_data[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|tx_reg                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; uart_rx:uart_rx_inst|rx_bits[4]        ; uart_rx:uart_rx_inst|rx_data[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; uart_rx:uart_rx_inst|rx_bits[7]        ; uart_rx:uart_rx_inst|rx_data[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; uart_rx:uart_rx_inst|rx_bits[1]        ; uart_rx:uart_rx_inst|rx_data[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; uart_rx:uart_rx_inst|rx_bits[0]        ; uart_rx:uart_rx_inst|rx_data[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; uart_rx:uart_rx_inst|rx_bits[6]        ; uart_rx:uart_rx_inst|rx_data[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.479 ; uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_tx:uart_tx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_tx:uart_tx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.504 ; tx_cnt[1]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.152      ;
; 0.514 ; uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_rx:uart_rx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.781      ;
; 0.606 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[1]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.609 ; tx_cnt[3]                              ; tx_cnt[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.611 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[0]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.612 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[3]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.880      ;
; 0.613 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.881      ;
; 0.614 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[2]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; uart_rx:uart_rx_inst|rx_d1             ; uart_rx:uart_rx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.648 ; uart_rx:uart_rx_inst|rx_bits[5]        ; uart_rx:uart_rx_inst|rx_data[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.662 ; tx_cnt[7]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.310      ;
; 0.683 ; wait_cnt[5]                            ; wait_cnt[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; wait_cnt[3]                            ; wait_cnt[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; wait_cnt[1]                            ; wait_cnt[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; wait_cnt[6]                            ; wait_cnt[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; wait_cnt[7]                            ; wait_cnt[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; tx_data[3]~5                           ; uart_tx:uart_tx_inst|tx_data_latch[3]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; tx_data[1]~17                          ; uart_tx:uart_tx_inst|tx_data_latch[1]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; wait_cnt[2]                            ; wait_cnt[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; wait_cnt[4]                            ; wait_cnt[4]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; tx_data[0]~13                          ; uart_tx:uart_tx_inst|tx_data_latch[0]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.691 ; tx_data[6]~1                           ; uart_tx:uart_tx_inst|tx_data_latch[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.704 ; wait_cnt[15]                           ; wait_cnt[15]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; wait_cnt[13]                           ; wait_cnt[13]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; wait_cnt[11]                           ; wait_cnt[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; uart_tx:uart_tx_inst|cycle_cnt[3]      ; uart_tx:uart_tx_inst|cycle_cnt[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_tx:uart_tx_inst|cycle_cnt[13]     ; uart_tx:uart_tx_inst|cycle_cnt[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_tx:uart_tx_inst|cycle_cnt[5]      ; uart_tx:uart_tx_inst|cycle_cnt[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wait_cnt[29]                           ; wait_cnt[29]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wait_cnt[21]                           ; wait_cnt[21]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wait_cnt[19]                           ; wait_cnt[19]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_rx:uart_rx_inst|cycle_cnt[3]      ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_rx:uart_rx_inst|cycle_cnt[5]      ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_rx:uart_rx_inst|cycle_cnt[13]     ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; uart_tx:uart_tx_inst|cycle_cnt[11]     ; uart_tx:uart_tx_inst|cycle_cnt[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_tx:uart_tx_inst|cycle_cnt[1]      ; uart_tx:uart_tx_inst|cycle_cnt[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; wait_cnt[27]                           ; wait_cnt[27]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; wait_cnt[17]                           ; wait_cnt[17]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; wait_cnt[9]                            ; wait_cnt[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_rx:uart_rx_inst|cycle_cnt[1]      ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_rx:uart_rx_inst|cycle_cnt[11]     ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; uart_tx:uart_tx_inst|cycle_cnt[15]     ; uart_tx:uart_tx_inst|cycle_cnt[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_tx:uart_tx_inst|cycle_cnt[6]      ; uart_tx:uart_tx_inst|cycle_cnt[6]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; wait_cnt[31]                           ; wait_cnt[31]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; wait_cnt[22]                           ; wait_cnt[22]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_rx:uart_rx_inst|cycle_cnt[15]     ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_rx:uart_rx_inst|cycle_cnt[6]      ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_tx:uart_tx_inst|cycle_cnt[7]      ; uart_tx:uart_tx_inst|cycle_cnt[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_tx:uart_tx_inst|cycle_cnt[9]      ; uart_tx:uart_tx_inst|cycle_cnt[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; wait_cnt[25]                           ; wait_cnt[25]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; wait_cnt[23]                           ; wait_cnt[23]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; wait_cnt[14]                           ; wait_cnt[14]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_rx:uart_rx_inst|cycle_cnt[9]      ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_rx:uart_rx_inst|cycle_cnt[7]      ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; wait_cnt[16]                           ; wait_cnt[16]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; wait_cnt[12]                           ; wait_cnt[12]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; wait_cnt[10]                           ; wait_cnt[10]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; uart_tx:uart_tx_inst|cycle_cnt[2]      ; uart_tx:uart_tx_inst|cycle_cnt[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.039 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.159 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.734 ; 0.000         ;
; clk_50M                                              ; 9.594 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; uart_tx:uart_tx_inst|cycle_cnt[13] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.168 ; uart_tx:uart_tx_inst|cycle_cnt[14] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.783      ;
; 7.172 ; state.WAIT                         ; state.SEND                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.779      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.186 ; uart_tx:uart_tx_inst|cycle_cnt[10] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.765      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.198 ; uart_tx:uart_tx_inst|cycle_cnt[11] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.753      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.231 ; uart_tx:uart_tx_inst|cycle_cnt[15] ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.720      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.244 ; uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_tx:uart_tx_inst|cycle_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.707      ;
; 7.267 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.684      ;
; 7.267 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.684      ;
; 7.267 ; uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_tx:uart_tx_inst|cycle_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.684      ;
+-------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.159 ; tx_cnt[4]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.163 ; tx_cnt[5]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; tx_cnt[6]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.175 ; tx_cnt[3]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.186 ; tx_cnt[1]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.187 ; tx_data[7]                             ; tx_data[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|state.S_START     ; uart_tx:uart_tx_inst|state.S_START                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|state.S_IDLE      ; uart_tx:uart_tx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_cnt[2]        ; uart_tx:uart_tx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_tx:uart_tx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|state.S_STOP                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_data_valid                          ; tx_data_valid                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[5]        ; uart_rx:uart_rx_inst|rx_bits[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[4]        ; uart_rx:uart_rx_inst|rx_bits[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[6]        ; uart_rx:uart_rx_inst|rx_bits[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[7]        ; uart_rx:uart_rx_inst|rx_bits[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[3]        ; uart_rx:uart_rx_inst|rx_bits[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[2]        ; uart_rx:uart_rx_inst|rx_bits[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[1]        ; uart_rx:uart_rx_inst|rx_bits[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[0]        ; uart_rx:uart_rx_inst|rx_bits[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_cnt[7]                              ; tx_cnt[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data_valid     ; uart_rx:uart_rx_inst|rx_data_valid                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_REC_BYTE  ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_START     ; uart_rx:uart_rx_inst|state.S_START                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_rx:uart_rx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|bit_cnt[2]        ; uart_rx:uart_rx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_STOP      ; uart_rx:uart_rx_inst|state.S_STOP                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_IDLE      ; uart_rx:uart_rx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_tx:uart_tx_inst|bit_cnt[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[7]        ; uart_rx:uart_rx_inst|rx_data[7]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[3]        ; uart_rx:uart_rx_inst|rx_data[3]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[2]        ; uart_rx:uart_rx_inst|rx_data[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|bit_cnt[0]        ; uart_rx:uart_rx_inst|bit_cnt[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart_rx:uart_rx_inst|rx_bits[4]        ; uart_rx:uart_rx_inst|rx_data[4]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; tx_data[2]~9                           ; uart_tx:uart_tx_inst|tx_data_latch[2]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_rx:uart_rx_inst|rx_bits[1]        ; uart_rx:uart_rx_inst|rx_data[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_rx:uart_rx_inst|rx_bits[0]        ; uart_rx:uart_rx_inst|rx_data[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; uart_rx:uart_rx_inst|rx_bits[6]        ; uart_rx:uart_rx_inst|rx_data[6]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.210 ; uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_tx:uart_tx_inst|bit_cnt[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|tx_reg                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_tx:uart_tx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; uart_tx:uart_tx_inst|state.S_STOP      ; uart_tx:uart_tx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.230 ; uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_rx:uart_rx_inst|bit_cnt[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.350      ;
; 0.262 ; uart_rx:uart_rx_inst|rx_d1             ; uart_rx:uart_rx_inst|state.S_IDLE                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.267 ; tx_cnt[3]                              ; tx_cnt[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[1]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; uart_rx:uart_rx_inst|rx_bits[5]        ; uart_rx:uart_rx_inst|rx_data[5]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; tx_cnt[7]                              ; altsyncram:WideOr0_rtl_0|altsyncram_4601:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.591      ;
; 0.271 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[3]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[0]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[2]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; tx_data[6]~3                           ; uart_tx:uart_tx_inst|tx_data_latch[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.292 ; wait_cnt[5]                            ; wait_cnt[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; wait_cnt[3]                            ; wait_cnt[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; wait_cnt[1]                            ; wait_cnt[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; wait_cnt[7]                            ; wait_cnt[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; wait_cnt[6]                            ; wait_cnt[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; wait_cnt[4]                            ; wait_cnt[4]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; wait_cnt[2]                            ; wait_cnt[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; tx_data[3]~5                           ; uart_tx:uart_tx_inst|tx_data_latch[3]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; tx_data[1]~17                          ; uart_tx:uart_tx_inst|tx_data_latch[1]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; tx_data[0]~13                          ; uart_tx:uart_tx_inst|tx_data_latch[0]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; tx_data[6]~1                           ; uart_tx:uart_tx_inst|tx_data_latch[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; wait_cnt[15]                           ; wait_cnt[15]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; wait_cnt[31]                           ; wait_cnt[31]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; wait_cnt[13]                           ; wait_cnt[13]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; uart_tx:uart_tx_inst|cycle_cnt[15]     ; uart_tx:uart_tx_inst|cycle_cnt[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wait_cnt[29]                           ; wait_cnt[29]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wait_cnt[27]                           ; wait_cnt[27]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wait_cnt[21]                           ; wait_cnt[21]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wait_cnt[19]                           ; wait_cnt[19]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wait_cnt[17]                           ; wait_cnt[17]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wait_cnt[11]                           ; wait_cnt[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wait_cnt[0]                            ; wait_cnt[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_rx:uart_rx_inst|cycle_cnt[15]     ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_tx:uart_tx_inst|cycle_cnt[3]      ; uart_tx:uart_tx_inst|cycle_cnt[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_inst|cycle_cnt[11]     ; uart_tx:uart_tx_inst|cycle_cnt[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_inst|cycle_cnt[13]     ; uart_tx:uart_tx_inst|cycle_cnt[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_inst|cycle_cnt[5]      ; uart_tx:uart_tx_inst|cycle_cnt[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_tx:uart_tx_inst|cycle_cnt[1]      ; uart_tx:uart_tx_inst|cycle_cnt[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; wait_cnt[25]                           ; wait_cnt[25]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wait_cnt[23]                           ; wait_cnt[23]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wait_cnt[22]                           ; wait_cnt[22]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wait_cnt[16]                           ; wait_cnt[16]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wait_cnt[14]                           ; wait_cnt[14]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wait_cnt[9]                            ; wait_cnt[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wait_cnt[8]                            ; wait_cnt[8]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_rx:uart_rx_inst|cycle_cnt[1]      ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_inst|cycle_cnt[3]      ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_inst|cycle_cnt[5]      ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_inst|cycle_cnt[11]     ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_inst|cycle_cnt[13]     ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_tx:uart_tx_inst|cycle_cnt[7]      ; uart_tx:uart_tx_inst|cycle_cnt[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_tx:uart_tx_inst|cycle_cnt[9]      ; uart_tx:uart_tx_inst|cycle_cnt[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_tx:uart_tx_inst|cycle_cnt[6]      ; uart_tx:uart_tx_inst|cycle_cnt[6]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; wait_cnt[30]                           ; wait_cnt[30]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wait_cnt[24]                           ; wait_cnt[24]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wait_cnt[20]                           ; wait_cnt[20]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wait_cnt[18]                           ; wait_cnt[18]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 3.138 ; 0.159 ; N/A      ; N/A     ; 4.717               ;
;  clk_50M                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.138 ; 0.159 ; N/A      ; N/A     ; 4.717               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50M                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5633     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5633     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 132   ; 132  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50M                                              ; clk_50M                                              ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Apr 16 20:23:32 2024
Info: Command: quartus_sta fpga_slave -c fpga_slave
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fpga_slave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50M clk_50M
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.138               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk_50M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.478               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.717               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk_50M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.039               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 clk_50M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Tue Apr 16 20:23:34 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


