<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_blk_mem_gen_0_1_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sari_mmult_0_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_sari_mmult_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_2_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_axi_bram_ctrl_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_1_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_axi_bram_ctrl_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_bit_shift_0_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_bit_shift_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_2_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_bit_shift_1_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_bit_shift_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_bit_shift_0_1_synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/design_1_bit_shift_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/opt/Xilinx/Vivado/2017.4/bin/sari_vivado/sari_vivado.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_sari_mmult_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_bit_shift_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_bit_shift_1_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_bit_shift_0_1_synth_1"/>
	</Run>
</Runs>

