# Reading D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu16_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3 {D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3/alu16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:15 on Jul 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3" D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3/alu16.v 
# -- Compiling module alu16
# 
# Top level modules:
# 	alu16
# End time: 16:21:15 on Jul 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3 {D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3/alu16_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:15 on Jul 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3" D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3/alu16_tb.v 
# -- Compiling module alu16_tb
# ** Warning: D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3/alu16_tb.v(16): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_3/alu16_tb.v(17): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	alu16_tb
# End time: 16:21:15 on Jul 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  alu16_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" alu16_tb 
# Start time: 16:21:15 on Jul 05,2023
# Loading work.alu16_tb
# Loading work.alu16
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#     7    5x x         z
#     7    51 1        12
#     7    51 2         2
#     7    51 34294967288
#     7    51 4        35
#     7    51 5         5
#     7    51 6         7
#     7    51 74294967290
#     7    51 8         2
# End time: 16:24:39 on Jul 05,2023, Elapsed time: 0:03:24
# Errors: 0, Warnings: 0
