// Seed: 4152729898
module module_0 (
    output wand id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5,
    output wor id_6,
    input tri module_0,
    input supply1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output tri0 id_2
    , id_9,
    input wor id_3,
    input supply1 id_4,
    output tri id_5,
    input supply1 id_6
    , id_10,
    input supply0 id_7
);
  assign id_9 = id_4;
  wire id_11;
  module_0(
      id_0, id_2, id_1, id_9, id_9, id_1, id_10, id_7, id_10
  );
endmodule
