###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Wed Jun 12 14:39:44 2024
#  Design:            ORCA_TOP
#  Command:           report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

----------------------------------------------------------
Cell type                 Count    Area        Capacitance
----------------------------------------------------------
Buffers                    217      718.973      242.768
Inverters                    8       43.713       64.848
Integrated Clock Gates      30      192.133       21.161
Discrete Clock Gates         0        0.000        0.000
Clock Logic                 39      112.586       39.769
All                        294     1067.405      368.546
----------------------------------------------------------

Clock DAG miscellaneous counts:
===============================

------------------------------
Type                     Count
------------------------------
Roots                     20
Preserved Ports            1
Multiple Clock Inputs     38
------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             3515
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               3515
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top        3663.361
Trunk     12022.607
Leaf      19006.830
Total     34692.798
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top         2659.240
Trunk       9478.720
Leaf       12084.708
Total      24222.668
-----------------------


Clock DAG capacitances:
=======================

-----------------------------------------
Type     Gate        Wire        Total
-----------------------------------------
Top       148.617     330.158     478.775
Trunk     295.846    1091.978    1387.825
Leaf     2693.791    1846.179    4539.970
Total    3138.254    3268.316    6406.570
-----------------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------
Total       Average    Std. Dev.    Min      Max
---------------------------------------------------
2689.063     0.765       0.890      0.000    10.000
---------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Top         0.243        7      0.098       0.019      0.084    0.139    {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}             -
Trunk       0.075        1      0.049       0.000      0.049    0.049    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}             -
Trunk       0.078        1      0.032       0.000      0.032    0.032    {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}             -
Trunk       0.145        1      0.072       0.000      0.072    0.072    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}             -
Trunk       0.172        1      0.043       0.000      0.043    0.043    {1 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}             -
Trunk       0.175        1      0.034       0.000      0.034    0.034    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}             -
Trunk       0.177        8      0.087       0.030      0.057    0.136    {5 <= 0.106ns, 3 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}             -
Trunk       0.180        2      0.082       0.017      0.071    0.094    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}             -
Trunk       0.184        4      0.117       0.004      0.113    0.122    {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}             -
Trunk       0.209        2      0.078       0.008      0.072    0.083    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}             -
Trunk       0.224       46      0.078       0.026      0.032    0.137    {45 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}            -
Trunk       0.235        3      0.102       0.043      0.076    0.151    {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}             -
Trunk       0.235        5      0.084       0.012      0.066    0.097    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}             -
Trunk       0.241        1      0.084       0.000      0.084    0.084    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}             -
Trunk       0.243       52      0.097       0.081      0.000    0.236    {39 <= 0.146ns, 4 <= 0.194ns, 3 <= 0.219ns, 5 <= 0.231ns, 1 <= 0.243ns}            -
Leaf        0.078       12      0.064       0.011      0.041    0.076    {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 1 <= 0.074ns, 2 <= 0.078ns}             -
Leaf        0.110        3      0.081       0.001      0.080    0.082    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}             -
Leaf        0.145        1      0.048       0.000      0.048    0.048    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}             -
Leaf        0.175        3      0.050       0.006      0.046    0.057    {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}             -
Leaf        0.209        1      0.064       0.000      0.064    0.064    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}             -
Leaf        0.224       22      0.117       0.017      0.075    0.139    {21 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}            -
Leaf        0.235        6      0.065       0.005      0.060    0.072    {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}             -
Leaf        0.243      147      0.111       0.051      0.035    0.242    {117 <= 0.146ns, 17 <= 0.194ns, 1 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}         -
------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------
Name            Type        Inst     Inst Area 
                            Count    (um^2)
-----------------------------------------------
NBUFFX32_LVT    buffer         4       42.696
NBUFFX16_LVT    buffer        11       67.094
NBUFFX8_LVT     buffer       103      392.652
NBUFFX4_LVT     buffer        30       76.243
NBUFFX2_LVT     buffer        69      140.287
INVX16_LVT      inverter       6       30.497
IBUFFX16_LVT    inverter       2       13.215
CGLNPRX8_LVT    icg            4       31.514
CGLPPRX8_LVT    icg            3       22.111
CGLPPRX2_LVT    icg           15       87.680
CGLNPRX2_LVT    icg            8       50.829
LSUPX8_LVT      logic          1       11.182
AO21X2_LVT      logic          3        8.387
AO22X2_RVT      logic         16       44.729
AO21X1_LVT      logic          3        7.624
AO22X1_RVT      logic         16       40.663
-----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree                    Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire      Gate      Clock Tree Root
Name                          Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap       cap       
                                                 Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)      (fF)      
                                                                                   (Ohms)                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK                         1     22    0      1        7       30    445.771    8028.29      89.713    358.069   300.347  pclk
SDRAM_CLK                       7    162    8     35       30       30    620.312   11147        746.929   2436.978  2641.642  sdram_clk
SYS_2x_CLK                     18     19    0      3        7       17    304.152    5491.29     171.293    345.048   173.928  sys_2x_clk
SYS_CLK                         1      4    0      1        2        8     13.027     258         17.028      8.336    10.156  I_CLOCKING/sys_clk_in_reg/Q
ate_clk                        24    191    2     39       30       30    620.312   11147        942.366   2580.392  2944.884  ate_clk
flexible_htree_flex_HTREE_0     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_1/Y
flexible_htree_flex_HTREE_1     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_4/Y
flexible_htree_flex_HTREE_10    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_13/Y
flexible_htree_flex_HTREE_11    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_10/Y
flexible_htree_flex_HTREE_12    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_11/Y
flexible_htree_flex_HTREE_13    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_14/Y
flexible_htree_flex_HTREE_14    0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_15/Y
flexible_htree_flex_HTREE_2     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_5/Y
flexible_htree_flex_HTREE_3     2     67    2     33       30       30    232.712    4205.57     288.962    672.938   883.699  HJ_flex_HTREE_2/Y
flexible_htree_flex_HTREE_4     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_3/Y
flexible_htree_flex_HTREE_5     3     53    0      1       18       30    471.504    8469.71     226.442    820.978   988.811  HJ_flex_HTREE_6/Y
flexible_htree_flex_HTREE_6     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_7/Y
flexible_htree_flex_HTREE_7     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_8/Y
flexible_htree_flex_HTREE_8     2     42    0      1       19       28    620.312   11147        201.028    612.903   620.514  HJ_flex_HTREE_9/Y
flexible_htree_flex_HTREE_9     0      0    0      0        0        0      0           0          0.000      0.000     0.000  HJ_flex_HTREE_12/Y
----------------------------------------------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 7 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 7 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree                    Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name                          exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                                            Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK                            0             0             0            0           1          0        400        0       0      0         0         1
SDRAM_CLK                          0             0             1            0          14          0       1474     1375       4      0         0        35
SYS_2x_CLK                         0             0             0            0           0          0        206        0       8      0         0         0
SYS_CLK                            0             0             0            0           0          0         10        0       0      0         0         0
ate_clk                            0             0             0            0           0          0       2052     1383      12      0         0        35
flexible_htree_flex_HTREE_0        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_1        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_10       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_11       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_12       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_13       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_14       0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_2        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_3        0             0            34            0           0          0        701        1       0      0         0        34
flexible_htree_flex_HTREE_4        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_5        0             0             0            0           0          0        772      570       3      0         0         0
flexible_htree_flex_HTREE_6        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_7        0             0             0            0           0          0          0        0       0      0         0         0
flexible_htree_flex_HTREE_8        0             0             0            0           0          0          1      804       1      0         0         0
flexible_htree_flex_HTREE_9        0             0             0            0           0          0          0        0       0      0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire      Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap       cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)      (fF)
                                                                        (Ohms)                            
------------------------------------------------------------------------------------------------------------------
 30    217    8     39       30     2.76471     30    18.1231  620.312   1114.700    1067.405   3268.316  3138.254
------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            35            0          15          0       2084     1383      12      0         0        36
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000    72.559   620.312   87.191
Source-sink manhattan distance (um)   0.000    70.161   615.448   87.172
Source-sink resistance (Ohm)          0.000   127.975  1114.700  144.602
------------------------------------------------------------------------

Transition distribution for half-corner worst_corner:setup.late:
================================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Top         0.243        7      0.098       0.019      0.084    0.139    {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}             -
Trunk       0.075        1      0.049       0.000      0.049    0.049    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}             -
Trunk       0.078        1      0.032       0.000      0.032    0.032    {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}             -
Trunk       0.145        1      0.072       0.000      0.072    0.072    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}             -
Trunk       0.172        1      0.043       0.000      0.043    0.043    {1 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}             -
Trunk       0.175        1      0.034       0.000      0.034    0.034    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}             -
Trunk       0.177        8      0.087       0.030      0.057    0.136    {5 <= 0.106ns, 3 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}             -
Trunk       0.180        2      0.082       0.017      0.071    0.094    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}             -
Trunk       0.184        4      0.117       0.004      0.113    0.122    {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}             -
Trunk       0.209        2      0.078       0.008      0.072    0.083    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}             -
Trunk       0.224       46      0.078       0.026      0.032    0.137    {45 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}            -
Trunk       0.235        3      0.102       0.043      0.076    0.151    {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}             -
Trunk       0.235        5      0.084       0.012      0.066    0.097    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}             -
Trunk       0.241        1      0.084       0.000      0.084    0.084    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}             -
Trunk       0.243       36      0.140       0.057      0.064    0.236    {23 <= 0.146ns, 4 <= 0.194ns, 3 <= 0.219ns, 5 <= 0.231ns, 1 <= 0.243ns}            -
Leaf        0.078       12      0.064       0.011      0.041    0.076    {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 1 <= 0.074ns, 2 <= 0.078ns}             -
Leaf        0.110        3      0.081       0.001      0.080    0.082    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}             -
Leaf        0.145        1      0.048       0.000      0.048    0.048    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}             -
Leaf        0.175        3      0.050       0.006      0.046    0.057    {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}             -
Leaf        0.209        1      0.064       0.000      0.064    0.064    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}             -
Leaf        0.224       22      0.117       0.017      0.075    0.139    {21 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}            -
Leaf        0.235        6      0.065       0.005      0.060    0.072    {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}             -
Leaf        0.243      147      0.111       0.051      0.035    0.242    {117 <= 0.146ns, 17 <= 0.194ns, 1 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}         -
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------------------------
Clock Tree                    # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name                          violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------------------------
PCI_CLK                               0                 0               0             0            0
SDRAM_CLK                             1                 0               0             0            0
SYS_2x_CLK                            0                 0               0             0            0
SYS_CLK                               0                 0               0             0            0
ate_clk                               0                 0               0             0            0
flexible_htree_flex_HTREE_0           0                 0               0             0            0
flexible_htree_flex_HTREE_1           0                 0               0             0            0
flexible_htree_flex_HTREE_10          0                 0               0             0            0
flexible_htree_flex_HTREE_11          0                 0               0             0            0
flexible_htree_flex_HTREE_12          0                 0               0             0            0
flexible_htree_flex_HTREE_13          0                 0               0             0            0
flexible_htree_flex_HTREE_14          0                 0               0             0            0
flexible_htree_flex_HTREE_2           0                 0               0             0            0
flexible_htree_flex_HTREE_3           0                 0               0             0            0
flexible_htree_flex_HTREE_4           0                 0               0             0            0
flexible_htree_flex_HTREE_5           0                 0               0             0            0
flexible_htree_flex_HTREE_6           0                 0               0             0            0
flexible_htree_flex_HTREE_7           0                 0               0             0            0
flexible_htree_flex_HTREE_8           0                 0               0             0            0
flexible_htree_flex_HTREE_9           0                 0               0             0            0
---------------------------------------------------------------------------------------------------------
Total                                 1                 0               0             0            0
---------------------------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 12.879fF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in fF):

------------------------------------------------------------------------------------------------------------
Half corner              Violation  Capacitance  Capacitance  Target                     Pin
                         amount     target       achieved     source                     
------------------------------------------------------------------------------------------------------------
worst_corner:setup.late   12.879      82.000       94.879     library_or_sdc_constraint  CTS_cfh_inv_00002/Y
------------------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree                    Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                                        Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK                       worst_corner:setup.early     0.129          0.087         0.139          0.140      ignored          -      ignored          -
PCI_CLK                       worst_corner:setup.late      0.137          0.090         0.151          0.142      explicit      0.243     explicit      0.243
PCI_CLK                       best_corner:hold.early       0.026          0.026         0.032          0.029      ignored          -      ignored          -
PCI_CLK                       best_corner:hold.late        0.028          0.028         0.034          0.031      ignored          -      ignored          -
SDRAM_CLK                     worst_corner:setup.early     0.242          0.180         0.232          0.156      ignored          -      ignored          -
SDRAM_CLK                     worst_corner:setup.late      0.242          0.180         0.236          0.157      explicit      0.243     explicit      0.243
SDRAM_CLK                     best_corner:hold.early       0.044          0.034         0.039          0.045      ignored          -      ignored          -
SDRAM_CLK                     best_corner:hold.late        0.046          0.037         0.040          0.046      ignored          -      ignored          -
SYS_2x_CLK                    worst_corner:setup.early     0.108          0.076         0.112          0.088      ignored          -      ignored          -
SYS_2x_CLK                    worst_corner:setup.late      0.115          0.078         0.113          0.091      explicit      0.243     explicit      0.243
SYS_2x_CLK                    best_corner:hold.early       0.044          0.031         0.026          0.023      ignored          -      ignored          -
SYS_2x_CLK                    best_corner:hold.late        0.045          0.034         0.026          0.023      ignored          -      ignored          -
SYS_CLK                       worst_corner:setup.early     0.073          0.050         0.081          0.066      ignored          -      ignored          -
SYS_CLK                       worst_corner:setup.late      0.085          0.053         0.084          0.068      explicit      0.243     explicit      0.243
SYS_CLK                       best_corner:hold.early       0.017          0.017         0.014          0.015      ignored          -      ignored          -
SYS_CLK                       best_corner:hold.late        0.018          0.019         0.014          0.015      ignored          -      ignored          -
ate_clk                       worst_corner:setup.early     0.242          0.180         0.232          0.156      ignored          -      ignored          -
ate_clk                       worst_corner:setup.late      0.242          0.180         0.236          0.157      explicit      0.243     explicit      0.243
ate_clk                       best_corner:hold.early       0.044          0.034         0.039          0.038      ignored          -      ignored          -
ate_clk                       best_corner:hold.late        0.046          0.037         0.040          0.038      ignored          -      ignored          -
flexible_htree_flex_HTREE_0   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_0   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_0   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_0   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_1   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_1   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_1   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_1   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_10  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_10  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_10  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_10  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_11  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_11  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_11  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_11  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_12  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_12  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_12  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_12  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_13  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_13  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_13  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_13  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_14  worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_14  worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_14  best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_14  best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_2   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_2   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_2   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_2   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_3   worst_corner:setup.early     0.242          0.180         0.232          0.156      ignored          -      ignored          -
flexible_htree_flex_HTREE_3   worst_corner:setup.late      0.242          0.180         0.236          0.157      explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_3   best_corner:hold.early       0.040          0.034         0.035          0.032      ignored          -      ignored          -
flexible_htree_flex_HTREE_3   best_corner:hold.late        0.040          0.037         0.035          0.033      ignored          -      ignored          -
flexible_htree_flex_HTREE_4   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_4   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_4   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_4   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_5   worst_corner:setup.early     0.160          0.099         0.123          0.087      ignored          -      ignored          -
flexible_htree_flex_HTREE_5   worst_corner:setup.late      0.180          0.106         0.125          0.087      explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_5   best_corner:hold.early       0.042          0.032         0.032          0.032      ignored          -      ignored          -
flexible_htree_flex_HTREE_5   best_corner:hold.late        0.046          0.037         0.032          0.033      ignored          -      ignored          -
flexible_htree_flex_HTREE_6   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_6   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_6   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_6   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_7   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_7   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_7   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_7   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_8   worst_corner:setup.early     0.200          0.112         0.161          0.104      ignored          -      ignored          -
flexible_htree_flex_HTREE_8   worst_corner:setup.late      0.201          0.113         0.161          0.104      explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_8   best_corner:hold.early       0.044          0.029         0.039          0.045      ignored          -      ignored          -
flexible_htree_flex_HTREE_8   best_corner:hold.late        0.044          0.029         0.040          0.046      ignored          -      ignored          -
flexible_htree_flex_HTREE_9   worst_corner:setup.early       -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_9   worst_corner:setup.late        -              -             -              -        explicit      0.243     explicit      0.243
flexible_htree_flex_HTREE_9   best_corner:hold.early         -              -             -              -        ignored          -      ignored          -
flexible_htree_flex_HTREE_9   best_corner:hold.late          -              -             -              -        ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -38.422      -23.646       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner worst_corner:setup.late

Top Overslews:

-----------------------------
Driving node    Overslew (ns)
-----------------------------
A17cf1              0.000
A17cef              0.000
A17ced              0.000
A17ceb              0.000
A17ce9              0.000
A17ce7              0.000
A17ce5              0.000
A17ce3              0.000
A17ce1              0.000
A17cdf              0.000
-----------------------------

Top Underslews:

-------------------------------------------------------------------------
Driving node                                               Underslew (ns)
-------------------------------------------------------------------------
flexible_htree_flex_HTREE_1                                    -0.208
flexible_htree_flex_HTREE_7                                    -0.207
flexible_htree_flex_HTREE_4                                    -0.207
I_CLOCKING/snps_clk_chain_0/CTS_ccl_a_buf_00025                -0.199
I_CLOCKING/occ_int1/U_clk_control_i_0/CTS_cdb_buf_00350        -0.192
I_CLOCKING/occ_int1/CTS_cfo_buf_0_00301                        -0.190
occ_int2/U_clk_control_i_1/CTS_cdb_buf_00370                   -0.188
occ_int2/U_clk_control_i_1/CTS_cdb_buf_00357                   -0.187
ate_clk                                                        -0.179
I_SDRAM_TOP/I_SDRAM_IF/CTS_ccl_a_buf_00116                     -0.178
-------------------------------------------------------------------------

Source Group Summary:
=====================


Source Group flexible_htree_flex_HTREE

Summary:

--------------------------------------------------------------------------------------------------------------------------------------
Clock Tree                    Num Sinks  Tot Sink Cap  Max depth  Avg depth  StdDev depth  Max distance  Avg distance  StdDev distance
Name                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------
ALL                             2887       2259.761     10.000      6.101       0.468        566.013       127.259          88.110
flexible_htree_flex_HTREE_0        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_1        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_10       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_11       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_12       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_13       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_14       0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_2        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_3      736        794.617     10.000      6.398       0.860        235.448       109.694          57.073
flexible_htree_flex_HTREE_4        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_5     1345        912.175      6.000      6.000       0.000        566.013       142.498         111.183
flexible_htree_flex_HTREE_6        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_7        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
flexible_htree_flex_HTREE_8      806        552.969      6.000      6.000       0.000        428.184       117.868          58.715
flexible_htree_flex_HTREE_9        0          0.000      0.000      0.000       0.000          0.000         0.000           0.000
--------------------------------------------------------------------------------------------------------------------------------------

Details for flexible_htree_flex_HTREE_14:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_13:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_12:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_11:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_10:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_9:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_8:

Root-sink distance histogram:

-------------------------------
From (um)    To (um)      Count
-------------------------------
   0.000       25.000       11
  25.000       50.000       35
  50.000       75.000      104
  75.000      100.000      158
 100.000      125.000      193
 125.000      150.000      181
 150.000      175.000       70
 175.000      200.000       20
 200.000      225.000        0
 225.000     and above      34
-------------------------------

Root-sink level histogram:

-------------------------
From ()    To ()    Count
-------------------------
below      6.000     806
-------------------------

Details for flexible_htree_flex_HTREE_7:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_6:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_5:

Root-sink distance histogram:

-------------------------------
From (um)    To (um)      Count
-------------------------------
   0.000       25.000       45
  25.000       50.000       93
  50.000       75.000      149
  75.000      100.000      207
 100.000      125.000      237
 125.000      150.000      251
 150.000      175.000      119
 175.000      200.000       81
 200.000      225.000       38
 225.000      250.000        3
 250.000      275.000        0
 275.000      300.000        0
 300.000      325.000        5
 325.000      350.000       12
 350.000     and above     105
-------------------------------

Root-sink level histogram:

-------------------------
From ()    To ()    Count
-------------------------
below      6.000    1345
-------------------------

Details for flexible_htree_flex_HTREE_4:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_3:

Root-sink distance histogram:

-------------------------------
From (um)    To (um)      Count
-------------------------------
   0.000       25.000       41
  25.000       50.000       84
  50.000       75.000      125
  75.000      100.000      100
 100.000      125.000       96
 125.000      150.000       87
 150.000      175.000       82
 175.000      200.000       76
 200.000     and above      45
-------------------------------

Root-sink level histogram:

-----------------------------
From ()    To ()        Count
-----------------------------
below        6.000       579
 6.000       7.000        59
 7.000       8.000        70
 8.000     and above      28
-----------------------------

Details for flexible_htree_flex_HTREE_2:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_1:

No values to display

No values to display

Details for flexible_htree_flex_HTREE_0:

No values to display

No values to display

