@W: MT529 :"c:\users\mau\documents\arqui\practicas\09-osc00\div00.vhdl":22:2:22:3|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
