// Seed: 2559483221
module module_0 ();
  wand id_1 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    output wor id_5,
    output tri1 id_6
);
  logic id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
  assign id_4 = 1;
endmodule
module module_0 (
    module_2,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wand id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
