#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 26 10:18:53 2024
# Process ID: 11072
# Current directory: D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session5_labs/vivado/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log sync_dp_RAM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_dp_RAM.tcl
# Log file: D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session5_labs/vivado/project_1/project_1.runs/synth_1/sync_dp_RAM.vds
# Journal file: D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/Session5_labs/vivado/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sync_dp_RAM.tcl -notrace
