

================================================================
== Vivado HLS Report for 'Accelerator_MAT_Multiply2_Loop_Row_proc'
================================================================
* Date:           Thu Oct 29 22:12:23 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_RowCaching  |   64|   64|         2|          1|          1|    64|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     37|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      30|     57|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_109_p2  |     +    |      0|  0|   7|           7|           1|
    |k_fu_170_p2                    |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_159_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_1_i_dup_fu_129_p2          |     +    |      0|  0|   4|           4|           1|
    |i_0_i_i_mid2_fu_135_p3         |  Select  |      0|  0|   4|           1|           4|
    |k_0_i_i_mid2_fu_121_p3         |  Select  |      0|  0|   4|           1|           1|
    |exitcond2_i_i_fu_115_p2        |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_103_p2     |   icmp   |      0|  0|   3|           7|           8|
    |ap_sig_bdd_79                  |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  37|          37|          30|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |i_0_i_i_phi_fu_84_p4   |   4|          2|    4|          8|
    |i_0_i_i_reg_80         |   4|          2|    4|          8|
    |indvar_flatten_reg_69  |   7|          2|    7|         14|
    |k_0_i_i_reg_91         |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  20|         12|   20|         42|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0     |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |  1|   0|    1|          0|
    |exitcond_flatten_reg_180  |  1|   0|    1|          0|
    |i_0_i_i_mid2_reg_194      |  4|   0|    4|          0|
    |i_0_i_i_reg_80            |  4|   0|    4|          0|
    |indvar_flatten_reg_69     |  7|   0|    7|          0|
    |k_0_i_i_mid2_reg_189      |  4|   0|    4|          0|
    |k_0_i_i_reg_91            |  4|   0|    4|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 30|   0|   30|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Row_proc | return value |
|A_address0             | out |    6|  ap_memory |                    A                    |     array    |
|A_ce0                  | out |    1|  ap_memory |                    A                    |     array    |
|A_q0                   |  in |   32|  ap_memory |                    A                    |     array    |
|A_cached_row_address0  | out |    3|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_ce0       | out |    1|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_we0       | out |    1|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_d0        | out |   32|  ap_memory |               A_cached_row              |     array    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:0  br label %0


 <State 2>: 7.68ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.reset ]

ST_2: i_0_i_i [1/1] 0.00ns
:1  %i_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %i_0_i_i_mid2, %.reset ]

ST_2: k_0_i_i [1/1] 0.00ns
:2  %k_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %k, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_11 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader.exitStub, label %.reset

ST_2: exitcond2_i_i [1/1] 1.88ns
.reset:2  %exitcond2_i_i = icmp eq i4 %k_0_i_i, -8

ST_2: k_0_i_i_mid2 [1/1] 1.37ns
.reset:3  %k_0_i_i_mid2 = select i1 %exitcond2_i_i, i4 0, i4 %k_0_i_i

ST_2: tmp_1_i_dup [1/1] 0.80ns
.reset:4  %tmp_1_i_dup = add i4 %i_0_i_i, 1

ST_2: i_0_i_i_mid2 [1/1] 1.37ns
.reset:5  %i_0_i_i_mid2 = select i1 %exitcond2_i_i, i4 %tmp_1_i_dup, i4 %i_0_i_i

ST_2: tmp_2_i_trn_cast [1/1] 0.00ns
.reset:10  %tmp_2_i_trn_cast = zext i4 %k_0_i_i_mid2 to i8

ST_2: tmp [1/1] 0.00ns
.reset:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_i_mid2, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
.reset:12  %p_addr_cast = zext i7 %tmp to i8

ST_2: p_addr1 [1/1] 1.72ns
.reset:13  %p_addr1 = add i8 %tmp_2_i_trn_cast, %p_addr_cast

ST_2: tmp_20 [1/1] 0.00ns
.reset:14  %tmp_20 = zext i8 %p_addr1 to i64

ST_2: A_addr [1/1] 0.00ns
.reset:15  %A_addr = getelementptr [64 x float]* %A, i64 0, i64 %tmp_20

ST_2: A_load [2/2] 2.71ns
.reset:16  %A_load = load float* %A_addr, align 4

ST_2: k [1/1] 0.80ns
.reset:20  %k = add i4 %k_0_i_i_mid2, 1


 <State 3>: 5.10ns
ST_3: stg_24 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @str2)

ST_3: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: stg_26 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_3: tmp_s [1/1] 0.00ns
.reset:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)

ST_3: stg_28 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

ST_3: tmp_2_i [1/1] 0.00ns
.reset:9  %tmp_2_i = zext i4 %k_0_i_i_mid2 to i64

ST_3: A_load [1/2] 2.71ns
.reset:16  %A_load = load float* %A_addr, align 4

ST_3: A_cached_row_addr [1/1] 0.00ns
.reset:17  %A_cached_row_addr = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 %tmp_2_i

ST_3: stg_32 [1/1] 2.39ns
.reset:18  store float %A_load, float* %A_cached_row_addr, align 4

ST_3: empty_5 [1/1] 0.00ns
.reset:19  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_s)

ST_3: stg_34 [1/1] 0.00ns
.reset:21  br label %0


 <State 4>: 0.00ns
ST_4: stg_35 [1/1] 0.00ns
.preheader.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x9aa1eb9820; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_cached_row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x9aa1eba480; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5               (br               ) [ 01110]
indvar_flatten      (phi              ) [ 00100]
i_0_i_i             (phi              ) [ 00100]
k_0_i_i             (phi              ) [ 00100]
exitcond_flatten    (icmp             ) [ 00110]
indvar_flatten_next (add              ) [ 01110]
stg_11              (br               ) [ 00000]
exitcond2_i_i       (icmp             ) [ 00000]
k_0_i_i_mid2        (select           ) [ 00110]
tmp_1_i_dup         (add              ) [ 00000]
i_0_i_i_mid2        (select           ) [ 01110]
tmp_2_i_trn_cast    (zext             ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
p_addr_cast         (zext             ) [ 00000]
p_addr1             (add              ) [ 00000]
tmp_20              (zext             ) [ 00000]
A_addr              (getelementptr    ) [ 00110]
k                   (add              ) [ 01110]
stg_24              (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
stg_26              (specloopname     ) [ 00000]
tmp_s               (specregionbegin  ) [ 00000]
stg_28              (specpipeline     ) [ 00000]
tmp_2_i             (zext             ) [ 00000]
A_load              (load             ) [ 00000]
A_cached_row_addr   (getelementptr    ) [ 00000]
stg_32              (store            ) [ 00000]
empty_5             (specregionend    ) [ 00000]
stg_34              (br               ) [ 01110]
stg_35              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_cached_row">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_cached_row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="A_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="A_cached_row_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="stg_32_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_32/3 "/>
</bind>
</comp>

<comp id="69" class="1005" name="indvar_flatten_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="1"/>
<pin id="71" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="indvar_flatten_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_0_i_i_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="1"/>
<pin id="82" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_0_i_i_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="k_0_i_i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="1"/>
<pin id="93" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="k_0_i_i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i_i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="exitcond_flatten_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="indvar_flatten_next_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="exitcond2_i_i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="k_0_i_i_mid2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_0_i_i_mid2/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_1_i_dup_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_dup/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_0_i_i_mid2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_0_i_i_mid2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_2_i_trn_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_trn_cast/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_addr_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_addr1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_20_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="k_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_2_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="exitcond_flatten_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="184" class="1005" name="indvar_flatten_next_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="189" class="1005" name="k_0_i_i_mid2_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i_i_mid2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_0_i_i_mid2_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_0_i_i_mid2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="A_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="k_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="51" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="73" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="73" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="95" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="95" pin="4"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="84" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="115" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="129" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="84" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="121" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="135" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="143" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="174"><net_src comp="121" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="183"><net_src comp="103" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="109" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="192"><net_src comp="121" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="197"><net_src comp="135" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="202"><net_src comp="44" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="207"><net_src comp="170" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_11 : 2
		exitcond2_i_i : 1
		k_0_i_i_mid2 : 2
		tmp_1_i_dup : 1
		i_0_i_i_mid2 : 2
		tmp_2_i_trn_cast : 3
		tmp : 3
		p_addr_cast : 4
		p_addr1 : 5
		tmp_20 : 6
		A_addr : 7
		A_load : 8
		k : 3
	State 3
		A_cached_row_addr : 1
		stg_32 : 2
		empty_5 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_109 |    0    |    7    |
|    add   |     tmp_1_i_dup_fu_129     |    0    |    4    |
|          |       p_addr1_fu_159       |    0    |    7    |
|          |          k_fu_170          |    0    |    4    |
|----------|----------------------------|---------|---------|
|  select  |     k_0_i_i_mid2_fu_121    |    0    |    4    |
|          |     i_0_i_i_mid2_fu_135    |    0    |    4    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_103  |    0    |    3    |
|          |    exitcond2_i_i_fu_115    |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |   tmp_2_i_trn_cast_fu_143  |    0    |    0    |
|   zext   |     p_addr_cast_fu_155     |    0    |    0    |
|          |        tmp_20_fu_165       |    0    |    0    |
|          |       tmp_2_i_fu_176       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_147         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    35   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_199      |    6   |
|  exitcond_flatten_reg_180 |    1   |
|    i_0_i_i_mid2_reg_194   |    4   |
|       i_0_i_i_reg_80      |    4   |
|indvar_flatten_next_reg_184|    7   |
|   indvar_flatten_reg_69   |    7   |
|    k_0_i_i_mid2_reg_189   |    4   |
|       k_0_i_i_reg_91      |    4   |
|         k_reg_204         |    4   |
+---------------------------+--------+
|           Total           |   41   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   35   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   41   |
+-----------+--------+--------+--------+
