{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682649405977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682649405983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 10:36:45 2023 " "Processing started: Fri Apr 28 10:36:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682649405983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649405983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649405983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682649406182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682649406182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-dataflow " "Found design unit 1: Adder-dataflow" {  } { { "Adder.vhd" "" { Text "D:/VHDL/ADDER/Adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "D:/VHDL/ADDER/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649410988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA1-plus " "Found design unit 1: FA1-plus" {  } { { "FA1.vhd" "" { Text "D:/VHDL/ADDER/FA1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410989 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA1 " "Found entity 1: FA1" {  } { { "FA1.vhd" "" { Text "D:/VHDL/ADDER/FA1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649410989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fa2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA2-plus " "Found design unit 1: FA2-plus" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Advanced-ad " "Found design unit 2: Advanced-ad" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410990 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA2 " "Found entity 1: FA2" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410990 ""} { "Info" "ISGN_ENTITY_NAME" "2 Advanced " "Found entity 2: Advanced" {  } { { "FA2.vhd" "" { Text "D:/VHDL/ADDER/FA2.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649410990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA3-plus " "Found design unit 1: FA3-plus" {  } { { "FA3.vhd" "" { Text "D:/VHDL/ADDER/FA3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410991 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA3 " "Found entity 1: FA3" {  } { { "FA3.vhd" "" { Text "D:/VHDL/ADDER/FA3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649410991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder1-plus " "Found design unit 1: HalfAdder1-plus" {  } { { "HalfAdder1.vhd" "" { Text "D:/VHDL/ADDER/HalfAdder1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410991 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder1 " "Found entity 1: HalfAdder1" {  } { { "HalfAdder1.vhd" "" { Text "D:/VHDL/ADDER/HalfAdder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649410991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder1-plus " "Found design unit 1: FullAdder1-plus" {  } { { "FullAdder1.vhd" "" { Text "D:/VHDL/ADDER/FullAdder1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410992 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1 " "Found entity 1: FullAdder1" {  } { { "FullAdder1.vhd" "" { Text "D:/VHDL/ADDER/FullAdder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682649410992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649410992 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" FA3.vhd(18) " "VHDL error at FA3.vhd(18): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "FA3.vhd" "" { Text "D:/VHDL/ADDER/FA3.vhd" 18 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1682649410998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682649411035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 28 10:36:51 2023 " "Processing ended: Fri Apr 28 10:36:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682649411035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682649411035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682649411035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649411035 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682649411614 ""}
