Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'unoxt_top'

Design Information
------------------
Command Line   : map -filter
D:/Xilinx/share/sam/unoxt-sam-coupe/ise/iseconfig/filter.filter -intstyle ise -p
xc6slx25-ftg256-2 -w -logic_opt off -ol high -xe n -t 10 -xt 0
-register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off
-power off -o unoxt_top_map.ncd unoxt_top.ngd unoxt_top.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sun Jan 01 17:06:13 2023

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:45730c6f) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:45730c6f) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:45730c6f) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bd946e6f) REAL time: 43 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bd946e6f) REAL time: 43 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bd946e6f) REAL time: 43 secs 

Phase 7.3  Local Placement Optimization

Phase 7.3  Local Placement Optimization (Checksum:44ae23b3) REAL time: 45 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:44ae23b3) REAL time: 45 secs 

Phase 9.8  Global Placement
....................
......................................................................
................................................................................................................................................................................
...........................................................................................................................
........
Phase 9.8  Global Placement (Checksum:76035987) REAL time: 1 mins 23 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:76035987) REAL time: 1 mins 23 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1ad63ef3) REAL time: 1 mins 35 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1ad63ef3) REAL time: 1 mins 35 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b9565175) REAL time: 1 mins 35 secs 

Total REAL time to Placer completion: 1 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 37 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/la_ula_del_sam/Mram_clut1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/el_z80/i_tv80_core/i_reg/Mram_RegsH11_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/el_z80/i_tv80_core/i_reg/Mram_RegsL11_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/MyCtrlModule/UART.uartrxfifo/Mram_mem32_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_out/Mram_mem13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sam/maquina/diskdrives_inst/wd1770_inst/fifo_in/Mram_mem5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 2,087 out of  30,064    6%
    Number used as Flip Flops:               2,034
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               53
  Number of Slice LUTs:                      4,428 out of  15,032   29%
    Number used as logic:                    4,153 out of  15,032   27%
      Number using O6 output only:           3,107
      Number using O5 output only:             261
      Number using O5 and O6:                  785
      Number used as ROM:                        0
    Number used as Memory:                     239 out of   3,664    6%
      Number used as Dual Port RAM:            232
        Number using O6 output only:           204
        Number using O5 output only:             0
        Number using O5 and O6:                 28
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:             3
        Number using O6 output only:             3
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     36
      Number with same-slice register load:      7
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,685 out of   3,758   44%
  Number of MUXCYs used:                     1,096 out of   7,516   14%
  Number of LUT Flip Flop pairs used:        4,839
    Number with an unused Flip Flop:         2,827 out of   4,839   58%
    Number with an unused LUT:                 411 out of   4,839    8%
    Number of fully used LUT-FF pairs:       1,601 out of   4,839   33%
    Number of unique control sets:             308
    Number of slice register sites lost
      to control set restrictions:           1,491 out of  30,064    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        95 out of     186   51%
    Number of LOCed IOBs:                       95 out of      95  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        35 out of      52   67%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      38    7%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.25

Peak Memory Usage:  4887 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion (all processors):   1 mins 50 secs 

Mapping completed.
See MAP report file "unoxt_top_map.mrp" for details.
