ARM GAS  /tmp/cceOFezV.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"mgr_i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.i2c_state_error,"ax",%progbits
  18              		.align	1
  19              		.global	i2c_state_error
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	i2c_state_error:
  25              	.LFB77:
  26              		.file 1 "Core/Src/mgr_i2c.c"
   1:Core/Src/mgr_i2c.c **** /* Includes ------------------------------------------------------------------*/
   2:Core/Src/mgr_i2c.c **** #include "mgr_i2c.h"
   3:Core/Src/mgr_i2c.c **** 
   4:Core/Src/mgr_i2c.c **** /* buffer data storage and buffer handlers */
   5:Core/Src/mgr_i2c.c **** static buffer_t msg_buf;
   6:Core/Src/mgr_i2c.c **** static i2c_msg_t msg_buf_data[I2C_MSG_BUF_LEN];
   7:Core/Src/mgr_i2c.c **** 
   8:Core/Src/mgr_i2c.c **** /* storage for working message */
   9:Core/Src/mgr_i2c.c **** static i2c_msg_t msg_cur;
  10:Core/Src/mgr_i2c.c **** static uint8_t bytes_to_send;
  11:Core/Src/mgr_i2c.c **** static uint8_t bytes_to_recv;
  12:Core/Src/mgr_i2c.c **** 
  13:Core/Src/mgr_i2c.c **** /* state transitions */
  14:Core/Src/mgr_i2c.c **** static I2C_EVENT last_evt;
  15:Core/Src/mgr_i2c.c **** bool state_executed;
  16:Core/Src/mgr_i2c.c **** bool last_evt_processed;
  17:Core/Src/mgr_i2c.c **** static void (*cur_state)(void);
  18:Core/Src/mgr_i2c.c **** static trans_t trans_tab[] = {
  19:Core/Src/mgr_i2c.c ****     {i2c_state_idle, I2C_NEW_DATA, i2c_state_start_bit},
  20:Core/Src/mgr_i2c.c ****     {i2c_state_start_bit, I2C_SB_SENT, i2c_state_tx_data},
  21:Core/Src/mgr_i2c.c ****     {i2c_state_tx_data, I2C_BYTE_SENT, i2c_state_tx_data},
  22:Core/Src/mgr_i2c.c ****     {i2c_state_tx_data, I2C_LAST_BYTE_SENT_R, i2c_state_start_bit},
  23:Core/Src/mgr_i2c.c ****     {i2c_state_start_bit, I2C_RPT_SB_SENT, i2c_state_rx_data},
  24:Core/Src/mgr_i2c.c ****     {i2c_state_tx_data, I2C_LAST_BYTE_SENT_W, i2c_state_stop_bit},
  25:Core/Src/mgr_i2c.c ****     {i2c_state_rx_data, I2C_BYTE_RECV, i2c_state_rx_data},
  26:Core/Src/mgr_i2c.c ****     {i2c_state_rx_data, I2C_LAST_BYTE_RECV, i2c_state_stop_bit},
  27:Core/Src/mgr_i2c.c ****     {i2c_state_stop_bit, I2C_PB_SENT, i2c_state_idle}};
  28:Core/Src/mgr_i2c.c **** 
  29:Core/Src/mgr_i2c.c **** /* /*/
  30:Core/Src/mgr_i2c.c **** I2C_EVENT i2c_decode_i2c1_event(I2C1_EVT i2c1_evt)
  31:Core/Src/mgr_i2c.c **** {
  32:Core/Src/mgr_i2c.c ****   I2C_EVENT evt = I2C_ERROR;
ARM GAS  /tmp/cceOFezV.s 			page 2


  33:Core/Src/mgr_i2c.c **** 
  34:Core/Src/mgr_i2c.c ****   switch (i2c1_evt)
  35:Core/Src/mgr_i2c.c ****   {
  36:Core/Src/mgr_i2c.c ****   case I2C1_EVT_SB:
  37:Core/Src/mgr_i2c.c ****     if (bytes_to_send > 0)
  38:Core/Src/mgr_i2c.c ****     {
  39:Core/Src/mgr_i2c.c ****       evt = I2C_SB_SENT;
  40:Core/Src/mgr_i2c.c ****     }
  41:Core/Src/mgr_i2c.c ****     else
  42:Core/Src/mgr_i2c.c ****     {
  43:Core/Src/mgr_i2c.c ****       evt = I2C_RPT_SB_SENT;
  44:Core/Src/mgr_i2c.c ****     }
  45:Core/Src/mgr_i2c.c ****     break;
  46:Core/Src/mgr_i2c.c ****   case I2C1_EVT_ADDR:
  47:Core/Src/mgr_i2c.c ****     evt = I2C_BYTE_SENT;
  48:Core/Src/mgr_i2c.c ****     break;
  49:Core/Src/mgr_i2c.c ****   case I2C1_EVT_ADD10:
  50:Core/Src/mgr_i2c.c ****     evt = I2C_BYTE_SENT;
  51:Core/Src/mgr_i2c.c ****     break;
  52:Core/Src/mgr_i2c.c ****   /* ignore BTF. No worth in this machine */
  53:Core/Src/mgr_i2c.c ****   case I2C1_EVT_BTF:
  54:Core/Src/mgr_i2c.c ****     break;
  55:Core/Src/mgr_i2c.c ****   case I2C1_EVT_TxE:
  56:Core/Src/mgr_i2c.c ****     /* if we've sent all the bytes */
  57:Core/Src/mgr_i2c.c ****     if (bytes_to_send)
  58:Core/Src/mgr_i2c.c ****     {
  59:Core/Src/mgr_i2c.c ****       /* if its a write operation */
  60:Core/Src/mgr_i2c.c ****       if (bytes_to_recv)
  61:Core/Src/mgr_i2c.c ****       {
  62:Core/Src/mgr_i2c.c ****         evt = I2C_LAST_BYTE_SENT_W;
  63:Core/Src/mgr_i2c.c ****       }
  64:Core/Src/mgr_i2c.c ****       /* else a read operation */
  65:Core/Src/mgr_i2c.c ****       else
  66:Core/Src/mgr_i2c.c ****       {
  67:Core/Src/mgr_i2c.c ****         evt = I2C_LAST_BYTE_SENT_R;
  68:Core/Src/mgr_i2c.c ****       }
  69:Core/Src/mgr_i2c.c ****     }
  70:Core/Src/mgr_i2c.c ****     /* else we need to send more bytes */
  71:Core/Src/mgr_i2c.c ****     else
  72:Core/Src/mgr_i2c.c ****     {
  73:Core/Src/mgr_i2c.c ****       evt = I2C_BYTE_SENT;
  74:Core/Src/mgr_i2c.c ****     }
  75:Core/Src/mgr_i2c.c ****     break;
  76:Core/Src/mgr_i2c.c ****   case I2C1_EVT_RxNE:
  77:Core/Src/mgr_i2c.c ****     /* if we've recv'd all the bytes */
  78:Core/Src/mgr_i2c.c ****     if (bytes_to_recv)
  79:Core/Src/mgr_i2c.c ****     {
  80:Core/Src/mgr_i2c.c ****       evt = I2C_LAST_BYTE_RECV;
  81:Core/Src/mgr_i2c.c ****     }
  82:Core/Src/mgr_i2c.c ****     /* else we need to send more bytes */
  83:Core/Src/mgr_i2c.c ****     else
  84:Core/Src/mgr_i2c.c ****     {
  85:Core/Src/mgr_i2c.c ****       evt = I2C_BYTE_RECV;
  86:Core/Src/mgr_i2c.c ****     }
  87:Core/Src/mgr_i2c.c ****     break;
  88:Core/Src/mgr_i2c.c ****   default:
  89:Core/Src/mgr_i2c.c ****     evt = I2C_ERROR;
ARM GAS  /tmp/cceOFezV.s 			page 3


  90:Core/Src/mgr_i2c.c ****     break;
  91:Core/Src/mgr_i2c.c ****   }
  92:Core/Src/mgr_i2c.c **** 
  93:Core/Src/mgr_i2c.c ****   return evt;
  94:Core/Src/mgr_i2c.c **** }
  95:Core/Src/mgr_i2c.c **** 
  96:Core/Src/mgr_i2c.c **** /* A device driver is queuing a message */
  97:Core/Src/mgr_i2c.c **** int i2c_queue_msg(i2c_msg_t *msg)
  98:Core/Src/mgr_i2c.c **** {
  99:Core/Src/mgr_i2c.c ****   /* checks */
 100:Core/Src/mgr_i2c.c ****   ASSERT((NULL != msg->buf_send_ptr) && (NULL != msg->buf_recv_ptr) && (MSG_SEND_MIN <= msg->n_send
 101:Core/Src/mgr_i2c.c **** 
 102:Core/Src/mgr_i2c.c ****   /* write message to the buffer */
 103:Core/Src/mgr_i2c.c ****   ASSERT(buf_write(&msg_buf, msg, sizeof(i2c_msg_t)));
 104:Core/Src/mgr_i2c.c **** 
 105:Core/Src/mgr_i2c.c ****   /* poll in case we can start this instantly */
 106:Core/Src/mgr_i2c.c ****   i2c_poll_fsm();
 107:Core/Src/mgr_i2c.c **** 
 108:Core/Src/mgr_i2c.c ****   return EXIT_SUCCESS;
 109:Core/Src/mgr_i2c.c **** }
 110:Core/Src/mgr_i2c.c **** 
 111:Core/Src/mgr_i2c.c **** int i2c_init(void)
 112:Core/Src/mgr_i2c.c **** {
 113:Core/Src/mgr_i2c.c ****   // init_trans(&t1, (int)I2C_NEW_DATA, i2c_disable, i2c_disable);
 114:Core/Src/mgr_i2c.c ****   cur_state = i2c_state_idle;
 115:Core/Src/mgr_i2c.c **** 
 116:Core/Src/mgr_i2c.c ****   /* Initialise i2c driver */
 117:Core/Src/mgr_i2c.c ****   ASSERT(i2c1_init());
 118:Core/Src/mgr_i2c.c **** 
 119:Core/Src/mgr_i2c.c ****   /* Register our callbacks with the driver */
 120:Core/Src/mgr_i2c.c ****   i2c1_set_evt_callback(i2c_event_callback);
 121:Core/Src/mgr_i2c.c ****   i2c1_set_err_callback(i2c_error_callback);
 122:Core/Src/mgr_i2c.c **** 
 123:Core/Src/mgr_i2c.c ****   /* Initialise buffer */
 124:Core/Src/mgr_i2c.c ****   ASSERT(buf_init(&msg_buf, msg_buf_data, sizeof(msg_buf_data)));
 125:Core/Src/mgr_i2c.c **** 
 126:Core/Src/mgr_i2c.c ****   /* Trigger reset before first usage */
 127:Core/Src/mgr_i2c.c ****   i2c_reset();
 128:Core/Src/mgr_i2c.c ****   i2c_enable();
 129:Core/Src/mgr_i2c.c **** 
 130:Core/Src/mgr_i2c.c ****   return EXIT_SUCCESS;
 131:Core/Src/mgr_i2c.c **** }
 132:Core/Src/mgr_i2c.c **** 
 133:Core/Src/mgr_i2c.c **** void i2c_reset(void)
 134:Core/Src/mgr_i2c.c **** {
 135:Core/Src/mgr_i2c.c ****   /* reset hardware perihperal */
 136:Core/Src/mgr_i2c.c ****   i2c1_reset_periph();
 137:Core/Src/mgr_i2c.c **** 
 138:Core/Src/mgr_i2c.c ****   /* reset buffers */
 139:Core/Src/mgr_i2c.c ****   buf_reset(&msg_buf);
 140:Core/Src/mgr_i2c.c **** 
 141:Core/Src/mgr_i2c.c ****   /*reset flags*/
 142:Core/Src/mgr_i2c.c ****   state_executed = false;
 143:Core/Src/mgr_i2c.c **** }
 144:Core/Src/mgr_i2c.c **** 
 145:Core/Src/mgr_i2c.c **** void i2c_enable(void)
 146:Core/Src/mgr_i2c.c **** {
ARM GAS  /tmp/cceOFezV.s 			page 4


 147:Core/Src/mgr_i2c.c ****   /* Enable hardware perihperal */
 148:Core/Src/mgr_i2c.c ****   i2c1_enable_periph();
 149:Core/Src/mgr_i2c.c **** }
 150:Core/Src/mgr_i2c.c **** 
 151:Core/Src/mgr_i2c.c **** void i2c_disable(void)
 152:Core/Src/mgr_i2c.c **** {
 153:Core/Src/mgr_i2c.c ****   /* Disable hardware perihperal */
 154:Core/Src/mgr_i2c.c ****   i2c1_disable_periph();
 155:Core/Src/mgr_i2c.c **** }
 156:Core/Src/mgr_i2c.c **** 
 157:Core/Src/mgr_i2c.c **** /* Come back around to execute pending tasks */
 158:Core/Src/mgr_i2c.c **** void i2c_poll_fsm(void)
 159:Core/Src/mgr_i2c.c **** {
 160:Core/Src/mgr_i2c.c ****   cur_state();
 161:Core/Src/mgr_i2c.c **** }
 162:Core/Src/mgr_i2c.c **** 
 163:Core/Src/mgr_i2c.c **** void i2c_state_idle(void)
 164:Core/Src/mgr_i2c.c **** {
 165:Core/Src/mgr_i2c.c ****   /* Do something if buffer not empty */
 166:Core/Src/mgr_i2c.c ****   if (!buf_is_empty(&msg_buf))
 167:Core/Src/mgr_i2c.c ****   {
 168:Core/Src/mgr_i2c.c ****     /* init for new data */
 169:Core/Src/mgr_i2c.c ****     buf_read(&msg_buf, &msg_cur, sizeof(i2c_msg_t));
 170:Core/Src/mgr_i2c.c ****     bytes_to_send = msg_cur.n_send;
 171:Core/Src/mgr_i2c.c ****     bytes_to_recv = msg_cur.n_recv;
 172:Core/Src/mgr_i2c.c **** 
 173:Core/Src/mgr_i2c.c ****     /* Configure state machine */
 174:Core/Src/mgr_i2c.c ****     last_evt = I2C_NEW_DATA;
 175:Core/Src/mgr_i2c.c ****     i2c_trig_state_trans();
 176:Core/Src/mgr_i2c.c ****   }
 177:Core/Src/mgr_i2c.c **** }
 178:Core/Src/mgr_i2c.c **** 
 179:Core/Src/mgr_i2c.c **** void i2c_state_start_bit(void)
 180:Core/Src/mgr_i2c.c **** {
 181:Core/Src/mgr_i2c.c ****   if (!state_executed)
 182:Core/Src/mgr_i2c.c ****   {
 183:Core/Src/mgr_i2c.c ****     /* trigger start bit sending */
 184:Core/Src/mgr_i2c.c ****     i2c1_start();
 185:Core/Src/mgr_i2c.c ****     state_executed = true;
 186:Core/Src/mgr_i2c.c ****   }
 187:Core/Src/mgr_i2c.c **** }
 188:Core/Src/mgr_i2c.c **** 
 189:Core/Src/mgr_i2c.c **** void i2c_state_tx_data(void)
 190:Core/Src/mgr_i2c.c **** {
 191:Core/Src/mgr_i2c.c ****   if (!state_executed)
 192:Core/Src/mgr_i2c.c ****   {
 193:Core/Src/mgr_i2c.c ****     /* Write new data to send */
 194:Core/Src/mgr_i2c.c ****     if (EXIT_SUCCESS == i2c1_send(&(msg_cur.buf_send_ptr[bytes_to_send])))
 195:Core/Src/mgr_i2c.c ****     {
 196:Core/Src/mgr_i2c.c ****       bytes_to_send--;
 197:Core/Src/mgr_i2c.c ****     }
 198:Core/Src/mgr_i2c.c ****     else
 199:Core/Src/mgr_i2c.c ****     {
 200:Core/Src/mgr_i2c.c ****       last_evt = I2C_ERROR;
 201:Core/Src/mgr_i2c.c ****       i2c_trig_state_trans();
 202:Core/Src/mgr_i2c.c ****     }
 203:Core/Src/mgr_i2c.c ****     state_executed = true;
ARM GAS  /tmp/cceOFezV.s 			page 5


 204:Core/Src/mgr_i2c.c ****   }
 205:Core/Src/mgr_i2c.c **** }
 206:Core/Src/mgr_i2c.c **** 
 207:Core/Src/mgr_i2c.c **** void i2c_state_rx_data(void)
 208:Core/Src/mgr_i2c.c **** {
 209:Core/Src/mgr_i2c.c ****   if (!state_executed)
 210:Core/Src/mgr_i2c.c ****   {
 211:Core/Src/mgr_i2c.c ****     if (EXIT_SUCCESS == i2c1_recv(&(msg_cur.buf_recv_ptr)[msg_cur.n_recv - bytes_to_recv]))
 212:Core/Src/mgr_i2c.c ****     {
 213:Core/Src/mgr_i2c.c ****       bytes_to_recv--;
 214:Core/Src/mgr_i2c.c ****       if (bytes_to_recv)
 215:Core/Src/mgr_i2c.c ****       {
 216:Core/Src/mgr_i2c.c ****         i2c1_nack_bit();
 217:Core/Src/mgr_i2c.c ****       }
 218:Core/Src/mgr_i2c.c ****       else
 219:Core/Src/mgr_i2c.c ****       {
 220:Core/Src/mgr_i2c.c ****         i2c1_ack_bit();
 221:Core/Src/mgr_i2c.c ****       }
 222:Core/Src/mgr_i2c.c ****     }
 223:Core/Src/mgr_i2c.c ****     else
 224:Core/Src/mgr_i2c.c ****     {
 225:Core/Src/mgr_i2c.c ****       last_evt = I2C_ERROR;
 226:Core/Src/mgr_i2c.c ****       i2c_trig_state_trans();
 227:Core/Src/mgr_i2c.c ****     }
 228:Core/Src/mgr_i2c.c ****     state_executed = true;
 229:Core/Src/mgr_i2c.c ****   }
 230:Core/Src/mgr_i2c.c **** }
 231:Core/Src/mgr_i2c.c **** 
 232:Core/Src/mgr_i2c.c **** void i2c_state_stop_bit(void)
 233:Core/Src/mgr_i2c.c **** {
 234:Core/Src/mgr_i2c.c ****   i2c1_stop();
 235:Core/Src/mgr_i2c.c **** }
 236:Core/Src/mgr_i2c.c **** 
 237:Core/Src/mgr_i2c.c **** void i2c_state_error(void)
 238:Core/Src/mgr_i2c.c **** {
  27              		.loc 1 238 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
 239:Core/Src/mgr_i2c.c ****   while (1)
  34              		.loc 1 239 3 discriminator 1 view .LVU1
 240:Core/Src/mgr_i2c.c ****     ;
  35              		.loc 1 240 5 discriminator 1 view .LVU2
 239:Core/Src/mgr_i2c.c ****   while (1)
  36              		.loc 1 239 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE77:
  41              		.section	.text.i2c_error_callback,"ax",%progbits
  42              		.align	1
  43              		.global	i2c_error_callback
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
ARM GAS  /tmp/cceOFezV.s 			page 6


  48              	i2c_error_callback:
  49              	.LFB80:
 241:Core/Src/mgr_i2c.c **** }
 242:Core/Src/mgr_i2c.c **** 
 243:Core/Src/mgr_i2c.c **** void i2c_trig_state_trans(void)
 244:Core/Src/mgr_i2c.c **** {
 245:Core/Src/mgr_i2c.c ****   static uint8_t idx;
 246:Core/Src/mgr_i2c.c **** 
 247:Core/Src/mgr_i2c.c ****   /* reset state entry condition */
 248:Core/Src/mgr_i2c.c ****   state_executed = false;
 249:Core/Src/mgr_i2c.c **** 
 250:Core/Src/mgr_i2c.c ****   /* Find state transition action */
 251:Core/Src/mgr_i2c.c ****   for (idx = 0; idx < sizeof(trans_tab); idx++)
 252:Core/Src/mgr_i2c.c ****   {
 253:Core/Src/mgr_i2c.c ****     if ((cur_state == trans_tab[idx].func_ptr_cur) && (trans_tab[idx].evt == last_evt))
 254:Core/Src/mgr_i2c.c ****     {
 255:Core/Src/mgr_i2c.c ****       cur_state = trans_tab[idx].func_ptr_new;
 256:Core/Src/mgr_i2c.c ****     }
 257:Core/Src/mgr_i2c.c ****   }
 258:Core/Src/mgr_i2c.c **** 
 259:Core/Src/mgr_i2c.c ****   /* If not found, must be an error */
 260:Core/Src/mgr_i2c.c ****   if ((sizeof(trans_tab) <= idx) || (I2C_ERROR == last_evt))
 261:Core/Src/mgr_i2c.c ****   {
 262:Core/Src/mgr_i2c.c ****     cur_state = i2c_state_error;
 263:Core/Src/mgr_i2c.c ****   }
 264:Core/Src/mgr_i2c.c **** 
 265:Core/Src/mgr_i2c.c ****   /* Call new state function */
 266:Core/Src/mgr_i2c.c ****   // cur_state();
 267:Core/Src/mgr_i2c.c **** }
 268:Core/Src/mgr_i2c.c **** 
 269:Core/Src/mgr_i2c.c **** void i2c_event_callback()
 270:Core/Src/mgr_i2c.c **** {
 271:Core/Src/mgr_i2c.c ****   /* Figure out what happened */
 272:Core/Src/mgr_i2c.c ****   last_evt = i2c_decode_i2c1_event(i2c1_get_last_event());
 273:Core/Src/mgr_i2c.c **** 
 274:Core/Src/mgr_i2c.c ****   /* Transition to new state based on event */
 275:Core/Src/mgr_i2c.c ****   i2c_trig_state_trans();
 276:Core/Src/mgr_i2c.c **** 
 277:Core/Src/mgr_i2c.c ****   /* Run state actions */
 278:Core/Src/mgr_i2c.c ****   cur_state();
 279:Core/Src/mgr_i2c.c **** 
 280:Core/Src/mgr_i2c.c ****   /* humour i2c peripheral */
 281:Core/Src/mgr_i2c.c ****   // i2c1_SR1_dummy_read();
 282:Core/Src/mgr_i2c.c ****   // i2c1_SR2_dummy_read();
 283:Core/Src/mgr_i2c.c **** }
 284:Core/Src/mgr_i2c.c **** 
 285:Core/Src/mgr_i2c.c **** void i2c_error_callback()
 286:Core/Src/mgr_i2c.c **** {
  50              		.loc 1 286 1 view -0
  51              		.cfi_startproc
  52              		@ Volatile: function does not return.
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55 0000 08B5     		push	{r3, lr}
  56              	.LCFI0:
  57              		.cfi_def_cfa_offset 8
  58              		.cfi_offset 3, -8
ARM GAS  /tmp/cceOFezV.s 			page 7


  59              		.cfi_offset 14, -4
 287:Core/Src/mgr_i2c.c ****   i2c_state_error();
  60              		.loc 1 287 3 view .LVU5
  61 0002 FFF7FEFF 		bl	i2c_state_error
  62              	.LVL0:
  63              		.cfi_endproc
  64              	.LFE80:
  66              		.section	.text.i2c_state_start_bit,"ax",%progbits
  67              		.align	1
  68              		.global	i2c_state_start_bit
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	i2c_state_start_bit:
  74              	.LFB73:
 180:Core/Src/mgr_i2c.c ****   if (!state_executed)
  75              		.loc 1 180 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79 0000 08B5     		push	{r3, lr}
  80              	.LCFI1:
  81              		.cfi_def_cfa_offset 8
  82              		.cfi_offset 3, -8
  83              		.cfi_offset 14, -4
 181:Core/Src/mgr_i2c.c ****   {
  84              		.loc 1 181 3 view .LVU7
 181:Core/Src/mgr_i2c.c ****   {
  85              		.loc 1 181 7 is_stmt 0 view .LVU8
  86 0002 054B     		ldr	r3, .L9
  87 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 181:Core/Src/mgr_i2c.c ****   {
  88              		.loc 1 181 6 view .LVU9
  89 0006 03B1     		cbz	r3, .L8
  90              	.L5:
 187:Core/Src/mgr_i2c.c **** 
  91              		.loc 1 187 1 view .LVU10
  92 0008 08BD     		pop	{r3, pc}
  93              	.L8:
 184:Core/Src/mgr_i2c.c ****     state_executed = true;
  94              		.loc 1 184 5 is_stmt 1 view .LVU11
  95 000a FFF7FEFF 		bl	i2c1_start
  96              	.LVL1:
 185:Core/Src/mgr_i2c.c ****   }
  97              		.loc 1 185 5 view .LVU12
 185:Core/Src/mgr_i2c.c ****   }
  98              		.loc 1 185 20 is_stmt 0 view .LVU13
  99 000e 024B     		ldr	r3, .L9
 100 0010 0122     		movs	r2, #1
 101 0012 1A70     		strb	r2, [r3]
 187:Core/Src/mgr_i2c.c **** 
 102              		.loc 1 187 1 view .LVU14
 103 0014 F8E7     		b	.L5
 104              	.L10:
 105 0016 00BF     		.align	2
 106              	.L9:
 107 0018 00000000 		.word	.LANCHOR0
ARM GAS  /tmp/cceOFezV.s 			page 8


 108              		.cfi_endproc
 109              	.LFE73:
 111              		.section	.text.i2c_state_stop_bit,"ax",%progbits
 112              		.align	1
 113              		.global	i2c_state_stop_bit
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 118              	i2c_state_stop_bit:
 119              	.LFB76:
 233:Core/Src/mgr_i2c.c ****   i2c1_stop();
 120              		.loc 1 233 1 is_stmt 1 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124 0000 08B5     		push	{r3, lr}
 125              	.LCFI2:
 126              		.cfi_def_cfa_offset 8
 127              		.cfi_offset 3, -8
 128              		.cfi_offset 14, -4
 234:Core/Src/mgr_i2c.c **** }
 129              		.loc 1 234 3 view .LVU16
 130 0002 FFF7FEFF 		bl	i2c1_stop
 131              	.LVL2:
 235:Core/Src/mgr_i2c.c **** 
 132              		.loc 1 235 1 is_stmt 0 view .LVU17
 133 0006 08BD     		pop	{r3, pc}
 134              		.cfi_endproc
 135              	.LFE76:
 137              		.section	.text.i2c_decode_i2c1_event,"ax",%progbits
 138              		.align	1
 139              		.global	i2c_decode_i2c1_event
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 144              	i2c_decode_i2c1_event:
 145              	.LVL3:
 146              	.LFB65:
  31:Core/Src/mgr_i2c.c ****   I2C_EVENT evt = I2C_ERROR;
 147              		.loc 1 31 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
  32:Core/Src/mgr_i2c.c **** 
 152              		.loc 1 32 3 view .LVU19
  34:Core/Src/mgr_i2c.c ****   {
 153              		.loc 1 34 3 view .LVU20
 154 0000 0828     		cmp	r0, #8
 155 0002 1DD0     		beq	.L19
 156 0004 0BD9     		bls	.L25
 157 0006 4028     		cmp	r0, #64
 158 0008 15D0     		beq	.L17
 159 000a 8028     		cmp	r0, #128
 160 000c 0DD1     		bne	.L26
  57:Core/Src/mgr_i2c.c ****     {
 161              		.loc 1 57 5 view .LVU21
ARM GAS  /tmp/cceOFezV.s 			page 9


  57:Core/Src/mgr_i2c.c ****     {
 162              		.loc 1 57 9 is_stmt 0 view .LVU22
 163 000e 124B     		ldr	r3, .L27
 164 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  57:Core/Src/mgr_i2c.c ****     {
 165              		.loc 1 57 8 view .LVU23
 166 0012 DBB1     		cbz	r3, .L22
  60:Core/Src/mgr_i2c.c ****       {
 167              		.loc 1 60 7 is_stmt 1 view .LVU24
  60:Core/Src/mgr_i2c.c ****       {
 168              		.loc 1 60 11 is_stmt 0 view .LVU25
 169 0014 114B     		ldr	r3, .L27+4
 170 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  60:Core/Src/mgr_i2c.c ****       {
 171              		.loc 1 60 10 view .LVU26
 172 0018 D3B1     		cbz	r3, .L23
  62:Core/Src/mgr_i2c.c ****       }
 173              		.loc 1 62 13 view .LVU27
 174 001a 0520     		movs	r0, #5
 175              	.LVL4:
  62:Core/Src/mgr_i2c.c ****       }
 176              		.loc 1 62 13 view .LVU28
 177 001c 7047     		bx	lr
 178              	.LVL5:
 179              	.L25:
  34:Core/Src/mgr_i2c.c ****   {
 180              		.loc 1 34 3 view .LVU29
 181 001e 0128     		cmp	r0, #1
 182 0020 05D0     		beq	.L16
 183 0022 0228     		cmp	r0, #2
 184 0024 0ED1     		bne	.L20
  47:Core/Src/mgr_i2c.c ****     break;
 185              		.loc 1 47 9 view .LVU30
 186 0026 0420     		movs	r0, #4
 187              	.LVL6:
  47:Core/Src/mgr_i2c.c ****     break;
 188              		.loc 1 47 9 view .LVU31
 189 0028 7047     		bx	lr
 190              	.LVL7:
 191              	.L26:
  34:Core/Src/mgr_i2c.c ****   {
 192              		.loc 1 34 3 view .LVU32
 193 002a 0920     		movs	r0, #9
 194              	.LVL8:
  34:Core/Src/mgr_i2c.c ****   {
 195              		.loc 1 34 3 view .LVU33
 196 002c 7047     		bx	lr
 197              	.LVL9:
 198              	.L16:
  37:Core/Src/mgr_i2c.c ****     {
 199              		.loc 1 37 5 is_stmt 1 view .LVU34
  37:Core/Src/mgr_i2c.c ****     {
 200              		.loc 1 37 23 is_stmt 0 view .LVU35
 201 002e 0A4B     		ldr	r3, .L27
 202 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  37:Core/Src/mgr_i2c.c ****     {
 203              		.loc 1 37 8 view .LVU36
ARM GAS  /tmp/cceOFezV.s 			page 10


 204 0032 4BB1     		cbz	r3, .L21
 205 0034 7047     		bx	lr
 206              	.L17:
  78:Core/Src/mgr_i2c.c ****     {
 207              		.loc 1 78 5 is_stmt 1 view .LVU37
  78:Core/Src/mgr_i2c.c ****     {
 208              		.loc 1 78 9 is_stmt 0 view .LVU38
 209 0036 094B     		ldr	r3, .L27+4
 210 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  78:Core/Src/mgr_i2c.c ****     {
 211              		.loc 1 78 8 view .LVU39
 212 003a 5BB1     		cbz	r3, .L24
  80:Core/Src/mgr_i2c.c ****     }
 213              		.loc 1 80 11 view .LVU40
 214 003c 0820     		movs	r0, #8
 215              	.LVL10:
  80:Core/Src/mgr_i2c.c ****     }
 216              		.loc 1 80 11 view .LVU41
 217 003e 7047     		bx	lr
 218              	.LVL11:
 219              	.L19:
  50:Core/Src/mgr_i2c.c ****     break;
 220              		.loc 1 50 9 view .LVU42
 221 0040 0420     		movs	r0, #4
 222              	.LVL12:
  50:Core/Src/mgr_i2c.c ****     break;
 223              		.loc 1 50 9 view .LVU43
 224 0042 7047     		bx	lr
 225              	.LVL13:
 226              	.L20:
  34:Core/Src/mgr_i2c.c ****   {
 227              		.loc 1 34 3 view .LVU44
 228 0044 0920     		movs	r0, #9
 229              	.LVL14:
  34:Core/Src/mgr_i2c.c ****   {
 230              		.loc 1 34 3 view .LVU45
 231 0046 7047     		bx	lr
 232              	.LVL15:
 233              	.L21:
  43:Core/Src/mgr_i2c.c ****     }
 234              		.loc 1 43 11 view .LVU46
 235 0048 0220     		movs	r0, #2
 236              	.LVL16:
  43:Core/Src/mgr_i2c.c ****     }
 237              		.loc 1 43 11 view .LVU47
 238 004a 7047     		bx	lr
 239              	.LVL17:
 240              	.L22:
  73:Core/Src/mgr_i2c.c ****     }
 241              		.loc 1 73 11 view .LVU48
 242 004c 0420     		movs	r0, #4
 243              	.LVL18:
  73:Core/Src/mgr_i2c.c ****     }
 244              		.loc 1 73 11 view .LVU49
 245 004e 7047     		bx	lr
 246              	.LVL19:
 247              	.L23:
ARM GAS  /tmp/cceOFezV.s 			page 11


  67:Core/Src/mgr_i2c.c ****       }
 248              		.loc 1 67 13 view .LVU50
 249 0050 0620     		movs	r0, #6
 250              	.LVL20:
  67:Core/Src/mgr_i2c.c ****       }
 251              		.loc 1 67 13 view .LVU51
 252 0052 7047     		bx	lr
 253              	.LVL21:
 254              	.L24:
  85:Core/Src/mgr_i2c.c ****     }
 255              		.loc 1 85 11 view .LVU52
 256 0054 0720     		movs	r0, #7
 257              	.LVL22:
  93:Core/Src/mgr_i2c.c **** }
 258              		.loc 1 93 3 is_stmt 1 view .LVU53
  94:Core/Src/mgr_i2c.c **** 
 259              		.loc 1 94 1 is_stmt 0 view .LVU54
 260 0056 7047     		bx	lr
 261              	.L28:
 262              		.align	2
 263              	.L27:
 264 0058 00000000 		.word	.LANCHOR1
 265 005c 00000000 		.word	.LANCHOR2
 266              		.cfi_endproc
 267              	.LFE65:
 269              		.section	.text.i2c_reset,"ax",%progbits
 270              		.align	1
 271              		.global	i2c_reset
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	i2c_reset:
 277              	.LFB68:
 134:Core/Src/mgr_i2c.c ****   /* reset hardware perihperal */
 278              		.loc 1 134 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282 0000 08B5     		push	{r3, lr}
 283              	.LCFI3:
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 3, -8
 286              		.cfi_offset 14, -4
 136:Core/Src/mgr_i2c.c **** 
 287              		.loc 1 136 3 view .LVU56
 288 0002 FFF7FEFF 		bl	i2c1_reset_periph
 289              	.LVL23:
 139:Core/Src/mgr_i2c.c **** 
 290              		.loc 1 139 3 view .LVU57
 291 0006 0348     		ldr	r0, .L31
 292 0008 FFF7FEFF 		bl	buf_reset
 293              	.LVL24:
 142:Core/Src/mgr_i2c.c **** }
 294              		.loc 1 142 3 view .LVU58
 142:Core/Src/mgr_i2c.c **** }
 295              		.loc 1 142 18 is_stmt 0 view .LVU59
 296 000c 024B     		ldr	r3, .L31+4
ARM GAS  /tmp/cceOFezV.s 			page 12


 297 000e 0022     		movs	r2, #0
 298 0010 1A70     		strb	r2, [r3]
 143:Core/Src/mgr_i2c.c **** 
 299              		.loc 1 143 1 view .LVU60
 300 0012 08BD     		pop	{r3, pc}
 301              	.L32:
 302              		.align	2
 303              	.L31:
 304 0014 00000000 		.word	.LANCHOR3
 305 0018 00000000 		.word	.LANCHOR0
 306              		.cfi_endproc
 307              	.LFE68:
 309              		.section	.text.i2c_enable,"ax",%progbits
 310              		.align	1
 311              		.global	i2c_enable
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 316              	i2c_enable:
 317              	.LFB69:
 146:Core/Src/mgr_i2c.c ****   /* Enable hardware perihperal */
 318              		.loc 1 146 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322 0000 08B5     		push	{r3, lr}
 323              	.LCFI4:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 3, -8
 326              		.cfi_offset 14, -4
 148:Core/Src/mgr_i2c.c **** }
 327              		.loc 1 148 3 view .LVU62
 328 0002 FFF7FEFF 		bl	i2c1_enable_periph
 329              	.LVL25:
 149:Core/Src/mgr_i2c.c **** 
 330              		.loc 1 149 1 is_stmt 0 view .LVU63
 331 0006 08BD     		pop	{r3, pc}
 332              		.cfi_endproc
 333              	.LFE69:
 335              		.section	.text.i2c_init,"ax",%progbits
 336              		.align	1
 337              		.global	i2c_init
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	i2c_init:
 343              	.LFB67:
 112:Core/Src/mgr_i2c.c ****   // init_trans(&t1, (int)I2C_NEW_DATA, i2c_disable, i2c_disable);
 344              		.loc 1 112 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348 0000 08B5     		push	{r3, lr}
 349              	.LCFI5:
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 3, -8
 352              		.cfi_offset 14, -4
ARM GAS  /tmp/cceOFezV.s 			page 13


 114:Core/Src/mgr_i2c.c **** 
 353              		.loc 1 114 3 view .LVU65
 114:Core/Src/mgr_i2c.c **** 
 354              		.loc 1 114 13 is_stmt 0 view .LVU66
 355 0002 0D4B     		ldr	r3, .L37
 356 0004 0D4A     		ldr	r2, .L37+4
 357 0006 1A60     		str	r2, [r3]
 117:Core/Src/mgr_i2c.c **** 
 358              		.loc 1 117 3 is_stmt 1 view .LVU67
 359 0008 FFF7FEFF 		bl	i2c1_init
 360              	.LVL26:
 361 000c FFF7FEFF 		bl	ASSERT
 362              	.LVL27:
 120:Core/Src/mgr_i2c.c ****   i2c1_set_err_callback(i2c_error_callback);
 363              		.loc 1 120 3 view .LVU68
 364 0010 0B48     		ldr	r0, .L37+8
 365 0012 FFF7FEFF 		bl	i2c1_set_evt_callback
 366              	.LVL28:
 121:Core/Src/mgr_i2c.c **** 
 367              		.loc 1 121 3 view .LVU69
 368 0016 0B48     		ldr	r0, .L37+12
 369 0018 FFF7FEFF 		bl	i2c1_set_err_callback
 370              	.LVL29:
 124:Core/Src/mgr_i2c.c **** 
 371              		.loc 1 124 3 view .LVU70
 372 001c F022     		movs	r2, #240
 373 001e 0A49     		ldr	r1, .L37+16
 374 0020 0A48     		ldr	r0, .L37+20
 375 0022 FFF7FEFF 		bl	buf_init
 376              	.LVL30:
 377 0026 FFF7FEFF 		bl	ASSERT
 378              	.LVL31:
 127:Core/Src/mgr_i2c.c ****   i2c_enable();
 379              		.loc 1 127 3 view .LVU71
 380 002a FFF7FEFF 		bl	i2c_reset
 381              	.LVL32:
 128:Core/Src/mgr_i2c.c **** 
 382              		.loc 1 128 3 view .LVU72
 383 002e FFF7FEFF 		bl	i2c_enable
 384              	.LVL33:
 130:Core/Src/mgr_i2c.c **** }
 385              		.loc 1 130 3 view .LVU73
 131:Core/Src/mgr_i2c.c **** 
 386              		.loc 1 131 1 is_stmt 0 view .LVU74
 387 0032 0020     		movs	r0, #0
 388 0034 08BD     		pop	{r3, pc}
 389              	.L38:
 390 0036 00BF     		.align	2
 391              	.L37:
 392 0038 00000000 		.word	.LANCHOR4
 393 003c 00000000 		.word	i2c_state_idle
 394 0040 00000000 		.word	i2c_event_callback
 395 0044 00000000 		.word	i2c_error_callback
 396 0048 00000000 		.word	.LANCHOR5
 397 004c 00000000 		.word	.LANCHOR3
 398              		.cfi_endproc
 399              	.LFE67:
ARM GAS  /tmp/cceOFezV.s 			page 14


 401              		.section	.text.i2c_disable,"ax",%progbits
 402              		.align	1
 403              		.global	i2c_disable
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	i2c_disable:
 409              	.LFB70:
 152:Core/Src/mgr_i2c.c ****   /* Disable hardware perihperal */
 410              		.loc 1 152 1 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414 0000 08B5     		push	{r3, lr}
 415              	.LCFI6:
 416              		.cfi_def_cfa_offset 8
 417              		.cfi_offset 3, -8
 418              		.cfi_offset 14, -4
 154:Core/Src/mgr_i2c.c **** }
 419              		.loc 1 154 3 view .LVU76
 420 0002 FFF7FEFF 		bl	i2c1_disable_periph
 421              	.LVL34:
 155:Core/Src/mgr_i2c.c **** 
 422              		.loc 1 155 1 is_stmt 0 view .LVU77
 423 0006 08BD     		pop	{r3, pc}
 424              		.cfi_endproc
 425              	.LFE70:
 427              		.section	.text.i2c_poll_fsm,"ax",%progbits
 428              		.align	1
 429              		.global	i2c_poll_fsm
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	i2c_poll_fsm:
 435              	.LFB71:
 159:Core/Src/mgr_i2c.c ****   cur_state();
 436              		.loc 1 159 1 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440 0000 08B5     		push	{r3, lr}
 441              	.LCFI7:
 442              		.cfi_def_cfa_offset 8
 443              		.cfi_offset 3, -8
 444              		.cfi_offset 14, -4
 160:Core/Src/mgr_i2c.c **** }
 445              		.loc 1 160 3 view .LVU79
 446 0002 024B     		ldr	r3, .L43
 447 0004 1B68     		ldr	r3, [r3]
 448 0006 9847     		blx	r3
 449              	.LVL35:
 161:Core/Src/mgr_i2c.c **** 
 450              		.loc 1 161 1 is_stmt 0 view .LVU80
 451 0008 08BD     		pop	{r3, pc}
 452              	.L44:
 453 000a 00BF     		.align	2
 454              	.L43:
ARM GAS  /tmp/cceOFezV.s 			page 15


 455 000c 00000000 		.word	.LANCHOR4
 456              		.cfi_endproc
 457              	.LFE71:
 459              		.section	.text.i2c_queue_msg,"ax",%progbits
 460              		.align	1
 461              		.global	i2c_queue_msg
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	i2c_queue_msg:
 467              	.LVL36:
 468              	.LFB66:
  98:Core/Src/mgr_i2c.c ****   /* checks */
 469              		.loc 1 98 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
  98:Core/Src/mgr_i2c.c ****   /* checks */
 473              		.loc 1 98 1 is_stmt 0 view .LVU82
 474 0000 10B5     		push	{r4, lr}
 475              	.LCFI8:
 476              		.cfi_def_cfa_offset 8
 477              		.cfi_offset 4, -8
 478              		.cfi_offset 14, -4
 479 0002 0446     		mov	r4, r0
 100:Core/Src/mgr_i2c.c **** 
 480              		.loc 1 100 3 is_stmt 1 view .LVU83
 100:Core/Src/mgr_i2c.c **** 
 481              		.loc 1 100 22 is_stmt 0 view .LVU84
 482 0004 0368     		ldr	r3, [r0]
 100:Core/Src/mgr_i2c.c **** 
 483              		.loc 1 100 3 view .LVU85
 484 0006 43B1     		cbz	r3, .L47
 100:Core/Src/mgr_i2c.c **** 
 485              		.loc 1 100 53 discriminator 1 view .LVU86
 486 0008 8368     		ldr	r3, [r0, #8]
 100:Core/Src/mgr_i2c.c **** 
 487              		.loc 1 100 38 discriminator 1 view .LVU87
 488 000a A3B1     		cbz	r3, .L48
 100:Core/Src/mgr_i2c.c **** 
 489              		.loc 1 100 92 discriminator 3 view .LVU88
 490 000c 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 100:Core/Src/mgr_i2c.c **** 
 491              		.loc 1 100 69 discriminator 3 view .LVU89
 492 000e 012B     		cmp	r3, #1
 493 0010 13D9     		bls	.L49
 100:Core/Src/mgr_i2c.c **** 
 494              		.loc 1 100 125 discriminator 5 view .LVU90
 495 0012 037B     		ldrb	r3, [r0, #12]	@ zero_extendqisi2
 100:Core/Src/mgr_i2c.c **** 
 496              		.loc 1 100 3 discriminator 5 view .LVU91
 497 0014 9BB9     		cbnz	r3, .L50
 100:Core/Src/mgr_i2c.c **** 
 498              		.loc 1 100 3 view .LVU92
 499 0016 0020     		movs	r0, #0
 500              	.LVL37:
 100:Core/Src/mgr_i2c.c **** 
ARM GAS  /tmp/cceOFezV.s 			page 16


 501              		.loc 1 100 3 view .LVU93
 502 0018 00E0     		b	.L46
 503              	.LVL38:
 504              	.L47:
 100:Core/Src/mgr_i2c.c **** 
 505              		.loc 1 100 3 view .LVU94
 506 001a 0020     		movs	r0, #0
 507              	.LVL39:
 508              	.L46:
 100:Core/Src/mgr_i2c.c **** 
 509              		.loc 1 100 3 discriminator 10 view .LVU95
 510 001c FFF7FEFF 		bl	ASSERT
 511              	.LVL40:
 103:Core/Src/mgr_i2c.c **** 
 512              		.loc 1 103 3 is_stmt 1 discriminator 10 view .LVU96
 513 0020 1022     		movs	r2, #16
 514 0022 2146     		mov	r1, r4
 515 0024 0748     		ldr	r0, .L52
 516 0026 FFF7FEFF 		bl	buf_write
 517              	.LVL41:
 518 002a FFF7FEFF 		bl	ASSERT
 519              	.LVL42:
 106:Core/Src/mgr_i2c.c **** 
 520              		.loc 1 106 3 discriminator 10 view .LVU97
 521 002e FFF7FEFF 		bl	i2c_poll_fsm
 522              	.LVL43:
 108:Core/Src/mgr_i2c.c **** }
 523              		.loc 1 108 3 discriminator 10 view .LVU98
 109:Core/Src/mgr_i2c.c **** 
 524              		.loc 1 109 1 is_stmt 0 discriminator 10 view .LVU99
 525 0032 0020     		movs	r0, #0
 526 0034 10BD     		pop	{r4, pc}
 527              	.LVL44:
 528              	.L48:
 100:Core/Src/mgr_i2c.c **** 
 529              		.loc 1 100 3 view .LVU100
 530 0036 0020     		movs	r0, #0
 531              	.LVL45:
 100:Core/Src/mgr_i2c.c **** 
 532              		.loc 1 100 3 view .LVU101
 533 0038 F0E7     		b	.L46
 534              	.LVL46:
 535              	.L49:
 100:Core/Src/mgr_i2c.c **** 
 536              		.loc 1 100 3 view .LVU102
 537 003a 0020     		movs	r0, #0
 538              	.LVL47:
 100:Core/Src/mgr_i2c.c **** 
 539              		.loc 1 100 3 view .LVU103
 540 003c EEE7     		b	.L46
 541              	.LVL48:
 542              	.L50:
 100:Core/Src/mgr_i2c.c **** 
 543              		.loc 1 100 3 view .LVU104
 544 003e 0120     		movs	r0, #1
 545              	.LVL49:
 100:Core/Src/mgr_i2c.c **** 
ARM GAS  /tmp/cceOFezV.s 			page 17


 546              		.loc 1 100 3 view .LVU105
 547 0040 ECE7     		b	.L46
 548              	.L53:
 549 0042 00BF     		.align	2
 550              	.L52:
 551 0044 00000000 		.word	.LANCHOR3
 552              		.cfi_endproc
 553              	.LFE66:
 555              		.section	.text.i2c_trig_state_trans,"ax",%progbits
 556              		.align	1
 557              		.global	i2c_trig_state_trans
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	i2c_trig_state_trans:
 563              	.LFB78:
 244:Core/Src/mgr_i2c.c ****   static uint8_t idx;
 564              		.loc 1 244 1 is_stmt 1 view -0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 245:Core/Src/mgr_i2c.c **** 
 569              		.loc 1 245 3 view .LVU107
 248:Core/Src/mgr_i2c.c **** 
 570              		.loc 1 248 3 view .LVU108
 248:Core/Src/mgr_i2c.c **** 
 571              		.loc 1 248 18 is_stmt 0 view .LVU109
 572 0000 0023     		movs	r3, #0
 573 0002 164A     		ldr	r2, .L59
 574 0004 1370     		strb	r3, [r2]
 251:Core/Src/mgr_i2c.c ****   {
 575              		.loc 1 251 3 is_stmt 1 view .LVU110
 251:Core/Src/mgr_i2c.c ****   {
 576              		.loc 1 251 12 is_stmt 0 view .LVU111
 577 0006 164A     		ldr	r2, .L59+4
 578 0008 1370     		strb	r3, [r2]
 251:Core/Src/mgr_i2c.c ****   {
 579              		.loc 1 251 3 view .LVU112
 580 000a 02E0     		b	.L55
 581              	.L56:
 251:Core/Src/mgr_i2c.c ****   {
 582              		.loc 1 251 42 is_stmt 1 discriminator 2 view .LVU113
 251:Core/Src/mgr_i2c.c ****   {
 583              		.loc 1 251 45 is_stmt 0 discriminator 2 view .LVU114
 584 000c 0133     		adds	r3, r3, #1
 585 000e 144A     		ldr	r2, .L59+4
 586 0010 1370     		strb	r3, [r2]
 587              	.L55:
 251:Core/Src/mgr_i2c.c ****   {
 588              		.loc 1 251 17 is_stmt 1 discriminator 1 view .LVU115
 251:Core/Src/mgr_i2c.c ****   {
 589              		.loc 1 251 21 is_stmt 0 discriminator 1 view .LVU116
 590 0012 134B     		ldr	r3, .L59+4
 591 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 251:Core/Src/mgr_i2c.c ****   {
 592              		.loc 1 251 3 discriminator 1 view .LVU117
ARM GAS  /tmp/cceOFezV.s 			page 18


 593 0016 6B2B     		cmp	r3, #107
 594 0018 1BD8     		bhi	.L58
 253:Core/Src/mgr_i2c.c ****     {
 595              		.loc 1 253 5 is_stmt 1 view .LVU118
 253:Core/Src/mgr_i2c.c ****     {
 596              		.loc 1 253 37 is_stmt 0 view .LVU119
 597 001a 03EB4301 		add	r1, r3, r3, lsl #1
 598 001e 8A00     		lsls	r2, r1, #2
 599 0020 1049     		ldr	r1, .L59+8
 600 0022 8958     		ldr	r1, [r1, r2]
 253:Core/Src/mgr_i2c.c ****     {
 601              		.loc 1 253 20 view .LVU120
 602 0024 104A     		ldr	r2, .L59+12
 603 0026 1268     		ldr	r2, [r2]
 253:Core/Src/mgr_i2c.c ****     {
 604              		.loc 1 253 8 view .LVU121
 605 0028 9142     		cmp	r1, r2
 606 002a EFD1     		bne	.L56
 253:Core/Src/mgr_i2c.c ****     {
 607              		.loc 1 253 70 discriminator 1 view .LVU122
 608 002c 03EB4302 		add	r2, r3, r3, lsl #1
 609 0030 9100     		lsls	r1, r2, #2
 610 0032 0C4A     		ldr	r2, .L59+8
 611 0034 0A44     		add	r2, r2, r1
 612 0036 5168     		ldr	r1, [r2, #4]
 253:Core/Src/mgr_i2c.c ****     {
 613              		.loc 1 253 75 discriminator 1 view .LVU123
 614 0038 0C4A     		ldr	r2, .L59+16
 615 003a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 253:Core/Src/mgr_i2c.c ****     {
 616              		.loc 1 253 52 discriminator 1 view .LVU124
 617 003c 9142     		cmp	r1, r2
 618 003e E5D1     		bne	.L56
 255:Core/Src/mgr_i2c.c ****     }
 619              		.loc 1 255 7 is_stmt 1 view .LVU125
 255:Core/Src/mgr_i2c.c ****     }
 620              		.loc 1 255 33 is_stmt 0 view .LVU126
 621 0040 03EB4302 		add	r2, r3, r3, lsl #1
 622 0044 9100     		lsls	r1, r2, #2
 623 0046 074A     		ldr	r2, .L59+8
 624 0048 0A44     		add	r2, r2, r1
 625 004a 9168     		ldr	r1, [r2, #8]
 255:Core/Src/mgr_i2c.c ****     }
 626              		.loc 1 255 17 view .LVU127
 627 004c 064A     		ldr	r2, .L59+12
 628 004e 1160     		str	r1, [r2]
 629 0050 DCE7     		b	.L56
 630              	.L58:
 260:Core/Src/mgr_i2c.c ****   {
 631              		.loc 1 260 3 is_stmt 1 view .LVU128
 262:Core/Src/mgr_i2c.c ****   }
 632              		.loc 1 262 5 view .LVU129
 262:Core/Src/mgr_i2c.c ****   }
 633              		.loc 1 262 15 is_stmt 0 view .LVU130
 634 0052 054B     		ldr	r3, .L59+12
 635 0054 064A     		ldr	r2, .L59+20
 636 0056 1A60     		str	r2, [r3]
ARM GAS  /tmp/cceOFezV.s 			page 19


 267:Core/Src/mgr_i2c.c **** 
 637              		.loc 1 267 1 view .LVU131
 638 0058 7047     		bx	lr
 639              	.L60:
 640 005a 00BF     		.align	2
 641              	.L59:
 642 005c 00000000 		.word	.LANCHOR0
 643 0060 00000000 		.word	.LANCHOR6
 644 0064 00000000 		.word	.LANCHOR7
 645 0068 00000000 		.word	.LANCHOR4
 646 006c 00000000 		.word	.LANCHOR8
 647 0070 00000000 		.word	i2c_state_error
 648              		.cfi_endproc
 649              	.LFE78:
 651              		.section	.text.i2c_state_idle,"ax",%progbits
 652              		.align	1
 653              		.global	i2c_state_idle
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 658              	i2c_state_idle:
 659              	.LFB72:
 164:Core/Src/mgr_i2c.c ****   /* Do something if buffer not empty */
 660              		.loc 1 164 1 is_stmt 1 view -0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 0
 663              		@ frame_needed = 0, uses_anonymous_args = 0
 664 0000 10B5     		push	{r4, lr}
 665              	.LCFI9:
 666              		.cfi_def_cfa_offset 8
 667              		.cfi_offset 4, -8
 668              		.cfi_offset 14, -4
 166:Core/Src/mgr_i2c.c ****   {
 669              		.loc 1 166 3 view .LVU133
 166:Core/Src/mgr_i2c.c ****   {
 670              		.loc 1 166 8 is_stmt 0 view .LVU134
 671 0002 0B48     		ldr	r0, .L65
 672 0004 FFF7FEFF 		bl	buf_is_empty
 673              	.LVL50:
 166:Core/Src/mgr_i2c.c ****   {
 674              		.loc 1 166 6 view .LVU135
 675 0008 00B1     		cbz	r0, .L64
 676              	.L61:
 177:Core/Src/mgr_i2c.c **** 
 677              		.loc 1 177 1 view .LVU136
 678 000a 10BD     		pop	{r4, pc}
 679              	.L64:
 169:Core/Src/mgr_i2c.c ****     bytes_to_send = msg_cur.n_send;
 680              		.loc 1 169 5 is_stmt 1 view .LVU137
 681 000c 094C     		ldr	r4, .L65+4
 682 000e 1022     		movs	r2, #16
 683 0010 2146     		mov	r1, r4
 684 0012 0748     		ldr	r0, .L65
 685 0014 FFF7FEFF 		bl	buf_read
 686              	.LVL51:
 170:Core/Src/mgr_i2c.c ****     bytes_to_recv = msg_cur.n_recv;
 687              		.loc 1 170 5 view .LVU138
ARM GAS  /tmp/cceOFezV.s 			page 20


 170:Core/Src/mgr_i2c.c ****     bytes_to_recv = msg_cur.n_recv;
 688              		.loc 1 170 28 is_stmt 0 view .LVU139
 689 0018 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 170:Core/Src/mgr_i2c.c ****     bytes_to_recv = msg_cur.n_recv;
 690              		.loc 1 170 19 view .LVU140
 691 001a 074B     		ldr	r3, .L65+8
 692 001c 1A70     		strb	r2, [r3]
 171:Core/Src/mgr_i2c.c **** 
 693              		.loc 1 171 5 is_stmt 1 view .LVU141
 171:Core/Src/mgr_i2c.c **** 
 694              		.loc 1 171 28 is_stmt 0 view .LVU142
 695 001e 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
 171:Core/Src/mgr_i2c.c **** 
 696              		.loc 1 171 19 view .LVU143
 697 0020 064B     		ldr	r3, .L65+12
 698 0022 1A70     		strb	r2, [r3]
 174:Core/Src/mgr_i2c.c ****     i2c_trig_state_trans();
 699              		.loc 1 174 5 is_stmt 1 view .LVU144
 174:Core/Src/mgr_i2c.c ****     i2c_trig_state_trans();
 700              		.loc 1 174 14 is_stmt 0 view .LVU145
 701 0024 064B     		ldr	r3, .L65+16
 702 0026 0022     		movs	r2, #0
 703 0028 1A70     		strb	r2, [r3]
 175:Core/Src/mgr_i2c.c ****   }
 704              		.loc 1 175 5 is_stmt 1 view .LVU146
 705 002a FFF7FEFF 		bl	i2c_trig_state_trans
 706              	.LVL52:
 177:Core/Src/mgr_i2c.c **** 
 707              		.loc 1 177 1 is_stmt 0 view .LVU147
 708 002e ECE7     		b	.L61
 709              	.L66:
 710              		.align	2
 711              	.L65:
 712 0030 00000000 		.word	.LANCHOR3
 713 0034 00000000 		.word	.LANCHOR9
 714 0038 00000000 		.word	.LANCHOR1
 715 003c 00000000 		.word	.LANCHOR2
 716 0040 00000000 		.word	.LANCHOR8
 717              		.cfi_endproc
 718              	.LFE72:
 720              		.section	.text.i2c_state_tx_data,"ax",%progbits
 721              		.align	1
 722              		.global	i2c_state_tx_data
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 727              	i2c_state_tx_data:
 728              	.LFB74:
 190:Core/Src/mgr_i2c.c ****   if (!state_executed)
 729              		.loc 1 190 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733 0000 08B5     		push	{r3, lr}
 734              	.LCFI10:
 735              		.cfi_def_cfa_offset 8
 736              		.cfi_offset 3, -8
ARM GAS  /tmp/cceOFezV.s 			page 21


 737              		.cfi_offset 14, -4
 191:Core/Src/mgr_i2c.c ****   {
 738              		.loc 1 191 3 view .LVU149
 191:Core/Src/mgr_i2c.c ****   {
 739              		.loc 1 191 7 is_stmt 0 view .LVU150
 740 0002 0D4B     		ldr	r3, .L73
 741 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 191:Core/Src/mgr_i2c.c ****   {
 742              		.loc 1 191 6 view .LVU151
 743 0006 03B1     		cbz	r3, .L72
 744              	.L67:
 205:Core/Src/mgr_i2c.c **** 
 745              		.loc 1 205 1 view .LVU152
 746 0008 08BD     		pop	{r3, pc}
 747              	.L72:
 194:Core/Src/mgr_i2c.c ****     {
 748              		.loc 1 194 5 is_stmt 1 view .LVU153
 194:Core/Src/mgr_i2c.c ****     {
 749              		.loc 1 194 44 is_stmt 0 view .LVU154
 750 000a 0C4B     		ldr	r3, .L73+4
 751 000c 1868     		ldr	r0, [r3]
 194:Core/Src/mgr_i2c.c ****     {
 752              		.loc 1 194 25 view .LVU155
 753 000e 0C4B     		ldr	r3, .L73+8
 754 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 755 0012 1844     		add	r0, r0, r3
 756 0014 FFF7FEFF 		bl	i2c1_send
 757              	.LVL53:
 194:Core/Src/mgr_i2c.c ****     {
 758              		.loc 1 194 8 view .LVU156
 759 0018 38B9     		cbnz	r0, .L69
 196:Core/Src/mgr_i2c.c ****     }
 760              		.loc 1 196 7 is_stmt 1 view .LVU157
 196:Core/Src/mgr_i2c.c ****     }
 761              		.loc 1 196 20 is_stmt 0 view .LVU158
 762 001a 094A     		ldr	r2, .L73+8
 763 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 764 001e 013B     		subs	r3, r3, #1
 765 0020 1370     		strb	r3, [r2]
 766              	.L70:
 203:Core/Src/mgr_i2c.c ****   }
 767              		.loc 1 203 5 is_stmt 1 view .LVU159
 203:Core/Src/mgr_i2c.c ****   }
 768              		.loc 1 203 20 is_stmt 0 view .LVU160
 769 0022 054B     		ldr	r3, .L73
 770 0024 0122     		movs	r2, #1
 771 0026 1A70     		strb	r2, [r3]
 205:Core/Src/mgr_i2c.c **** 
 772              		.loc 1 205 1 view .LVU161
 773 0028 EEE7     		b	.L67
 774              	.L69:
 200:Core/Src/mgr_i2c.c ****       i2c_trig_state_trans();
 775              		.loc 1 200 7 is_stmt 1 view .LVU162
 200:Core/Src/mgr_i2c.c ****       i2c_trig_state_trans();
 776              		.loc 1 200 16 is_stmt 0 view .LVU163
 777 002a 064B     		ldr	r3, .L73+12
 778 002c 0922     		movs	r2, #9
ARM GAS  /tmp/cceOFezV.s 			page 22


 779 002e 1A70     		strb	r2, [r3]
 201:Core/Src/mgr_i2c.c ****     }
 780              		.loc 1 201 7 is_stmt 1 view .LVU164
 781 0030 FFF7FEFF 		bl	i2c_trig_state_trans
 782              	.LVL54:
 783 0034 F5E7     		b	.L70
 784              	.L74:
 785 0036 00BF     		.align	2
 786              	.L73:
 787 0038 00000000 		.word	.LANCHOR0
 788 003c 00000000 		.word	.LANCHOR9
 789 0040 00000000 		.word	.LANCHOR1
 790 0044 00000000 		.word	.LANCHOR8
 791              		.cfi_endproc
 792              	.LFE74:
 794              		.section	.text.i2c_state_rx_data,"ax",%progbits
 795              		.align	1
 796              		.global	i2c_state_rx_data
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 801              	i2c_state_rx_data:
 802              	.LFB75:
 208:Core/Src/mgr_i2c.c ****   if (!state_executed)
 803              		.loc 1 208 1 view -0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807 0000 08B5     		push	{r3, lr}
 808              	.LCFI11:
 809              		.cfi_def_cfa_offset 8
 810              		.cfi_offset 3, -8
 811              		.cfi_offset 14, -4
 209:Core/Src/mgr_i2c.c ****   {
 812              		.loc 1 209 3 view .LVU166
 209:Core/Src/mgr_i2c.c ****   {
 813              		.loc 1 209 7 is_stmt 0 view .LVU167
 814 0002 114B     		ldr	r3, .L82
 815 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 209:Core/Src/mgr_i2c.c ****   {
 816              		.loc 1 209 6 view .LVU168
 817 0006 03B1     		cbz	r3, .L81
 818              	.L75:
 230:Core/Src/mgr_i2c.c **** 
 819              		.loc 1 230 1 view .LVU169
 820 0008 08BD     		pop	{r3, pc}
 821              	.L81:
 211:Core/Src/mgr_i2c.c ****     {
 822              		.loc 1 211 5 is_stmt 1 view .LVU170
 211:Core/Src/mgr_i2c.c ****     {
 823              		.loc 1 211 44 is_stmt 0 view .LVU171
 824 000a 104B     		ldr	r3, .L82+4
 825 000c 9868     		ldr	r0, [r3, #8]
 211:Core/Src/mgr_i2c.c ****     {
 826              		.loc 1 211 66 view .LVU172
 827 000e 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 211:Core/Src/mgr_i2c.c ****     {
ARM GAS  /tmp/cceOFezV.s 			page 23


 828              		.loc 1 211 74 view .LVU173
 829 0010 0F4A     		ldr	r2, .L82+8
 830 0012 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 831 0014 9B1A     		subs	r3, r3, r2
 211:Core/Src/mgr_i2c.c ****     {
 832              		.loc 1 211 25 view .LVU174
 833 0016 1844     		add	r0, r0, r3
 834 0018 FFF7FEFF 		bl	i2c1_recv
 835              	.LVL55:
 211:Core/Src/mgr_i2c.c ****     {
 836              		.loc 1 211 8 view .LVU175
 837 001c 70B9     		cbnz	r0, .L77
 213:Core/Src/mgr_i2c.c ****       if (bytes_to_recv)
 838              		.loc 1 213 7 is_stmt 1 view .LVU176
 213:Core/Src/mgr_i2c.c ****       if (bytes_to_recv)
 839              		.loc 1 213 20 is_stmt 0 view .LVU177
 840 001e 0C4A     		ldr	r2, .L82+8
 841 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 842 0022 013B     		subs	r3, r3, #1
 843 0024 DBB2     		uxtb	r3, r3
 844 0026 1370     		strb	r3, [r2]
 214:Core/Src/mgr_i2c.c ****       {
 845              		.loc 1 214 7 is_stmt 1 view .LVU178
 214:Core/Src/mgr_i2c.c ****       {
 846              		.loc 1 214 10 is_stmt 0 view .LVU179
 847 0028 2BB1     		cbz	r3, .L78
 216:Core/Src/mgr_i2c.c ****       }
 848              		.loc 1 216 9 is_stmt 1 view .LVU180
 849 002a FFF7FEFF 		bl	i2c1_nack_bit
 850              	.LVL56:
 851              	.L79:
 228:Core/Src/mgr_i2c.c ****   }
 852              		.loc 1 228 5 view .LVU181
 228:Core/Src/mgr_i2c.c ****   }
 853              		.loc 1 228 20 is_stmt 0 view .LVU182
 854 002e 064B     		ldr	r3, .L82
 855 0030 0122     		movs	r2, #1
 856 0032 1A70     		strb	r2, [r3]
 230:Core/Src/mgr_i2c.c **** 
 857              		.loc 1 230 1 view .LVU183
 858 0034 E8E7     		b	.L75
 859              	.L78:
 220:Core/Src/mgr_i2c.c ****       }
 860              		.loc 1 220 9 is_stmt 1 view .LVU184
 861 0036 FFF7FEFF 		bl	i2c1_ack_bit
 862              	.LVL57:
 863 003a F8E7     		b	.L79
 864              	.L77:
 225:Core/Src/mgr_i2c.c ****       i2c_trig_state_trans();
 865              		.loc 1 225 7 view .LVU185
 225:Core/Src/mgr_i2c.c ****       i2c_trig_state_trans();
 866              		.loc 1 225 16 is_stmt 0 view .LVU186
 867 003c 054B     		ldr	r3, .L82+12
 868 003e 0922     		movs	r2, #9
 869 0040 1A70     		strb	r2, [r3]
 226:Core/Src/mgr_i2c.c ****     }
 870              		.loc 1 226 7 is_stmt 1 view .LVU187
ARM GAS  /tmp/cceOFezV.s 			page 24


 871 0042 FFF7FEFF 		bl	i2c_trig_state_trans
 872              	.LVL58:
 873 0046 F2E7     		b	.L79
 874              	.L83:
 875              		.align	2
 876              	.L82:
 877 0048 00000000 		.word	.LANCHOR0
 878 004c 00000000 		.word	.LANCHOR9
 879 0050 00000000 		.word	.LANCHOR2
 880 0054 00000000 		.word	.LANCHOR8
 881              		.cfi_endproc
 882              	.LFE75:
 884              		.section	.text.i2c_event_callback,"ax",%progbits
 885              		.align	1
 886              		.global	i2c_event_callback
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 891              	i2c_event_callback:
 892              	.LFB79:
 270:Core/Src/mgr_i2c.c ****   /* Figure out what happened */
 893              		.loc 1 270 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897 0000 08B5     		push	{r3, lr}
 898              	.LCFI12:
 899              		.cfi_def_cfa_offset 8
 900              		.cfi_offset 3, -8
 901              		.cfi_offset 14, -4
 272:Core/Src/mgr_i2c.c **** 
 902              		.loc 1 272 3 view .LVU189
 272:Core/Src/mgr_i2c.c **** 
 903              		.loc 1 272 14 is_stmt 0 view .LVU190
 904 0002 FFF7FEFF 		bl	i2c1_get_last_event
 905              	.LVL59:
 906 0006 FFF7FEFF 		bl	i2c_decode_i2c1_event
 907              	.LVL60:
 272:Core/Src/mgr_i2c.c **** 
 908              		.loc 1 272 12 view .LVU191
 909 000a 044B     		ldr	r3, .L86
 910 000c 1870     		strb	r0, [r3]
 275:Core/Src/mgr_i2c.c **** 
 911              		.loc 1 275 3 is_stmt 1 view .LVU192
 912 000e FFF7FEFF 		bl	i2c_trig_state_trans
 913              	.LVL61:
 278:Core/Src/mgr_i2c.c **** 
 914              		.loc 1 278 3 view .LVU193
 915 0012 034B     		ldr	r3, .L86+4
 916 0014 1B68     		ldr	r3, [r3]
 917 0016 9847     		blx	r3
 918              	.LVL62:
 283:Core/Src/mgr_i2c.c **** 
 919              		.loc 1 283 1 is_stmt 0 view .LVU194
 920 0018 08BD     		pop	{r3, pc}
 921              	.L87:
 922 001a 00BF     		.align	2
ARM GAS  /tmp/cceOFezV.s 			page 25


 923              	.L86:
 924 001c 00000000 		.word	.LANCHOR8
 925 0020 00000000 		.word	.LANCHOR4
 926              		.cfi_endproc
 927              	.LFE79:
 929              		.global	last_evt_processed
 930              		.global	state_executed
 931              		.section	.bss.bytes_to_recv,"aw",%nobits
 932              		.set	.LANCHOR2,. + 0
 935              	bytes_to_recv:
 936 0000 00       		.space	1
 937              		.section	.bss.bytes_to_send,"aw",%nobits
 938              		.set	.LANCHOR1,. + 0
 941              	bytes_to_send:
 942 0000 00       		.space	1
 943              		.section	.bss.cur_state,"aw",%nobits
 944              		.align	2
 945              		.set	.LANCHOR4,. + 0
 948              	cur_state:
 949 0000 00000000 		.space	4
 950              		.section	.bss.idx.0,"aw",%nobits
 951              		.set	.LANCHOR6,. + 0
 954              	idx.0:
 955 0000 00       		.space	1
 956              		.section	.bss.last_evt,"aw",%nobits
 957              		.set	.LANCHOR8,. + 0
 960              	last_evt:
 961 0000 00       		.space	1
 962              		.section	.bss.last_evt_processed,"aw",%nobits
 965              	last_evt_processed:
 966 0000 00       		.space	1
 967              		.section	.bss.msg_buf,"aw",%nobits
 968              		.align	2
 969              		.set	.LANCHOR3,. + 0
 972              	msg_buf:
 973 0000 00000000 		.space	20
 973      00000000 
 973      00000000 
 973      00000000 
 973      00000000 
 974              		.section	.bss.msg_buf_data,"aw",%nobits
 975              		.align	2
 976              		.set	.LANCHOR5,. + 0
 979              	msg_buf_data:
 980 0000 00000000 		.space	240
 980      00000000 
 980      00000000 
 980      00000000 
 980      00000000 
 981              		.section	.bss.msg_cur,"aw",%nobits
 982              		.align	2
 983              		.set	.LANCHOR9,. + 0
 986              	msg_cur:
 987 0000 00000000 		.space	16
 987      00000000 
 987      00000000 
 987      00000000 
ARM GAS  /tmp/cceOFezV.s 			page 26


 988              		.section	.bss.state_executed,"aw",%nobits
 989              		.set	.LANCHOR0,. + 0
 992              	state_executed:
 993 0000 00       		.space	1
 994              		.section	.rodata.trans_tab,"a"
 995              		.align	2
 996              		.set	.LANCHOR7,. + 0
 999              	trans_tab:
 1000 0000 00000000 		.word	i2c_state_idle
 1001 0004 00000000 		.word	0
 1002 0008 00000000 		.word	i2c_state_start_bit
 1003 000c 00000000 		.word	i2c_state_start_bit
 1004 0010 01000000 		.word	1
 1005 0014 00000000 		.word	i2c_state_tx_data
 1006 0018 00000000 		.word	i2c_state_tx_data
 1007 001c 04000000 		.word	4
 1008 0020 00000000 		.word	i2c_state_tx_data
 1009 0024 00000000 		.word	i2c_state_tx_data
 1010 0028 06000000 		.word	6
 1011 002c 00000000 		.word	i2c_state_start_bit
 1012 0030 00000000 		.word	i2c_state_start_bit
 1013 0034 02000000 		.word	2
 1014 0038 00000000 		.word	i2c_state_rx_data
 1015 003c 00000000 		.word	i2c_state_tx_data
 1016 0040 05000000 		.word	5
 1017 0044 00000000 		.word	i2c_state_stop_bit
 1018 0048 00000000 		.word	i2c_state_rx_data
 1019 004c 07000000 		.word	7
 1020 0050 00000000 		.word	i2c_state_rx_data
 1021 0054 00000000 		.word	i2c_state_rx_data
 1022 0058 08000000 		.word	8
 1023 005c 00000000 		.word	i2c_state_stop_bit
 1024 0060 00000000 		.word	i2c_state_stop_bit
 1025 0064 03000000 		.word	3
 1026 0068 00000000 		.word	i2c_state_idle
 1027              		.text
 1028              	.Letext0:
 1029              		.file 2 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 1030              		.file 3 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 1031              		.file 4 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 1032              		.file 5 "Core/Inc/util_buffer.h"
 1033              		.file 6 "Core/Inc/util_fsm.h"
 1034              		.file 7 "Core/Inc/hw_i2c1.h"
 1035              		.file 8 "Core/Inc/mgr_i2c.h"
ARM GAS  /tmp/cceOFezV.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 mgr_i2c.c
     /tmp/cceOFezV.s:18     .text.i2c_state_error:0000000000000000 $t
     /tmp/cceOFezV.s:24     .text.i2c_state_error:0000000000000000 i2c_state_error
     /tmp/cceOFezV.s:42     .text.i2c_error_callback:0000000000000000 $t
     /tmp/cceOFezV.s:48     .text.i2c_error_callback:0000000000000000 i2c_error_callback
     /tmp/cceOFezV.s:67     .text.i2c_state_start_bit:0000000000000000 $t
     /tmp/cceOFezV.s:73     .text.i2c_state_start_bit:0000000000000000 i2c_state_start_bit
     /tmp/cceOFezV.s:107    .text.i2c_state_start_bit:0000000000000018 $d
     /tmp/cceOFezV.s:112    .text.i2c_state_stop_bit:0000000000000000 $t
     /tmp/cceOFezV.s:118    .text.i2c_state_stop_bit:0000000000000000 i2c_state_stop_bit
     /tmp/cceOFezV.s:138    .text.i2c_decode_i2c1_event:0000000000000000 $t
     /tmp/cceOFezV.s:144    .text.i2c_decode_i2c1_event:0000000000000000 i2c_decode_i2c1_event
     /tmp/cceOFezV.s:264    .text.i2c_decode_i2c1_event:0000000000000058 $d
     /tmp/cceOFezV.s:270    .text.i2c_reset:0000000000000000 $t
     /tmp/cceOFezV.s:276    .text.i2c_reset:0000000000000000 i2c_reset
     /tmp/cceOFezV.s:304    .text.i2c_reset:0000000000000014 $d
     /tmp/cceOFezV.s:310    .text.i2c_enable:0000000000000000 $t
     /tmp/cceOFezV.s:316    .text.i2c_enable:0000000000000000 i2c_enable
     /tmp/cceOFezV.s:336    .text.i2c_init:0000000000000000 $t
     /tmp/cceOFezV.s:342    .text.i2c_init:0000000000000000 i2c_init
     /tmp/cceOFezV.s:392    .text.i2c_init:0000000000000038 $d
     /tmp/cceOFezV.s:658    .text.i2c_state_idle:0000000000000000 i2c_state_idle
     /tmp/cceOFezV.s:891    .text.i2c_event_callback:0000000000000000 i2c_event_callback
     /tmp/cceOFezV.s:402    .text.i2c_disable:0000000000000000 $t
     /tmp/cceOFezV.s:408    .text.i2c_disable:0000000000000000 i2c_disable
     /tmp/cceOFezV.s:428    .text.i2c_poll_fsm:0000000000000000 $t
     /tmp/cceOFezV.s:434    .text.i2c_poll_fsm:0000000000000000 i2c_poll_fsm
     /tmp/cceOFezV.s:455    .text.i2c_poll_fsm:000000000000000c $d
     /tmp/cceOFezV.s:460    .text.i2c_queue_msg:0000000000000000 $t
     /tmp/cceOFezV.s:466    .text.i2c_queue_msg:0000000000000000 i2c_queue_msg
     /tmp/cceOFezV.s:551    .text.i2c_queue_msg:0000000000000044 $d
     /tmp/cceOFezV.s:556    .text.i2c_trig_state_trans:0000000000000000 $t
     /tmp/cceOFezV.s:562    .text.i2c_trig_state_trans:0000000000000000 i2c_trig_state_trans
     /tmp/cceOFezV.s:642    .text.i2c_trig_state_trans:000000000000005c $d
     /tmp/cceOFezV.s:652    .text.i2c_state_idle:0000000000000000 $t
     /tmp/cceOFezV.s:712    .text.i2c_state_idle:0000000000000030 $d
     /tmp/cceOFezV.s:721    .text.i2c_state_tx_data:0000000000000000 $t
     /tmp/cceOFezV.s:727    .text.i2c_state_tx_data:0000000000000000 i2c_state_tx_data
     /tmp/cceOFezV.s:787    .text.i2c_state_tx_data:0000000000000038 $d
     /tmp/cceOFezV.s:795    .text.i2c_state_rx_data:0000000000000000 $t
     /tmp/cceOFezV.s:801    .text.i2c_state_rx_data:0000000000000000 i2c_state_rx_data
     /tmp/cceOFezV.s:877    .text.i2c_state_rx_data:0000000000000048 $d
     /tmp/cceOFezV.s:885    .text.i2c_event_callback:0000000000000000 $t
     /tmp/cceOFezV.s:924    .text.i2c_event_callback:000000000000001c $d
     /tmp/cceOFezV.s:965    .bss.last_evt_processed:0000000000000000 last_evt_processed
     /tmp/cceOFezV.s:992    .bss.state_executed:0000000000000000 state_executed
     /tmp/cceOFezV.s:935    .bss.bytes_to_recv:0000000000000000 bytes_to_recv
     /tmp/cceOFezV.s:936    .bss.bytes_to_recv:0000000000000000 $d
     /tmp/cceOFezV.s:941    .bss.bytes_to_send:0000000000000000 bytes_to_send
     /tmp/cceOFezV.s:942    .bss.bytes_to_send:0000000000000000 $d
     /tmp/cceOFezV.s:944    .bss.cur_state:0000000000000000 $d
     /tmp/cceOFezV.s:948    .bss.cur_state:0000000000000000 cur_state
     /tmp/cceOFezV.s:954    .bss.idx.0:0000000000000000 idx.0
     /tmp/cceOFezV.s:955    .bss.idx.0:0000000000000000 $d
     /tmp/cceOFezV.s:960    .bss.last_evt:0000000000000000 last_evt
     /tmp/cceOFezV.s:961    .bss.last_evt:0000000000000000 $d
ARM GAS  /tmp/cceOFezV.s 			page 28


     /tmp/cceOFezV.s:966    .bss.last_evt_processed:0000000000000000 $d
     /tmp/cceOFezV.s:968    .bss.msg_buf:0000000000000000 $d
     /tmp/cceOFezV.s:972    .bss.msg_buf:0000000000000000 msg_buf
     /tmp/cceOFezV.s:975    .bss.msg_buf_data:0000000000000000 $d
     /tmp/cceOFezV.s:979    .bss.msg_buf_data:0000000000000000 msg_buf_data
     /tmp/cceOFezV.s:982    .bss.msg_cur:0000000000000000 $d
     /tmp/cceOFezV.s:986    .bss.msg_cur:0000000000000000 msg_cur
     /tmp/cceOFezV.s:993    .bss.state_executed:0000000000000000 $d
     /tmp/cceOFezV.s:995    .rodata.trans_tab:0000000000000000 $d
     /tmp/cceOFezV.s:999    .rodata.trans_tab:0000000000000000 trans_tab

UNDEFINED SYMBOLS
i2c1_start
i2c1_stop
i2c1_reset_periph
buf_reset
i2c1_enable_periph
i2c1_init
ASSERT
i2c1_set_evt_callback
i2c1_set_err_callback
buf_init
i2c1_disable_periph
buf_write
buf_is_empty
buf_read
i2c1_send
i2c1_recv
i2c1_nack_bit
i2c1_ack_bit
i2c1_get_last_event
