
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1382default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479

Loading clock regions from %s
13*device2f
RC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml2default:defaultZ21-13
ž
Loading clock buffers from %s
11*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml2default:defaultZ21-11
š
&Loading clock placement rules from %s
318*place2Z
FC:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml2default:defaultZ30-318
˜
)Loading package pin functions from %s...
17*device2V
BC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml2default:defaultZ21-17
š
Loading package from %s
16*device2i
UC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml2default:defaultZ21-16

Loading io standards from %s
15*device2W
CC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml2default:defaultZ21-15
™
+Loading device configuration modes from %s
14*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ƒ
$Parsing XDC File [%s] for cell '%s'
848*designutils2
|c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc2default:default2,
system_i/microblaze_0/U02default:defaultZ20-848
Œ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
|c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc2default:default2,
system_i/microblaze_0/U02default:defaultZ20-847
‘
$Parsing XDC File [%s] for cell '%s'
848*designutils2ˆ
tc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
š
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ˆ
tc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
‘
$Parsing XDC File [%s] for cell '%s'
848*designutils2ˆ
tc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
š
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ˆ
tc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc2default:default2B
.system_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
î
$Parsing XDC File [%s] for cell '%s'
848*designutils2‚
nc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc2default:default2%
system_i/mdm_1/U02default:defaultZ20-848
á
%Done setting XDC timing constraints.
35*timing2„
nc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc2default:default2
502default:default8@Z38-35
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:112default:default2
00:00:122default:default2
1016.2302default:default2
481.1172default:defaultZ17-268
÷
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‚
nc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc2default:default2%
system_i/mdm_1/U02default:defaultZ20-847
ü
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-848
Ü
Deriving generated clocks
2*timing2Œ
vc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc2default:default2
562default:default8@Z38-2
…
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-847
‚
$Parsing XDC File [%s] for cell '%s'
848*designutils2
|c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-848
‹
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
|c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc2default:default2+
system_i/clk_wiz_1/inst2default:defaultZ20-847
“
$Parsing XDC File [%s] for cell '%s'
848*designutils2
ˆc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-848
œ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
ˆc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-847
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
Žc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-848
¢
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
Žc:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc2default:default2/
system_i/rst_clk_wiz_1_100M2default:defaultZ20-847
ƒ
Parsing XDC File [%s]
179*designutils2M
9C:/fpga_ember/fpga_co/gw/par/projector_test_build_top.xdc2default:defaultZ20-179
Œ
Finished Parsing XDC File [%s]
178*designutils2M
9C:/fpga_ember/fpga_co/gw/par/projector_test_build_top.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
6Generating merged BMM file for the design top '%s'...
58*memdata2,
projector_test_build_top2default:defaultZ28-58
ƒ
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2š
…c:/fpga_ember/fpga_co/gw/ep/projector_test_build.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 2default:defaultZ28-144
Õ
!Unisim Transformation Summary:
%s111*project2˜
ƒ  A total of 102 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:202default:default2
00:00:202default:default2
1028.0272default:default2
846.0822default:defaultZ17-268


End Record