<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/stm32w108/dev/uart1.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_cdb6368082d6494a1cd692c1d8854fe4.html">stm32w108</a></li><li class="navelem"><a class="el" href="dir_6f7202c63455348cab7438bdbb2bf752.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">uart1.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2stm32w108_2dev_2uart1_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Copyright (c) 2010, STMicroelectronics.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    copyright notice, this list of conditions and the following</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    disclaimer in the documentation and/or other materials provided</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    with the distribution.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * 3. The name of the author may not be used to endorse or promote</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    products derived from this software without specific prior</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS&#39;&#39; AND ANY EXPRESS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;sys/energest.h&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;dev/uart1.h&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;dev/watchdog.h&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;lib/ringbuf.h&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="leds_8h.html">dev/leds.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">static</span> <a class="code" href="small-mprec_8c.html#a61569f2965b7a369eb10b6d75d410d11">int</a> (*uart1_input_handler) (<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__stm32w-cpu.html#ga9afcda958612ed843419dc5743c1b014">uart1_rx_interrupt</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__stm32w-cpu.html#gae9342c873df8f27124ed06c2be26bc03">uart1_tx_interrupt</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">static</span> <span class="keyword">volatile</span> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> transmitting;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#ifdef UART1_CONF_TX_WITH_INTERRUPT</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define TX_WITH_INTERRUPT UART1_CONF_TX_WITH_INTERRUPT</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* UART1_CONF_TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#gad1ec5dd3e81d0d059237bf57b6146b36">   69</a></span>&#160;<span class="preprocessor">#define TX_WITH_INTERRUPT     1</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART1_CONF_TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#if TX_WITH_INTERRUPT</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#ifdef UART1_CONF_TX_BUFSIZE</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define UART1_TX_BUFSIZE UART1_CONF_TX_BUFSIZE</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* UART1_CONF_TX_BUFSIZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#ga3021b19acee71d7ec565255f1681e3c9">   77</a></span>&#160;<span class="preprocessor">#define UART1_TX_BUFSIZE 64</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART1_CONF_TX_BUFSIZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">static</span> <span class="keyword">struct </span>ringbuf txbuf;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">static</span> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> txbuf_data[<a class="code" href="group__stm32w-cpu.html#ga3021b19acee71d7ec565255f1681e3c9">UART1_TX_BUFSIZE</a>];</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#ga29dfe8517f3208a7c5149e145e59fb7f">   84</a></span>&#160;<a class="code" href="cpu_2msp430_2f1xxx_2uart1_8c.html#a29dfe8517f3208a7c5149e145e59fb7f">uart1_set_input</a>(<span class="keywordtype">int</span> (*input) (<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>))</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="mc1322x_2contiki-uart_8c.html#a033cbea99732d84b955f121e1f495a5d">uart1_input_handler</a> = input;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#ga0dd96f9480ef39347dfca7ff4d387652">   90</a></span>&#160;<a class="code" href="cpu_2msp430_2f1xxx_2uart1_8c.html#a0dd96f9480ef39347dfca7ff4d387652">uart1_writeb</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="cpu_2arm_2aducrf101_2dev_2watchdog_8c.html#accad26fa5b82a39e7f552662fbb6ef6f">watchdog_periodic</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#if TX_WITH_INTERRUPT</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">   * Put the outgoing byte on the transmission buffer. If the buffer</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">   * is full, we just keep on trying to put the byte into the buffer</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">   * until it is possible to put it there.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">while</span>(ringbuf_put(&amp;txbuf, c) == 0);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">   * If there is no transmission going, we need to start it by putting</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">   * the first byte into the UART.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">if</span>(transmitting == 0) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    transmitting = 1;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#a5bd8e5b5946fe117229aaa88cd365552">SC1_DATA</a> = ringbuf_get(&amp;txbuf);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#a94ac6c072f6263f1097c860361b3d4cc">INT_SC1CFG</a> |= <a class="code" href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">/* Loop until the transmission buffer is available. */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">while</span>((<a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> &amp; <a class="code" href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a>) == 0);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">/* Transmit the data. */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a5bd8e5b5946fe117229aaa88cd365552">SC1_DATA</a> = <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#if ! NETSTACK_CONF_WITH_IPV4</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* If NETSTACK_CONF_WITH_IPV4 is defined, putchar() is defined by the SLIP driver */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ! NETSTACK_CONF_WITH_IPV4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * Initalize the RS232 port.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#ga63263e531162ee62179b3f0c9915b8a3">  131</a></span>&#160;<a class="code" href="cpu_2msp430_2f1xxx_2uart1_8c.html#a63263e531162ee62179b3f0c9915b8a3">uart1_init</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ubr)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> uartper;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> rest;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a0487badba08092297cc6d26f7164b98e">GPIO_PBCFGL</a> &amp;= 0xF00F;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a0487badba08092297cc6d26f7164b98e">GPIO_PBCFGL</a> |= 0x0490;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  uartper = (<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>) 24e6 / (2 * ubr);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  rest = (<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>) 24e6 % (2 * ubr);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a1de64e50fbb8bebb10d219ee8f6a8fdb">SC1_UARTFRAC</a> = 0;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">if</span>(rest &gt; (2 * ubr) / 4 &amp;&amp; rest &lt; (3 * 2 * ubr) / 4) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#a1de64e50fbb8bebb10d219ee8f6a8fdb">SC1_UARTFRAC</a> = 1;           <span class="comment">/* + 0.5 */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(rest &gt;= (3 * 2 * ubr) / 4) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    uartper++;                  <span class="comment">/* + 1 */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a3da95e23cfd99e60ff1558e886de035a">SC1_UARTPER</a> = uartper;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a789d4b602d44c095500e49f7f1a1391e">SC1_UARTCFG</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#a1072941a30fb5eb5891693b27c814eac">SC_UART8BIT</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a0b22f275526b3c463aab22cf3636fa68">SC1_MODE</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#a2dac64504885a5f059587a5b90f185fd">SC1_MODE_UART</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">/* </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">   * Receive buffer has data interrupt mode and Transmit buffer free interrupt</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">   * mode: Level triggered.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#ad45c1cbdacfe7d9f0f3f67bfffd91ffb">SC1_INTMODE</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#a007fb3d0350f2fd0a198dda1574e60dc">SC_RXVALLEVEL</a> | <a class="code" href="arm_2stm32l152_2regs_8h.html#a447079a4d88aeef786bc96f4bdb4bd9a">SC_TXFREELEVEL</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a94ac6c072f6263f1097c860361b3d4cc">INT_SC1CFG</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#af190b048e27910b66093cfadc4024f32">INT_SCRXVAL</a>;     <span class="comment">/* Receive buffer has data interrupt enable */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  transmitting = 0;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#if TX_WITH_INTERRUPT</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  ringbuf_init(&amp;txbuf, txbuf_data, <span class="keyword">sizeof</span>(txbuf_data));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> = 0xFFFF;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a525cbdc1052b27f9778cf3048ae3f1a8">INT_CFGSET</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#ac08c617bbfa2e19e5451e4221756677a">INT_SC1</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#gacc8b2812ccc60b2cd22c02235d6a7d7d">  170</a></span>&#160;<a class="code" href="group__stm32w-cpu.html#gacc8b2812ccc60b2cd22c02235d6a7d7d">halSc1Isr</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  ENERGEST_ON(ENERGEST_TYPE_IRQ);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> &amp; <a class="code" href="arm_2stm32l152_2regs_8h.html#af190b048e27910b66093cfadc4024f32">INT_SCRXVAL</a>) {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="group__stm32w-cpu.html#ga9afcda958612ed843419dc5743c1b014">uart1_rx_interrupt</a>();</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#af190b048e27910b66093cfadc4024f32">INT_SCRXVAL</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#if TX_WITH_INTERRUPT</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> &amp; <a class="code" href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a>) {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="group__stm32w-cpu.html#gae9342c873df8f27124ed06c2be26bc03">uart1_tx_interrupt</a>();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  ENERGEST_OFF(ENERGEST_TYPE_IRQ);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;}</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/*--------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#ga9afcda958612ed843419dc5743c1b014">  189</a></span>&#160;<a class="code" href="group__stm32w-cpu.html#ga9afcda958612ed843419dc5743c1b014">uart1_rx_interrupt</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  c = <a class="code" href="arm_2stm32l152_2regs_8h.html#a5bd8e5b5946fe117229aaa88cd365552">SC1_DATA</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="mc1322x_2contiki-uart_8c.html#a033cbea99732d84b955f121e1f495a5d">uart1_input_handler</a> != <a class="code" href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="mc1322x_2contiki-uart_8c.html#a033cbea99732d84b955f121e1f495a5d">uart1_input_handler</a>(c);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if TX_WITH_INTERRUPT</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__stm32w-cpu.html#gae9342c873df8f27124ed06c2be26bc03">  201</a></span>&#160;<a class="code" href="group__stm32w-cpu.html#gae9342c873df8f27124ed06c2be26bc03">uart1_tx_interrupt</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">if</span>(ringbuf_elements(&amp;txbuf) == 0) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    transmitting = 0;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#a94ac6c072f6263f1097c860361b3d4cc">INT_SC1CFG</a> &amp;= ~<a class="code" href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#a5bd8e5b5946fe117229aaa88cd365552">SC1_DATA</a> = ringbuf_get(&amp;txbuf);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="ttc" id="small-mprec_8c_html_a66b97d6dee15f33d7b6731ccf48092cf"><div class="ttname"><a href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a></div><div class="ttdeci">c</div><div class="ttdef"><b>Definition:</b> <a href="small-mprec_8c_source.html#l00369">small-mprec.c:369</a></div></div>
<div class="ttc" id="avrdef_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00043">avrdef.h:43</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_af190b048e27910b66093cfadc4024f32"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#af190b048e27910b66093cfadc4024f32">INT_SCRXVAL</a></div><div class="ttdeci">#define INT_SCRXVAL</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l04453">regs.h:4453</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a1de64e50fbb8bebb10d219ee8f6a8fdb"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a1de64e50fbb8bebb10d219ee8f6a8fdb">SC1_UARTFRAC</a></div><div class="ttdeci">#define SC1_UARTFRAC</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l06473">regs.h:6473</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a447079a4d88aeef786bc96f4bdb4bd9a"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a447079a4d88aeef786bc96f4bdb4bd9a">SC_TXFREELEVEL</a></div><div class="ttdeci">#define SC_TXFREELEVEL</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l04518">regs.h:4518</a></div></div>
<div class="ttc" id="apps_2telnet_2telnet_8c_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="apps_2telnet_2telnet_8c_source.html#l00039">telnet.c:39</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a789d4b602d44c095500e49f7f1a1391e"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a789d4b602d44c095500e49f7f1a1391e">SC1_UARTCFG</a></div><div class="ttdeci">#define SC1_UARTCFG</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l06403">regs.h:6403</a></div></div>
<div class="ttc" id="group__stm32w-cpu_html_ga9afcda958612ed843419dc5743c1b014"><div class="ttname"><a href="group__stm32w-cpu.html#ga9afcda958612ed843419dc5743c1b014">uart1_rx_interrupt</a></div><div class="ttdeci">void uart1_rx_interrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2stm32w108_2dev_2uart1_8c_source.html#l00189">uart1.c:189</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a1072941a30fb5eb5891693b27c814eac"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a1072941a30fb5eb5891693b27c814eac">SC_UART8BIT</a></div><div class="ttdeci">#define SC_UART8BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l06433">regs.h:6433</a></div></div>
<div class="ttc" id="cpu_2arm_2aducrf101_2dev_2watchdog_8c_html_accad26fa5b82a39e7f552662fbb6ef6f"><div class="ttname"><a href="cpu_2arm_2aducrf101_2dev_2watchdog_8c.html#accad26fa5b82a39e7f552662fbb6ef6f">watchdog_periodic</a></div><div class="ttdeci">void watchdog_periodic(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2arm_2aducrf101_2dev_2watchdog_8c_source.html#l00064">watchdog.c:64</a></div></div>
<div class="ttc" id="avrdef_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00041">avrdef.h:41</a></div></div>
<div class="ttc" id="cpu_2msp430_2f1xxx_2uart1_8c_html_a63263e531162ee62179b3f0c9915b8a3"><div class="ttname"><a href="cpu_2msp430_2f1xxx_2uart1_8c.html#a63263e531162ee62179b3f0c9915b8a3">uart1_init</a></div><div class="ttdeci">void uart1_init(unsigned long ubr)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2msp430_2f1xxx_2uart1_8c_source.html#l00143">uart1.c:143</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a94ac6c072f6263f1097c860361b3d4cc"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a94ac6c072f6263f1097c860361b3d4cc">INT_SC1CFG</a></div><div class="ttdeci">#define INT_SC1CFG</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l04308">regs.h:4308</a></div></div>
<div class="ttc" id="cpu_2msp430_2f1xxx_2uart1_8c_html_a0dd96f9480ef39347dfca7ff4d387652"><div class="ttname"><a href="cpu_2msp430_2f1xxx_2uart1_8c.html#a0dd96f9480ef39347dfca7ff4d387652">uart1_writeb</a></div><div class="ttdeci">void uart1_writeb(unsigned char c)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2msp430_2f1xxx_2uart1_8c_source.html#l00108">uart1.c:108</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ad45c1cbdacfe7d9f0f3f67bfffd91ffb"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ad45c1cbdacfe7d9f0f3f67bfffd91ffb">SC1_INTMODE</a></div><div class="ttdeci">#define SC1_INTMODE</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l04488">regs.h:4488</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ad9d9726da8200079944e4ab2b4f16ec0"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">INT_SC1FLAG</a></div><div class="ttdeci">#define INT_SC1FLAG</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l03898">regs.h:3898</a></div></div>
<div class="ttc" id="group__stm32w-cpu_html_gacc8b2812ccc60b2cd22c02235d6a7d7d"><div class="ttname"><a href="group__stm32w-cpu.html#gacc8b2812ccc60b2cd22c02235d6a7d7d">halSc1Isr</a></div><div class="ttdeci">void halSc1Isr(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2stm32w108_2dev_2uart1_8c_source.html#l00170">uart1.c:170</a></div></div>
<div class="ttc" id="cpu_2msp430_2f1xxx_2uart1_8c_html_a29dfe8517f3208a7c5149e145e59fb7f"><div class="ttname"><a href="cpu_2msp430_2f1xxx_2uart1_8c.html#a29dfe8517f3208a7c5149e145e59fb7f">uart1_set_input</a></div><div class="ttdeci">void uart1_set_input(int(*input)(unsigned char c))</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2msp430_2f1xxx_2uart1_8c_source.html#l00099">uart1.c:99</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a007fb3d0350f2fd0a198dda1574e60dc"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a007fb3d0350f2fd0a198dda1574e60dc">SC_RXVALLEVEL</a></div><div class="ttdeci">#define SC_RXVALLEVEL</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l04523">regs.h:4523</a></div></div>
<div class="ttc" id="mc1322x_2contiki-uart_8c_html_a033cbea99732d84b955f121e1f495a5d"><div class="ttname"><a href="mc1322x_2contiki-uart_8c.html#a033cbea99732d84b955f121e1f495a5d">uart1_input_handler</a></div><div class="ttdeci">int(* uart1_input_handler)(unsigned char c)=0</div><div class="ttdef"><b>Definition:</b> <a href="mc1322x_2contiki-uart_8c_source.html#l00036">contiki-uart.c:36</a></div></div>
<div class="ttc" id="group__stm32w-cpu_html_gae9342c873df8f27124ed06c2be26bc03"><div class="ttname"><a href="group__stm32w-cpu.html#gae9342c873df8f27124ed06c2be26bc03">uart1_tx_interrupt</a></div><div class="ttdeci">void uart1_tx_interrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2stm32w108_2dev_2uart1_8c_source.html#l00201">uart1.c:201</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a7d3942c217fcc799fa3fb733bc839279"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">INT_SCTXFREE</a></div><div class="ttdeci">#define INT_SCTXFREE</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l04448">regs.h:4448</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ac08c617bbfa2e19e5451e4221756677a"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ac08c617bbfa2e19e5451e4221756677a">INT_SC1</a></div><div class="ttdeci">#define INT_SC1</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09723">regs.h:9723</a></div></div>
<div class="ttc" id="avrdef_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00042">avrdef.h:42</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a0487badba08092297cc6d26f7164b98e"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a0487badba08092297cc6d26f7164b98e">GPIO_PBCFGL</a></div><div class="ttdeci">#define GPIO_PBCFGL</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l04839">regs.h:4839</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a3da95e23cfd99e60ff1558e886de035a"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a3da95e23cfd99e60ff1558e886de035a">SC1_UARTPER</a></div><div class="ttdeci">#define SC1_UARTPER</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l06463">regs.h:6463</a></div></div>
<div class="ttc" id="group__stm32w-cpu_html_ga3021b19acee71d7ec565255f1681e3c9"><div class="ttname"><a href="group__stm32w-cpu.html#ga3021b19acee71d7ec565255f1681e3c9">UART1_TX_BUFSIZE</a></div><div class="ttdeci">#define UART1_TX_BUFSIZE</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2stm32w108_2dev_2uart1_8c_source.html#l00077">uart1.c:77</a></div></div>
<div class="ttc" id="small-mprec_8c_html_a61569f2965b7a369eb10b6d75d410d11"><div class="ttname"><a href="small-mprec_8c.html#a61569f2965b7a369eb10b6d75d410d11">int</a></div><div class="ttdeci">int</div><div class="ttdef"><b>Definition:</b> <a href="small-mprec_8c_source.html#l00287">small-mprec.c:287</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a0b22f275526b3c463aab22cf3636fa68"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a0b22f275526b3c463aab22cf3636fa68">SC1_MODE</a></div><div class="ttdeci">#define SC1_MODE</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l06353">regs.h:6353</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a525cbdc1052b27f9778cf3048ae3f1a8"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a525cbdc1052b27f9778cf3048ae3f1a8">INT_CFGSET</a></div><div class="ttdeci">#define INT_CFGSET</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09303">regs.h:9303</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a2dac64504885a5f059587a5b90f185fd"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a2dac64504885a5f059587a5b90f185fd">SC1_MODE_UART</a></div><div class="ttdeci">#define SC1_MODE_UART</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l06364">regs.h:6364</a></div></div>
<div class="ttc" id="leds_8h_html"><div class="ttname"><a href="leds_8h.html">leds.h</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a5bd8e5b5946fe117229aaa88cd365552"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a5bd8e5b5946fe117229aaa88cd365552">SC1_DATA</a></div><div class="ttdeci">#define SC1_DATA</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l06218">regs.h:6218</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:51 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
