  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/AMD/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling FIR_HLS_TB.cpp_pre.cpp.tb.cpp
   Compiling apatb_FIR_HLS.cpp
   Compiling apatb_FIR_HLS_util.cpp
   Compiling FIR_HLS.cpp_pre.cpp.tb.cpp
   Compiling apatb_FIR_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Input and reference data lengths match.
Mismatch at sample  280: ref=-0.358093, dut=-0.304932
Mismatch at sample  281: ref=-0.481445, dut=-0.420898
Mismatch at sample  282: ref=-0.582062, dut=-0.569702
Mismatch at sample  283: ref=-0.672455, dut=-0.785156
Mismatch at sample  284: ref=-0.771301, dut=0.978027
Mismatch at sample  285: ref=-0.851379, dut=0.883667
Mismatch at sample  286: ref=-0.910278, dut=-0.931274
Mismatch at sample  287: ref=-0.951416, dut=-0.438354
Mismatch at sample  288: ref=-0.987885, dut=0.21582
Mismatch at sample  289: ref=0.999847, dut=0.791748
Mismatch at sample  290: ref=-0.999756, dut=-0.976807
Mismatch at sample  291: ref=-0.980927, dut=0.810913
Mismatch at sample  292: ref=-0.947968, dut=0.255737
Mismatch at sample  293: ref=-0.892883, dut=-0.379883
Mismatch at sample  294: ref=-0.838196, dut=-0.859253
Mismatch at sample  295: ref=-0.769135, dut=0.96582
Mismatch at sample  296: ref=-0.679352, dut=-0.930054
Mismatch at sample  297: ref=-0.573975, dut=-0.686768
Mismatch at sample  298: ref=-0.480408, dut=-0.46814
Mismatch at sample  299: ref=-0.378174, dut=-0.317749
Mismatch at sample  300: ref=-0.251801, dut=-0.19873
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 21
Status: FAIL [!!] (21 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\HLS-multirate-DSP\HLS_Multirate\Multirate_v1\Multirate_v1\hls\sim\verilog>set PATH= 

C:\HLS-multirate-DSP\HLS_Multirate\Multirate_v1\Multirate_v1\hls\sim\verilog>call C:/AMD/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_FIR_HLS_top glbl -Oenable_linking_all_libraries  -prj FIR_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s FIR_HLS  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMD/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_FIR_HLS_top glbl -Oenable_linking_all_libraries -prj FIR_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s FIR_HLS 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_FIR_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_DECIMATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_DECIMATOR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_FIR_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_FIR_filter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_FIR_filter_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_FIR_filter_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_INTERPOLATOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_INTERPOLATOR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_10s_42_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_10s_42_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_11s_43_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_11s_43_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_12s_43_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_12s_43_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_12s_44_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_12s_44_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_13s_44_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_13s_44_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_13s_45_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_13s_45_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_14ns_46_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_14ns_46_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_6s_38_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_6s_38_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_7s_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_7s_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_8s_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_8s_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_mul_32s_9s_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_mul_32s_9s_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_HLS_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.FIR_HLS_DECIMATOR
Compiling module xil_defaultlib.FIR_HLS_mul_32s_6s_38_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_7s_39_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_8s_40_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_9s_41_1_1(NUM_ST...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_10s_42_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_11s_43_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_12s_44_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_13s_45_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter
Compiling module xil_defaultlib.FIR_HLS_INTERPOLATOR
Compiling module xil_defaultlib.FIR_HLS_mul_32s_13s_44_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_mul_32s_14ns_46_1_1(NUM_...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter_1
Compiling module xil_defaultlib.FIR_HLS_mul_32s_12s_43_1_1(NUM_S...
Compiling module xil_defaultlib.FIR_HLS_FIR_filter_2
Compiling module xil_defaultlib.FIR_HLS_regslice_both(DataWidth=...
Compiling module xil_defaultlib.FIR_HLS_Block_entry_ZL16b_FIR_de...
Compiling module xil_defaultlib.FIR_HLS
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_FIR_HLS_top
Compiling module work.glbl
Built simulation snapshot FIR_HLS

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Nov 14 10:57:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/FIR_HLS/xsim_script.tcl
# xsim {FIR_HLS} -autoloadwcfg -tclbatch {FIR_HLS.tcl}
Time resolution is 1 ps
source FIR_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 460 [0.00%] @ "125000"
// RTL Simulation : 1 / 460 [90.62%] @ "445000"
// RTL Simulation : 2 / 460 [125.00%] @ "565000"
// RTL Simulation : 3 / 460 [156.25%] @ "685000"
// RTL Simulation : 4 / 460 [90.62%] @ "805000"
// RTL Simulation : 5 / 460 [156.25%] @ "1135000"
// RTL Simulation : 6 / 460 [156.25%] @ "1255000"
// RTL Simulation : 7 / 460 [156.25%] @ "1375000"
// RTL Simulation : 8 / 460 [90.62%] @ "1495000"
// RTL Simulation : 9 / 460 [156.25%] @ "1825000"
// RTL Simulation : 10 / 460 [156.25%] @ "1945000"
// RTL Simulation : 11 / 460 [156.25%] @ "2065000"
// RTL Simulation : 12 / 460 [90.62%] @ "2185000"
// RTL Simulation : 13 / 460 [156.25%] @ "2515000"
// RTL Simulation : 14 / 460 [156.25%] @ "2635000"
// RTL Simulation : 15 / 460 [156.25%] @ "2755000"
// RTL Simulation : 16 / 460 [90.62%] @ "2875000"
// RTL Simulation : 17 / 460 [156.25%] @ "3205000"
// RTL Simulation : 18 / 460 [156.25%] @ "3325000"
// RTL Simulation : 19 / 460 [156.25%] @ "3445000"
// RTL Simulation : 20 / 460 [90.62%] @ "3565000"
// RTL Simulation : 21 / 460 [156.25%] @ "3895000"
// RTL Simulation : 22 / 460 [156.25%] @ "4015000"
// RTL Simulation : 23 / 460 [156.25%] @ "4135000"
// RTL Simulation : 24 / 460 [90.62%] @ "4255000"
// RTL Simulation : 25 / 460 [156.25%] @ "4585000"
// RTL Simulation : 26 / 460 [156.25%] @ "4705000"
// RTL Simulation : 27 / 460 [156.25%] @ "4825000"
// RTL Simulation : 28 / 460 [90.62%] @ "4945000"
// RTL Simulation : 29 / 460 [156.25%] @ "5275000"
// RTL Simulation : 30 / 460 [156.25%] @ "5395000"
// RTL Simulation : 31 / 460 [156.25%] @ "5515000"
// RTL Simulation : 32 / 460 [90.62%] @ "5635000"
// RTL Simulation : 33 / 460 [156.25%] @ "5965000"
// RTL Simulation : 34 / 460 [156.25%] @ "6085000"
// RTL Simulation : 35 / 460 [156.25%] @ "6205000"
// RTL Simulation : 36 / 460 [90.62%] @ "6325000"
// RTL Simulation : 37 / 460 [156.25%] @ "6655000"
// RTL Simulation : 38 / 460 [156.25%] @ "6775000"
// RTL Simulation : 39 / 460 [156.25%] @ "6895000"
// RTL Simulation : 40 / 460 [90.62%] @ "7015000"
// RTL Simulation : 41 / 460 [156.25%] @ "7345000"
// RTL Simulation : 42 / 460 [156.25%] @ "7465000"
// RTL Simulation : 43 / 460 [156.25%] @ "7585000"
// RTL Simulation : 44 / 460 [90.62%] @ "7705000"
// RTL Simulation : 45 / 460 [156.25%] @ "8035000"
// RTL Simulation : 46 / 460 [156.25%] @ "8155000"
// RTL Simulation : 47 / 460 [156.25%] @ "8275000"
// RTL Simulation : 48 / 460 [90.62%] @ "8395000"
// RTL Simulation : 49 / 460 [156.25%] @ "8725000"
// RTL Simulation : 50 / 460 [156.25%] @ "8845000"
// RTL Simulation : 51 / 460 [156.25%] @ "8965000"
// RTL Simulation : 52 / 460 [90.62%] @ "9085000"
// RTL Simulation : 53 / 460 [156.25%] @ "9415000"
// RTL Simulation : 54 / 460 [156.25%] @ "9535000"
// RTL Simulation : 55 / 460 [156.25%] @ "9655000"
// RTL Simulation : 56 / 460 [90.62%] @ "9775000"
// RTL Simulation : 57 / 460 [156.25%] @ "10105000"
// RTL Simulation : 58 / 460 [156.25%] @ "10225000"
// RTL Simulation : 59 / 460 [156.25%] @ "10345000"
// RTL Simulation : 60 / 460 [90.62%] @ "10465000"
// RTL Simulation : 61 / 460 [156.25%] @ "10795000"
// RTL Simulation : 62 / 460 [156.25%] @ "10915000"
// RTL Simulation : 63 / 460 [156.25%] @ "11035000"
// RTL Simulation : 64 / 460 [90.62%] @ "11155000"
// RTL Simulation : 65 / 460 [156.25%] @ "11485000"
// RTL Simulation : 66 / 460 [156.25%] @ "11605000"
// RTL Simulation : 67 / 460 [156.25%] @ "11725000"
// RTL Simulation : 68 / 460 [90.62%] @ "11845000"
// RTL Simulation : 69 / 460 [156.25%] @ "12175000"
// RTL Simulation : 70 / 460 [156.25%] @ "12295000"
// RTL Simulation : 71 / 460 [156.25%] @ "12415000"
// RTL Simulation : 72 / 460 [90.62%] @ "12535000"
// RTL Simulation : 73 / 460 [156.25%] @ "12865000"
// RTL Simulation : 74 / 460 [156.25%] @ "12985000"
// RTL Simulation : 75 / 460 [156.25%] @ "13105000"
// RTL Simulation : 76 / 460 [90.62%] @ "13225000"
// RTL Simulation : 77 / 460 [156.25%] @ "13555000"
// RTL Simulation : 78 / 460 [156.25%] @ "13675000"
// RTL Simulation : 79 / 460 [156.25%] @ "13795000"
// RTL Simulation : 80 / 460 [90.62%] @ "13915000"
// RTL Simulation : 81 / 460 [156.25%] @ "14245000"
// RTL Simulation : 82 / 460 [156.25%] @ "14365000"
// RTL Simulation : 83 / 460 [156.25%] @ "14485000"
// RTL Simulation : 84 / 460 [90.62%] @ "14605000"
// RTL Simulation : 85 / 460 [156.25%] @ "14935000"
// RTL Simulation : 86 / 460 [156.25%] @ "15055000"
// RTL Simulation : 87 / 460 [156.25%] @ "15175000"
// RTL Simulation : 88 / 460 [90.62%] @ "15295000"
// RTL Simulation : 89 / 460 [156.25%] @ "15625000"
// RTL Simulation : 90 / 460 [156.25%] @ "15745000"
// RTL Simulation : 91 / 460 [156.25%] @ "15865000"
// RTL Simulation : 92 / 460 [90.62%] @ "15985000"
// RTL Simulation : 93 / 460 [156.25%] @ "16315000"
// RTL Simulation : 94 / 460 [156.25%] @ "16435000"
// RTL Simulation : 95 / 460 [156.25%] @ "16555000"
// RTL Simulation : 96 / 460 [90.62%] @ "16675000"
// RTL Simulation : 97 / 460 [156.25%] @ "17005000"
// RTL Simulation : 98 / 460 [156.25%] @ "17125000"
// RTL Simulation : 99 / 460 [156.25%] @ "17245000"
// RTL Simulation : 100 / 460 [90.62%] @ "17365000"
// RTL Simulation : 101 / 460 [156.25%] @ "17695000"
// RTL Simulation : 102 / 460 [156.25%] @ "17815000"
// RTL Simulation : 103 / 460 [156.25%] @ "17935000"
// RTL Simulation : 104 / 460 [90.62%] @ "18055000"
// RTL Simulation : 105 / 460 [156.25%] @ "18385000"
// RTL Simulation : 106 / 460 [156.25%] @ "18505000"
// RTL Simulation : 107 / 460 [156.25%] @ "18625000"
// RTL Simulation : 108 / 460 [90.62%] @ "18745000"
// RTL Simulation : 109 / 460 [156.25%] @ "19075000"
// RTL Simulation : 110 / 460 [156.25%] @ "19195000"
// RTL Simulation : 111 / 460 [156.25%] @ "19315000"
// RTL Simulation : 112 / 460 [90.62%] @ "19435000"
// RTL Simulation : 113 / 460 [156.25%] @ "19765000"
// RTL Simulation : 114 / 460 [156.25%] @ "19885000"
// RTL Simulation : 115 / 460 [156.25%] @ "20005000"
// RTL Simulation : 116 / 460 [90.62%] @ "20125000"
// RTL Simulation : 117 / 460 [156.25%] @ "20455000"
// RTL Simulation : 118 / 460 [156.25%] @ "20575000"
// RTL Simulation : 119 / 460 [156.25%] @ "20695000"
// RTL Simulation : 120 / 460 [90.62%] @ "20815000"
// RTL Simulation : 121 / 460 [156.25%] @ "21145000"
// RTL Simulation : 122 / 460 [156.25%] @ "21265000"
// RTL Simulation : 123 / 460 [156.25%] @ "21385000"
// RTL Simulation : 124 / 460 [90.62%] @ "21505000"
// RTL Simulation : 125 / 460 [156.25%] @ "21835000"
// RTL Simulation : 126 / 460 [156.25%] @ "21955000"
// RTL Simulation : 127 / 460 [156.25%] @ "22075000"
// RTL Simulation : 128 / 460 [90.62%] @ "22195000"
// RTL Simulation : 129 / 460 [156.25%] @ "22525000"
// RTL Simulation : 130 / 460 [156.25%] @ "22645000"
// RTL Simulation : 131 / 460 [156.25%] @ "22765000"
// RTL Simulation : 132 / 460 [90.62%] @ "22885000"
// RTL Simulation : 133 / 460 [156.25%] @ "23215000"
// RTL Simulation : 134 / 460 [156.25%] @ "23335000"
// RTL Simulation : 135 / 460 [156.25%] @ "23455000"
// RTL Simulation : 136 / 460 [90.62%] @ "23575000"
// RTL Simulation : 137 / 460 [156.25%] @ "23905000"
// RTL Simulation : 138 / 460 [156.25%] @ "24025000"
// RTL Simulation : 139 / 460 [156.25%] @ "24145000"
// RTL Simulation : 140 / 460 [90.62%] @ "24265000"
// RTL Simulation : 141 / 460 [156.25%] @ "24595000"
// RTL Simulation : 142 / 460 [156.25%] @ "24715000"
// RTL Simulation : 143 / 460 [156.25%] @ "24835000"
// RTL Simulation : 144 / 460 [90.62%] @ "24955000"
// RTL Simulation : 145 / 460 [156.25%] @ "25285000"
// RTL Simulation : 146 / 460 [156.25%] @ "25405000"
// RTL Simulation : 147 / 460 [156.25%] @ "25525000"
// RTL Simulation : 148 / 460 [90.62%] @ "25645000"
// RTL Simulation : 149 / 460 [156.25%] @ "25975000"
// RTL Simulation : 150 / 460 [156.25%] @ "26095000"
// RTL Simulation : 151 / 460 [156.25%] @ "26215000"
// RTL Simulation : 152 / 460 [90.62%] @ "26335000"
// RTL Simulation : 153 / 460 [156.25%] @ "26665000"
// RTL Simulation : 154 / 460 [156.25%] @ "26785000"
// RTL Simulation : 155 / 460 [156.25%] @ "26905000"
// RTL Simulation : 156 / 460 [90.62%] @ "27025000"
// RTL Simulation : 157 / 460 [156.25%] @ "27355000"
// RTL Simulation : 158 / 460 [156.25%] @ "27475000"
// RTL Simulation : 159 / 460 [156.25%] @ "27595000"
// RTL Simulation : 160 / 460 [90.62%] @ "27715000"
// RTL Simulation : 161 / 460 [156.25%] @ "28045000"
// RTL Simulation : 162 / 460 [156.25%] @ "28165000"
// RTL Simulation : 163 / 460 [156.25%] @ "28285000"
// RTL Simulation : 164 / 460 [90.62%] @ "28405000"
// RTL Simulation : 165 / 460 [156.25%] @ "28735000"
// RTL Simulation : 166 / 460 [156.25%] @ "28855000"
// RTL Simulation : 167 / 460 [156.25%] @ "28975000"
// RTL Simulation : 168 / 460 [90.62%] @ "29095000"
// RTL Simulation : 169 / 460 [156.25%] @ "29425000"
// RTL Simulation : 170 / 460 [156.25%] @ "29545000"
// RTL Simulation : 171 / 460 [156.25%] @ "29665000"
// RTL Simulation : 172 / 460 [90.62%] @ "29785000"
// RTL Simulation : 173 / 460 [156.25%] @ "30115000"
// RTL Simulation : 174 / 460 [156.25%] @ "30235000"
// RTL Simulation : 175 / 460 [156.25%] @ "30355000"
// RTL Simulation : 176 / 460 [90.62%] @ "30475000"
// RTL Simulation : 177 / 460 [156.25%] @ "30805000"
// RTL Simulation : 178 / 460 [156.25%] @ "30925000"
// RTL Simulation : 179 / 460 [156.25%] @ "31045000"
// RTL Simulation : 180 / 460 [90.62%] @ "31165000"
// RTL Simulation : 181 / 460 [156.25%] @ "31495000"
// RTL Simulation : 182 / 460 [156.25%] @ "31615000"
// RTL Simulation : 183 / 460 [156.25%] @ "31735000"
// RTL Simulation : 184 / 460 [90.62%] @ "31855000"
// RTL Simulation : 185 / 460 [156.25%] @ "32185000"
// RTL Simulation : 186 / 460 [156.25%] @ "32305000"
// RTL Simulation : 187 / 460 [156.25%] @ "32425000"
// RTL Simulation : 188 / 460 [90.62%] @ "32545000"
// RTL Simulation : 189 / 460 [156.25%] @ "32875000"
// RTL Simulation : 190 / 460 [156.25%] @ "32995000"
// RTL Simulation : 191 / 460 [156.25%] @ "33115000"
// RTL Simulation : 192 / 460 [90.62%] @ "33235000"
// RTL Simulation : 193 / 460 [156.25%] @ "33565000"
// RTL Simulation : 194 / 460 [156.25%] @ "33685000"
// RTL Simulation : 195 / 460 [156.25%] @ "33805000"
// RTL Simulation : 196 / 460 [90.62%] @ "33925000"
// RTL Simulation : 197 / 460 [156.25%] @ "34255000"
// RTL Simulation : 198 / 460 [156.25%] @ "34375000"
// RTL Simulation : 199 / 460 [156.25%] @ "34495000"
// RTL Simulation : 200 / 460 [90.62%] @ "34615000"
// RTL Simulation : 201 / 460 [156.25%] @ "34945000"
// RTL Simulation : 202 / 460 [156.25%] @ "35065000"
// RTL Simulation : 203 / 460 [156.25%] @ "35185000"
// RTL Simulation : 204 / 460 [90.62%] @ "35305000"
// RTL Simulation : 205 / 460 [156.25%] @ "35635000"
// RTL Simulation : 206 / 460 [156.25%] @ "35755000"
// RTL Simulation : 207 / 460 [156.25%] @ "35875000"
// RTL Simulation : 208 / 460 [90.62%] @ "35995000"
// RTL Simulation : 209 / 460 [156.25%] @ "36325000"
// RTL Simulation : 210 / 460 [156.25%] @ "36445000"
// RTL Simulation : 211 / 460 [156.25%] @ "36565000"
// RTL Simulation : 212 / 460 [90.62%] @ "36685000"
// RTL Simulation : 213 / 460 [156.25%] @ "37015000"
// RTL Simulation : 214 / 460 [156.25%] @ "37135000"
// RTL Simulation : 215 / 460 [156.25%] @ "37255000"
// RTL Simulation : 216 / 460 [90.62%] @ "37375000"
// RTL Simulation : 217 / 460 [156.25%] @ "37705000"
// RTL Simulation : 218 / 460 [156.25%] @ "37825000"
// RTL Simulation : 219 / 460 [156.25%] @ "37945000"
// RTL Simulation : 220 / 460 [90.62%] @ "38065000"
// RTL Simulation : 221 / 460 [156.25%] @ "38395000"
// RTL Simulation : 222 / 460 [156.25%] @ "38515000"
// RTL Simulation : 223 / 460 [156.25%] @ "38635000"
// RTL Simulation : 224 / 460 [90.62%] @ "38755000"
// RTL Simulation : 225 / 460 [156.25%] @ "39085000"
// RTL Simulation : 226 / 460 [156.25%] @ "39205000"
// RTL Simulation : 227 / 460 [156.25%] @ "39325000"
// RTL Simulation : 228 / 460 [90.62%] @ "39445000"
// RTL Simulation : 229 / 460 [156.25%] @ "39775000"
// RTL Simulation : 230 / 460 [156.25%] @ "39895000"
// RTL Simulation : 231 / 460 [156.25%] @ "40015000"
// RTL Simulation : 232 / 460 [90.62%] @ "40135000"
// RTL Simulation : 233 / 460 [156.25%] @ "40465000"
// RTL Simulation : 234 / 460 [156.25%] @ "40585000"
// RTL Simulation : 235 / 460 [156.25%] @ "40705000"
// RTL Simulation : 236 / 460 [90.62%] @ "40825000"
// RTL Simulation : 237 / 460 [156.25%] @ "41155000"
// RTL Simulation : 238 / 460 [156.25%] @ "41275000"
// RTL Simulation : 239 / 460 [156.25%] @ "41395000"
// RTL Simulation : 240 / 460 [90.62%] @ "41515000"
// RTL Simulation : 241 / 460 [156.25%] @ "41845000"
// RTL Simulation : 242 / 460 [156.25%] @ "41965000"
// RTL Simulation : 243 / 460 [156.25%] @ "42085000"
// RTL Simulation : 244 / 460 [90.62%] @ "42205000"
// RTL Simulation : 245 / 460 [156.25%] @ "42535000"
// RTL Simulation : 246 / 460 [156.25%] @ "42655000"
// RTL Simulation : 247 / 460 [156.25%] @ "42775000"
// RTL Simulation : 248 / 460 [90.62%] @ "42895000"
// RTL Simulation : 249 / 460 [156.25%] @ "43225000"
// RTL Simulation : 250 / 460 [156.25%] @ "43345000"
// RTL Simulation : 251 / 460 [156.25%] @ "43465000"
// RTL Simulation : 252 / 460 [90.62%] @ "43585000"
// RTL Simulation : 253 / 460 [156.25%] @ "43915000"
// RTL Simulation : 254 / 460 [156.25%] @ "44035000"
// RTL Simulation : 255 / 460 [156.25%] @ "44155000"
// RTL Simulation : 256 / 460 [90.62%] @ "44275000"
// RTL Simulation : 257 / 460 [156.25%] @ "44605000"
// RTL Simulation : 258 / 460 [156.25%] @ "44725000"
// RTL Simulation : 259 / 460 [156.25%] @ "44845000"
// RTL Simulation : 260 / 460 [90.62%] @ "44965000"
// RTL Simulation : 261 / 460 [156.25%] @ "45295000"
// RTL Simulation : 262 / 460 [156.25%] @ "45415000"
// RTL Simulation : 263 / 460 [156.25%] @ "45535000"
// RTL Simulation : 264 / 460 [90.62%] @ "45655000"
// RTL Simulation : 265 / 460 [156.25%] @ "45985000"
// RTL Simulation : 266 / 460 [156.25%] @ "46105000"
// RTL Simulation : 267 / 460 [156.25%] @ "46225000"
// RTL Simulation : 268 / 460 [90.62%] @ "46345000"
// RTL Simulation : 269 / 460 [156.25%] @ "46675000"
// RTL Simulation : 270 / 460 [156.25%] @ "46795000"
// RTL Simulation : 271 / 460 [156.25%] @ "46915000"
// RTL Simulation : 272 / 460 [90.62%] @ "47035000"
// RTL Simulation : 273 / 460 [156.25%] @ "47365000"
// RTL Simulation : 274 / 460 [156.25%] @ "47485000"
// RTL Simulation : 275 / 460 [156.25%] @ "47605000"
// RTL Simulation : 276 / 460 [90.62%] @ "47725000"
// RTL Simulation : 277 / 460 [156.25%] @ "48055000"
// RTL Simulation : 278 / 460 [156.25%] @ "48175000"
// RTL Simulation : 279 / 460 [156.25%] @ "48295000"
// RTL Simulation : 280 / 460 [90.62%] @ "48415000"
// RTL Simulation : 281 / 460 [156.25%] @ "48745000"
// RTL Simulation : 282 / 460 [156.25%] @ "48865000"
// RTL Simulation : 283 / 460 [156.25%] @ "48985000"
// RTL Simulation : 284 / 460 [90.62%] @ "49105000"
// RTL Simulation : 285 / 460 [156.25%] @ "49435000"
// RTL Simulation : 286 / 460 [156.25%] @ "49555000"
// RTL Simulation : 287 / 460 [156.25%] @ "49675000"
// RTL Simulation : 288 / 460 [90.62%] @ "49795000"
// RTL Simulation : 289 / 460 [156.25%] @ "50125000"
// RTL Simulation : 290 / 460 [156.25%] @ "50245000"
// RTL Simulation : 291 / 460 [156.25%] @ "50365000"
// RTL Simulation : 292 / 460 [90.62%] @ "50485000"
// RTL Simulation : 293 / 460 [156.25%] @ "50815000"
// RTL Simulation : 294 / 460 [156.25%] @ "50935000"
// RTL Simulation : 295 / 460 [156.25%] @ "51055000"
// RTL Simulation : 296 / 460 [90.62%] @ "51175000"
// RTL Simulation : 297 / 460 [156.25%] @ "51505000"
// RTL Simulation : 298 / 460 [156.25%] @ "51625000"
// RTL Simulation : 299 / 460 [156.25%] @ "51745000"
// RTL Simulation : 300 / 460 [90.62%] @ "51865000"
// RTL Simulation : 301 / 460 [156.25%] @ "52195000"
// RTL Simulation : 302 / 460 [156.25%] @ "52315000"
// RTL Simulation : 303 / 460 [156.25%] @ "52435000"
// RTL Simulation : 304 / 460 [90.62%] @ "52555000"
// RTL Simulation : 305 / 460 [156.25%] @ "52885000"
// RTL Simulation : 306 / 460 [156.25%] @ "53005000"
// RTL Simulation : 307 / 460 [156.25%] @ "53125000"
// RTL Simulation : 308 / 460 [90.62%] @ "53245000"
// RTL Simulation : 309 / 460 [156.25%] @ "53575000"
// RTL Simulation : 310 / 460 [156.25%] @ "53695000"
// RTL Simulation : 311 / 460 [156.25%] @ "53815000"
// RTL Simulation : 312 / 460 [90.62%] @ "53935000"
// RTL Simulation : 313 / 460 [156.25%] @ "54265000"
// RTL Simulation : 314 / 460 [156.25%] @ "54385000"
// RTL Simulation : 315 / 460 [156.25%] @ "54505000"
// RTL Simulation : 316 / 460 [90.62%] @ "54625000"
// RTL Simulation : 317 / 460 [156.25%] @ "54955000"
// RTL Simulation : 318 / 460 [156.25%] @ "55075000"
// RTL Simulation : 319 / 460 [156.25%] @ "55195000"
// RTL Simulation : 320 / 460 [90.62%] @ "55315000"
// RTL Simulation : 321 / 460 [156.25%] @ "55645000"
// RTL Simulation : 322 / 460 [156.25%] @ "55765000"
// RTL Simulation : 323 / 460 [156.25%] @ "55885000"
// RTL Simulation : 324 / 460 [90.62%] @ "56005000"
// RTL Simulation : 325 / 460 [156.25%] @ "56335000"
// RTL Simulation : 326 / 460 [156.25%] @ "56455000"
// RTL Simulation : 327 / 460 [156.25%] @ "56575000"
// RTL Simulation : 328 / 460 [90.62%] @ "56695000"
// RTL Simulation : 329 / 460 [156.25%] @ "57025000"
// RTL Simulation : 330 / 460 [156.25%] @ "57145000"
// RTL Simulation : 331 / 460 [156.25%] @ "57265000"
// RTL Simulation : 332 / 460 [90.62%] @ "57385000"
// RTL Simulation : 333 / 460 [156.25%] @ "57715000"
// RTL Simulation : 334 / 460 [156.25%] @ "57835000"
// RTL Simulation : 335 / 460 [156.25%] @ "57955000"
// RTL Simulation : 336 / 460 [90.62%] @ "58075000"
// RTL Simulation : 337 / 460 [156.25%] @ "58405000"
// RTL Simulation : 338 / 460 [156.25%] @ "58525000"
// RTL Simulation : 339 / 460 [156.25%] @ "58645000"
// RTL Simulation : 340 / 460 [90.62%] @ "58765000"
// RTL Simulation : 341 / 460 [156.25%] @ "59095000"
// RTL Simulation : 342 / 460 [156.25%] @ "59215000"
// RTL Simulation : 343 / 460 [156.25%] @ "59335000"
// RTL Simulation : 344 / 460 [90.62%] @ "59455000"
// RTL Simulation : 345 / 460 [156.25%] @ "59785000"
// RTL Simulation : 346 / 460 [156.25%] @ "59905000"
// RTL Simulation : 347 / 460 [156.25%] @ "60025000"
// RTL Simulation : 348 / 460 [90.62%] @ "60145000"
// RTL Simulation : 349 / 460 [156.25%] @ "60475000"
// RTL Simulation : 350 / 460 [156.25%] @ "60595000"
// RTL Simulation : 351 / 460 [156.25%] @ "60715000"
// RTL Simulation : 352 / 460 [90.62%] @ "60835000"
// RTL Simulation : 353 / 460 [156.25%] @ "61165000"
// RTL Simulation : 354 / 460 [156.25%] @ "61285000"
// RTL Simulation : 355 / 460 [156.25%] @ "61405000"
// RTL Simulation : 356 / 460 [90.62%] @ "61525000"
// RTL Simulation : 357 / 460 [156.25%] @ "61855000"
// RTL Simulation : 358 / 460 [156.25%] @ "61975000"
// RTL Simulation : 359 / 460 [156.25%] @ "62095000"
// RTL Simulation : 360 / 460 [90.62%] @ "62215000"
// RTL Simulation : 361 / 460 [156.25%] @ "62545000"
// RTL Simulation : 362 / 460 [156.25%] @ "62665000"
// RTL Simulation : 363 / 460 [156.25%] @ "62785000"
// RTL Simulation : 364 / 460 [90.62%] @ "62905000"
// RTL Simulation : 365 / 460 [156.25%] @ "63235000"
// RTL Simulation : 366 / 460 [156.25%] @ "63355000"
// RTL Simulation : 367 / 460 [156.25%] @ "63475000"
// RTL Simulation : 368 / 460 [90.62%] @ "63595000"
// RTL Simulation : 369 / 460 [156.25%] @ "63925000"
// RTL Simulation : 370 / 460 [156.25%] @ "64045000"
// RTL Simulation : 371 / 460 [156.25%] @ "64165000"
// RTL Simulation : 372 / 460 [90.62%] @ "64285000"
// RTL Simulation : 373 / 460 [156.25%] @ "64615000"
// RTL Simulation : 374 / 460 [156.25%] @ "64735000"
// RTL Simulation : 375 / 460 [156.25%] @ "64855000"
// RTL Simulation : 376 / 460 [90.62%] @ "64975000"
// RTL Simulation : 377 / 460 [156.25%] @ "65305000"
// RTL Simulation : 378 / 460 [156.25%] @ "65425000"
// RTL Simulation : 379 / 460 [156.25%] @ "65545000"
// RTL Simulation : 380 / 460 [90.62%] @ "65665000"
// RTL Simulation : 381 / 460 [156.25%] @ "65995000"
// RTL Simulation : 382 / 460 [156.25%] @ "66115000"
// RTL Simulation : 383 / 460 [156.25%] @ "66235000"
// RTL Simulation : 384 / 460 [90.62%] @ "66355000"
// RTL Simulation : 385 / 460 [156.25%] @ "66685000"
// RTL Simulation : 386 / 460 [156.25%] @ "66805000"
// RTL Simulation : 387 / 460 [156.25%] @ "66925000"
// RTL Simulation : 388 / 460 [90.62%] @ "67045000"
// RTL Simulation : 389 / 460 [156.25%] @ "67375000"
// RTL Simulation : 390 / 460 [156.25%] @ "67495000"
// RTL Simulation : 391 / 460 [156.25%] @ "67615000"
// RTL Simulation : 392 / 460 [90.62%] @ "67735000"
// RTL Simulation : 393 / 460 [156.25%] @ "68065000"
// RTL Simulation : 394 / 460 [156.25%] @ "68185000"
// RTL Simulation : 395 / 460 [156.25%] @ "68305000"
// RTL Simulation : 396 / 460 [90.62%] @ "68425000"
// RTL Simulation : 397 / 460 [156.25%] @ "68755000"
// RTL Simulation : 398 / 460 [156.25%] @ "68875000"
// RTL Simulation : 399 / 460 [156.25%] @ "68995000"
// RTL Simulation : 400 / 460 [90.62%] @ "69115000"
// RTL Simulation : 401 / 460 [156.25%] @ "69445000"
// RTL Simulation : 402 / 460 [156.25%] @ "69565000"
// RTL Simulation : 403 / 460 [156.25%] @ "69685000"
// RTL Simulation : 404 / 460 [90.62%] @ "69805000"
// RTL Simulation : 405 / 460 [156.25%] @ "70135000"
// RTL Simulation : 406 / 460 [156.25%] @ "70255000"
// RTL Simulation : 407 / 460 [156.25%] @ "70375000"
// RTL Simulation : 408 / 460 [90.62%] @ "70495000"
// RTL Simulation : 409 / 460 [156.25%] @ "70825000"
// RTL Simulation : 410 / 460 [156.25%] @ "70945000"
// RTL Simulation : 411 / 460 [156.25%] @ "71065000"
// RTL Simulation : 412 / 460 [90.62%] @ "71185000"
// RTL Simulation : 413 / 460 [156.25%] @ "71515000"
// RTL Simulation : 414 / 460 [156.25%] @ "71635000"
// RTL Simulation : 415 / 460 [156.25%] @ "71755000"
// RTL Simulation : 416 / 460 [90.62%] @ "71875000"
// RTL Simulation : 417 / 460 [156.25%] @ "72205000"
// RTL Simulation : 418 / 460 [156.25%] @ "72325000"
// RTL Simulation : 419 / 460 [156.25%] @ "72445000"
// RTL Simulation : 420 / 460 [90.62%] @ "72565000"
// RTL Simulation : 421 / 460 [156.25%] @ "72895000"
// RTL Simulation : 422 / 460 [156.25%] @ "73015000"
// RTL Simulation : 423 / 460 [156.25%] @ "73135000"
// RTL Simulation : 424 / 460 [90.62%] @ "73255000"
// RTL Simulation : 425 / 460 [156.25%] @ "73585000"
// RTL Simulation : 426 / 460 [156.25%] @ "73705000"
// RTL Simulation : 427 / 460 [156.25%] @ "73825000"
// RTL Simulation : 428 / 460 [90.62%] @ "73945000"
// RTL Simulation : 429 / 460 [156.25%] @ "74275000"
// RTL Simulation : 430 / 460 [156.25%] @ "74395000"
// RTL Simulation : 431 / 460 [156.25%] @ "74515000"
// RTL Simulation : 432 / 460 [90.62%] @ "74635000"
// RTL Simulation : 433 / 460 [156.25%] @ "74965000"
// RTL Simulation : 434 / 460 [156.25%] @ "75085000"
// RTL Simulation : 435 / 460 [156.25%] @ "75205000"
// RTL Simulation : 436 / 460 [90.62%] @ "75325000"
// RTL Simulation : 437 / 460 [156.25%] @ "75655000"
// RTL Simulation : 438 / 460 [156.25%] @ "75775000"
// RTL Simulation : 439 / 460 [156.25%] @ "75895000"
// RTL Simulation : 440 / 460 [90.62%] @ "76015000"
// RTL Simulation : 441 / 460 [156.25%] @ "76345000"
// RTL Simulation : 442 / 460 [156.25%] @ "76465000"
// RTL Simulation : 443 / 460 [156.25%] @ "76585000"
// RTL Simulation : 444 / 460 [90.62%] @ "76705000"
// RTL Simulation : 445 / 460 [156.25%] @ "77035000"
// RTL Simulation : 446 / 460 [156.25%] @ "77155000"
// RTL Simulation : 447 / 460 [156.25%] @ "77275000"
// RTL Simulation : 448 / 460 [90.62%] @ "77395000"
// RTL Simulation : 449 / 460 [156.25%] @ "77725000"
// RTL Simulation : 450 / 460 [156.25%] @ "77845000"
// RTL Simulation : 451 / 460 [156.25%] @ "77965000"
// RTL Simulation : 452 / 460 [90.62%] @ "78085000"
// RTL Simulation : 453 / 460 [156.25%] @ "78415000"
// RTL Simulation : 454 / 460 [156.25%] @ "78535000"
// RTL Simulation : 455 / 460 [156.25%] @ "78655000"
// RTL Simulation : 456 / 460 [90.62%] @ "78775000"
// RTL Simulation : 457 / 460 [156.25%] @ "79105000"
// RTL Simulation : 458 / 460 [156.25%] @ "79225000"
// RTL Simulation : 459 / 460 [156.25%] @ "79345000"
// RTL Simulation : 460 / 460 [100.00%] @ "79465000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 79525 ns : File "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/sim/verilog/FIR_HLS.autotb.v" Line 196
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov 14 10:57:52 2025...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.dat
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate.res
INFO: Input and reference data lengths match.
Mismatch at sample   92: ref=-0.00213623, dut=          0
Mismatch at sample   93: ref=-0.00228882, dut=          0
Mismatch at sample   94: ref=-0.00228882, dut=          0
Mismatch at sample   95: ref=-0.00213623, dut=          0
Mismatch at sample  115: ref=0.00219727, dut=          0
Mismatch at sample  116: ref=0.00250244, dut=          0
Mismatch at sample  117: ref=0.00259399, dut=          0
Mismatch at sample  118: ref=0.00247192, dut=          0
Mismatch at sample  119: ref=0.00210571, dut=          0
Mismatch at sample  138: ref=-0.00234985, dut=          0
Mismatch at sample  139: ref=-0.00280762, dut=          0
Mismatch at sample  140: ref=-0.00299072, dut=          0
Mismatch at sample  141: ref=-0.00289917, dut=          0
Mismatch at sample  142: ref=-0.00250244, dut=          0
Mismatch at sample  154: ref=-0.00234985, dut=          0
Mismatch at sample  155: ref=-0.00244141, dut=          0
Mismatch at sample  156: ref=-0.00213623, dut=          0
Mismatch at sample  161: ref=0.00250244, dut=          0
Mismatch at sample  162: ref=0.00317383, dut=          0
Mismatch at sample  163: ref=0.003479, dut=          0
Mismatch at sample  164: ref=0.00338745, dut=          0
Mismatch at sample  165: ref=0.00296021, dut=          0
Mismatch at sample  166: ref=0.00213623, dut=          0
Mismatch at sample  176: ref=0.00265503, dut=          0
Mismatch at sample  177: ref=0.00338745, dut=          0
Mismatch at sample  178: ref=0.00369263, dut=          0
Mismatch at sample  179: ref=0.003479, dut=          0
Mismatch at sample  180: ref=0.00274658, dut=          0
Mismatch at sample  184: ref=-0.00280762, dut=          0
Mismatch at sample  185: ref=-0.00390625, dut=          0
Mismatch at sample  186: ref=-0.00445557, dut=          0
Mismatch at sample  187: ref=-0.0043335, dut=          0
Mismatch at sample  188: ref=-0.00369263, dut=          0
Mismatch at sample  189: ref=-0.00259399, dut=          0
Mismatch at sample  193: ref=0.00250244, dut=          0
Mismatch at sample  194: ref=0.00274658, dut=          0
Mismatch at sample  195: ref=0.0022583, dut=          0
Mismatch at sample  198: ref=-0.00201416, dut=          0
Mismatch at sample  199: ref=-0.00372314, dut=          0
Mismatch at sample  200: ref=-0.00500488, dut=          0
Mismatch at sample  201: ref=-0.0057373, dut=          0
Mismatch at sample  202: ref=-0.00567627, dut=          0
Mismatch at sample  203: ref=-0.00469971, dut=          0
Mismatch at sample  204: ref=-0.00305176, dut=          0
Mismatch at sample  207: ref=0.00369263, dut=          0
Mismatch at sample  208: ref=0.00537109, dut=          0
Mismatch at sample  209: ref=0.00637817, dut=          0
Mismatch at sample  210: ref=0.00631714, dut=          0
Mismatch at sample  211: ref=0.00518799, dut=          0
Mismatch at sample  212: ref=0.00335693, dut=          0
Mismatch at sample  215: ref=-0.00384521, dut=          0
Mismatch at sample  216: ref=-0.00534058, dut=          0
Mismatch at sample  217: ref=-0.00595093, dut=          0
Mismatch at sample  218: ref=-0.00524902, dut=          0
Mismatch at sample  219: ref=-0.0032959, dut=          0
Mismatch at sample  221: ref=0.00259399, dut=          0
Mismatch at sample  222: ref=0.00582886, dut=          0
Mismatch at sample  223: ref=0.00857544, dut=          0
Mismatch at sample  224: ref=0.0101318, dut=          0
Mismatch at sample  225: ref=0.0104065, dut=          0
Mismatch at sample  226: ref=0.0088501, dut=          0
Mismatch at sample  227: ref=0.00564575, dut=          0
Mismatch at sample  229: ref=-0.00296021, dut=          0
Mismatch at sample  230: ref=-0.00735474, dut=          0
Mismatch at sample  231: ref=-0.0109558, dut=          0
Mismatch at sample  232: ref=-0.0128174, dut=          0
Mismatch at sample  233: ref=-0.0128479, dut=          0
Mismatch at sample  234: ref=-0.0101318, dut=          0
Mismatch at sample  235: ref=-0.0050354, dut=          0
Mismatch at sample  237: ref=0.0071106, dut=          0
Mismatch at sample  238: ref=0.0128479, dut=          0
Mismatch at sample  239: ref=0.0171509, dut=          0
Mismatch at sample  240: ref=0.0191345, dut=          0
Mismatch at sample  241: ref=0.017395, dut=          0
Mismatch at sample  242: ref=0.0104065, dut=          0
Mismatch at sample  244: ref=-0.00924683, dut=          0
Mismatch at sample  245: ref=-0.0203247, dut=          0
Mismatch at sample  246: ref=-0.0316467, dut=          0
Mismatch at sample  247: ref=-0.0435791, dut=          0
Mismatch at sample  248: ref=-0.0327148, dut=          0
Mismatch at sample  249: ref=-0.0194092, dut=          0
Mismatch at sample  250: ref=0.00549316, dut=          0
Mismatch at sample  251: ref=0.0359192, dut=          0
Mismatch at sample  252: ref=0.102448, dut=          0
Mismatch at sample  253: ref=0.171631, dut=          0
Mismatch at sample  254: ref=0.254211, dut=          0
Mismatch at sample  255: ref=0.337799, dut=          0
Mismatch at sample  256: ref=0.449188, dut=          0
Mismatch at sample  257: ref=0.551514, dut=          0
Mismatch at sample  258: ref=0.653046, dut=          0
Mismatch at sample  259: ref=0.741486, dut=          0
Mismatch at sample  260: ref=0.835297, dut=          0
Mismatch at sample  261: ref=0.90567, dut=          0
Mismatch at sample  262: ref=0.961639, dut=          0
Mismatch at sample  263: ref=0.995331, dut=          0
Mismatch at sample  264: ref=-0.982544, dut=          0
Mismatch at sample  265: ref=-0.987885, dut=          0
Mismatch at sample  266: ref=0.995361, dut=          0
Mismatch at sample  267: ref=0.959229, dut=          0
Mismatch at sample  268: ref=0.905823, dut=          0
Mismatch at sample  269: ref=0.831512, dut=          0
Mismatch at sample  270: ref=0.760529, dut=          0
Mismatch at sample  271: ref=0.677917, dut=          0
Mismatch at sample  272: ref=0.575134, dut=          0
Mismatch at sample  273: ref=0.460236, dut=          0
Mismatch at sample  274: ref=0.36084, dut=          0
Mismatch at sample  275: ref=0.255554, dut=          0
Mismatch at sample  276: ref=0.126953, dut=          0
Mismatch at sample  277: ref=-0.00512695, dut=          0
Mismatch at sample  278: ref=-0.116486, dut=          0
Mismatch at sample  279: ref=-0.227264, dut=          0
Mismatch at sample  280: ref=-0.358093, dut=          0
Mismatch at sample  281: ref=-0.481445, dut=          0
Mismatch at sample  282: ref=-0.582062, dut=          0
Mismatch at sample  283: ref=-0.672455, dut=          0
Mismatch at sample  284: ref=-0.771301, dut=          0
Mismatch at sample  285: ref=-0.851379, dut=          0
Mismatch at sample  286: ref=-0.910278, dut=          0
Mismatch at sample  287: ref=-0.951416, dut=          0
Mismatch at sample  288: ref=-0.987885, dut=          0
Mismatch at sample  289: ref=0.999847, dut=          0
Mismatch at sample  290: ref=-0.999756, dut=          0
Mismatch at sample  291: ref=-0.980927, dut=          0
Mismatch at sample  292: ref=-0.947968, dut=          0
Mismatch at sample  293: ref=-0.892883, dut=          0
Mismatch at sample  294: ref=-0.838196, dut=          0
Mismatch at sample  295: ref=-0.769135, dut=          0
Mismatch at sample  296: ref=-0.679352, dut=          0
Mismatch at sample  297: ref=-0.573975, dut=          0
Mismatch at sample  298: ref=-0.480408, dut=          0
Mismatch at sample  299: ref=-0.378174, dut=          0
Mismatch at sample  300: ref=-0.251801, dut=          0
Mismatch at sample  301: ref=-0.119049, dut=          0
Mismatch at sample  302: ref=-0.00567627, dut=          0
Mismatch at sample  303: ref=0.108612, dut=          0
Mismatch at sample  304: ref=0.243744, dut=          0
Mismatch at sample  305: ref=0.373505, dut=          0
Mismatch at sample  306: ref=0.479858, dut=          0
Mismatch at sample  307: ref=0.577423, dut=          0
Mismatch at sample  308: ref=0.685944, dut=          0
Mismatch at sample  309: ref=0.777802, dut=          0
Mismatch at sample  310: ref=0.847229, dut=          0
Mismatch at sample  311: ref=0.900574, dut=          0
Mismatch at sample  312: ref=0.952942, dut=          0
Mismatch at sample  313: ref=0.98233, dut=          0
Mismatch at sample  314: ref=0.99707, dut=          0
Mismatch at sample  315: ref=0.993713, dut=          0
Mismatch at sample  316: ref=0.978882, dut=          0
Mismatch at sample  317: ref=0.941132, dut=          0
Mismatch at sample  318: ref=0.900574, dut=          0
Mismatch at sample  319: ref=0.844177, dut=          0
Mismatch at sample  320: ref=0.767914, dut=          0
Mismatch at sample  321: ref=0.673645, dut=          0
Mismatch at sample  322: ref=0.588043, dut=          0
Mismatch at sample  323: ref=0.491638, dut=          0
Mismatch at sample  324: ref=0.370972, dut=          0
Mismatch at sample  325: ref=0.24115, dut=          0
Mismatch at sample  326: ref=0.129059, dut=          0
Mismatch at sample  327: ref=0.0141602, dut=          0
Mismatch at sample  328: ref=-0.122711, dut=          0
Mismatch at sample  329: ref=-0.256836, dut=          0
Mismatch at sample  330: ref=-0.367615, dut=          0
Mismatch at sample  331: ref=-0.471558, dut=          0
Mismatch at sample  332: ref=-0.588989, dut=          0
Mismatch at sample  333: ref=-0.692108, dut=          0
Mismatch at sample  334: ref=-0.771912, dut=          0
Mismatch at sample  335: ref=-0.83725, dut=          0
Mismatch at sample  336: ref=-0.904938, dut=          0
Mismatch at sample  337: ref=-0.950989, dut=          0
Mismatch at sample  338: ref=-0.980347, dut=          0
Mismatch at sample  339: ref=-0.992035, dut=          0
Mismatch at sample  340: ref=-0.994904, dut=          0
Mismatch at sample  341: ref=-0.974426, dut=          0
Mismatch at sample  342: ref=-0.948059, dut=          0
Mismatch at sample  343: ref=-0.904755, dut=          0
Mismatch at sample  344: ref=-0.843048, dut=          0
Mismatch at sample  345: ref=-0.761383, dut=          0
Mismatch at sample  346: ref=-0.685333, dut=          0
Mismatch at sample  347: ref=-0.596619, dut=          0
Mismatch at sample  348: ref=-0.484009, dut=          0
Mismatch at sample  349: ref=-0.35968, dut=          0
Mismatch at sample  350: ref=-0.251068, dut=          0
Mismatch at sample  351: ref=-0.137634, dut=          0
Mismatch at sample  353: ref=0.13501, dut=          0
Mismatch at sample  354: ref=0.248688, dut=          0
Mismatch at sample  355: ref=0.357666, dut=          0
Mismatch at sample  356: ref=0.482483, dut=          0
Mismatch at sample  357: ref=0.595581, dut=          0
Mismatch at sample  358: ref=0.684814, dut=          0
Mismatch at sample  359: ref=0.761353, dut=          0
Mismatch at sample  360: ref=0.843384, dut=          0
Mismatch at sample  361: ref=0.905365, dut=          0
Mismatch at sample  362: ref=0.94873, dut=          0
Mismatch at sample  363: ref=0.975006, dut=          0
Mismatch at sample  364: ref=0.995331, dut=          0
Mismatch at sample  365: ref=0.992157, dut=          0
Mismatch at sample  366: ref=0.980133, dut=          0
Mismatch at sample  367: ref=0.950409, dut=          0
Mismatch at sample  368: ref=0.904175, dut=          0
Mismatch at sample  369: ref=0.836456, dut=          0
Mismatch at sample  370: ref=0.771271, dut=          0
Mismatch at sample  371: ref=0.691864, dut=          0
Mismatch at sample  372: ref=0.589325, dut=          0
Mismatch at sample  373: ref=0.472626, dut=          0
Mismatch at sample  374: ref=0.369446, dut=          0
Mismatch at sample  375: ref=0.25943, dut=          0
Mismatch at sample  376: ref=0.125885, dut=          0
Mismatch at sample  377: ref=-0.0106201, dut=          0
Mismatch at sample  378: ref=-0.125519, dut=          0
Mismatch at sample  379: ref=-0.237976, dut=          0
Mismatch at sample  380: ref=-0.368408, dut=          0
Mismatch at sample  381: ref=-0.489929, dut=          0
Mismatch at sample  382: ref=-0.587341, dut=          0
Mismatch at sample  383: ref=-0.673981, dut=          0
Mismatch at sample  384: ref=-0.769104, dut=          0
Mismatch at sample  385: ref=-0.845978, dut=          0
Mismatch at sample  386: ref=-0.902557, dut=          0
Mismatch at sample  387: ref=-0.942871, dut=          0
Mismatch at sample  388: ref=-0.980072, dut=          0
Mismatch at sample  389: ref=-0.99411, dut=          0
Mismatch at sample  390: ref=-0.99646, dut=          0
Mismatch at sample  391: ref=-0.980743, dut=          0
Mismatch at sample  392: ref=-0.950684, dut=          0
Mismatch at sample  393: ref=-0.89801, dut=          0
Mismatch at sample  394: ref=-0.844849, dut=          0
Mismatch at sample  395: ref=-0.776154, dut=          0
Mismatch at sample  396: ref=-0.685455, dut=          0
Mismatch at sample  397: ref=-0.578369, dut=          0
Mismatch at sample  398: ref=-0.482361, dut=          0
Mismatch at sample  399: ref=-0.377533, dut=          0
Mismatch at sample  400: ref=-0.24884, dut=          0
Mismatch at sample  401: ref=-0.114288, dut=          0
Mismatch at sample  403: ref=0.11438, dut=          0
Mismatch at sample  404: ref=0.248535, dut=          0
Mismatch at sample  405: ref=0.376678, dut=          0
Mismatch at sample  406: ref=0.480835, dut=          0
Mismatch at sample  407: ref=0.576233, dut=          0
Mismatch at sample  408: ref=0.682892, dut=          0
Mismatch at sample  409: ref=0.773407, dut=          0
Mismatch at sample  410: ref=0.842194, dut=          0
Mismatch at sample  411: ref=0.895782, dut=          0
Mismatch at sample  412: ref=0.949188, dut=          0
Mismatch at sample  413: ref=0.980133, dut=          0
Mismatch at sample  414: ref=0.996765, dut=          0
Mismatch at sample  415: ref=0.99527, dut=          0
Mismatch at sample  416: ref=0.981903, dut=          0
Mismatch at sample  417: ref=0.94516, dut=          0
Mismatch at sample  418: ref=0.904938, dut=          0
Mismatch at sample  419: ref=0.848114, dut=          0
Mismatch at sample  420: ref=0.770813, dut=          0
Mismatch at sample  421: ref=0.67511, dut=          0
Mismatch at sample  422: ref=0.58783, dut=          0
Mismatch at sample  423: ref=0.489868, dut=          0
Mismatch at sample  424: ref=0.368011, dut=          0
Mismatch at sample  425: ref=0.237488, dut=          0
Mismatch at sample  426: ref=0.125305, dut=          0
Mismatch at sample  427: ref=0.0108948, dut=          0
Mismatch at sample  428: ref=-0.124908, dut=          0
Mismatch at sample  429: ref=-0.257721, dut=          0
Mismatch at sample  430: ref=-0.367035, dut=          0
Mismatch at sample  431: ref=-0.469666, dut=          0
Mismatch at sample  432: ref=-0.586182, dut=          0
Mismatch at sample  433: ref=-0.688812, dut=          0
Mismatch at sample  434: ref=-0.768677, dut=          0
Mismatch at sample  435: ref=-0.834625, dut=          0
Mismatch at sample  436: ref=-0.90332, dut=          0
Mismatch at sample  437: ref=-0.950592, dut=          0
Mismatch at sample  438: ref=-0.981232, dut=          0
Mismatch at sample  439: ref=-0.993958, dut=          0
Mismatch at sample  440: ref=-0.997559, dut=          0
Mismatch at sample  441: ref=-0.977386, dut=          0
Mismatch at sample  442: ref=-0.950806, dut=          0
Mismatch at sample  443: ref=-0.90686, dut=          0
Mismatch at sample  444: ref=-0.844208, dut=          0
Mismatch at sample  445: ref=-0.761475, dut=          0
Mismatch at sample  446: ref=-0.684296, dut=          0
Mismatch at sample  447: ref=-0.594727, dut=          0
Mismatch at sample  448: ref=-0.481598, dut=          0
Mismatch at sample  449: ref=-0.357117, dut=          0
Mismatch at sample  450: ref=-0.24881, dut=          0
Mismatch at sample  451: ref=-0.136017, dut=          0
Mismatch at sample  453: ref=0.134766, dut=          0
Mismatch at sample  454: ref=0.247498, dut=          0
Mismatch at sample  455: ref=0.355743, dut=          0
Mismatch at sample  456: ref=0.480194, dut=          0
Mismatch at sample  457: ref=0.593292, dut=          0
Mismatch at sample  458: ref=0.682861, dut=          0
Mismatch at sample  459: ref=0.76004, dut=          0
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 288
Status: FAIL [!!] (288 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 61.053 seconds; peak allocated memory: 344.918 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 6s
