// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/19/2022 16:45:59"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module datapath (
	code,
	clk,
	ALUScr2,
	WD);
input 	[31:0] code;
input 	clk;
output 	[31:0] ALUScr2;
output 	[31:0] WD;

// Design Ports Information
// ALUScr2[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[1]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[2]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[3]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[5]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[6]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[7]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[8]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[9]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[11]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[12]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[13]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[14]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[15]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[16]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[17]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[18]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[19]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[20]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[21]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[22]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[23]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[24]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[25]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[26]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[27]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[28]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[29]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[30]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUScr2[31]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[1]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[2]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[4]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[5]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[8]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[9]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[10]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[11]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[12]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[13]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[14]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[15]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[16]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[17]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[18]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[19]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[20]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[21]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[22]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[23]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[24]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[25]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[26]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[27]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[28]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[29]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[30]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[31]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// code[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[30]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[31]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[28]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[29]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[26]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[27]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[2]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[3]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[4]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[5]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[6]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[7]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[8]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[9]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[10]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[11]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[12]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[13]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[14]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[15]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[16]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[17]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[18]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[19]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[20]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[21]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[22]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[23]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[24]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// code[25]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \register|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \register|data_rtl_0|auto_generated|ram_block1a7 ;
wire \register|data_rtl_0|auto_generated|ram_block1a6 ;
wire \register|data_rtl_0|auto_generated|ram_block1a3 ;
wire \register|data_rtl_0|auto_generated|ram_block1a2 ;
wire \register|data_rtl_0|auto_generated|ram_block1a1 ;
wire \register|data_rtl_0|auto_generated|ram_block1a31 ;
wire \register|data_rtl_0|auto_generated|ram_block1a28 ;
wire \register|data_rtl_0|auto_generated|ram_block1a27 ;
wire \register|data_rtl_0|auto_generated|ram_block1a24 ;
wire \register|data_rtl_0|auto_generated|ram_block1a23 ;
wire \register|data_rtl_0|auto_generated|ram_block1a22 ;
wire \register|data_rtl_0|auto_generated|ram_block1a21 ;
wire \register|data_rtl_0|auto_generated|ram_block1a20 ;
wire \register|data_rtl_0|auto_generated|ram_block1a18 ;
wire \register|data_rtl_0|auto_generated|ram_block1a14 ;
wire \register|data_rtl_0|auto_generated|ram_block1a13 ;
wire \register|data_rtl_0|auto_generated|ram_block1a11 ;
wire \register|data_rtl_0|auto_generated|ram_block1a10 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \control|Decoder0~1_combout ;
wire \control|Decoder0~0_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \control|Decoder0~3_combout ;
wire \control|MemRead~0_combout ;
wire \control|MemRead~1_combout ;
wire \alu|Add1~0_combout ;
wire \RegDstmux[0]|y~0_combout ;
wire \RegDstmux[1]|y~0_combout ;
wire \RegDstmux[2]|y~0_combout ;
wire \RegDstmux[3]|y~0_combout ;
wire \RegDstmux[4]|y~0_combout ;
wire \control|Decoder0~2_combout ;
wire \MemToRegmux[1]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a28 ;
wire \register|data_rtl_1|auto_generated|ram_block1a29 ;
wire \register|data_rtl_1|auto_generated|ram_block1a30 ;
wire \register|data_rtl_1|auto_generated|ram_block1a31 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \ALUSrcmux[31]|y~2_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a30 ;
wire \register|data_rtl_0|auto_generated|ram_block1a29 ;
wire \ALUSrcmux[28]|y~2_combout ;
wire \ALUSrcmux[27]|y~2_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a25 ;
wire \ALUSrcmux[24]|y~2_combout ;
wire \ALUSrcmux[23]|y~2_combout ;
wire \ALUSrcmux[21]|y~2_combout ;
wire \ALUSrcmux[20]|y~2_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a19 ;
wire \register|data_rtl_0|auto_generated|ram_block1a17 ;
wire \register|data_rtl_0|auto_generated|ram_block1a16 ;
wire \register|data_rtl_0|auto_generated|ram_block1a15 ;
wire \ALUSrcmux[14]|y~0_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a12 ;
wire \ALUSrcmux[11]|y~0_combout ;
wire \ALUSrcmux[10]|y~0_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a9 ;
wire \register|data_rtl_0|auto_generated|ram_block1a8 ;
wire \ALUSrcmux[7]|y~0_combout ;
wire \alu|Add1~1 ;
wire \alu|Add1~3 ;
wire \alu|Add1~5 ;
wire \alu|Add1~7 ;
wire \alu|Add1~9 ;
wire \alu|Add1~11 ;
wire \alu|Add1~13 ;
wire \alu|Add1~15 ;
wire \alu|Add1~17 ;
wire \alu|Add1~19 ;
wire \alu|Add1~21 ;
wire \alu|Add1~23 ;
wire \alu|Add1~25 ;
wire \alu|Add1~27 ;
wire \alu|Add1~29 ;
wire \alu|Add1~31 ;
wire \alu|Add1~33 ;
wire \alu|Add1~35 ;
wire \alu|Add1~37 ;
wire \alu|Add1~39 ;
wire \alu|Add1~41 ;
wire \alu|Add1~43 ;
wire \alu|Add1~45 ;
wire \alu|Add1~47 ;
wire \alu|Add1~49 ;
wire \alu|Add1~51 ;
wire \alu|Add1~53 ;
wire \alu|Add1~55 ;
wire \alu|Add1~57 ;
wire \alu|Add1~59 ;
wire \alu|Add1~61 ;
wire \alu|Add1~62_combout ;
wire \MemToRegmux[31]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a27 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \alu|Add1~60_combout ;
wire \MemToRegmux[30]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a26 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \alu|Add1~58_combout ;
wire \MemToRegmux[29]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a25 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \alu|Add1~56_combout ;
wire \MemToRegmux[28]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a24 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \alu|Add1~54_combout ;
wire \MemToRegmux[27]|y~0_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a26 ;
wire \alu|Add1~52_combout ;
wire \data|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MemToRegmux[26]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a23 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \alu|Add1~50_combout ;
wire \MemToRegmux[25]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a21 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \alu|Add1~48_combout ;
wire \MemToRegmux[24]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a20 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \alu|Add1~46_combout ;
wire \MemToRegmux[23]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a22 ;
wire \ALUSrcmux[22]|y~2_combout ;
wire \alu|Add1~44_combout ;
wire \MemToRegmux[22]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a19 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \alu|Add1~42_combout ;
wire \MemToRegmux[21]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a17 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \alu|Add1~40_combout ;
wire \MemToRegmux[20]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a16 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \alu|Add1~38_combout ;
wire \MemToRegmux[19]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a18 ;
wire \ALUSrcmux[18]|y~2_combout ;
wire \alu|Add1~36_combout ;
wire \MemToRegmux[18]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a15 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \alu|Add1~34_combout ;
wire \MemToRegmux[17]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a14 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \alu|Add1~32_combout ;
wire \MemToRegmux[16]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a12 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \alu|Add1~30_combout ;
wire \MemToRegmux[15]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a11 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \alu|Add1~28_combout ;
wire \MemToRegmux[14]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a13 ;
wire \ALUSrcmux[13]|y~0_combout ;
wire \alu|Add1~26_combout ;
wire \MemToRegmux[13]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a10 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \alu|Add1~24_combout ;
wire \MemToRegmux[12]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a9 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \alu|Add1~22_combout ;
wire \MemToRegmux[11]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a8 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \alu|Add1~20_combout ;
wire \MemToRegmux[10]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a7 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \alu|Add1~18_combout ;
wire \MemToRegmux[9]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a5 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \alu|Add1~16_combout ;
wire \MemToRegmux[8]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a4 ;
wire \data|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \alu|Add1~14_combout ;
wire \MemToRegmux[7]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a6 ;
wire \ALUSrcmux[6]|y~0_combout ;
wire \alu|Add1~12_combout ;
wire \data|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MemToRegmux[6]|y~0_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a5 ;
wire \alu|Add1~10_combout ;
wire \data|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MemToRegmux[5]|y~0_combout ;
wire \register|data_rtl_0|auto_generated|ram_block1a4 ;
wire \alu|Add1~8_combout ;
wire \data|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MemToRegmux[4]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a3 ;
wire \ALUSrcmux[3]|y~0_combout ;
wire \alu|Add1~6_combout ;
wire \data|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MemToRegmux[3]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a2 ;
wire \ALUSrcmux[2]|y~0_combout ;
wire \alu|Add1~4_combout ;
wire \data|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MemToRegmux[2]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a1 ;
wire \ALUSrcmux[1]|y~0_combout ;
wire \alu|Add1~2_combout ;
wire \data|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MemToRegmux[0]|y~0_combout ;
wire \register|data_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ALUSrcmux[0]|y~0_combout ;
wire \ALUSrcmux[4]|y~0_combout ;
wire \ALUSrcmux[5]|y~0_combout ;
wire \ALUSrcmux[8]|y~0_combout ;
wire \ALUSrcmux[9]|y~0_combout ;
wire \ALUSrcmux[12]|y~0_combout ;
wire \ALUSrcmux[15]|y~0_combout ;
wire \ALUSrcmux[16]|y~2_combout ;
wire \ALUSrcmux[17]|y~2_combout ;
wire \ALUSrcmux[19]|y~2_combout ;
wire \ALUSrcmux[25]|y~2_combout ;
wire \ALUSrcmux[26]|y~2_combout ;
wire \ALUSrcmux[29]|y~2_combout ;
wire \ALUSrcmux[30]|y~2_combout ;
wire [31:0] \code~combout ;

wire [31:0] \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \register|data_rtl_1|auto_generated|ram_block1a0~portbdataout  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \register|data_rtl_1|auto_generated|ram_block1a1  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \register|data_rtl_1|auto_generated|ram_block1a2  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \register|data_rtl_1|auto_generated|ram_block1a3  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \register|data_rtl_1|auto_generated|ram_block1a4  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \register|data_rtl_1|auto_generated|ram_block1a5  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \register|data_rtl_1|auto_generated|ram_block1a6  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \register|data_rtl_1|auto_generated|ram_block1a7  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \register|data_rtl_1|auto_generated|ram_block1a8  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \register|data_rtl_1|auto_generated|ram_block1a9  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \register|data_rtl_1|auto_generated|ram_block1a10  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \register|data_rtl_1|auto_generated|ram_block1a11  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \register|data_rtl_1|auto_generated|ram_block1a12  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \register|data_rtl_1|auto_generated|ram_block1a13  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \register|data_rtl_1|auto_generated|ram_block1a14  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \register|data_rtl_1|auto_generated|ram_block1a15  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \register|data_rtl_1|auto_generated|ram_block1a16  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \register|data_rtl_1|auto_generated|ram_block1a17  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \register|data_rtl_1|auto_generated|ram_block1a18  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \register|data_rtl_1|auto_generated|ram_block1a19  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \register|data_rtl_1|auto_generated|ram_block1a20  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \register|data_rtl_1|auto_generated|ram_block1a21  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \register|data_rtl_1|auto_generated|ram_block1a22  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \register|data_rtl_1|auto_generated|ram_block1a23  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \register|data_rtl_1|auto_generated|ram_block1a24  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \register|data_rtl_1|auto_generated|ram_block1a25  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \register|data_rtl_1|auto_generated|ram_block1a26  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \register|data_rtl_1|auto_generated|ram_block1a27  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \register|data_rtl_1|auto_generated|ram_block1a28  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \register|data_rtl_1|auto_generated|ram_block1a29  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \register|data_rtl_1|auto_generated|ram_block1a30  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \register|data_rtl_1|auto_generated|ram_block1a31  = \register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \register|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \register|data_rtl_0|auto_generated|ram_block1a1  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \register|data_rtl_0|auto_generated|ram_block1a2  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \register|data_rtl_0|auto_generated|ram_block1a3  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \register|data_rtl_0|auto_generated|ram_block1a4  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \register|data_rtl_0|auto_generated|ram_block1a5  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \register|data_rtl_0|auto_generated|ram_block1a6  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \register|data_rtl_0|auto_generated|ram_block1a7  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \register|data_rtl_0|auto_generated|ram_block1a8  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \register|data_rtl_0|auto_generated|ram_block1a9  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \register|data_rtl_0|auto_generated|ram_block1a10  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \register|data_rtl_0|auto_generated|ram_block1a11  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \register|data_rtl_0|auto_generated|ram_block1a12  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \register|data_rtl_0|auto_generated|ram_block1a13  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \register|data_rtl_0|auto_generated|ram_block1a14  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \register|data_rtl_0|auto_generated|ram_block1a15  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \register|data_rtl_0|auto_generated|ram_block1a16  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \register|data_rtl_0|auto_generated|ram_block1a17  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \register|data_rtl_0|auto_generated|ram_block1a18  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \register|data_rtl_0|auto_generated|ram_block1a19  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \register|data_rtl_0|auto_generated|ram_block1a20  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \register|data_rtl_0|auto_generated|ram_block1a21  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \register|data_rtl_0|auto_generated|ram_block1a22  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \register|data_rtl_0|auto_generated|ram_block1a23  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \register|data_rtl_0|auto_generated|ram_block1a24  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \register|data_rtl_0|auto_generated|ram_block1a25  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \register|data_rtl_0|auto_generated|ram_block1a26  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \register|data_rtl_0|auto_generated|ram_block1a27  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \register|data_rtl_0|auto_generated|ram_block1a28  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \register|data_rtl_0|auto_generated|ram_block1a29  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \register|data_rtl_0|auto_generated|ram_block1a30  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \register|data_rtl_0|auto_generated|ram_block1a31  = \register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \data|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \data|mem_rtl_0|auto_generated|ram_block1a1  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \data|mem_rtl_0|auto_generated|ram_block1a2  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \data|mem_rtl_0|auto_generated|ram_block1a3  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \data|mem_rtl_0|auto_generated|ram_block1a4  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \data|mem_rtl_0|auto_generated|ram_block1a5  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \data|mem_rtl_0|auto_generated|ram_block1a6  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \data|mem_rtl_0|auto_generated|ram_block1a7  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \data|mem_rtl_0|auto_generated|ram_block1a8  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \data|mem_rtl_0|auto_generated|ram_block1a9  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \data|mem_rtl_0|auto_generated|ram_block1a10  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \data|mem_rtl_0|auto_generated|ram_block1a11  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \data|mem_rtl_0|auto_generated|ram_block1a12  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \data|mem_rtl_0|auto_generated|ram_block1a13  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \data|mem_rtl_0|auto_generated|ram_block1a14  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \data|mem_rtl_0|auto_generated|ram_block1a15  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \data|mem_rtl_0|auto_generated|ram_block1a16  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \data|mem_rtl_0|auto_generated|ram_block1a17  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \data|mem_rtl_0|auto_generated|ram_block1a18  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \data|mem_rtl_0|auto_generated|ram_block1a19  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \data|mem_rtl_0|auto_generated|ram_block1a20  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \data|mem_rtl_0|auto_generated|ram_block1a21  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \data|mem_rtl_0|auto_generated|ram_block1a22  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \data|mem_rtl_0|auto_generated|ram_block1a23  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \data|mem_rtl_0|auto_generated|ram_block1a24  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \data|mem_rtl_0|auto_generated|ram_block1a25  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \data|mem_rtl_0|auto_generated|ram_block1a26  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \data|mem_rtl_0|auto_generated|ram_block1a27  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \data|mem_rtl_0|auto_generated|ram_block1a28  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \data|mem_rtl_0|auto_generated|ram_block1a29  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \data|mem_rtl_0|auto_generated|ram_block1a30  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \data|mem_rtl_0|auto_generated|ram_block1a31  = \data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: M4K_X13_Y27
cycloneii_ram_block \register|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\control|Decoder0~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MemToRegmux[31]|y~0_combout ,\MemToRegmux[30]|y~0_combout ,\MemToRegmux[29]|y~0_combout ,\MemToRegmux[28]|y~0_combout ,\MemToRegmux[27]|y~0_combout ,\MemToRegmux[26]|y~0_combout ,\MemToRegmux[25]|y~0_combout ,\MemToRegmux[24]|y~0_combout ,
\MemToRegmux[23]|y~0_combout ,\MemToRegmux[22]|y~0_combout ,\MemToRegmux[21]|y~0_combout ,\MemToRegmux[20]|y~0_combout ,\MemToRegmux[19]|y~0_combout ,\MemToRegmux[18]|y~0_combout ,\MemToRegmux[17]|y~0_combout ,\MemToRegmux[16]|y~0_combout ,
\MemToRegmux[15]|y~0_combout ,\MemToRegmux[14]|y~0_combout ,\MemToRegmux[13]|y~0_combout ,\MemToRegmux[12]|y~0_combout ,\MemToRegmux[11]|y~0_combout ,\MemToRegmux[10]|y~0_combout ,\MemToRegmux[9]|y~0_combout ,\MemToRegmux[8]|y~0_combout ,
\MemToRegmux[7]|y~0_combout ,\MemToRegmux[6]|y~0_combout ,\MemToRegmux[5]|y~0_combout ,\MemToRegmux[4]|y~0_combout ,\MemToRegmux[3]|y~0_combout ,\MemToRegmux[2]|y~0_combout ,\MemToRegmux[1]|y~0_combout ,\MemToRegmux[0]|y~0_combout }),
	.portaaddr({\RegDstmux[4]|y~0_combout ,\RegDstmux[3]|y~0_combout ,\RegDstmux[2]|y~0_combout ,\RegDstmux[1]|y~0_combout ,\RegDstmux[0]|y~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\code~combout [25],\code~combout [24],\code~combout [23],\code~combout [22],\code~combout [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cuoiky.ram0_Registers_85ae553e.hdl.mif";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Registers:register|altsyncram:data_rtl_0|altsyncram_q0h1:auto_generated|ALTSYNCRAM";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \register|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000002;
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \data|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|Decoder0~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\control|Decoder0~3_combout ),
	.ena1(\control|MemRead~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\register|data_rtl_1|auto_generated|ram_block1a31 ,\register|data_rtl_1|auto_generated|ram_block1a30 ,\register|data_rtl_1|auto_generated|ram_block1a29 ,\register|data_rtl_1|auto_generated|ram_block1a28 ,\register|data_rtl_1|auto_generated|ram_block1a27 ,
\register|data_rtl_1|auto_generated|ram_block1a26 ,\register|data_rtl_1|auto_generated|ram_block1a25 ,\register|data_rtl_1|auto_generated|ram_block1a24 ,\register|data_rtl_1|auto_generated|ram_block1a23 ,\register|data_rtl_1|auto_generated|ram_block1a22 ,
\register|data_rtl_1|auto_generated|ram_block1a21 ,\register|data_rtl_1|auto_generated|ram_block1a20 ,\register|data_rtl_1|auto_generated|ram_block1a19 ,\register|data_rtl_1|auto_generated|ram_block1a18 ,\register|data_rtl_1|auto_generated|ram_block1a17 ,
\register|data_rtl_1|auto_generated|ram_block1a16 ,\register|data_rtl_1|auto_generated|ram_block1a15 ,\register|data_rtl_1|auto_generated|ram_block1a14 ,\register|data_rtl_1|auto_generated|ram_block1a13 ,\register|data_rtl_1|auto_generated|ram_block1a12 ,
\register|data_rtl_1|auto_generated|ram_block1a11 ,\register|data_rtl_1|auto_generated|ram_block1a10 ,\register|data_rtl_1|auto_generated|ram_block1a9 ,\register|data_rtl_1|auto_generated|ram_block1a8 ,\register|data_rtl_1|auto_generated|ram_block1a7 ,
\register|data_rtl_1|auto_generated|ram_block1a6 ,\register|data_rtl_1|auto_generated|ram_block1a5 ,\register|data_rtl_1|auto_generated|ram_block1a4 ,\register|data_rtl_1|auto_generated|ram_block1a3 ,\register|data_rtl_1|auto_generated|ram_block1a2 ,
\register|data_rtl_1|auto_generated|ram_block1a1 ,\register|data_rtl_1|auto_generated|ram_block1a0~portbdataout }),
	.portaaddr({\alu|Add1~12_combout ,\alu|Add1~10_combout ,\alu|Add1~8_combout ,\alu|Add1~6_combout ,\alu|Add1~4_combout ,\alu|Add1~2_combout ,\alu|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\alu|Add1~12_combout ,\alu|Add1~10_combout ,\alu|Add1~8_combout ,\alu|Add1~6_combout ,\alu|Add1~4_combout ,\alu|Add1~2_combout ,\alu|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMem:data|altsyncram:mem_rtl_0|altsyncram_2od1:auto_generated|ALTSYNCRAM";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \data|mem_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[2]));
// synopsys translate_off
defparam \code[2]~I .input_async_reset = "none";
defparam \code[2]~I .input_power_up = "low";
defparam \code[2]~I .input_register_mode = "none";
defparam \code[2]~I .input_sync_reset = "none";
defparam \code[2]~I .oe_async_reset = "none";
defparam \code[2]~I .oe_power_up = "low";
defparam \code[2]~I .oe_register_mode = "none";
defparam \code[2]~I .oe_sync_reset = "none";
defparam \code[2]~I .operation_mode = "input";
defparam \code[2]~I .output_async_reset = "none";
defparam \code[2]~I .output_power_up = "low";
defparam \code[2]~I .output_register_mode = "none";
defparam \code[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[13]));
// synopsys translate_off
defparam \code[13]~I .input_async_reset = "none";
defparam \code[13]~I .input_power_up = "low";
defparam \code[13]~I .input_register_mode = "none";
defparam \code[13]~I .input_sync_reset = "none";
defparam \code[13]~I .oe_async_reset = "none";
defparam \code[13]~I .oe_power_up = "low";
defparam \code[13]~I .oe_register_mode = "none";
defparam \code[13]~I .oe_sync_reset = "none";
defparam \code[13]~I .operation_mode = "input";
defparam \code[13]~I .output_async_reset = "none";
defparam \code[13]~I .output_power_up = "low";
defparam \code[13]~I .output_register_mode = "none";
defparam \code[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[14]));
// synopsys translate_off
defparam \code[14]~I .input_async_reset = "none";
defparam \code[14]~I .input_power_up = "low";
defparam \code[14]~I .input_register_mode = "none";
defparam \code[14]~I .input_sync_reset = "none";
defparam \code[14]~I .oe_async_reset = "none";
defparam \code[14]~I .oe_power_up = "low";
defparam \code[14]~I .oe_register_mode = "none";
defparam \code[14]~I .oe_sync_reset = "none";
defparam \code[14]~I .operation_mode = "input";
defparam \code[14]~I .output_async_reset = "none";
defparam \code[14]~I .output_power_up = "low";
defparam \code[14]~I .output_register_mode = "none";
defparam \code[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[0]));
// synopsys translate_off
defparam \code[0]~I .input_async_reset = "none";
defparam \code[0]~I .input_power_up = "low";
defparam \code[0]~I .input_register_mode = "none";
defparam \code[0]~I .input_sync_reset = "none";
defparam \code[0]~I .oe_async_reset = "none";
defparam \code[0]~I .oe_power_up = "low";
defparam \code[0]~I .oe_register_mode = "none";
defparam \code[0]~I .oe_sync_reset = "none";
defparam \code[0]~I .operation_mode = "input";
defparam \code[0]~I .output_async_reset = "none";
defparam \code[0]~I .output_power_up = "low";
defparam \code[0]~I .output_register_mode = "none";
defparam \code[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[26]));
// synopsys translate_off
defparam \code[26]~I .input_async_reset = "none";
defparam \code[26]~I .input_power_up = "low";
defparam \code[26]~I .input_register_mode = "none";
defparam \code[26]~I .input_sync_reset = "none";
defparam \code[26]~I .oe_async_reset = "none";
defparam \code[26]~I .oe_power_up = "low";
defparam \code[26]~I .oe_register_mode = "none";
defparam \code[26]~I .oe_sync_reset = "none";
defparam \code[26]~I .operation_mode = "input";
defparam \code[26]~I .output_async_reset = "none";
defparam \code[26]~I .output_power_up = "low";
defparam \code[26]~I .output_register_mode = "none";
defparam \code[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[27]));
// synopsys translate_off
defparam \code[27]~I .input_async_reset = "none";
defparam \code[27]~I .input_power_up = "low";
defparam \code[27]~I .input_register_mode = "none";
defparam \code[27]~I .input_sync_reset = "none";
defparam \code[27]~I .oe_async_reset = "none";
defparam \code[27]~I .oe_power_up = "low";
defparam \code[27]~I .oe_register_mode = "none";
defparam \code[27]~I .oe_sync_reset = "none";
defparam \code[27]~I .operation_mode = "input";
defparam \code[27]~I .output_async_reset = "none";
defparam \code[27]~I .output_power_up = "low";
defparam \code[27]~I .output_register_mode = "none";
defparam \code[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N22
cycloneii_lcell_comb \control|Decoder0~1 (
// Equation(s):
// \control|Decoder0~1_combout  = (\code~combout [26] & !\code~combout [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\code~combout [26]),
	.datad(\code~combout [27]),
	.cin(gnd),
	.combout(\control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder0~1 .lut_mask = 16'h00F0;
defparam \control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[31]));
// synopsys translate_off
defparam \code[31]~I .input_async_reset = "none";
defparam \code[31]~I .input_power_up = "low";
defparam \code[31]~I .input_register_mode = "none";
defparam \code[31]~I .input_sync_reset = "none";
defparam \code[31]~I .oe_async_reset = "none";
defparam \code[31]~I .oe_power_up = "low";
defparam \code[31]~I .oe_register_mode = "none";
defparam \code[31]~I .oe_sync_reset = "none";
defparam \code[31]~I .operation_mode = "input";
defparam \code[31]~I .output_async_reset = "none";
defparam \code[31]~I .output_power_up = "low";
defparam \code[31]~I .output_register_mode = "none";
defparam \code[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[28]));
// synopsys translate_off
defparam \code[28]~I .input_async_reset = "none";
defparam \code[28]~I .input_power_up = "low";
defparam \code[28]~I .input_register_mode = "none";
defparam \code[28]~I .input_sync_reset = "none";
defparam \code[28]~I .oe_async_reset = "none";
defparam \code[28]~I .oe_power_up = "low";
defparam \code[28]~I .oe_register_mode = "none";
defparam \code[28]~I .oe_sync_reset = "none";
defparam \code[28]~I .operation_mode = "input";
defparam \code[28]~I .output_async_reset = "none";
defparam \code[28]~I .output_power_up = "low";
defparam \code[28]~I .output_register_mode = "none";
defparam \code[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[30]));
// synopsys translate_off
defparam \code[30]~I .input_async_reset = "none";
defparam \code[30]~I .input_power_up = "low";
defparam \code[30]~I .input_register_mode = "none";
defparam \code[30]~I .input_sync_reset = "none";
defparam \code[30]~I .oe_async_reset = "none";
defparam \code[30]~I .oe_power_up = "low";
defparam \code[30]~I .oe_register_mode = "none";
defparam \code[30]~I .oe_sync_reset = "none";
defparam \code[30]~I .operation_mode = "input";
defparam \code[30]~I .output_async_reset = "none";
defparam \code[30]~I .output_power_up = "low";
defparam \code[30]~I .output_register_mode = "none";
defparam \code[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N20
cycloneii_lcell_comb \control|Decoder0~0 (
// Equation(s):
// \control|Decoder0~0_combout  = (!\code~combout [29] & (!\code~combout [31] & (!\code~combout [28] & !\code~combout [30])))

	.dataa(\code~combout [29]),
	.datab(\code~combout [31]),
	.datac(\code~combout [28]),
	.datad(\code~combout [30]),
	.cin(gnd),
	.combout(\control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder0~0 .lut_mask = 16'h0001;
defparam \control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N20
cycloneii_lcell_comb \control|Decoder0~3 (
// Equation(s):
// \control|Decoder0~3_combout  = (!\code~combout [26] & (\code~combout [27] & \control|Decoder0~0_combout ))

	.dataa(\code~combout [26]),
	.datab(vcc),
	.datac(\code~combout [27]),
	.datad(\control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder0~3 .lut_mask = 16'h5000;
defparam \control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[29]));
// synopsys translate_off
defparam \code[29]~I .input_async_reset = "none";
defparam \code[29]~I .input_power_up = "low";
defparam \code[29]~I .input_register_mode = "none";
defparam \code[29]~I .input_sync_reset = "none";
defparam \code[29]~I .oe_async_reset = "none";
defparam \code[29]~I .oe_power_up = "low";
defparam \code[29]~I .oe_register_mode = "none";
defparam \code[29]~I .oe_sync_reset = "none";
defparam \code[29]~I .operation_mode = "input";
defparam \code[29]~I .output_async_reset = "none";
defparam \code[29]~I .output_power_up = "low";
defparam \code[29]~I .output_register_mode = "none";
defparam \code[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N10
cycloneii_lcell_comb \control|MemRead~0 (
// Equation(s):
// \control|MemRead~0_combout  = (\code~combout [31]) # ((\code~combout [28]) # (\code~combout [30]))

	.dataa(vcc),
	.datab(\code~combout [31]),
	.datac(\code~combout [28]),
	.datad(\code~combout [30]),
	.cin(gnd),
	.combout(\control|MemRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|MemRead~0 .lut_mask = 16'hFFFC;
defparam \control|MemRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N28
cycloneii_lcell_comb \control|MemRead~1 (
// Equation(s):
// \control|MemRead~1_combout  = (\code~combout [29]) # ((\control|MemRead~0_combout ) # (\code~combout [26] $ (!\code~combout [27])))

	.dataa(\code~combout [26]),
	.datab(\code~combout [27]),
	.datac(\code~combout [29]),
	.datad(\control|MemRead~0_combout ),
	.cin(gnd),
	.combout(\control|MemRead~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|MemRead~1 .lut_mask = 16'hFFF9;
defparam \control|MemRead~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N0
cycloneii_lcell_comb \alu|Add1~0 (
// Equation(s):
// \alu|Add1~0_combout  = (\register|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\ALUSrcmux[0]|y~0_combout  $ (VCC))) # (!\register|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\ALUSrcmux[0]|y~0_combout  & VCC))
// \alu|Add1~1  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & \ALUSrcmux[0]|y~0_combout ))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\ALUSrcmux[0]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add1~0_combout ),
	.cout(\alu|Add1~1 ));
// synopsys translate_off
defparam \alu|Add1~0 .lut_mask = 16'h6688;
defparam \alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[1]));
// synopsys translate_off
defparam \code[1]~I .input_async_reset = "none";
defparam \code[1]~I .input_power_up = "low";
defparam \code[1]~I .input_register_mode = "none";
defparam \code[1]~I .input_sync_reset = "none";
defparam \code[1]~I .oe_async_reset = "none";
defparam \code[1]~I .oe_power_up = "low";
defparam \code[1]~I .oe_register_mode = "none";
defparam \code[1]~I .oe_sync_reset = "none";
defparam \code[1]~I .operation_mode = "input";
defparam \code[1]~I .output_async_reset = "none";
defparam \code[1]~I .output_power_up = "low";
defparam \code[1]~I .output_register_mode = "none";
defparam \code[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[11]));
// synopsys translate_off
defparam \code[11]~I .input_async_reset = "none";
defparam \code[11]~I .input_power_up = "low";
defparam \code[11]~I .input_register_mode = "none";
defparam \code[11]~I .input_sync_reset = "none";
defparam \code[11]~I .oe_async_reset = "none";
defparam \code[11]~I .oe_power_up = "low";
defparam \code[11]~I .oe_register_mode = "none";
defparam \code[11]~I .oe_sync_reset = "none";
defparam \code[11]~I .operation_mode = "input";
defparam \code[11]~I .output_async_reset = "none";
defparam \code[11]~I .output_power_up = "low";
defparam \code[11]~I .output_register_mode = "none";
defparam \code[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N10
cycloneii_lcell_comb \RegDstmux[0]|y~0 (
// Equation(s):
// \RegDstmux[0]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\code~combout [11]))) # (!\control|Decoder0~1_combout  & (\code~combout [16])))) # (!\control|Decoder0~0_combout  & (\code~combout [16]))

	.dataa(\code~combout [16]),
	.datab(\code~combout [11]),
	.datac(\control|Decoder0~0_combout ),
	.datad(\control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\RegDstmux[0]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegDstmux[0]|y~0 .lut_mask = 16'hCAAA;
defparam \RegDstmux[0]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[17]));
// synopsys translate_off
defparam \code[17]~I .input_async_reset = "none";
defparam \code[17]~I .input_power_up = "low";
defparam \code[17]~I .input_register_mode = "none";
defparam \code[17]~I .input_sync_reset = "none";
defparam \code[17]~I .oe_async_reset = "none";
defparam \code[17]~I .oe_power_up = "low";
defparam \code[17]~I .oe_register_mode = "none";
defparam \code[17]~I .oe_sync_reset = "none";
defparam \code[17]~I .operation_mode = "input";
defparam \code[17]~I .output_async_reset = "none";
defparam \code[17]~I .output_power_up = "low";
defparam \code[17]~I .output_register_mode = "none";
defparam \code[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cycloneii_lcell_comb \RegDstmux[1]|y~0 (
// Equation(s):
// \RegDstmux[1]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & (\code~combout [12])) # (!\control|Decoder0~0_combout  & ((\code~combout [17]))))) # (!\control|Decoder0~1_combout  & (((\code~combout [17]))))

	.dataa(\code~combout [12]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\code~combout [17]),
	.cin(gnd),
	.combout(\RegDstmux[1]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegDstmux[1]|y~0 .lut_mask = 16'hBF80;
defparam \RegDstmux[1]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[18]));
// synopsys translate_off
defparam \code[18]~I .input_async_reset = "none";
defparam \code[18]~I .input_power_up = "low";
defparam \code[18]~I .input_register_mode = "none";
defparam \code[18]~I .input_sync_reset = "none";
defparam \code[18]~I .oe_async_reset = "none";
defparam \code[18]~I .oe_power_up = "low";
defparam \code[18]~I .oe_register_mode = "none";
defparam \code[18]~I .oe_sync_reset = "none";
defparam \code[18]~I .operation_mode = "input";
defparam \code[18]~I .output_async_reset = "none";
defparam \code[18]~I .output_power_up = "low";
defparam \code[18]~I .output_register_mode = "none";
defparam \code[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N4
cycloneii_lcell_comb \RegDstmux[2]|y~0 (
// Equation(s):
// \RegDstmux[2]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & (\code~combout [13])) # (!\control|Decoder0~1_combout  & ((\code~combout [18]))))) # (!\control|Decoder0~0_combout  & (((\code~combout [18]))))

	.dataa(\code~combout [13]),
	.datab(\code~combout [18]),
	.datac(\control|Decoder0~0_combout ),
	.datad(\control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\RegDstmux[2]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegDstmux[2]|y~0 .lut_mask = 16'hACCC;
defparam \RegDstmux[2]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[19]));
// synopsys translate_off
defparam \code[19]~I .input_async_reset = "none";
defparam \code[19]~I .input_power_up = "low";
defparam \code[19]~I .input_register_mode = "none";
defparam \code[19]~I .input_sync_reset = "none";
defparam \code[19]~I .oe_async_reset = "none";
defparam \code[19]~I .oe_power_up = "low";
defparam \code[19]~I .oe_register_mode = "none";
defparam \code[19]~I .oe_sync_reset = "none";
defparam \code[19]~I .operation_mode = "input";
defparam \code[19]~I .output_async_reset = "none";
defparam \code[19]~I .output_power_up = "low";
defparam \code[19]~I .output_register_mode = "none";
defparam \code[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N30
cycloneii_lcell_comb \RegDstmux[3]|y~0 (
// Equation(s):
// \RegDstmux[3]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & (\code~combout [14])) # (!\control|Decoder0~0_combout  & ((\code~combout [19]))))) # (!\control|Decoder0~1_combout  & (((\code~combout [19]))))

	.dataa(\code~combout [14]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\code~combout [19]),
	.cin(gnd),
	.combout(\RegDstmux[3]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegDstmux[3]|y~0 .lut_mask = 16'hBF80;
defparam \RegDstmux[3]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[20]));
// synopsys translate_off
defparam \code[20]~I .input_async_reset = "none";
defparam \code[20]~I .input_power_up = "low";
defparam \code[20]~I .input_register_mode = "none";
defparam \code[20]~I .input_sync_reset = "none";
defparam \code[20]~I .oe_async_reset = "none";
defparam \code[20]~I .oe_power_up = "low";
defparam \code[20]~I .oe_register_mode = "none";
defparam \code[20]~I .oe_sync_reset = "none";
defparam \code[20]~I .operation_mode = "input";
defparam \code[20]~I .output_async_reset = "none";
defparam \code[20]~I .output_power_up = "low";
defparam \code[20]~I .output_register_mode = "none";
defparam \code[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N12
cycloneii_lcell_comb \RegDstmux[4]|y~0 (
// Equation(s):
// \RegDstmux[4]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & (\code~combout [15])) # (!\control|Decoder0~0_combout  & ((\code~combout [20]))))) # (!\control|Decoder0~1_combout  & (((\code~combout [20]))))

	.dataa(\code~combout [15]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\code~combout [20]),
	.cin(gnd),
	.combout(\RegDstmux[4]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegDstmux[4]|y~0 .lut_mask = 16'hBF80;
defparam \RegDstmux[4]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[16]));
// synopsys translate_off
defparam \code[16]~I .input_async_reset = "none";
defparam \code[16]~I .input_power_up = "low";
defparam \code[16]~I .input_register_mode = "none";
defparam \code[16]~I .input_sync_reset = "none";
defparam \code[16]~I .oe_async_reset = "none";
defparam \code[16]~I .oe_power_up = "low";
defparam \code[16]~I .oe_register_mode = "none";
defparam \code[16]~I .oe_sync_reset = "none";
defparam \code[16]~I .operation_mode = "input";
defparam \code[16]~I .output_async_reset = "none";
defparam \code[16]~I .output_power_up = "low";
defparam \code[16]~I .output_register_mode = "none";
defparam \code[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N6
cycloneii_lcell_comb \control|Decoder0~2 (
// Equation(s):
// \control|Decoder0~2_combout  = (\control|Decoder0~0_combout  & (\code~combout [26] & !\code~combout [27]))

	.dataa(\control|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\code~combout [26]),
	.datad(\code~combout [27]),
	.cin(gnd),
	.combout(\control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder0~2 .lut_mask = 16'h00A0;
defparam \control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N2
cycloneii_lcell_comb \MemToRegmux[1]|y~0 (
// Equation(s):
// \MemToRegmux[1]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~2_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\data|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\alu|Add1~2_combout ),
	.datac(\control|Decoder0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MemToRegmux[1]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[1]|y~0 .lut_mask = 16'hCACA;
defparam \MemToRegmux[1]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[3]));
// synopsys translate_off
defparam \code[3]~I .input_async_reset = "none";
defparam \code[3]~I .input_power_up = "low";
defparam \code[3]~I .input_register_mode = "none";
defparam \code[3]~I .input_sync_reset = "none";
defparam \code[3]~I .oe_async_reset = "none";
defparam \code[3]~I .oe_power_up = "low";
defparam \code[3]~I .oe_register_mode = "none";
defparam \code[3]~I .oe_sync_reset = "none";
defparam \code[3]~I .operation_mode = "input";
defparam \code[3]~I .output_async_reset = "none";
defparam \code[3]~I .output_power_up = "low";
defparam \code[3]~I .output_register_mode = "none";
defparam \code[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[21]));
// synopsys translate_off
defparam \code[21]~I .input_async_reset = "none";
defparam \code[21]~I .input_power_up = "low";
defparam \code[21]~I .input_register_mode = "none";
defparam \code[21]~I .input_sync_reset = "none";
defparam \code[21]~I .oe_async_reset = "none";
defparam \code[21]~I .oe_power_up = "low";
defparam \code[21]~I .oe_register_mode = "none";
defparam \code[21]~I .oe_sync_reset = "none";
defparam \code[21]~I .operation_mode = "input";
defparam \code[21]~I .output_async_reset = "none";
defparam \code[21]~I .output_power_up = "low";
defparam \code[21]~I .output_register_mode = "none";
defparam \code[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[22]));
// synopsys translate_off
defparam \code[22]~I .input_async_reset = "none";
defparam \code[22]~I .input_power_up = "low";
defparam \code[22]~I .input_register_mode = "none";
defparam \code[22]~I .input_sync_reset = "none";
defparam \code[22]~I .oe_async_reset = "none";
defparam \code[22]~I .oe_power_up = "low";
defparam \code[22]~I .oe_register_mode = "none";
defparam \code[22]~I .oe_sync_reset = "none";
defparam \code[22]~I .operation_mode = "input";
defparam \code[22]~I .output_async_reset = "none";
defparam \code[22]~I .output_power_up = "low";
defparam \code[22]~I .output_register_mode = "none";
defparam \code[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[23]));
// synopsys translate_off
defparam \code[23]~I .input_async_reset = "none";
defparam \code[23]~I .input_power_up = "low";
defparam \code[23]~I .input_register_mode = "none";
defparam \code[23]~I .input_sync_reset = "none";
defparam \code[23]~I .oe_async_reset = "none";
defparam \code[23]~I .oe_power_up = "low";
defparam \code[23]~I .oe_register_mode = "none";
defparam \code[23]~I .oe_sync_reset = "none";
defparam \code[23]~I .operation_mode = "input";
defparam \code[23]~I .output_async_reset = "none";
defparam \code[23]~I .output_power_up = "low";
defparam \code[23]~I .output_register_mode = "none";
defparam \code[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[24]));
// synopsys translate_off
defparam \code[24]~I .input_async_reset = "none";
defparam \code[24]~I .input_power_up = "low";
defparam \code[24]~I .input_register_mode = "none";
defparam \code[24]~I .input_sync_reset = "none";
defparam \code[24]~I .oe_async_reset = "none";
defparam \code[24]~I .oe_power_up = "low";
defparam \code[24]~I .oe_register_mode = "none";
defparam \code[24]~I .oe_sync_reset = "none";
defparam \code[24]~I .operation_mode = "input";
defparam \code[24]~I .output_async_reset = "none";
defparam \code[24]~I .output_power_up = "low";
defparam \code[24]~I .output_register_mode = "none";
defparam \code[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[25]));
// synopsys translate_off
defparam \code[25]~I .input_async_reset = "none";
defparam \code[25]~I .input_power_up = "low";
defparam \code[25]~I .input_register_mode = "none";
defparam \code[25]~I .input_sync_reset = "none";
defparam \code[25]~I .oe_async_reset = "none";
defparam \code[25]~I .oe_power_up = "low";
defparam \code[25]~I .oe_register_mode = "none";
defparam \code[25]~I .oe_sync_reset = "none";
defparam \code[25]~I .operation_mode = "input";
defparam \code[25]~I .output_async_reset = "none";
defparam \code[25]~I .output_power_up = "low";
defparam \code[25]~I .output_register_mode = "none";
defparam \code[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[6]));
// synopsys translate_off
defparam \code[6]~I .input_async_reset = "none";
defparam \code[6]~I .input_power_up = "low";
defparam \code[6]~I .input_register_mode = "none";
defparam \code[6]~I .input_sync_reset = "none";
defparam \code[6]~I .oe_async_reset = "none";
defparam \code[6]~I .oe_power_up = "low";
defparam \code[6]~I .oe_register_mode = "none";
defparam \code[6]~I .oe_sync_reset = "none";
defparam \code[6]~I .operation_mode = "input";
defparam \code[6]~I .output_async_reset = "none";
defparam \code[6]~I .output_power_up = "low";
defparam \code[6]~I .output_register_mode = "none";
defparam \code[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \register|data_rtl_1|auto_generated|ram_block1a0 (
	.portawe(!\control|Decoder0~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MemToRegmux[31]|y~0_combout ,\MemToRegmux[30]|y~0_combout ,\MemToRegmux[29]|y~0_combout ,\MemToRegmux[28]|y~0_combout ,\MemToRegmux[27]|y~0_combout ,\MemToRegmux[26]|y~0_combout ,\MemToRegmux[25]|y~0_combout ,\MemToRegmux[24]|y~0_combout ,
\MemToRegmux[23]|y~0_combout ,\MemToRegmux[22]|y~0_combout ,\MemToRegmux[21]|y~0_combout ,\MemToRegmux[20]|y~0_combout ,\MemToRegmux[19]|y~0_combout ,\MemToRegmux[18]|y~0_combout ,\MemToRegmux[17]|y~0_combout ,\MemToRegmux[16]|y~0_combout ,
\MemToRegmux[15]|y~0_combout ,\MemToRegmux[14]|y~0_combout ,\MemToRegmux[13]|y~0_combout ,\MemToRegmux[12]|y~0_combout ,\MemToRegmux[11]|y~0_combout ,\MemToRegmux[10]|y~0_combout ,\MemToRegmux[9]|y~0_combout ,\MemToRegmux[8]|y~0_combout ,
\MemToRegmux[7]|y~0_combout ,\MemToRegmux[6]|y~0_combout ,\MemToRegmux[5]|y~0_combout ,\MemToRegmux[4]|y~0_combout ,\MemToRegmux[3]|y~0_combout ,\MemToRegmux[2]|y~0_combout ,\MemToRegmux[1]|y~0_combout ,\MemToRegmux[0]|y~0_combout }),
	.portaaddr({\RegDstmux[4]|y~0_combout ,\RegDstmux[3]|y~0_combout ,\RegDstmux[2]|y~0_combout ,\RegDstmux[1]|y~0_combout ,\RegDstmux[0]|y~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\code~combout [20],\code~combout [19],\code~combout [18],\code~combout [17],\code~combout [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .init_file = "db/cuoiky.ram0_Registers_85ae553e.hdl.mif";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Registers:register|altsyncram:data_rtl_1|altsyncram_q0h1:auto_generated|ALTSYNCRAM";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \register|data_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000002;
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N30
cycloneii_lcell_comb \ALUSrcmux[31]|y~2 (
// Equation(s):
// \ALUSrcmux[31]|y~2_combout  = (\control|Decoder0~0_combout  & (!\code~combout [27] & (\code~combout [26] & \register|data_rtl_1|auto_generated|ram_block1a31 )))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\code~combout [27]),
	.datac(\code~combout [26]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ALUSrcmux[31]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[31]|y~2 .lut_mask = 16'h2000;
defparam \ALUSrcmux[31]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N16
cycloneii_lcell_comb \ALUSrcmux[28]|y~2 (
// Equation(s):
// \ALUSrcmux[28]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\ALUSrcmux[28]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[28]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[28]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N26
cycloneii_lcell_comb \ALUSrcmux[27]|y~2 (
// Equation(s):
// \ALUSrcmux[27]|y~2_combout  = (\code~combout [26] & (\register|data_rtl_1|auto_generated|ram_block1a27  & (!\code~combout [27] & \control|Decoder0~0_combout )))

	.dataa(\code~combout [26]),
	.datab(\register|data_rtl_1|auto_generated|ram_block1a27 ),
	.datac(\code~combout [27]),
	.datad(\control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ALUSrcmux[27]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[27]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[27]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N4
cycloneii_lcell_comb \ALUSrcmux[24]|y~2 (
// Equation(s):
// \ALUSrcmux[24]|y~2_combout  = (!\code~combout [27] & (\control|Decoder0~0_combout  & (\register|data_rtl_1|auto_generated|ram_block1a24  & \code~combout [26])))

	.dataa(\code~combout [27]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\code~combout [26]),
	.cin(gnd),
	.combout(\ALUSrcmux[24]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[24]|y~2 .lut_mask = 16'h4000;
defparam \ALUSrcmux[24]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N8
cycloneii_lcell_comb \ALUSrcmux[23]|y~2 (
// Equation(s):
// \ALUSrcmux[23]|y~2_combout  = (\control|Decoder0~0_combout  & (!\code~combout [27] & (\code~combout [26] & \register|data_rtl_1|auto_generated|ram_block1a23 )))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\code~combout [27]),
	.datac(\code~combout [26]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ALUSrcmux[23]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[23]|y~2 .lut_mask = 16'h2000;
defparam \ALUSrcmux[23]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N8
cycloneii_lcell_comb \ALUSrcmux[21]|y~2 (
// Equation(s):
// \ALUSrcmux[21]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ALUSrcmux[21]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[21]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[21]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N6
cycloneii_lcell_comb \ALUSrcmux[20]|y~2 (
// Equation(s):
// \ALUSrcmux[20]|y~2_combout  = (!\code~combout [27] & (\control|Decoder0~0_combout  & (\register|data_rtl_1|auto_generated|ram_block1a20  & \code~combout [26])))

	.dataa(\code~combout [27]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\code~combout [26]),
	.cin(gnd),
	.combout(\ALUSrcmux[20]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[20]|y~2 .lut_mask = 16'h4000;
defparam \ALUSrcmux[20]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N14
cycloneii_lcell_comb \ALUSrcmux[14]|y~0 (
// Equation(s):
// \ALUSrcmux[14]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a14 ))) # (!\control|Decoder0~0_combout  & (\code~combout [14])))) # (!\control|Decoder0~1_combout  & 
// (\code~combout [14]))

	.dataa(\code~combout [14]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ALUSrcmux[14]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[14]|y~0 .lut_mask = 16'hEA2A;
defparam \ALUSrcmux[14]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N2
cycloneii_lcell_comb \ALUSrcmux[11]|y~0 (
// Equation(s):
// \ALUSrcmux[11]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a11 ))) # (!\control|Decoder0~1_combout  & (\code~combout [11])))) # (!\control|Decoder0~0_combout  & 
// (\code~combout [11]))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\code~combout [11]),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ALUSrcmux[11]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[11]|y~0 .lut_mask = 16'hE4CC;
defparam \ALUSrcmux[11]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[10]));
// synopsys translate_off
defparam \code[10]~I .input_async_reset = "none";
defparam \code[10]~I .input_power_up = "low";
defparam \code[10]~I .input_register_mode = "none";
defparam \code[10]~I .input_sync_reset = "none";
defparam \code[10]~I .oe_async_reset = "none";
defparam \code[10]~I .oe_power_up = "low";
defparam \code[10]~I .oe_register_mode = "none";
defparam \code[10]~I .oe_sync_reset = "none";
defparam \code[10]~I .operation_mode = "input";
defparam \code[10]~I .output_async_reset = "none";
defparam \code[10]~I .output_power_up = "low";
defparam \code[10]~I .output_register_mode = "none";
defparam \code[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cycloneii_lcell_comb \ALUSrcmux[10]|y~0 (
// Equation(s):
// \ALUSrcmux[10]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & (\register|data_rtl_1|auto_generated|ram_block1a10 )) # (!\control|Decoder0~1_combout  & ((\code~combout [10]))))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [10]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a10 ),
	.datad(\code~combout [10]),
	.cin(gnd),
	.combout(\ALUSrcmux[10]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[10]|y~0 .lut_mask = 16'hF780;
defparam \ALUSrcmux[10]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[7]));
// synopsys translate_off
defparam \code[7]~I .input_async_reset = "none";
defparam \code[7]~I .input_power_up = "low";
defparam \code[7]~I .input_register_mode = "none";
defparam \code[7]~I .input_sync_reset = "none";
defparam \code[7]~I .oe_async_reset = "none";
defparam \code[7]~I .oe_power_up = "low";
defparam \code[7]~I .oe_register_mode = "none";
defparam \code[7]~I .oe_sync_reset = "none";
defparam \code[7]~I .operation_mode = "input";
defparam \code[7]~I .output_async_reset = "none";
defparam \code[7]~I .output_power_up = "low";
defparam \code[7]~I .output_register_mode = "none";
defparam \code[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cycloneii_lcell_comb \ALUSrcmux[7]|y~0 (
// Equation(s):
// \ALUSrcmux[7]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a7 ))) # (!\control|Decoder0~1_combout  & (\code~combout [7])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [7]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [7]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ALUSrcmux[7]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[7]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[7]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N2
cycloneii_lcell_comb \alu|Add1~2 (
// Equation(s):
// \alu|Add1~2_combout  = (\register|data_rtl_0|auto_generated|ram_block1a1  & ((\ALUSrcmux[1]|y~0_combout  & (\alu|Add1~1  & VCC)) # (!\ALUSrcmux[1]|y~0_combout  & (!\alu|Add1~1 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a1  & 
// ((\ALUSrcmux[1]|y~0_combout  & (!\alu|Add1~1 )) # (!\ALUSrcmux[1]|y~0_combout  & ((\alu|Add1~1 ) # (GND)))))
// \alu|Add1~3  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a1  & (!\ALUSrcmux[1]|y~0_combout  & !\alu|Add1~1 )) # (!\register|data_rtl_0|auto_generated|ram_block1a1  & ((!\alu|Add1~1 ) # (!\ALUSrcmux[1]|y~0_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\ALUSrcmux[1]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~1 ),
	.combout(\alu|Add1~2_combout ),
	.cout(\alu|Add1~3 ));
// synopsys translate_off
defparam \alu|Add1~2 .lut_mask = 16'h9617;
defparam \alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N4
cycloneii_lcell_comb \alu|Add1~4 (
// Equation(s):
// \alu|Add1~4_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a2  $ (\ALUSrcmux[2]|y~0_combout  $ (!\alu|Add1~3 )))) # (GND)
// \alu|Add1~5  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a2  & ((\ALUSrcmux[2]|y~0_combout ) # (!\alu|Add1~3 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a2  & (\ALUSrcmux[2]|y~0_combout  & !\alu|Add1~3 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ALUSrcmux[2]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~3 ),
	.combout(\alu|Add1~4_combout ),
	.cout(\alu|Add1~5 ));
// synopsys translate_off
defparam \alu|Add1~4 .lut_mask = 16'h698E;
defparam \alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N6
cycloneii_lcell_comb \alu|Add1~6 (
// Equation(s):
// \alu|Add1~6_combout  = (\register|data_rtl_0|auto_generated|ram_block1a3  & ((\ALUSrcmux[3]|y~0_combout  & (\alu|Add1~5  & VCC)) # (!\ALUSrcmux[3]|y~0_combout  & (!\alu|Add1~5 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a3  & 
// ((\ALUSrcmux[3]|y~0_combout  & (!\alu|Add1~5 )) # (!\ALUSrcmux[3]|y~0_combout  & ((\alu|Add1~5 ) # (GND)))))
// \alu|Add1~7  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a3  & (!\ALUSrcmux[3]|y~0_combout  & !\alu|Add1~5 )) # (!\register|data_rtl_0|auto_generated|ram_block1a3  & ((!\alu|Add1~5 ) # (!\ALUSrcmux[3]|y~0_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\ALUSrcmux[3]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~5 ),
	.combout(\alu|Add1~6_combout ),
	.cout(\alu|Add1~7 ));
// synopsys translate_off
defparam \alu|Add1~6 .lut_mask = 16'h9617;
defparam \alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N8
cycloneii_lcell_comb \alu|Add1~8 (
// Equation(s):
// \alu|Add1~8_combout  = ((\ALUSrcmux[4]|y~0_combout  $ (\register|data_rtl_0|auto_generated|ram_block1a4  $ (!\alu|Add1~7 )))) # (GND)
// \alu|Add1~9  = CARRY((\ALUSrcmux[4]|y~0_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a4 ) # (!\alu|Add1~7 ))) # (!\ALUSrcmux[4]|y~0_combout  & (\register|data_rtl_0|auto_generated|ram_block1a4  & !\alu|Add1~7 )))

	.dataa(\ALUSrcmux[4]|y~0_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~7 ),
	.combout(\alu|Add1~8_combout ),
	.cout(\alu|Add1~9 ));
// synopsys translate_off
defparam \alu|Add1~8 .lut_mask = 16'h698E;
defparam \alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N10
cycloneii_lcell_comb \alu|Add1~10 (
// Equation(s):
// \alu|Add1~10_combout  = (\ALUSrcmux[5]|y~0_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a5  & (\alu|Add1~9  & VCC)) # (!\register|data_rtl_0|auto_generated|ram_block1a5  & (!\alu|Add1~9 )))) # (!\ALUSrcmux[5]|y~0_combout  & 
// ((\register|data_rtl_0|auto_generated|ram_block1a5  & (!\alu|Add1~9 )) # (!\register|data_rtl_0|auto_generated|ram_block1a5  & ((\alu|Add1~9 ) # (GND)))))
// \alu|Add1~11  = CARRY((\ALUSrcmux[5]|y~0_combout  & (!\register|data_rtl_0|auto_generated|ram_block1a5  & !\alu|Add1~9 )) # (!\ALUSrcmux[5]|y~0_combout  & ((!\alu|Add1~9 ) # (!\register|data_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\ALUSrcmux[5]|y~0_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~9 ),
	.combout(\alu|Add1~10_combout ),
	.cout(\alu|Add1~11 ));
// synopsys translate_off
defparam \alu|Add1~10 .lut_mask = 16'h9617;
defparam \alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N12
cycloneii_lcell_comb \alu|Add1~12 (
// Equation(s):
// \alu|Add1~12_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a6  $ (\ALUSrcmux[6]|y~0_combout  $ (!\alu|Add1~11 )))) # (GND)
// \alu|Add1~13  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a6  & ((\ALUSrcmux[6]|y~0_combout ) # (!\alu|Add1~11 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a6  & (\ALUSrcmux[6]|y~0_combout  & !\alu|Add1~11 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\ALUSrcmux[6]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~11 ),
	.combout(\alu|Add1~12_combout ),
	.cout(\alu|Add1~13 ));
// synopsys translate_off
defparam \alu|Add1~12 .lut_mask = 16'h698E;
defparam \alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N14
cycloneii_lcell_comb \alu|Add1~14 (
// Equation(s):
// \alu|Add1~14_combout  = (\register|data_rtl_0|auto_generated|ram_block1a7  & ((\ALUSrcmux[7]|y~0_combout  & (\alu|Add1~13  & VCC)) # (!\ALUSrcmux[7]|y~0_combout  & (!\alu|Add1~13 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a7  & 
// ((\ALUSrcmux[7]|y~0_combout  & (!\alu|Add1~13 )) # (!\ALUSrcmux[7]|y~0_combout  & ((\alu|Add1~13 ) # (GND)))))
// \alu|Add1~15  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a7  & (!\ALUSrcmux[7]|y~0_combout  & !\alu|Add1~13 )) # (!\register|data_rtl_0|auto_generated|ram_block1a7  & ((!\alu|Add1~13 ) # (!\ALUSrcmux[7]|y~0_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\ALUSrcmux[7]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~13 ),
	.combout(\alu|Add1~14_combout ),
	.cout(\alu|Add1~15 ));
// synopsys translate_off
defparam \alu|Add1~14 .lut_mask = 16'h9617;
defparam \alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N16
cycloneii_lcell_comb \alu|Add1~16 (
// Equation(s):
// \alu|Add1~16_combout  = ((\ALUSrcmux[8]|y~0_combout  $ (\register|data_rtl_0|auto_generated|ram_block1a8  $ (!\alu|Add1~15 )))) # (GND)
// \alu|Add1~17  = CARRY((\ALUSrcmux[8]|y~0_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a8 ) # (!\alu|Add1~15 ))) # (!\ALUSrcmux[8]|y~0_combout  & (\register|data_rtl_0|auto_generated|ram_block1a8  & !\alu|Add1~15 )))

	.dataa(\ALUSrcmux[8]|y~0_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~15 ),
	.combout(\alu|Add1~16_combout ),
	.cout(\alu|Add1~17 ));
// synopsys translate_off
defparam \alu|Add1~16 .lut_mask = 16'h698E;
defparam \alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N18
cycloneii_lcell_comb \alu|Add1~18 (
// Equation(s):
// \alu|Add1~18_combout  = (\ALUSrcmux[9]|y~0_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a9  & (\alu|Add1~17  & VCC)) # (!\register|data_rtl_0|auto_generated|ram_block1a9  & (!\alu|Add1~17 )))) # (!\ALUSrcmux[9]|y~0_combout  & 
// ((\register|data_rtl_0|auto_generated|ram_block1a9  & (!\alu|Add1~17 )) # (!\register|data_rtl_0|auto_generated|ram_block1a9  & ((\alu|Add1~17 ) # (GND)))))
// \alu|Add1~19  = CARRY((\ALUSrcmux[9]|y~0_combout  & (!\register|data_rtl_0|auto_generated|ram_block1a9  & !\alu|Add1~17 )) # (!\ALUSrcmux[9]|y~0_combout  & ((!\alu|Add1~17 ) # (!\register|data_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\ALUSrcmux[9]|y~0_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~17 ),
	.combout(\alu|Add1~18_combout ),
	.cout(\alu|Add1~19 ));
// synopsys translate_off
defparam \alu|Add1~18 .lut_mask = 16'h9617;
defparam \alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N20
cycloneii_lcell_comb \alu|Add1~20 (
// Equation(s):
// \alu|Add1~20_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a10  $ (\ALUSrcmux[10]|y~0_combout  $ (!\alu|Add1~19 )))) # (GND)
// \alu|Add1~21  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a10  & ((\ALUSrcmux[10]|y~0_combout ) # (!\alu|Add1~19 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a10  & (\ALUSrcmux[10]|y~0_combout  & !\alu|Add1~19 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\ALUSrcmux[10]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~19 ),
	.combout(\alu|Add1~20_combout ),
	.cout(\alu|Add1~21 ));
// synopsys translate_off
defparam \alu|Add1~20 .lut_mask = 16'h698E;
defparam \alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N22
cycloneii_lcell_comb \alu|Add1~22 (
// Equation(s):
// \alu|Add1~22_combout  = (\register|data_rtl_0|auto_generated|ram_block1a11  & ((\ALUSrcmux[11]|y~0_combout  & (\alu|Add1~21  & VCC)) # (!\ALUSrcmux[11]|y~0_combout  & (!\alu|Add1~21 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a11  & 
// ((\ALUSrcmux[11]|y~0_combout  & (!\alu|Add1~21 )) # (!\ALUSrcmux[11]|y~0_combout  & ((\alu|Add1~21 ) # (GND)))))
// \alu|Add1~23  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a11  & (!\ALUSrcmux[11]|y~0_combout  & !\alu|Add1~21 )) # (!\register|data_rtl_0|auto_generated|ram_block1a11  & ((!\alu|Add1~21 ) # (!\ALUSrcmux[11]|y~0_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\ALUSrcmux[11]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~21 ),
	.combout(\alu|Add1~22_combout ),
	.cout(\alu|Add1~23 ));
// synopsys translate_off
defparam \alu|Add1~22 .lut_mask = 16'h9617;
defparam \alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N24
cycloneii_lcell_comb \alu|Add1~24 (
// Equation(s):
// \alu|Add1~24_combout  = ((\ALUSrcmux[12]|y~0_combout  $ (\register|data_rtl_0|auto_generated|ram_block1a12  $ (!\alu|Add1~23 )))) # (GND)
// \alu|Add1~25  = CARRY((\ALUSrcmux[12]|y~0_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a12 ) # (!\alu|Add1~23 ))) # (!\ALUSrcmux[12]|y~0_combout  & (\register|data_rtl_0|auto_generated|ram_block1a12  & !\alu|Add1~23 )))

	.dataa(\ALUSrcmux[12]|y~0_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~23 ),
	.combout(\alu|Add1~24_combout ),
	.cout(\alu|Add1~25 ));
// synopsys translate_off
defparam \alu|Add1~24 .lut_mask = 16'h698E;
defparam \alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N26
cycloneii_lcell_comb \alu|Add1~26 (
// Equation(s):
// \alu|Add1~26_combout  = (\register|data_rtl_0|auto_generated|ram_block1a13  & ((\ALUSrcmux[13]|y~0_combout  & (\alu|Add1~25  & VCC)) # (!\ALUSrcmux[13]|y~0_combout  & (!\alu|Add1~25 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a13  & 
// ((\ALUSrcmux[13]|y~0_combout  & (!\alu|Add1~25 )) # (!\ALUSrcmux[13]|y~0_combout  & ((\alu|Add1~25 ) # (GND)))))
// \alu|Add1~27  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a13  & (!\ALUSrcmux[13]|y~0_combout  & !\alu|Add1~25 )) # (!\register|data_rtl_0|auto_generated|ram_block1a13  & ((!\alu|Add1~25 ) # (!\ALUSrcmux[13]|y~0_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\ALUSrcmux[13]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~25 ),
	.combout(\alu|Add1~26_combout ),
	.cout(\alu|Add1~27 ));
// synopsys translate_off
defparam \alu|Add1~26 .lut_mask = 16'h9617;
defparam \alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N28
cycloneii_lcell_comb \alu|Add1~28 (
// Equation(s):
// \alu|Add1~28_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a14  $ (\ALUSrcmux[14]|y~0_combout  $ (!\alu|Add1~27 )))) # (GND)
// \alu|Add1~29  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a14  & ((\ALUSrcmux[14]|y~0_combout ) # (!\alu|Add1~27 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a14  & (\ALUSrcmux[14]|y~0_combout  & !\alu|Add1~27 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\ALUSrcmux[14]|y~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~27 ),
	.combout(\alu|Add1~28_combout ),
	.cout(\alu|Add1~29 ));
// synopsys translate_off
defparam \alu|Add1~28 .lut_mask = 16'h698E;
defparam \alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N30
cycloneii_lcell_comb \alu|Add1~30 (
// Equation(s):
// \alu|Add1~30_combout  = (\ALUSrcmux[15]|y~0_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a15  & (\alu|Add1~29  & VCC)) # (!\register|data_rtl_0|auto_generated|ram_block1a15  & (!\alu|Add1~29 )))) # (!\ALUSrcmux[15]|y~0_combout  & 
// ((\register|data_rtl_0|auto_generated|ram_block1a15  & (!\alu|Add1~29 )) # (!\register|data_rtl_0|auto_generated|ram_block1a15  & ((\alu|Add1~29 ) # (GND)))))
// \alu|Add1~31  = CARRY((\ALUSrcmux[15]|y~0_combout  & (!\register|data_rtl_0|auto_generated|ram_block1a15  & !\alu|Add1~29 )) # (!\ALUSrcmux[15]|y~0_combout  & ((!\alu|Add1~29 ) # (!\register|data_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\ALUSrcmux[15]|y~0_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~29 ),
	.combout(\alu|Add1~30_combout ),
	.cout(\alu|Add1~31 ));
// synopsys translate_off
defparam \alu|Add1~30 .lut_mask = 16'h9617;
defparam \alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N0
cycloneii_lcell_comb \alu|Add1~32 (
// Equation(s):
// \alu|Add1~32_combout  = ((\ALUSrcmux[16]|y~2_combout  $ (\register|data_rtl_0|auto_generated|ram_block1a16  $ (!\alu|Add1~31 )))) # (GND)
// \alu|Add1~33  = CARRY((\ALUSrcmux[16]|y~2_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a16 ) # (!\alu|Add1~31 ))) # (!\ALUSrcmux[16]|y~2_combout  & (\register|data_rtl_0|auto_generated|ram_block1a16  & !\alu|Add1~31 )))

	.dataa(\ALUSrcmux[16]|y~2_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~31 ),
	.combout(\alu|Add1~32_combout ),
	.cout(\alu|Add1~33 ));
// synopsys translate_off
defparam \alu|Add1~32 .lut_mask = 16'h698E;
defparam \alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N2
cycloneii_lcell_comb \alu|Add1~34 (
// Equation(s):
// \alu|Add1~34_combout  = (\ALUSrcmux[17]|y~2_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a17  & (\alu|Add1~33  & VCC)) # (!\register|data_rtl_0|auto_generated|ram_block1a17  & (!\alu|Add1~33 )))) # (!\ALUSrcmux[17]|y~2_combout  & 
// ((\register|data_rtl_0|auto_generated|ram_block1a17  & (!\alu|Add1~33 )) # (!\register|data_rtl_0|auto_generated|ram_block1a17  & ((\alu|Add1~33 ) # (GND)))))
// \alu|Add1~35  = CARRY((\ALUSrcmux[17]|y~2_combout  & (!\register|data_rtl_0|auto_generated|ram_block1a17  & !\alu|Add1~33 )) # (!\ALUSrcmux[17]|y~2_combout  & ((!\alu|Add1~33 ) # (!\register|data_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\ALUSrcmux[17]|y~2_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~33 ),
	.combout(\alu|Add1~34_combout ),
	.cout(\alu|Add1~35 ));
// synopsys translate_off
defparam \alu|Add1~34 .lut_mask = 16'h9617;
defparam \alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N4
cycloneii_lcell_comb \alu|Add1~36 (
// Equation(s):
// \alu|Add1~36_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a18  $ (\ALUSrcmux[18]|y~2_combout  $ (!\alu|Add1~35 )))) # (GND)
// \alu|Add1~37  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a18  & ((\ALUSrcmux[18]|y~2_combout ) # (!\alu|Add1~35 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a18  & (\ALUSrcmux[18]|y~2_combout  & !\alu|Add1~35 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\ALUSrcmux[18]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~35 ),
	.combout(\alu|Add1~36_combout ),
	.cout(\alu|Add1~37 ));
// synopsys translate_off
defparam \alu|Add1~36 .lut_mask = 16'h698E;
defparam \alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N6
cycloneii_lcell_comb \alu|Add1~38 (
// Equation(s):
// \alu|Add1~38_combout  = (\ALUSrcmux[19]|y~2_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a19  & (\alu|Add1~37  & VCC)) # (!\register|data_rtl_0|auto_generated|ram_block1a19  & (!\alu|Add1~37 )))) # (!\ALUSrcmux[19]|y~2_combout  & 
// ((\register|data_rtl_0|auto_generated|ram_block1a19  & (!\alu|Add1~37 )) # (!\register|data_rtl_0|auto_generated|ram_block1a19  & ((\alu|Add1~37 ) # (GND)))))
// \alu|Add1~39  = CARRY((\ALUSrcmux[19]|y~2_combout  & (!\register|data_rtl_0|auto_generated|ram_block1a19  & !\alu|Add1~37 )) # (!\ALUSrcmux[19]|y~2_combout  & ((!\alu|Add1~37 ) # (!\register|data_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\ALUSrcmux[19]|y~2_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~37 ),
	.combout(\alu|Add1~38_combout ),
	.cout(\alu|Add1~39 ));
// synopsys translate_off
defparam \alu|Add1~38 .lut_mask = 16'h9617;
defparam \alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N8
cycloneii_lcell_comb \alu|Add1~40 (
// Equation(s):
// \alu|Add1~40_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a20  $ (\ALUSrcmux[20]|y~2_combout  $ (!\alu|Add1~39 )))) # (GND)
// \alu|Add1~41  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a20  & ((\ALUSrcmux[20]|y~2_combout ) # (!\alu|Add1~39 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a20  & (\ALUSrcmux[20]|y~2_combout  & !\alu|Add1~39 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\ALUSrcmux[20]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~39 ),
	.combout(\alu|Add1~40_combout ),
	.cout(\alu|Add1~41 ));
// synopsys translate_off
defparam \alu|Add1~40 .lut_mask = 16'h698E;
defparam \alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N10
cycloneii_lcell_comb \alu|Add1~42 (
// Equation(s):
// \alu|Add1~42_combout  = (\register|data_rtl_0|auto_generated|ram_block1a21  & ((\ALUSrcmux[21]|y~2_combout  & (\alu|Add1~41  & VCC)) # (!\ALUSrcmux[21]|y~2_combout  & (!\alu|Add1~41 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a21  & 
// ((\ALUSrcmux[21]|y~2_combout  & (!\alu|Add1~41 )) # (!\ALUSrcmux[21]|y~2_combout  & ((\alu|Add1~41 ) # (GND)))))
// \alu|Add1~43  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a21  & (!\ALUSrcmux[21]|y~2_combout  & !\alu|Add1~41 )) # (!\register|data_rtl_0|auto_generated|ram_block1a21  & ((!\alu|Add1~41 ) # (!\ALUSrcmux[21]|y~2_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\ALUSrcmux[21]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~41 ),
	.combout(\alu|Add1~42_combout ),
	.cout(\alu|Add1~43 ));
// synopsys translate_off
defparam \alu|Add1~42 .lut_mask = 16'h9617;
defparam \alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N12
cycloneii_lcell_comb \alu|Add1~44 (
// Equation(s):
// \alu|Add1~44_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a22  $ (\ALUSrcmux[22]|y~2_combout  $ (!\alu|Add1~43 )))) # (GND)
// \alu|Add1~45  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a22  & ((\ALUSrcmux[22]|y~2_combout ) # (!\alu|Add1~43 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a22  & (\ALUSrcmux[22]|y~2_combout  & !\alu|Add1~43 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\ALUSrcmux[22]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~43 ),
	.combout(\alu|Add1~44_combout ),
	.cout(\alu|Add1~45 ));
// synopsys translate_off
defparam \alu|Add1~44 .lut_mask = 16'h698E;
defparam \alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N14
cycloneii_lcell_comb \alu|Add1~46 (
// Equation(s):
// \alu|Add1~46_combout  = (\register|data_rtl_0|auto_generated|ram_block1a23  & ((\ALUSrcmux[23]|y~2_combout  & (\alu|Add1~45  & VCC)) # (!\ALUSrcmux[23]|y~2_combout  & (!\alu|Add1~45 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a23  & 
// ((\ALUSrcmux[23]|y~2_combout  & (!\alu|Add1~45 )) # (!\ALUSrcmux[23]|y~2_combout  & ((\alu|Add1~45 ) # (GND)))))
// \alu|Add1~47  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a23  & (!\ALUSrcmux[23]|y~2_combout  & !\alu|Add1~45 )) # (!\register|data_rtl_0|auto_generated|ram_block1a23  & ((!\alu|Add1~45 ) # (!\ALUSrcmux[23]|y~2_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\ALUSrcmux[23]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~45 ),
	.combout(\alu|Add1~46_combout ),
	.cout(\alu|Add1~47 ));
// synopsys translate_off
defparam \alu|Add1~46 .lut_mask = 16'h9617;
defparam \alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N16
cycloneii_lcell_comb \alu|Add1~48 (
// Equation(s):
// \alu|Add1~48_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a24  $ (\ALUSrcmux[24]|y~2_combout  $ (!\alu|Add1~47 )))) # (GND)
// \alu|Add1~49  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a24  & ((\ALUSrcmux[24]|y~2_combout ) # (!\alu|Add1~47 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a24  & (\ALUSrcmux[24]|y~2_combout  & !\alu|Add1~47 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\ALUSrcmux[24]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~47 ),
	.combout(\alu|Add1~48_combout ),
	.cout(\alu|Add1~49 ));
// synopsys translate_off
defparam \alu|Add1~48 .lut_mask = 16'h698E;
defparam \alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N18
cycloneii_lcell_comb \alu|Add1~50 (
// Equation(s):
// \alu|Add1~50_combout  = (\ALUSrcmux[25]|y~2_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a25  & (\alu|Add1~49  & VCC)) # (!\register|data_rtl_0|auto_generated|ram_block1a25  & (!\alu|Add1~49 )))) # (!\ALUSrcmux[25]|y~2_combout  & 
// ((\register|data_rtl_0|auto_generated|ram_block1a25  & (!\alu|Add1~49 )) # (!\register|data_rtl_0|auto_generated|ram_block1a25  & ((\alu|Add1~49 ) # (GND)))))
// \alu|Add1~51  = CARRY((\ALUSrcmux[25]|y~2_combout  & (!\register|data_rtl_0|auto_generated|ram_block1a25  & !\alu|Add1~49 )) # (!\ALUSrcmux[25]|y~2_combout  & ((!\alu|Add1~49 ) # (!\register|data_rtl_0|auto_generated|ram_block1a25 ))))

	.dataa(\ALUSrcmux[25]|y~2_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~49 ),
	.combout(\alu|Add1~50_combout ),
	.cout(\alu|Add1~51 ));
// synopsys translate_off
defparam \alu|Add1~50 .lut_mask = 16'h9617;
defparam \alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N20
cycloneii_lcell_comb \alu|Add1~52 (
// Equation(s):
// \alu|Add1~52_combout  = ((\ALUSrcmux[26]|y~2_combout  $ (\register|data_rtl_0|auto_generated|ram_block1a26  $ (!\alu|Add1~51 )))) # (GND)
// \alu|Add1~53  = CARRY((\ALUSrcmux[26]|y~2_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a26 ) # (!\alu|Add1~51 ))) # (!\ALUSrcmux[26]|y~2_combout  & (\register|data_rtl_0|auto_generated|ram_block1a26  & !\alu|Add1~51 )))

	.dataa(\ALUSrcmux[26]|y~2_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~51 ),
	.combout(\alu|Add1~52_combout ),
	.cout(\alu|Add1~53 ));
// synopsys translate_off
defparam \alu|Add1~52 .lut_mask = 16'h698E;
defparam \alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N22
cycloneii_lcell_comb \alu|Add1~54 (
// Equation(s):
// \alu|Add1~54_combout  = (\register|data_rtl_0|auto_generated|ram_block1a27  & ((\ALUSrcmux[27]|y~2_combout  & (\alu|Add1~53  & VCC)) # (!\ALUSrcmux[27]|y~2_combout  & (!\alu|Add1~53 )))) # (!\register|data_rtl_0|auto_generated|ram_block1a27  & 
// ((\ALUSrcmux[27]|y~2_combout  & (!\alu|Add1~53 )) # (!\ALUSrcmux[27]|y~2_combout  & ((\alu|Add1~53 ) # (GND)))))
// \alu|Add1~55  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a27  & (!\ALUSrcmux[27]|y~2_combout  & !\alu|Add1~53 )) # (!\register|data_rtl_0|auto_generated|ram_block1a27  & ((!\alu|Add1~53 ) # (!\ALUSrcmux[27]|y~2_combout ))))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\ALUSrcmux[27]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~53 ),
	.combout(\alu|Add1~54_combout ),
	.cout(\alu|Add1~55 ));
// synopsys translate_off
defparam \alu|Add1~54 .lut_mask = 16'h9617;
defparam \alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N24
cycloneii_lcell_comb \alu|Add1~56 (
// Equation(s):
// \alu|Add1~56_combout  = ((\register|data_rtl_0|auto_generated|ram_block1a28  $ (\ALUSrcmux[28]|y~2_combout  $ (!\alu|Add1~55 )))) # (GND)
// \alu|Add1~57  = CARRY((\register|data_rtl_0|auto_generated|ram_block1a28  & ((\ALUSrcmux[28]|y~2_combout ) # (!\alu|Add1~55 ))) # (!\register|data_rtl_0|auto_generated|ram_block1a28  & (\ALUSrcmux[28]|y~2_combout  & !\alu|Add1~55 )))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\ALUSrcmux[28]|y~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~55 ),
	.combout(\alu|Add1~56_combout ),
	.cout(\alu|Add1~57 ));
// synopsys translate_off
defparam \alu|Add1~56 .lut_mask = 16'h698E;
defparam \alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N26
cycloneii_lcell_comb \alu|Add1~58 (
// Equation(s):
// \alu|Add1~58_combout  = (\ALUSrcmux[29]|y~2_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a29  & (\alu|Add1~57  & VCC)) # (!\register|data_rtl_0|auto_generated|ram_block1a29  & (!\alu|Add1~57 )))) # (!\ALUSrcmux[29]|y~2_combout  & 
// ((\register|data_rtl_0|auto_generated|ram_block1a29  & (!\alu|Add1~57 )) # (!\register|data_rtl_0|auto_generated|ram_block1a29  & ((\alu|Add1~57 ) # (GND)))))
// \alu|Add1~59  = CARRY((\ALUSrcmux[29]|y~2_combout  & (!\register|data_rtl_0|auto_generated|ram_block1a29  & !\alu|Add1~57 )) # (!\ALUSrcmux[29]|y~2_combout  & ((!\alu|Add1~57 ) # (!\register|data_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\ALUSrcmux[29]|y~2_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~57 ),
	.combout(\alu|Add1~58_combout ),
	.cout(\alu|Add1~59 ));
// synopsys translate_off
defparam \alu|Add1~58 .lut_mask = 16'h9617;
defparam \alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N28
cycloneii_lcell_comb \alu|Add1~60 (
// Equation(s):
// \alu|Add1~60_combout  = ((\ALUSrcmux[30]|y~2_combout  $ (\register|data_rtl_0|auto_generated|ram_block1a30  $ (!\alu|Add1~59 )))) # (GND)
// \alu|Add1~61  = CARRY((\ALUSrcmux[30]|y~2_combout  & ((\register|data_rtl_0|auto_generated|ram_block1a30 ) # (!\alu|Add1~59 ))) # (!\ALUSrcmux[30]|y~2_combout  & (\register|data_rtl_0|auto_generated|ram_block1a30  & !\alu|Add1~59 )))

	.dataa(\ALUSrcmux[30]|y~2_combout ),
	.datab(\register|data_rtl_0|auto_generated|ram_block1a30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add1~59 ),
	.combout(\alu|Add1~60_combout ),
	.cout(\alu|Add1~61 ));
// synopsys translate_off
defparam \alu|Add1~60 .lut_mask = 16'h698E;
defparam \alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N30
cycloneii_lcell_comb \alu|Add1~62 (
// Equation(s):
// \alu|Add1~62_combout  = \register|data_rtl_0|auto_generated|ram_block1a31  $ (\alu|Add1~61  $ (\ALUSrcmux[31]|y~2_combout ))

	.dataa(\register|data_rtl_0|auto_generated|ram_block1a31 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALUSrcmux[31]|y~2_combout ),
	.cin(\alu|Add1~61 ),
	.combout(\alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add1~62 .lut_mask = 16'hA55A;
defparam \alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N10
cycloneii_lcell_comb \MemToRegmux[31]|y~0 (
// Equation(s):
// \MemToRegmux[31]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~62_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\alu|Add1~62_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[31]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[31]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[31]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N12
cycloneii_lcell_comb \MemToRegmux[30]|y~0 (
// Equation(s):
// \MemToRegmux[30]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~60_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\alu|Add1~60_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[30]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[30]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[30]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N2
cycloneii_lcell_comb \MemToRegmux[29]|y~0 (
// Equation(s):
// \MemToRegmux[29]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~58_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datac(vcc),
	.datad(\alu|Add1~58_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[29]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[29]|y~0 .lut_mask = 16'hEE44;
defparam \MemToRegmux[29]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N16
cycloneii_lcell_comb \MemToRegmux[28]|y~0 (
// Equation(s):
// \MemToRegmux[28]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~56_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(vcc),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\control|Decoder0~2_combout ),
	.datad(\alu|Add1~56_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[28]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[28]|y~0 .lut_mask = 16'hFC0C;
defparam \MemToRegmux[28]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N18
cycloneii_lcell_comb \MemToRegmux[27]|y~0 (
// Equation(s):
// \MemToRegmux[27]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~54_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(vcc),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\control|Decoder0~2_combout ),
	.datad(\alu|Add1~54_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[27]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[27]|y~0 .lut_mask = 16'hFC0C;
defparam \MemToRegmux[27]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N22
cycloneii_lcell_comb \MemToRegmux[26]|y~0 (
// Equation(s):
// \MemToRegmux[26]|y~0_combout  = (\control|Decoder0~2_combout  & (\alu|Add1~52_combout )) # (!\control|Decoder0~2_combout  & ((\data|mem_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(vcc),
	.datab(\control|Decoder0~2_combout ),
	.datac(\alu|Add1~52_combout ),
	.datad(\data|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\MemToRegmux[26]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[26]|y~0 .lut_mask = 16'hF3C0;
defparam \MemToRegmux[26]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N28
cycloneii_lcell_comb \MemToRegmux[25]|y~0 (
// Equation(s):
// \MemToRegmux[25]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~50_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a25 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\alu|Add1~50_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[25]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[25]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[25]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N16
cycloneii_lcell_comb \MemToRegmux[24]|y~0 (
// Equation(s):
// \MemToRegmux[24]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~48_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(vcc),
	.datab(\control|Decoder0~2_combout ),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\alu|Add1~48_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[24]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[24]|y~0 .lut_mask = 16'hFC30;
defparam \MemToRegmux[24]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N22
cycloneii_lcell_comb \MemToRegmux[23]|y~0 (
// Equation(s):
// \MemToRegmux[23]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~46_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\alu|Add1~46_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[23]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[23]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[23]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N18
cycloneii_lcell_comb \ALUSrcmux[22]|y~2 (
// Equation(s):
// \ALUSrcmux[22]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a22 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ALUSrcmux[22]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[22]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[22]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N24
cycloneii_lcell_comb \MemToRegmux[22]|y~0 (
// Equation(s):
// \MemToRegmux[22]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~44_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(\data|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datab(vcc),
	.datac(\control|Decoder0~2_combout ),
	.datad(\alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[22]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[22]|y~0 .lut_mask = 16'hFA0A;
defparam \MemToRegmux[22]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N30
cycloneii_lcell_comb \MemToRegmux[21]|y~0 (
// Equation(s):
// \MemToRegmux[21]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~42_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\alu|Add1~42_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[21]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[21]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[21]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N20
cycloneii_lcell_comb \MemToRegmux[20]|y~0 (
// Equation(s):
// \MemToRegmux[20]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~40_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\alu|Add1~40_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[20]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[20]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[20]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N14
cycloneii_lcell_comb \MemToRegmux[19]|y~0 (
// Equation(s):
// \MemToRegmux[19]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~38_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\alu|Add1~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MemToRegmux[19]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[19]|y~0 .lut_mask = 16'hE4E4;
defparam \MemToRegmux[19]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N2
cycloneii_lcell_comb \ALUSrcmux[18]|y~2 (
// Equation(s):
// \ALUSrcmux[18]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\ALUSrcmux[18]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[18]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[18]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N0
cycloneii_lcell_comb \MemToRegmux[18]|y~0 (
// Equation(s):
// \MemToRegmux[18]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~36_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(\data|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(vcc),
	.datac(\control|Decoder0~2_combout ),
	.datad(\alu|Add1~36_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[18]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[18]|y~0 .lut_mask = 16'hFA0A;
defparam \MemToRegmux[18]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N6
cycloneii_lcell_comb \MemToRegmux[17]|y~0 (
// Equation(s):
// \MemToRegmux[17]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~34_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\alu|Add1~34_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[17]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[17]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[17]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y27_N4
cycloneii_lcell_comb \MemToRegmux[16]|y~0 (
// Equation(s):
// \MemToRegmux[16]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~32_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(vcc),
	.datad(\alu|Add1~32_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[16]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[16]|y~0 .lut_mask = 16'hEE44;
defparam \MemToRegmux[16]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N26
cycloneii_lcell_comb \MemToRegmux[15]|y~0 (
// Equation(s):
// \MemToRegmux[15]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~30_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\alu|Add1~30_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[15]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[15]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[15]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N8
cycloneii_lcell_comb \MemToRegmux[14]|y~0 (
// Equation(s):
// \MemToRegmux[14]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~28_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\alu|Add1~28_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[14]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[14]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[14]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N24
cycloneii_lcell_comb \ALUSrcmux[13]|y~0 (
// Equation(s):
// \ALUSrcmux[13]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a13 ))) # (!\control|Decoder0~0_combout  & (\code~combout [13])))) # (!\control|Decoder0~1_combout  & 
// (\code~combout [13]))

	.dataa(\code~combout [13]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ALUSrcmux[13]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[13]|y~0 .lut_mask = 16'hEA2A;
defparam \ALUSrcmux[13]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N18
cycloneii_lcell_comb \MemToRegmux[13]|y~0 (
// Equation(s):
// \MemToRegmux[13]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~26_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\data|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datab(vcc),
	.datac(\control|Decoder0~2_combout ),
	.datad(\alu|Add1~26_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[13]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[13]|y~0 .lut_mask = 16'hFA0A;
defparam \MemToRegmux[13]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N28
cycloneii_lcell_comb \MemToRegmux[12]|y~0 (
// Equation(s):
// \MemToRegmux[12]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~24_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\alu|Add1~24_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[12]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[12]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[12]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N30
cycloneii_lcell_comb \MemToRegmux[11]|y~0 (
// Equation(s):
// \MemToRegmux[11]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~22_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datac(vcc),
	.datad(\alu|Add1~22_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[11]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[11]|y~0 .lut_mask = 16'hEE44;
defparam \MemToRegmux[11]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N12
cycloneii_lcell_comb \MemToRegmux[10]|y~0 (
// Equation(s):
// \MemToRegmux[10]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~20_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\alu|Add1~20_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[10]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[10]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[10]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N6
cycloneii_lcell_comb \MemToRegmux[9]|y~0 (
// Equation(s):
// \MemToRegmux[9]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~18_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a9 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\alu|Add1~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MemToRegmux[9]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[9]|y~0 .lut_mask = 16'hE4E4;
defparam \MemToRegmux[9]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N26
cycloneii_lcell_comb \MemToRegmux[8]|y~0 (
// Equation(s):
// \MemToRegmux[8]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~16_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\alu|Add1~16_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[8]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[8]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[8]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N0
cycloneii_lcell_comb \MemToRegmux[7]|y~0 (
// Equation(s):
// \MemToRegmux[7]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~14_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\alu|Add1~14_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[7]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[7]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[7]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cycloneii_lcell_comb \ALUSrcmux[6]|y~0 (
// Equation(s):
// \ALUSrcmux[6]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a6 ))) # (!\control|Decoder0~1_combout  & (\code~combout [6])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [6]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [6]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ALUSrcmux[6]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[6]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[6]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N20
cycloneii_lcell_comb \MemToRegmux[6]|y~0 (
// Equation(s):
// \MemToRegmux[6]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~12_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(vcc),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\control|Decoder0~2_combout ),
	.datad(\alu|Add1~12_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[6]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[6]|y~0 .lut_mask = 16'hFC0C;
defparam \MemToRegmux[6]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N14
cycloneii_lcell_comb \MemToRegmux[5]|y~0 (
// Equation(s):
// \MemToRegmux[5]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~10_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(\data|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\alu|Add1~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MemToRegmux[5]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[5]|y~0 .lut_mask = 16'hE4E4;
defparam \MemToRegmux[5]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N24
cycloneii_lcell_comb \MemToRegmux[4]|y~0 (
// Equation(s):
// \MemToRegmux[4]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~8_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\alu|Add1~8_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[4]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[4]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[4]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cycloneii_lcell_comb \ALUSrcmux[3]|y~0 (
// Equation(s):
// \ALUSrcmux[3]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a3 ))) # (!\control|Decoder0~1_combout  & (\code~combout [3])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [3]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [3]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ALUSrcmux[3]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[3]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[3]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N22
cycloneii_lcell_comb \MemToRegmux[3]|y~0 (
// Equation(s):
// \MemToRegmux[3]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~6_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[3]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[3]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[3]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cycloneii_lcell_comb \ALUSrcmux[2]|y~0 (
// Equation(s):
// \ALUSrcmux[2]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a2 ))) # (!\control|Decoder0~0_combout  & (\code~combout [2])))) # (!\control|Decoder0~1_combout  & 
// (\code~combout [2]))

	.dataa(\code~combout [2]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ALUSrcmux[2]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[2]|y~0 .lut_mask = 16'hEA2A;
defparam \ALUSrcmux[2]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N16
cycloneii_lcell_comb \MemToRegmux[2]|y~0 (
// Equation(s):
// \MemToRegmux[2]|y~0_combout  = (\control|Decoder0~2_combout  & (\alu|Add1~4_combout )) # (!\control|Decoder0~2_combout  & ((\data|mem_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\alu|Add1~4_combout ),
	.datad(\data|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\MemToRegmux[2]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[2]|y~0 .lut_mask = 16'hF5A0;
defparam \MemToRegmux[2]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cycloneii_lcell_comb \ALUSrcmux[1]|y~0 (
// Equation(s):
// \ALUSrcmux[1]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a1 ))) # (!\control|Decoder0~1_combout  & (\code~combout [1])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [1]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [1]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ALUSrcmux[1]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[1]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[1]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y28_N0
cycloneii_lcell_comb \MemToRegmux[0]|y~0 (
// Equation(s):
// \MemToRegmux[0]|y~0_combout  = (\control|Decoder0~2_combout  & ((\alu|Add1~0_combout ))) # (!\control|Decoder0~2_combout  & (\data|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\control|Decoder0~2_combout ),
	.datab(vcc),
	.datac(\data|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\alu|Add1~0_combout ),
	.cin(gnd),
	.combout(\MemToRegmux[0]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemToRegmux[0]|y~0 .lut_mask = 16'hFA50;
defparam \MemToRegmux[0]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N0
cycloneii_lcell_comb \ALUSrcmux[0]|y~0 (
// Equation(s):
// \ALUSrcmux[0]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\control|Decoder0~0_combout  & (\code~combout [0])))) # (!\control|Decoder0~1_combout  & 
// (\code~combout [0]))

	.dataa(\code~combout [0]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ALUSrcmux[0]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[0]|y~0 .lut_mask = 16'hEA2A;
defparam \ALUSrcmux[0]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[4]));
// synopsys translate_off
defparam \code[4]~I .input_async_reset = "none";
defparam \code[4]~I .input_power_up = "low";
defparam \code[4]~I .input_register_mode = "none";
defparam \code[4]~I .input_sync_reset = "none";
defparam \code[4]~I .oe_async_reset = "none";
defparam \code[4]~I .oe_power_up = "low";
defparam \code[4]~I .oe_register_mode = "none";
defparam \code[4]~I .oe_sync_reset = "none";
defparam \code[4]~I .operation_mode = "input";
defparam \code[4]~I .output_async_reset = "none";
defparam \code[4]~I .output_power_up = "low";
defparam \code[4]~I .output_register_mode = "none";
defparam \code[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cycloneii_lcell_comb \ALUSrcmux[4]|y~0 (
// Equation(s):
// \ALUSrcmux[4]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a4 ))) # (!\control|Decoder0~1_combout  & (\code~combout [4])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [4]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [4]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ALUSrcmux[4]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[4]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[4]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[5]));
// synopsys translate_off
defparam \code[5]~I .input_async_reset = "none";
defparam \code[5]~I .input_power_up = "low";
defparam \code[5]~I .input_register_mode = "none";
defparam \code[5]~I .input_sync_reset = "none";
defparam \code[5]~I .oe_async_reset = "none";
defparam \code[5]~I .oe_power_up = "low";
defparam \code[5]~I .oe_register_mode = "none";
defparam \code[5]~I .oe_sync_reset = "none";
defparam \code[5]~I .operation_mode = "input";
defparam \code[5]~I .output_async_reset = "none";
defparam \code[5]~I .output_power_up = "low";
defparam \code[5]~I .output_register_mode = "none";
defparam \code[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cycloneii_lcell_comb \ALUSrcmux[5]|y~0 (
// Equation(s):
// \ALUSrcmux[5]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a5 ))) # (!\control|Decoder0~1_combout  & (\code~combout [5])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [5]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [5]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ALUSrcmux[5]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[5]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[5]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[8]));
// synopsys translate_off
defparam \code[8]~I .input_async_reset = "none";
defparam \code[8]~I .input_power_up = "low";
defparam \code[8]~I .input_register_mode = "none";
defparam \code[8]~I .input_sync_reset = "none";
defparam \code[8]~I .oe_async_reset = "none";
defparam \code[8]~I .oe_power_up = "low";
defparam \code[8]~I .oe_register_mode = "none";
defparam \code[8]~I .oe_sync_reset = "none";
defparam \code[8]~I .operation_mode = "input";
defparam \code[8]~I .output_async_reset = "none";
defparam \code[8]~I .output_power_up = "low";
defparam \code[8]~I .output_register_mode = "none";
defparam \code[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cycloneii_lcell_comb \ALUSrcmux[8]|y~0 (
// Equation(s):
// \ALUSrcmux[8]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a8 ))) # (!\control|Decoder0~1_combout  & (\code~combout [8])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [8]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [8]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\ALUSrcmux[8]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[8]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[8]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[9]));
// synopsys translate_off
defparam \code[9]~I .input_async_reset = "none";
defparam \code[9]~I .input_power_up = "low";
defparam \code[9]~I .input_register_mode = "none";
defparam \code[9]~I .input_sync_reset = "none";
defparam \code[9]~I .oe_async_reset = "none";
defparam \code[9]~I .oe_power_up = "low";
defparam \code[9]~I .oe_register_mode = "none";
defparam \code[9]~I .oe_sync_reset = "none";
defparam \code[9]~I .operation_mode = "input";
defparam \code[9]~I .output_async_reset = "none";
defparam \code[9]~I .output_power_up = "low";
defparam \code[9]~I .output_register_mode = "none";
defparam \code[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cycloneii_lcell_comb \ALUSrcmux[9]|y~0 (
// Equation(s):
// \ALUSrcmux[9]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & (\register|data_rtl_1|auto_generated|ram_block1a9 )) # (!\control|Decoder0~1_combout  & ((\code~combout [9]))))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [9]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\code~combout [9]),
	.cin(gnd),
	.combout(\ALUSrcmux[9]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[9]|y~0 .lut_mask = 16'hF780;
defparam \ALUSrcmux[9]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[12]));
// synopsys translate_off
defparam \code[12]~I .input_async_reset = "none";
defparam \code[12]~I .input_power_up = "low";
defparam \code[12]~I .input_register_mode = "none";
defparam \code[12]~I .input_sync_reset = "none";
defparam \code[12]~I .oe_async_reset = "none";
defparam \code[12]~I .oe_power_up = "low";
defparam \code[12]~I .oe_register_mode = "none";
defparam \code[12]~I .oe_sync_reset = "none";
defparam \code[12]~I .operation_mode = "input";
defparam \code[12]~I .output_async_reset = "none";
defparam \code[12]~I .output_power_up = "low";
defparam \code[12]~I .output_register_mode = "none";
defparam \code[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cycloneii_lcell_comb \ALUSrcmux[12]|y~0 (
// Equation(s):
// \ALUSrcmux[12]|y~0_combout  = (\control|Decoder0~0_combout  & ((\control|Decoder0~1_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a12 ))) # (!\control|Decoder0~1_combout  & (\code~combout [12])))) # (!\control|Decoder0~0_combout  & 
// (((\code~combout [12]))))

	.dataa(\control|Decoder0~0_combout ),
	.datab(\control|Decoder0~1_combout ),
	.datac(\code~combout [12]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ALUSrcmux[12]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[12]|y~0 .lut_mask = 16'hF870;
defparam \ALUSrcmux[12]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \code[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\code~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[15]));
// synopsys translate_off
defparam \code[15]~I .input_async_reset = "none";
defparam \code[15]~I .input_power_up = "low";
defparam \code[15]~I .input_register_mode = "none";
defparam \code[15]~I .input_sync_reset = "none";
defparam \code[15]~I .oe_async_reset = "none";
defparam \code[15]~I .oe_power_up = "low";
defparam \code[15]~I .oe_register_mode = "none";
defparam \code[15]~I .oe_sync_reset = "none";
defparam \code[15]~I .operation_mode = "input";
defparam \code[15]~I .output_async_reset = "none";
defparam \code[15]~I .output_power_up = "low";
defparam \code[15]~I .output_register_mode = "none";
defparam \code[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N16
cycloneii_lcell_comb \ALUSrcmux[15]|y~0 (
// Equation(s):
// \ALUSrcmux[15]|y~0_combout  = (\control|Decoder0~1_combout  & ((\control|Decoder0~0_combout  & ((\register|data_rtl_1|auto_generated|ram_block1a15 ))) # (!\control|Decoder0~0_combout  & (\code~combout [15])))) # (!\control|Decoder0~1_combout  & 
// (\code~combout [15]))

	.dataa(\code~combout [15]),
	.datab(\control|Decoder0~1_combout ),
	.datac(\control|Decoder0~0_combout ),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ALUSrcmux[15]|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[15]|y~0 .lut_mask = 16'hEA2A;
defparam \ALUSrcmux[15]|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N30
cycloneii_lcell_comb \ALUSrcmux[16]|y~2 (
// Equation(s):
// \ALUSrcmux[16]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a16 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ALUSrcmux[16]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[16]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[16]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N12
cycloneii_lcell_comb \ALUSrcmux[17]|y~2 (
// Equation(s):
// \ALUSrcmux[17]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ALUSrcmux[17]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[17]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[17]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N0
cycloneii_lcell_comb \ALUSrcmux[19]|y~2 (
// Equation(s):
// \ALUSrcmux[19]|y~2_combout  = (!\code~combout [27] & (\control|Decoder0~0_combout  & (\register|data_rtl_1|auto_generated|ram_block1a19  & \code~combout [26])))

	.dataa(\code~combout [27]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a19 ),
	.datad(\code~combout [26]),
	.cin(gnd),
	.combout(\ALUSrcmux[19]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[19]|y~2 .lut_mask = 16'h4000;
defparam \ALUSrcmux[19]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N14
cycloneii_lcell_comb \ALUSrcmux[25]|y~2 (
// Equation(s):
// \ALUSrcmux[25]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ALUSrcmux[25]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[25]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[25]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N24
cycloneii_lcell_comb \ALUSrcmux[26]|y~2 (
// Equation(s):
// \ALUSrcmux[26]|y~2_combout  = (\code~combout [26] & (\control|Decoder0~0_combout  & (!\code~combout [27] & \register|data_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\code~combout [26]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\code~combout [27]),
	.datad(\register|data_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ALUSrcmux[26]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[26]|y~2 .lut_mask = 16'h0800;
defparam \ALUSrcmux[26]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N10
cycloneii_lcell_comb \ALUSrcmux[29]|y~2 (
// Equation(s):
// \ALUSrcmux[29]|y~2_combout  = (!\code~combout [27] & (\control|Decoder0~0_combout  & (\register|data_rtl_1|auto_generated|ram_block1a29  & \code~combout [26])))

	.dataa(\code~combout [27]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\code~combout [26]),
	.cin(gnd),
	.combout(\ALUSrcmux[29]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[29]|y~2 .lut_mask = 16'h4000;
defparam \ALUSrcmux[29]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N28
cycloneii_lcell_comb \ALUSrcmux[30]|y~2 (
// Equation(s):
// \ALUSrcmux[30]|y~2_combout  = (!\code~combout [27] & (\control|Decoder0~0_combout  & (\register|data_rtl_1|auto_generated|ram_block1a30  & \code~combout [26])))

	.dataa(\code~combout [27]),
	.datab(\control|Decoder0~0_combout ),
	.datac(\register|data_rtl_1|auto_generated|ram_block1a30 ),
	.datad(\code~combout [26]),
	.cin(gnd),
	.combout(\ALUSrcmux[30]|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUSrcmux[30]|y~2 .lut_mask = 16'h4000;
defparam \ALUSrcmux[30]|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[0]~I (
	.datain(\ALUSrcmux[0]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[0]));
// synopsys translate_off
defparam \ALUScr2[0]~I .input_async_reset = "none";
defparam \ALUScr2[0]~I .input_power_up = "low";
defparam \ALUScr2[0]~I .input_register_mode = "none";
defparam \ALUScr2[0]~I .input_sync_reset = "none";
defparam \ALUScr2[0]~I .oe_async_reset = "none";
defparam \ALUScr2[0]~I .oe_power_up = "low";
defparam \ALUScr2[0]~I .oe_register_mode = "none";
defparam \ALUScr2[0]~I .oe_sync_reset = "none";
defparam \ALUScr2[0]~I .operation_mode = "output";
defparam \ALUScr2[0]~I .output_async_reset = "none";
defparam \ALUScr2[0]~I .output_power_up = "low";
defparam \ALUScr2[0]~I .output_register_mode = "none";
defparam \ALUScr2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[1]~I (
	.datain(\ALUSrcmux[1]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[1]));
// synopsys translate_off
defparam \ALUScr2[1]~I .input_async_reset = "none";
defparam \ALUScr2[1]~I .input_power_up = "low";
defparam \ALUScr2[1]~I .input_register_mode = "none";
defparam \ALUScr2[1]~I .input_sync_reset = "none";
defparam \ALUScr2[1]~I .oe_async_reset = "none";
defparam \ALUScr2[1]~I .oe_power_up = "low";
defparam \ALUScr2[1]~I .oe_register_mode = "none";
defparam \ALUScr2[1]~I .oe_sync_reset = "none";
defparam \ALUScr2[1]~I .operation_mode = "output";
defparam \ALUScr2[1]~I .output_async_reset = "none";
defparam \ALUScr2[1]~I .output_power_up = "low";
defparam \ALUScr2[1]~I .output_register_mode = "none";
defparam \ALUScr2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[2]~I (
	.datain(\ALUSrcmux[2]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[2]));
// synopsys translate_off
defparam \ALUScr2[2]~I .input_async_reset = "none";
defparam \ALUScr2[2]~I .input_power_up = "low";
defparam \ALUScr2[2]~I .input_register_mode = "none";
defparam \ALUScr2[2]~I .input_sync_reset = "none";
defparam \ALUScr2[2]~I .oe_async_reset = "none";
defparam \ALUScr2[2]~I .oe_power_up = "low";
defparam \ALUScr2[2]~I .oe_register_mode = "none";
defparam \ALUScr2[2]~I .oe_sync_reset = "none";
defparam \ALUScr2[2]~I .operation_mode = "output";
defparam \ALUScr2[2]~I .output_async_reset = "none";
defparam \ALUScr2[2]~I .output_power_up = "low";
defparam \ALUScr2[2]~I .output_register_mode = "none";
defparam \ALUScr2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[3]~I (
	.datain(\ALUSrcmux[3]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[3]));
// synopsys translate_off
defparam \ALUScr2[3]~I .input_async_reset = "none";
defparam \ALUScr2[3]~I .input_power_up = "low";
defparam \ALUScr2[3]~I .input_register_mode = "none";
defparam \ALUScr2[3]~I .input_sync_reset = "none";
defparam \ALUScr2[3]~I .oe_async_reset = "none";
defparam \ALUScr2[3]~I .oe_power_up = "low";
defparam \ALUScr2[3]~I .oe_register_mode = "none";
defparam \ALUScr2[3]~I .oe_sync_reset = "none";
defparam \ALUScr2[3]~I .operation_mode = "output";
defparam \ALUScr2[3]~I .output_async_reset = "none";
defparam \ALUScr2[3]~I .output_power_up = "low";
defparam \ALUScr2[3]~I .output_register_mode = "none";
defparam \ALUScr2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[4]~I (
	.datain(\ALUSrcmux[4]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[4]));
// synopsys translate_off
defparam \ALUScr2[4]~I .input_async_reset = "none";
defparam \ALUScr2[4]~I .input_power_up = "low";
defparam \ALUScr2[4]~I .input_register_mode = "none";
defparam \ALUScr2[4]~I .input_sync_reset = "none";
defparam \ALUScr2[4]~I .oe_async_reset = "none";
defparam \ALUScr2[4]~I .oe_power_up = "low";
defparam \ALUScr2[4]~I .oe_register_mode = "none";
defparam \ALUScr2[4]~I .oe_sync_reset = "none";
defparam \ALUScr2[4]~I .operation_mode = "output";
defparam \ALUScr2[4]~I .output_async_reset = "none";
defparam \ALUScr2[4]~I .output_power_up = "low";
defparam \ALUScr2[4]~I .output_register_mode = "none";
defparam \ALUScr2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[5]~I (
	.datain(\ALUSrcmux[5]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[5]));
// synopsys translate_off
defparam \ALUScr2[5]~I .input_async_reset = "none";
defparam \ALUScr2[5]~I .input_power_up = "low";
defparam \ALUScr2[5]~I .input_register_mode = "none";
defparam \ALUScr2[5]~I .input_sync_reset = "none";
defparam \ALUScr2[5]~I .oe_async_reset = "none";
defparam \ALUScr2[5]~I .oe_power_up = "low";
defparam \ALUScr2[5]~I .oe_register_mode = "none";
defparam \ALUScr2[5]~I .oe_sync_reset = "none";
defparam \ALUScr2[5]~I .operation_mode = "output";
defparam \ALUScr2[5]~I .output_async_reset = "none";
defparam \ALUScr2[5]~I .output_power_up = "low";
defparam \ALUScr2[5]~I .output_register_mode = "none";
defparam \ALUScr2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[6]~I (
	.datain(\ALUSrcmux[6]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[6]));
// synopsys translate_off
defparam \ALUScr2[6]~I .input_async_reset = "none";
defparam \ALUScr2[6]~I .input_power_up = "low";
defparam \ALUScr2[6]~I .input_register_mode = "none";
defparam \ALUScr2[6]~I .input_sync_reset = "none";
defparam \ALUScr2[6]~I .oe_async_reset = "none";
defparam \ALUScr2[6]~I .oe_power_up = "low";
defparam \ALUScr2[6]~I .oe_register_mode = "none";
defparam \ALUScr2[6]~I .oe_sync_reset = "none";
defparam \ALUScr2[6]~I .operation_mode = "output";
defparam \ALUScr2[6]~I .output_async_reset = "none";
defparam \ALUScr2[6]~I .output_power_up = "low";
defparam \ALUScr2[6]~I .output_register_mode = "none";
defparam \ALUScr2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[7]~I (
	.datain(\ALUSrcmux[7]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[7]));
// synopsys translate_off
defparam \ALUScr2[7]~I .input_async_reset = "none";
defparam \ALUScr2[7]~I .input_power_up = "low";
defparam \ALUScr2[7]~I .input_register_mode = "none";
defparam \ALUScr2[7]~I .input_sync_reset = "none";
defparam \ALUScr2[7]~I .oe_async_reset = "none";
defparam \ALUScr2[7]~I .oe_power_up = "low";
defparam \ALUScr2[7]~I .oe_register_mode = "none";
defparam \ALUScr2[7]~I .oe_sync_reset = "none";
defparam \ALUScr2[7]~I .operation_mode = "output";
defparam \ALUScr2[7]~I .output_async_reset = "none";
defparam \ALUScr2[7]~I .output_power_up = "low";
defparam \ALUScr2[7]~I .output_register_mode = "none";
defparam \ALUScr2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[8]~I (
	.datain(\ALUSrcmux[8]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[8]));
// synopsys translate_off
defparam \ALUScr2[8]~I .input_async_reset = "none";
defparam \ALUScr2[8]~I .input_power_up = "low";
defparam \ALUScr2[8]~I .input_register_mode = "none";
defparam \ALUScr2[8]~I .input_sync_reset = "none";
defparam \ALUScr2[8]~I .oe_async_reset = "none";
defparam \ALUScr2[8]~I .oe_power_up = "low";
defparam \ALUScr2[8]~I .oe_register_mode = "none";
defparam \ALUScr2[8]~I .oe_sync_reset = "none";
defparam \ALUScr2[8]~I .operation_mode = "output";
defparam \ALUScr2[8]~I .output_async_reset = "none";
defparam \ALUScr2[8]~I .output_power_up = "low";
defparam \ALUScr2[8]~I .output_register_mode = "none";
defparam \ALUScr2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[9]~I (
	.datain(\ALUSrcmux[9]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[9]));
// synopsys translate_off
defparam \ALUScr2[9]~I .input_async_reset = "none";
defparam \ALUScr2[9]~I .input_power_up = "low";
defparam \ALUScr2[9]~I .input_register_mode = "none";
defparam \ALUScr2[9]~I .input_sync_reset = "none";
defparam \ALUScr2[9]~I .oe_async_reset = "none";
defparam \ALUScr2[9]~I .oe_power_up = "low";
defparam \ALUScr2[9]~I .oe_register_mode = "none";
defparam \ALUScr2[9]~I .oe_sync_reset = "none";
defparam \ALUScr2[9]~I .operation_mode = "output";
defparam \ALUScr2[9]~I .output_async_reset = "none";
defparam \ALUScr2[9]~I .output_power_up = "low";
defparam \ALUScr2[9]~I .output_register_mode = "none";
defparam \ALUScr2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[10]~I (
	.datain(\ALUSrcmux[10]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[10]));
// synopsys translate_off
defparam \ALUScr2[10]~I .input_async_reset = "none";
defparam \ALUScr2[10]~I .input_power_up = "low";
defparam \ALUScr2[10]~I .input_register_mode = "none";
defparam \ALUScr2[10]~I .input_sync_reset = "none";
defparam \ALUScr2[10]~I .oe_async_reset = "none";
defparam \ALUScr2[10]~I .oe_power_up = "low";
defparam \ALUScr2[10]~I .oe_register_mode = "none";
defparam \ALUScr2[10]~I .oe_sync_reset = "none";
defparam \ALUScr2[10]~I .operation_mode = "output";
defparam \ALUScr2[10]~I .output_async_reset = "none";
defparam \ALUScr2[10]~I .output_power_up = "low";
defparam \ALUScr2[10]~I .output_register_mode = "none";
defparam \ALUScr2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[11]~I (
	.datain(\ALUSrcmux[11]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[11]));
// synopsys translate_off
defparam \ALUScr2[11]~I .input_async_reset = "none";
defparam \ALUScr2[11]~I .input_power_up = "low";
defparam \ALUScr2[11]~I .input_register_mode = "none";
defparam \ALUScr2[11]~I .input_sync_reset = "none";
defparam \ALUScr2[11]~I .oe_async_reset = "none";
defparam \ALUScr2[11]~I .oe_power_up = "low";
defparam \ALUScr2[11]~I .oe_register_mode = "none";
defparam \ALUScr2[11]~I .oe_sync_reset = "none";
defparam \ALUScr2[11]~I .operation_mode = "output";
defparam \ALUScr2[11]~I .output_async_reset = "none";
defparam \ALUScr2[11]~I .output_power_up = "low";
defparam \ALUScr2[11]~I .output_register_mode = "none";
defparam \ALUScr2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[12]~I (
	.datain(\ALUSrcmux[12]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[12]));
// synopsys translate_off
defparam \ALUScr2[12]~I .input_async_reset = "none";
defparam \ALUScr2[12]~I .input_power_up = "low";
defparam \ALUScr2[12]~I .input_register_mode = "none";
defparam \ALUScr2[12]~I .input_sync_reset = "none";
defparam \ALUScr2[12]~I .oe_async_reset = "none";
defparam \ALUScr2[12]~I .oe_power_up = "low";
defparam \ALUScr2[12]~I .oe_register_mode = "none";
defparam \ALUScr2[12]~I .oe_sync_reset = "none";
defparam \ALUScr2[12]~I .operation_mode = "output";
defparam \ALUScr2[12]~I .output_async_reset = "none";
defparam \ALUScr2[12]~I .output_power_up = "low";
defparam \ALUScr2[12]~I .output_register_mode = "none";
defparam \ALUScr2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[13]~I (
	.datain(\ALUSrcmux[13]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[13]));
// synopsys translate_off
defparam \ALUScr2[13]~I .input_async_reset = "none";
defparam \ALUScr2[13]~I .input_power_up = "low";
defparam \ALUScr2[13]~I .input_register_mode = "none";
defparam \ALUScr2[13]~I .input_sync_reset = "none";
defparam \ALUScr2[13]~I .oe_async_reset = "none";
defparam \ALUScr2[13]~I .oe_power_up = "low";
defparam \ALUScr2[13]~I .oe_register_mode = "none";
defparam \ALUScr2[13]~I .oe_sync_reset = "none";
defparam \ALUScr2[13]~I .operation_mode = "output";
defparam \ALUScr2[13]~I .output_async_reset = "none";
defparam \ALUScr2[13]~I .output_power_up = "low";
defparam \ALUScr2[13]~I .output_register_mode = "none";
defparam \ALUScr2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[14]~I (
	.datain(\ALUSrcmux[14]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[14]));
// synopsys translate_off
defparam \ALUScr2[14]~I .input_async_reset = "none";
defparam \ALUScr2[14]~I .input_power_up = "low";
defparam \ALUScr2[14]~I .input_register_mode = "none";
defparam \ALUScr2[14]~I .input_sync_reset = "none";
defparam \ALUScr2[14]~I .oe_async_reset = "none";
defparam \ALUScr2[14]~I .oe_power_up = "low";
defparam \ALUScr2[14]~I .oe_register_mode = "none";
defparam \ALUScr2[14]~I .oe_sync_reset = "none";
defparam \ALUScr2[14]~I .operation_mode = "output";
defparam \ALUScr2[14]~I .output_async_reset = "none";
defparam \ALUScr2[14]~I .output_power_up = "low";
defparam \ALUScr2[14]~I .output_register_mode = "none";
defparam \ALUScr2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[15]~I (
	.datain(\ALUSrcmux[15]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[15]));
// synopsys translate_off
defparam \ALUScr2[15]~I .input_async_reset = "none";
defparam \ALUScr2[15]~I .input_power_up = "low";
defparam \ALUScr2[15]~I .input_register_mode = "none";
defparam \ALUScr2[15]~I .input_sync_reset = "none";
defparam \ALUScr2[15]~I .oe_async_reset = "none";
defparam \ALUScr2[15]~I .oe_power_up = "low";
defparam \ALUScr2[15]~I .oe_register_mode = "none";
defparam \ALUScr2[15]~I .oe_sync_reset = "none";
defparam \ALUScr2[15]~I .operation_mode = "output";
defparam \ALUScr2[15]~I .output_async_reset = "none";
defparam \ALUScr2[15]~I .output_power_up = "low";
defparam \ALUScr2[15]~I .output_register_mode = "none";
defparam \ALUScr2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[16]~I (
	.datain(\ALUSrcmux[16]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[16]));
// synopsys translate_off
defparam \ALUScr2[16]~I .input_async_reset = "none";
defparam \ALUScr2[16]~I .input_power_up = "low";
defparam \ALUScr2[16]~I .input_register_mode = "none";
defparam \ALUScr2[16]~I .input_sync_reset = "none";
defparam \ALUScr2[16]~I .oe_async_reset = "none";
defparam \ALUScr2[16]~I .oe_power_up = "low";
defparam \ALUScr2[16]~I .oe_register_mode = "none";
defparam \ALUScr2[16]~I .oe_sync_reset = "none";
defparam \ALUScr2[16]~I .operation_mode = "output";
defparam \ALUScr2[16]~I .output_async_reset = "none";
defparam \ALUScr2[16]~I .output_power_up = "low";
defparam \ALUScr2[16]~I .output_register_mode = "none";
defparam \ALUScr2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[17]~I (
	.datain(\ALUSrcmux[17]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[17]));
// synopsys translate_off
defparam \ALUScr2[17]~I .input_async_reset = "none";
defparam \ALUScr2[17]~I .input_power_up = "low";
defparam \ALUScr2[17]~I .input_register_mode = "none";
defparam \ALUScr2[17]~I .input_sync_reset = "none";
defparam \ALUScr2[17]~I .oe_async_reset = "none";
defparam \ALUScr2[17]~I .oe_power_up = "low";
defparam \ALUScr2[17]~I .oe_register_mode = "none";
defparam \ALUScr2[17]~I .oe_sync_reset = "none";
defparam \ALUScr2[17]~I .operation_mode = "output";
defparam \ALUScr2[17]~I .output_async_reset = "none";
defparam \ALUScr2[17]~I .output_power_up = "low";
defparam \ALUScr2[17]~I .output_register_mode = "none";
defparam \ALUScr2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[18]~I (
	.datain(\ALUSrcmux[18]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[18]));
// synopsys translate_off
defparam \ALUScr2[18]~I .input_async_reset = "none";
defparam \ALUScr2[18]~I .input_power_up = "low";
defparam \ALUScr2[18]~I .input_register_mode = "none";
defparam \ALUScr2[18]~I .input_sync_reset = "none";
defparam \ALUScr2[18]~I .oe_async_reset = "none";
defparam \ALUScr2[18]~I .oe_power_up = "low";
defparam \ALUScr2[18]~I .oe_register_mode = "none";
defparam \ALUScr2[18]~I .oe_sync_reset = "none";
defparam \ALUScr2[18]~I .operation_mode = "output";
defparam \ALUScr2[18]~I .output_async_reset = "none";
defparam \ALUScr2[18]~I .output_power_up = "low";
defparam \ALUScr2[18]~I .output_register_mode = "none";
defparam \ALUScr2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[19]~I (
	.datain(\ALUSrcmux[19]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[19]));
// synopsys translate_off
defparam \ALUScr2[19]~I .input_async_reset = "none";
defparam \ALUScr2[19]~I .input_power_up = "low";
defparam \ALUScr2[19]~I .input_register_mode = "none";
defparam \ALUScr2[19]~I .input_sync_reset = "none";
defparam \ALUScr2[19]~I .oe_async_reset = "none";
defparam \ALUScr2[19]~I .oe_power_up = "low";
defparam \ALUScr2[19]~I .oe_register_mode = "none";
defparam \ALUScr2[19]~I .oe_sync_reset = "none";
defparam \ALUScr2[19]~I .operation_mode = "output";
defparam \ALUScr2[19]~I .output_async_reset = "none";
defparam \ALUScr2[19]~I .output_power_up = "low";
defparam \ALUScr2[19]~I .output_register_mode = "none";
defparam \ALUScr2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[20]~I (
	.datain(\ALUSrcmux[20]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[20]));
// synopsys translate_off
defparam \ALUScr2[20]~I .input_async_reset = "none";
defparam \ALUScr2[20]~I .input_power_up = "low";
defparam \ALUScr2[20]~I .input_register_mode = "none";
defparam \ALUScr2[20]~I .input_sync_reset = "none";
defparam \ALUScr2[20]~I .oe_async_reset = "none";
defparam \ALUScr2[20]~I .oe_power_up = "low";
defparam \ALUScr2[20]~I .oe_register_mode = "none";
defparam \ALUScr2[20]~I .oe_sync_reset = "none";
defparam \ALUScr2[20]~I .operation_mode = "output";
defparam \ALUScr2[20]~I .output_async_reset = "none";
defparam \ALUScr2[20]~I .output_power_up = "low";
defparam \ALUScr2[20]~I .output_register_mode = "none";
defparam \ALUScr2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[21]~I (
	.datain(\ALUSrcmux[21]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[21]));
// synopsys translate_off
defparam \ALUScr2[21]~I .input_async_reset = "none";
defparam \ALUScr2[21]~I .input_power_up = "low";
defparam \ALUScr2[21]~I .input_register_mode = "none";
defparam \ALUScr2[21]~I .input_sync_reset = "none";
defparam \ALUScr2[21]~I .oe_async_reset = "none";
defparam \ALUScr2[21]~I .oe_power_up = "low";
defparam \ALUScr2[21]~I .oe_register_mode = "none";
defparam \ALUScr2[21]~I .oe_sync_reset = "none";
defparam \ALUScr2[21]~I .operation_mode = "output";
defparam \ALUScr2[21]~I .output_async_reset = "none";
defparam \ALUScr2[21]~I .output_power_up = "low";
defparam \ALUScr2[21]~I .output_register_mode = "none";
defparam \ALUScr2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[22]~I (
	.datain(\ALUSrcmux[22]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[22]));
// synopsys translate_off
defparam \ALUScr2[22]~I .input_async_reset = "none";
defparam \ALUScr2[22]~I .input_power_up = "low";
defparam \ALUScr2[22]~I .input_register_mode = "none";
defparam \ALUScr2[22]~I .input_sync_reset = "none";
defparam \ALUScr2[22]~I .oe_async_reset = "none";
defparam \ALUScr2[22]~I .oe_power_up = "low";
defparam \ALUScr2[22]~I .oe_register_mode = "none";
defparam \ALUScr2[22]~I .oe_sync_reset = "none";
defparam \ALUScr2[22]~I .operation_mode = "output";
defparam \ALUScr2[22]~I .output_async_reset = "none";
defparam \ALUScr2[22]~I .output_power_up = "low";
defparam \ALUScr2[22]~I .output_register_mode = "none";
defparam \ALUScr2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[23]~I (
	.datain(\ALUSrcmux[23]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[23]));
// synopsys translate_off
defparam \ALUScr2[23]~I .input_async_reset = "none";
defparam \ALUScr2[23]~I .input_power_up = "low";
defparam \ALUScr2[23]~I .input_register_mode = "none";
defparam \ALUScr2[23]~I .input_sync_reset = "none";
defparam \ALUScr2[23]~I .oe_async_reset = "none";
defparam \ALUScr2[23]~I .oe_power_up = "low";
defparam \ALUScr2[23]~I .oe_register_mode = "none";
defparam \ALUScr2[23]~I .oe_sync_reset = "none";
defparam \ALUScr2[23]~I .operation_mode = "output";
defparam \ALUScr2[23]~I .output_async_reset = "none";
defparam \ALUScr2[23]~I .output_power_up = "low";
defparam \ALUScr2[23]~I .output_register_mode = "none";
defparam \ALUScr2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[24]~I (
	.datain(\ALUSrcmux[24]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[24]));
// synopsys translate_off
defparam \ALUScr2[24]~I .input_async_reset = "none";
defparam \ALUScr2[24]~I .input_power_up = "low";
defparam \ALUScr2[24]~I .input_register_mode = "none";
defparam \ALUScr2[24]~I .input_sync_reset = "none";
defparam \ALUScr2[24]~I .oe_async_reset = "none";
defparam \ALUScr2[24]~I .oe_power_up = "low";
defparam \ALUScr2[24]~I .oe_register_mode = "none";
defparam \ALUScr2[24]~I .oe_sync_reset = "none";
defparam \ALUScr2[24]~I .operation_mode = "output";
defparam \ALUScr2[24]~I .output_async_reset = "none";
defparam \ALUScr2[24]~I .output_power_up = "low";
defparam \ALUScr2[24]~I .output_register_mode = "none";
defparam \ALUScr2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[25]~I (
	.datain(\ALUSrcmux[25]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[25]));
// synopsys translate_off
defparam \ALUScr2[25]~I .input_async_reset = "none";
defparam \ALUScr2[25]~I .input_power_up = "low";
defparam \ALUScr2[25]~I .input_register_mode = "none";
defparam \ALUScr2[25]~I .input_sync_reset = "none";
defparam \ALUScr2[25]~I .oe_async_reset = "none";
defparam \ALUScr2[25]~I .oe_power_up = "low";
defparam \ALUScr2[25]~I .oe_register_mode = "none";
defparam \ALUScr2[25]~I .oe_sync_reset = "none";
defparam \ALUScr2[25]~I .operation_mode = "output";
defparam \ALUScr2[25]~I .output_async_reset = "none";
defparam \ALUScr2[25]~I .output_power_up = "low";
defparam \ALUScr2[25]~I .output_register_mode = "none";
defparam \ALUScr2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[26]~I (
	.datain(\ALUSrcmux[26]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[26]));
// synopsys translate_off
defparam \ALUScr2[26]~I .input_async_reset = "none";
defparam \ALUScr2[26]~I .input_power_up = "low";
defparam \ALUScr2[26]~I .input_register_mode = "none";
defparam \ALUScr2[26]~I .input_sync_reset = "none";
defparam \ALUScr2[26]~I .oe_async_reset = "none";
defparam \ALUScr2[26]~I .oe_power_up = "low";
defparam \ALUScr2[26]~I .oe_register_mode = "none";
defparam \ALUScr2[26]~I .oe_sync_reset = "none";
defparam \ALUScr2[26]~I .operation_mode = "output";
defparam \ALUScr2[26]~I .output_async_reset = "none";
defparam \ALUScr2[26]~I .output_power_up = "low";
defparam \ALUScr2[26]~I .output_register_mode = "none";
defparam \ALUScr2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[27]~I (
	.datain(\ALUSrcmux[27]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[27]));
// synopsys translate_off
defparam \ALUScr2[27]~I .input_async_reset = "none";
defparam \ALUScr2[27]~I .input_power_up = "low";
defparam \ALUScr2[27]~I .input_register_mode = "none";
defparam \ALUScr2[27]~I .input_sync_reset = "none";
defparam \ALUScr2[27]~I .oe_async_reset = "none";
defparam \ALUScr2[27]~I .oe_power_up = "low";
defparam \ALUScr2[27]~I .oe_register_mode = "none";
defparam \ALUScr2[27]~I .oe_sync_reset = "none";
defparam \ALUScr2[27]~I .operation_mode = "output";
defparam \ALUScr2[27]~I .output_async_reset = "none";
defparam \ALUScr2[27]~I .output_power_up = "low";
defparam \ALUScr2[27]~I .output_register_mode = "none";
defparam \ALUScr2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[28]~I (
	.datain(\ALUSrcmux[28]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[28]));
// synopsys translate_off
defparam \ALUScr2[28]~I .input_async_reset = "none";
defparam \ALUScr2[28]~I .input_power_up = "low";
defparam \ALUScr2[28]~I .input_register_mode = "none";
defparam \ALUScr2[28]~I .input_sync_reset = "none";
defparam \ALUScr2[28]~I .oe_async_reset = "none";
defparam \ALUScr2[28]~I .oe_power_up = "low";
defparam \ALUScr2[28]~I .oe_register_mode = "none";
defparam \ALUScr2[28]~I .oe_sync_reset = "none";
defparam \ALUScr2[28]~I .operation_mode = "output";
defparam \ALUScr2[28]~I .output_async_reset = "none";
defparam \ALUScr2[28]~I .output_power_up = "low";
defparam \ALUScr2[28]~I .output_register_mode = "none";
defparam \ALUScr2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[29]~I (
	.datain(\ALUSrcmux[29]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[29]));
// synopsys translate_off
defparam \ALUScr2[29]~I .input_async_reset = "none";
defparam \ALUScr2[29]~I .input_power_up = "low";
defparam \ALUScr2[29]~I .input_register_mode = "none";
defparam \ALUScr2[29]~I .input_sync_reset = "none";
defparam \ALUScr2[29]~I .oe_async_reset = "none";
defparam \ALUScr2[29]~I .oe_power_up = "low";
defparam \ALUScr2[29]~I .oe_register_mode = "none";
defparam \ALUScr2[29]~I .oe_sync_reset = "none";
defparam \ALUScr2[29]~I .operation_mode = "output";
defparam \ALUScr2[29]~I .output_async_reset = "none";
defparam \ALUScr2[29]~I .output_power_up = "low";
defparam \ALUScr2[29]~I .output_register_mode = "none";
defparam \ALUScr2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[30]~I (
	.datain(\ALUSrcmux[30]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[30]));
// synopsys translate_off
defparam \ALUScr2[30]~I .input_async_reset = "none";
defparam \ALUScr2[30]~I .input_power_up = "low";
defparam \ALUScr2[30]~I .input_register_mode = "none";
defparam \ALUScr2[30]~I .input_sync_reset = "none";
defparam \ALUScr2[30]~I .oe_async_reset = "none";
defparam \ALUScr2[30]~I .oe_power_up = "low";
defparam \ALUScr2[30]~I .oe_register_mode = "none";
defparam \ALUScr2[30]~I .oe_sync_reset = "none";
defparam \ALUScr2[30]~I .operation_mode = "output";
defparam \ALUScr2[30]~I .output_async_reset = "none";
defparam \ALUScr2[30]~I .output_power_up = "low";
defparam \ALUScr2[30]~I .output_register_mode = "none";
defparam \ALUScr2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUScr2[31]~I (
	.datain(\ALUSrcmux[31]|y~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUScr2[31]));
// synopsys translate_off
defparam \ALUScr2[31]~I .input_async_reset = "none";
defparam \ALUScr2[31]~I .input_power_up = "low";
defparam \ALUScr2[31]~I .input_register_mode = "none";
defparam \ALUScr2[31]~I .input_sync_reset = "none";
defparam \ALUScr2[31]~I .oe_async_reset = "none";
defparam \ALUScr2[31]~I .oe_power_up = "low";
defparam \ALUScr2[31]~I .oe_register_mode = "none";
defparam \ALUScr2[31]~I .oe_sync_reset = "none";
defparam \ALUScr2[31]~I .operation_mode = "output";
defparam \ALUScr2[31]~I .output_async_reset = "none";
defparam \ALUScr2[31]~I .output_power_up = "low";
defparam \ALUScr2[31]~I .output_register_mode = "none";
defparam \ALUScr2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[0]~I (
	.datain(\MemToRegmux[0]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[0]));
// synopsys translate_off
defparam \WD[0]~I .input_async_reset = "none";
defparam \WD[0]~I .input_power_up = "low";
defparam \WD[0]~I .input_register_mode = "none";
defparam \WD[0]~I .input_sync_reset = "none";
defparam \WD[0]~I .oe_async_reset = "none";
defparam \WD[0]~I .oe_power_up = "low";
defparam \WD[0]~I .oe_register_mode = "none";
defparam \WD[0]~I .oe_sync_reset = "none";
defparam \WD[0]~I .operation_mode = "output";
defparam \WD[0]~I .output_async_reset = "none";
defparam \WD[0]~I .output_power_up = "low";
defparam \WD[0]~I .output_register_mode = "none";
defparam \WD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[1]~I (
	.datain(\MemToRegmux[1]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[1]));
// synopsys translate_off
defparam \WD[1]~I .input_async_reset = "none";
defparam \WD[1]~I .input_power_up = "low";
defparam \WD[1]~I .input_register_mode = "none";
defparam \WD[1]~I .input_sync_reset = "none";
defparam \WD[1]~I .oe_async_reset = "none";
defparam \WD[1]~I .oe_power_up = "low";
defparam \WD[1]~I .oe_register_mode = "none";
defparam \WD[1]~I .oe_sync_reset = "none";
defparam \WD[1]~I .operation_mode = "output";
defparam \WD[1]~I .output_async_reset = "none";
defparam \WD[1]~I .output_power_up = "low";
defparam \WD[1]~I .output_register_mode = "none";
defparam \WD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[2]~I (
	.datain(\MemToRegmux[2]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[2]));
// synopsys translate_off
defparam \WD[2]~I .input_async_reset = "none";
defparam \WD[2]~I .input_power_up = "low";
defparam \WD[2]~I .input_register_mode = "none";
defparam \WD[2]~I .input_sync_reset = "none";
defparam \WD[2]~I .oe_async_reset = "none";
defparam \WD[2]~I .oe_power_up = "low";
defparam \WD[2]~I .oe_register_mode = "none";
defparam \WD[2]~I .oe_sync_reset = "none";
defparam \WD[2]~I .operation_mode = "output";
defparam \WD[2]~I .output_async_reset = "none";
defparam \WD[2]~I .output_power_up = "low";
defparam \WD[2]~I .output_register_mode = "none";
defparam \WD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[3]~I (
	.datain(\MemToRegmux[3]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[3]));
// synopsys translate_off
defparam \WD[3]~I .input_async_reset = "none";
defparam \WD[3]~I .input_power_up = "low";
defparam \WD[3]~I .input_register_mode = "none";
defparam \WD[3]~I .input_sync_reset = "none";
defparam \WD[3]~I .oe_async_reset = "none";
defparam \WD[3]~I .oe_power_up = "low";
defparam \WD[3]~I .oe_register_mode = "none";
defparam \WD[3]~I .oe_sync_reset = "none";
defparam \WD[3]~I .operation_mode = "output";
defparam \WD[3]~I .output_async_reset = "none";
defparam \WD[3]~I .output_power_up = "low";
defparam \WD[3]~I .output_register_mode = "none";
defparam \WD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[4]~I (
	.datain(\MemToRegmux[4]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[4]));
// synopsys translate_off
defparam \WD[4]~I .input_async_reset = "none";
defparam \WD[4]~I .input_power_up = "low";
defparam \WD[4]~I .input_register_mode = "none";
defparam \WD[4]~I .input_sync_reset = "none";
defparam \WD[4]~I .oe_async_reset = "none";
defparam \WD[4]~I .oe_power_up = "low";
defparam \WD[4]~I .oe_register_mode = "none";
defparam \WD[4]~I .oe_sync_reset = "none";
defparam \WD[4]~I .operation_mode = "output";
defparam \WD[4]~I .output_async_reset = "none";
defparam \WD[4]~I .output_power_up = "low";
defparam \WD[4]~I .output_register_mode = "none";
defparam \WD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[5]~I (
	.datain(\MemToRegmux[5]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[5]));
// synopsys translate_off
defparam \WD[5]~I .input_async_reset = "none";
defparam \WD[5]~I .input_power_up = "low";
defparam \WD[5]~I .input_register_mode = "none";
defparam \WD[5]~I .input_sync_reset = "none";
defparam \WD[5]~I .oe_async_reset = "none";
defparam \WD[5]~I .oe_power_up = "low";
defparam \WD[5]~I .oe_register_mode = "none";
defparam \WD[5]~I .oe_sync_reset = "none";
defparam \WD[5]~I .operation_mode = "output";
defparam \WD[5]~I .output_async_reset = "none";
defparam \WD[5]~I .output_power_up = "low";
defparam \WD[5]~I .output_register_mode = "none";
defparam \WD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[6]~I (
	.datain(\MemToRegmux[6]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[6]));
// synopsys translate_off
defparam \WD[6]~I .input_async_reset = "none";
defparam \WD[6]~I .input_power_up = "low";
defparam \WD[6]~I .input_register_mode = "none";
defparam \WD[6]~I .input_sync_reset = "none";
defparam \WD[6]~I .oe_async_reset = "none";
defparam \WD[6]~I .oe_power_up = "low";
defparam \WD[6]~I .oe_register_mode = "none";
defparam \WD[6]~I .oe_sync_reset = "none";
defparam \WD[6]~I .operation_mode = "output";
defparam \WD[6]~I .output_async_reset = "none";
defparam \WD[6]~I .output_power_up = "low";
defparam \WD[6]~I .output_register_mode = "none";
defparam \WD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[7]~I (
	.datain(\MemToRegmux[7]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[7]));
// synopsys translate_off
defparam \WD[7]~I .input_async_reset = "none";
defparam \WD[7]~I .input_power_up = "low";
defparam \WD[7]~I .input_register_mode = "none";
defparam \WD[7]~I .input_sync_reset = "none";
defparam \WD[7]~I .oe_async_reset = "none";
defparam \WD[7]~I .oe_power_up = "low";
defparam \WD[7]~I .oe_register_mode = "none";
defparam \WD[7]~I .oe_sync_reset = "none";
defparam \WD[7]~I .operation_mode = "output";
defparam \WD[7]~I .output_async_reset = "none";
defparam \WD[7]~I .output_power_up = "low";
defparam \WD[7]~I .output_register_mode = "none";
defparam \WD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[8]~I (
	.datain(\MemToRegmux[8]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[8]));
// synopsys translate_off
defparam \WD[8]~I .input_async_reset = "none";
defparam \WD[8]~I .input_power_up = "low";
defparam \WD[8]~I .input_register_mode = "none";
defparam \WD[8]~I .input_sync_reset = "none";
defparam \WD[8]~I .oe_async_reset = "none";
defparam \WD[8]~I .oe_power_up = "low";
defparam \WD[8]~I .oe_register_mode = "none";
defparam \WD[8]~I .oe_sync_reset = "none";
defparam \WD[8]~I .operation_mode = "output";
defparam \WD[8]~I .output_async_reset = "none";
defparam \WD[8]~I .output_power_up = "low";
defparam \WD[8]~I .output_register_mode = "none";
defparam \WD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[9]~I (
	.datain(\MemToRegmux[9]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[9]));
// synopsys translate_off
defparam \WD[9]~I .input_async_reset = "none";
defparam \WD[9]~I .input_power_up = "low";
defparam \WD[9]~I .input_register_mode = "none";
defparam \WD[9]~I .input_sync_reset = "none";
defparam \WD[9]~I .oe_async_reset = "none";
defparam \WD[9]~I .oe_power_up = "low";
defparam \WD[9]~I .oe_register_mode = "none";
defparam \WD[9]~I .oe_sync_reset = "none";
defparam \WD[9]~I .operation_mode = "output";
defparam \WD[9]~I .output_async_reset = "none";
defparam \WD[9]~I .output_power_up = "low";
defparam \WD[9]~I .output_register_mode = "none";
defparam \WD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[10]~I (
	.datain(\MemToRegmux[10]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[10]));
// synopsys translate_off
defparam \WD[10]~I .input_async_reset = "none";
defparam \WD[10]~I .input_power_up = "low";
defparam \WD[10]~I .input_register_mode = "none";
defparam \WD[10]~I .input_sync_reset = "none";
defparam \WD[10]~I .oe_async_reset = "none";
defparam \WD[10]~I .oe_power_up = "low";
defparam \WD[10]~I .oe_register_mode = "none";
defparam \WD[10]~I .oe_sync_reset = "none";
defparam \WD[10]~I .operation_mode = "output";
defparam \WD[10]~I .output_async_reset = "none";
defparam \WD[10]~I .output_power_up = "low";
defparam \WD[10]~I .output_register_mode = "none";
defparam \WD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[11]~I (
	.datain(\MemToRegmux[11]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[11]));
// synopsys translate_off
defparam \WD[11]~I .input_async_reset = "none";
defparam \WD[11]~I .input_power_up = "low";
defparam \WD[11]~I .input_register_mode = "none";
defparam \WD[11]~I .input_sync_reset = "none";
defparam \WD[11]~I .oe_async_reset = "none";
defparam \WD[11]~I .oe_power_up = "low";
defparam \WD[11]~I .oe_register_mode = "none";
defparam \WD[11]~I .oe_sync_reset = "none";
defparam \WD[11]~I .operation_mode = "output";
defparam \WD[11]~I .output_async_reset = "none";
defparam \WD[11]~I .output_power_up = "low";
defparam \WD[11]~I .output_register_mode = "none";
defparam \WD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[12]~I (
	.datain(\MemToRegmux[12]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[12]));
// synopsys translate_off
defparam \WD[12]~I .input_async_reset = "none";
defparam \WD[12]~I .input_power_up = "low";
defparam \WD[12]~I .input_register_mode = "none";
defparam \WD[12]~I .input_sync_reset = "none";
defparam \WD[12]~I .oe_async_reset = "none";
defparam \WD[12]~I .oe_power_up = "low";
defparam \WD[12]~I .oe_register_mode = "none";
defparam \WD[12]~I .oe_sync_reset = "none";
defparam \WD[12]~I .operation_mode = "output";
defparam \WD[12]~I .output_async_reset = "none";
defparam \WD[12]~I .output_power_up = "low";
defparam \WD[12]~I .output_register_mode = "none";
defparam \WD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[13]~I (
	.datain(\MemToRegmux[13]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[13]));
// synopsys translate_off
defparam \WD[13]~I .input_async_reset = "none";
defparam \WD[13]~I .input_power_up = "low";
defparam \WD[13]~I .input_register_mode = "none";
defparam \WD[13]~I .input_sync_reset = "none";
defparam \WD[13]~I .oe_async_reset = "none";
defparam \WD[13]~I .oe_power_up = "low";
defparam \WD[13]~I .oe_register_mode = "none";
defparam \WD[13]~I .oe_sync_reset = "none";
defparam \WD[13]~I .operation_mode = "output";
defparam \WD[13]~I .output_async_reset = "none";
defparam \WD[13]~I .output_power_up = "low";
defparam \WD[13]~I .output_register_mode = "none";
defparam \WD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[14]~I (
	.datain(\MemToRegmux[14]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[14]));
// synopsys translate_off
defparam \WD[14]~I .input_async_reset = "none";
defparam \WD[14]~I .input_power_up = "low";
defparam \WD[14]~I .input_register_mode = "none";
defparam \WD[14]~I .input_sync_reset = "none";
defparam \WD[14]~I .oe_async_reset = "none";
defparam \WD[14]~I .oe_power_up = "low";
defparam \WD[14]~I .oe_register_mode = "none";
defparam \WD[14]~I .oe_sync_reset = "none";
defparam \WD[14]~I .operation_mode = "output";
defparam \WD[14]~I .output_async_reset = "none";
defparam \WD[14]~I .output_power_up = "low";
defparam \WD[14]~I .output_register_mode = "none";
defparam \WD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[15]~I (
	.datain(\MemToRegmux[15]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[15]));
// synopsys translate_off
defparam \WD[15]~I .input_async_reset = "none";
defparam \WD[15]~I .input_power_up = "low";
defparam \WD[15]~I .input_register_mode = "none";
defparam \WD[15]~I .input_sync_reset = "none";
defparam \WD[15]~I .oe_async_reset = "none";
defparam \WD[15]~I .oe_power_up = "low";
defparam \WD[15]~I .oe_register_mode = "none";
defparam \WD[15]~I .oe_sync_reset = "none";
defparam \WD[15]~I .operation_mode = "output";
defparam \WD[15]~I .output_async_reset = "none";
defparam \WD[15]~I .output_power_up = "low";
defparam \WD[15]~I .output_register_mode = "none";
defparam \WD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[16]~I (
	.datain(\MemToRegmux[16]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[16]));
// synopsys translate_off
defparam \WD[16]~I .input_async_reset = "none";
defparam \WD[16]~I .input_power_up = "low";
defparam \WD[16]~I .input_register_mode = "none";
defparam \WD[16]~I .input_sync_reset = "none";
defparam \WD[16]~I .oe_async_reset = "none";
defparam \WD[16]~I .oe_power_up = "low";
defparam \WD[16]~I .oe_register_mode = "none";
defparam \WD[16]~I .oe_sync_reset = "none";
defparam \WD[16]~I .operation_mode = "output";
defparam \WD[16]~I .output_async_reset = "none";
defparam \WD[16]~I .output_power_up = "low";
defparam \WD[16]~I .output_register_mode = "none";
defparam \WD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[17]~I (
	.datain(\MemToRegmux[17]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[17]));
// synopsys translate_off
defparam \WD[17]~I .input_async_reset = "none";
defparam \WD[17]~I .input_power_up = "low";
defparam \WD[17]~I .input_register_mode = "none";
defparam \WD[17]~I .input_sync_reset = "none";
defparam \WD[17]~I .oe_async_reset = "none";
defparam \WD[17]~I .oe_power_up = "low";
defparam \WD[17]~I .oe_register_mode = "none";
defparam \WD[17]~I .oe_sync_reset = "none";
defparam \WD[17]~I .operation_mode = "output";
defparam \WD[17]~I .output_async_reset = "none";
defparam \WD[17]~I .output_power_up = "low";
defparam \WD[17]~I .output_register_mode = "none";
defparam \WD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[18]~I (
	.datain(\MemToRegmux[18]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[18]));
// synopsys translate_off
defparam \WD[18]~I .input_async_reset = "none";
defparam \WD[18]~I .input_power_up = "low";
defparam \WD[18]~I .input_register_mode = "none";
defparam \WD[18]~I .input_sync_reset = "none";
defparam \WD[18]~I .oe_async_reset = "none";
defparam \WD[18]~I .oe_power_up = "low";
defparam \WD[18]~I .oe_register_mode = "none";
defparam \WD[18]~I .oe_sync_reset = "none";
defparam \WD[18]~I .operation_mode = "output";
defparam \WD[18]~I .output_async_reset = "none";
defparam \WD[18]~I .output_power_up = "low";
defparam \WD[18]~I .output_register_mode = "none";
defparam \WD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[19]~I (
	.datain(\MemToRegmux[19]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[19]));
// synopsys translate_off
defparam \WD[19]~I .input_async_reset = "none";
defparam \WD[19]~I .input_power_up = "low";
defparam \WD[19]~I .input_register_mode = "none";
defparam \WD[19]~I .input_sync_reset = "none";
defparam \WD[19]~I .oe_async_reset = "none";
defparam \WD[19]~I .oe_power_up = "low";
defparam \WD[19]~I .oe_register_mode = "none";
defparam \WD[19]~I .oe_sync_reset = "none";
defparam \WD[19]~I .operation_mode = "output";
defparam \WD[19]~I .output_async_reset = "none";
defparam \WD[19]~I .output_power_up = "low";
defparam \WD[19]~I .output_register_mode = "none";
defparam \WD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[20]~I (
	.datain(\MemToRegmux[20]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[20]));
// synopsys translate_off
defparam \WD[20]~I .input_async_reset = "none";
defparam \WD[20]~I .input_power_up = "low";
defparam \WD[20]~I .input_register_mode = "none";
defparam \WD[20]~I .input_sync_reset = "none";
defparam \WD[20]~I .oe_async_reset = "none";
defparam \WD[20]~I .oe_power_up = "low";
defparam \WD[20]~I .oe_register_mode = "none";
defparam \WD[20]~I .oe_sync_reset = "none";
defparam \WD[20]~I .operation_mode = "output";
defparam \WD[20]~I .output_async_reset = "none";
defparam \WD[20]~I .output_power_up = "low";
defparam \WD[20]~I .output_register_mode = "none";
defparam \WD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[21]~I (
	.datain(\MemToRegmux[21]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[21]));
// synopsys translate_off
defparam \WD[21]~I .input_async_reset = "none";
defparam \WD[21]~I .input_power_up = "low";
defparam \WD[21]~I .input_register_mode = "none";
defparam \WD[21]~I .input_sync_reset = "none";
defparam \WD[21]~I .oe_async_reset = "none";
defparam \WD[21]~I .oe_power_up = "low";
defparam \WD[21]~I .oe_register_mode = "none";
defparam \WD[21]~I .oe_sync_reset = "none";
defparam \WD[21]~I .operation_mode = "output";
defparam \WD[21]~I .output_async_reset = "none";
defparam \WD[21]~I .output_power_up = "low";
defparam \WD[21]~I .output_register_mode = "none";
defparam \WD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[22]~I (
	.datain(\MemToRegmux[22]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[22]));
// synopsys translate_off
defparam \WD[22]~I .input_async_reset = "none";
defparam \WD[22]~I .input_power_up = "low";
defparam \WD[22]~I .input_register_mode = "none";
defparam \WD[22]~I .input_sync_reset = "none";
defparam \WD[22]~I .oe_async_reset = "none";
defparam \WD[22]~I .oe_power_up = "low";
defparam \WD[22]~I .oe_register_mode = "none";
defparam \WD[22]~I .oe_sync_reset = "none";
defparam \WD[22]~I .operation_mode = "output";
defparam \WD[22]~I .output_async_reset = "none";
defparam \WD[22]~I .output_power_up = "low";
defparam \WD[22]~I .output_register_mode = "none";
defparam \WD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[23]~I (
	.datain(\MemToRegmux[23]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[23]));
// synopsys translate_off
defparam \WD[23]~I .input_async_reset = "none";
defparam \WD[23]~I .input_power_up = "low";
defparam \WD[23]~I .input_register_mode = "none";
defparam \WD[23]~I .input_sync_reset = "none";
defparam \WD[23]~I .oe_async_reset = "none";
defparam \WD[23]~I .oe_power_up = "low";
defparam \WD[23]~I .oe_register_mode = "none";
defparam \WD[23]~I .oe_sync_reset = "none";
defparam \WD[23]~I .operation_mode = "output";
defparam \WD[23]~I .output_async_reset = "none";
defparam \WD[23]~I .output_power_up = "low";
defparam \WD[23]~I .output_register_mode = "none";
defparam \WD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[24]~I (
	.datain(\MemToRegmux[24]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[24]));
// synopsys translate_off
defparam \WD[24]~I .input_async_reset = "none";
defparam \WD[24]~I .input_power_up = "low";
defparam \WD[24]~I .input_register_mode = "none";
defparam \WD[24]~I .input_sync_reset = "none";
defparam \WD[24]~I .oe_async_reset = "none";
defparam \WD[24]~I .oe_power_up = "low";
defparam \WD[24]~I .oe_register_mode = "none";
defparam \WD[24]~I .oe_sync_reset = "none";
defparam \WD[24]~I .operation_mode = "output";
defparam \WD[24]~I .output_async_reset = "none";
defparam \WD[24]~I .output_power_up = "low";
defparam \WD[24]~I .output_register_mode = "none";
defparam \WD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[25]~I (
	.datain(\MemToRegmux[25]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[25]));
// synopsys translate_off
defparam \WD[25]~I .input_async_reset = "none";
defparam \WD[25]~I .input_power_up = "low";
defparam \WD[25]~I .input_register_mode = "none";
defparam \WD[25]~I .input_sync_reset = "none";
defparam \WD[25]~I .oe_async_reset = "none";
defparam \WD[25]~I .oe_power_up = "low";
defparam \WD[25]~I .oe_register_mode = "none";
defparam \WD[25]~I .oe_sync_reset = "none";
defparam \WD[25]~I .operation_mode = "output";
defparam \WD[25]~I .output_async_reset = "none";
defparam \WD[25]~I .output_power_up = "low";
defparam \WD[25]~I .output_register_mode = "none";
defparam \WD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[26]~I (
	.datain(\MemToRegmux[26]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[26]));
// synopsys translate_off
defparam \WD[26]~I .input_async_reset = "none";
defparam \WD[26]~I .input_power_up = "low";
defparam \WD[26]~I .input_register_mode = "none";
defparam \WD[26]~I .input_sync_reset = "none";
defparam \WD[26]~I .oe_async_reset = "none";
defparam \WD[26]~I .oe_power_up = "low";
defparam \WD[26]~I .oe_register_mode = "none";
defparam \WD[26]~I .oe_sync_reset = "none";
defparam \WD[26]~I .operation_mode = "output";
defparam \WD[26]~I .output_async_reset = "none";
defparam \WD[26]~I .output_power_up = "low";
defparam \WD[26]~I .output_register_mode = "none";
defparam \WD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[27]~I (
	.datain(\MemToRegmux[27]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[27]));
// synopsys translate_off
defparam \WD[27]~I .input_async_reset = "none";
defparam \WD[27]~I .input_power_up = "low";
defparam \WD[27]~I .input_register_mode = "none";
defparam \WD[27]~I .input_sync_reset = "none";
defparam \WD[27]~I .oe_async_reset = "none";
defparam \WD[27]~I .oe_power_up = "low";
defparam \WD[27]~I .oe_register_mode = "none";
defparam \WD[27]~I .oe_sync_reset = "none";
defparam \WD[27]~I .operation_mode = "output";
defparam \WD[27]~I .output_async_reset = "none";
defparam \WD[27]~I .output_power_up = "low";
defparam \WD[27]~I .output_register_mode = "none";
defparam \WD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[28]~I (
	.datain(\MemToRegmux[28]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[28]));
// synopsys translate_off
defparam \WD[28]~I .input_async_reset = "none";
defparam \WD[28]~I .input_power_up = "low";
defparam \WD[28]~I .input_register_mode = "none";
defparam \WD[28]~I .input_sync_reset = "none";
defparam \WD[28]~I .oe_async_reset = "none";
defparam \WD[28]~I .oe_power_up = "low";
defparam \WD[28]~I .oe_register_mode = "none";
defparam \WD[28]~I .oe_sync_reset = "none";
defparam \WD[28]~I .operation_mode = "output";
defparam \WD[28]~I .output_async_reset = "none";
defparam \WD[28]~I .output_power_up = "low";
defparam \WD[28]~I .output_register_mode = "none";
defparam \WD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[29]~I (
	.datain(\MemToRegmux[29]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[29]));
// synopsys translate_off
defparam \WD[29]~I .input_async_reset = "none";
defparam \WD[29]~I .input_power_up = "low";
defparam \WD[29]~I .input_register_mode = "none";
defparam \WD[29]~I .input_sync_reset = "none";
defparam \WD[29]~I .oe_async_reset = "none";
defparam \WD[29]~I .oe_power_up = "low";
defparam \WD[29]~I .oe_register_mode = "none";
defparam \WD[29]~I .oe_sync_reset = "none";
defparam \WD[29]~I .operation_mode = "output";
defparam \WD[29]~I .output_async_reset = "none";
defparam \WD[29]~I .output_power_up = "low";
defparam \WD[29]~I .output_register_mode = "none";
defparam \WD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[30]~I (
	.datain(\MemToRegmux[30]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[30]));
// synopsys translate_off
defparam \WD[30]~I .input_async_reset = "none";
defparam \WD[30]~I .input_power_up = "low";
defparam \WD[30]~I .input_register_mode = "none";
defparam \WD[30]~I .input_sync_reset = "none";
defparam \WD[30]~I .oe_async_reset = "none";
defparam \WD[30]~I .oe_power_up = "low";
defparam \WD[30]~I .oe_register_mode = "none";
defparam \WD[30]~I .oe_sync_reset = "none";
defparam \WD[30]~I .operation_mode = "output";
defparam \WD[30]~I .output_async_reset = "none";
defparam \WD[30]~I .output_power_up = "low";
defparam \WD[30]~I .output_register_mode = "none";
defparam \WD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[31]~I (
	.datain(\MemToRegmux[31]|y~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[31]));
// synopsys translate_off
defparam \WD[31]~I .input_async_reset = "none";
defparam \WD[31]~I .input_power_up = "low";
defparam \WD[31]~I .input_register_mode = "none";
defparam \WD[31]~I .input_sync_reset = "none";
defparam \WD[31]~I .oe_async_reset = "none";
defparam \WD[31]~I .oe_power_up = "low";
defparam \WD[31]~I .oe_register_mode = "none";
defparam \WD[31]~I .oe_sync_reset = "none";
defparam \WD[31]~I .operation_mode = "output";
defparam \WD[31]~I .output_async_reset = "none";
defparam \WD[31]~I .output_power_up = "low";
defparam \WD[31]~I .output_register_mode = "none";
defparam \WD[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
