// Seed: 1741112568
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2, id_3, id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input tri id_2
    , id_14,
    input tri0 id_3,
    inout supply1 id_4,
    input wor id_5
    , id_15,
    input wire id_6,
    output tri0 id_7,
    input tri id_8,
    output wire id_9,
    input tri0 id_10
    , id_16,
    output tri1 id_11,
    input wire id_12
);
  assign id_14 = {1, 1};
  module_0();
endmodule
