
---------- Begin Simulation Statistics ----------
final_tick                               872602705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201784                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                   202434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5047.56                       # Real time elapsed on the host
host_tick_rate                              172876276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018514221                       # Number of instructions simulated
sim_ops                                    1021795860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.872603                       # Number of seconds simulated
sim_ticks                                872602705000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.895730                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116726610                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134329512                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8604605                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186830847                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15522335                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15693316                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          170981                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236929945                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1665335                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819879                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5891873                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015174                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22501844                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51895878                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404651                       # Number of instructions committed
system.cpu0.commit.committedOps             893226731                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1597077820                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559288                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.285009                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1150368982     72.03%     72.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    266781422     16.70%     88.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67464917      4.22%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     65924166      4.13%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14788724      0.93%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4499737      0.28%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1161552      0.07%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3586476      0.22%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22501844      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1597077820                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341041                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514739                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412734                       # Number of loads committed
system.cpu0.commit.membars                    1641830                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641836      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117859     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232605     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760652     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226731                       # Class of committed instruction
system.cpu0.commit.refs                     390993285                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404651                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226731                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.924811                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.924811                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193254670                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2717466                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115797537                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             959977958                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               736930556                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                668980678                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5901190                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8338513                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2800343                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236929945                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171386823                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    875352790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2786218                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     980679583                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17227870                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137934                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         723900538                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132248945                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570922                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1607867437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.611724                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902524                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               915446256     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               516965463     32.15%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91362770      5.68%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67406499      4.19%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8915746      0.55%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3991549      0.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  442136      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309448      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27570      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1607867437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      109843188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5930275                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226289710                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538219                       # Inst execution rate
system.cpu0.iew.exec_refs                   408387792                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112566963                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158876195                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301085147                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1835964                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1702595                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116526216                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          945115258                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295820829                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5432765                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924505137                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                785230                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3442724                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5901190                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5163538                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13385277                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13779                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9830                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3616782                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20672413                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5945665                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9830                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       745420                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5184855                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                373407157                       # num instructions consuming a value
system.cpu0.iew.wb_count                    916509510                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.903460                       # average fanout of values written-back
system.cpu0.iew.wb_producers                337358343                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533565                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     916557094                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1127416986                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585284668                       # number of integer regfile writes
system.cpu0.ipc                              0.519531                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519531                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643340      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506720062     54.49%     54.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839498      0.84%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639143      0.18%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298865645     32.14%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113230165     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             929937903                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1037938                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001116                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 177449     17.10%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                749184     72.18%     89.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               111303     10.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             929332449                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3468845632                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    916509460                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        997012447                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 939598821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                929937903                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5516437                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51888523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64554                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3050281                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29673618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1607867437                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798285                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          926080986     57.60%     57.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          487209637     30.30%     87.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151749132      9.44%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34410957      2.14%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7117593      0.44%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             631425      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             374463      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             223096      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              70148      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1607867437                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541382                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16466506                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2598010                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301085147                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116526216                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1521                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1717710625                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27494824                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168384713                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569160209                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4166342                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               743924319                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9128845                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6766                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1162628964                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             953281700                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          610981269                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                663730239                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11580213                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5901190                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25805668                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41821055                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1162628920                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        121308                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4634                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10851827                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4586                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2519679371                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1901040419                       # The number of ROB writes
system.cpu0.timesIdled                       24906379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1488                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.027794                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10738316                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12779481                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2886981                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17780350                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            239966                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         346181                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          106215                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20278390                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24992                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819659                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1996326                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300873                       # Number of branches committed
system.cpu1.commit.bw_lim_events               744837                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459676                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29718217                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848891                       # Number of instructions committed
system.cpu1.commit.committedOps              42668760                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234083425                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182280                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.773764                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214344009     91.57%     91.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9739272      4.16%     95.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3950298      1.69%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3751562      1.60%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       698244      0.30%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       202672      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       558543      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        93988      0.04%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       744837      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234083425                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317326                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40183235                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552957                       # Number of loads committed
system.cpu1.commit.membars                    1639395                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639395      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24991036     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372616     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665572      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668760                       # Class of committed instruction
system.cpu1.commit.refs                      16038200                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848891                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668760                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.729015                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.729015                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178709822                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               894967                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9764882                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80825089                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16895047                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39123285                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1997412                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1547715                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2268196                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20278390                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13455356                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220772960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               681997                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      91603588                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5776134                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084580                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15332710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10978282                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.382075                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         238993762                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.395847                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.891247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               183279343     76.69%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32505697     13.60%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14819771      6.20%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4738552      1.98%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  728848      0.30%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2286210      0.96%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  576629      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   31872      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26840      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           238993762                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         759182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2037017                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13407989                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.218380                       # Inst execution rate
system.cpu1.iew.exec_refs                    18167621                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5264431                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              156630095                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19977111                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2015491                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1271789                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8115421                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72379014                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12903190                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1750453                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52357188                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                777449                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2473739                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1997412                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4044254                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193539                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12664                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2245                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2181                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8424154                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3630178                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2245                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       635900                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1401117                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26234342                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51438257                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785651                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20611039                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.214547                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51464382                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67391238                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32164832                       # number of integer regfile writes
system.cpu1.ipc                              0.174550                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174550                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639607      3.03%      3.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33706045     62.29%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14171193     26.19%     91.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4590642      8.48%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54107641                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     929725                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017183                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 148980     16.02%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                682137     73.37%     89.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98606     10.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53397745                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         348205030                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51438245                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102090404                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66335772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54107641                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6043242                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29710253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66287                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3583566                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21013406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    238993762                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.226398                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203588314     85.19%     85.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23896229     10.00%     95.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7125037      2.98%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2578196      1.08%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1226142      0.51%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             285762      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             194434      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70416      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29232      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      238993762                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.225681                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12786925                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2303364                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19977111                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8115421                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu1.numCycles                       239752944                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1505446428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165000160                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27217577                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3848559                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19537812                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                764978                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9858                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96568167                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76388396                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48791040                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37702367                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9227877                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1997412                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14734670                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21573463                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96568155                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21341                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               800                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9121152                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           795                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   305724538                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149690043                       # The number of ROB writes
system.cpu1.timesIdled                          25685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.559351                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9459700                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10681763                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2006543                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14363454                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            250665                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         316070                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           65405                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16770186                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25158                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819665                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1583846                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10235716                       # Number of branches committed
system.cpu2.commit.bw_lim_events               604893                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459722                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17765115                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41665719                       # Number of instructions committed
system.cpu2.commit.committedOps              42485599                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    233868317                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181665                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.770142                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214349912     91.65%     91.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9529932      4.07%     95.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3864325      1.65%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3745345      1.60%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       686903      0.29%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       215082      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       774659      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        97266      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       604893      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    233868317                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318380                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40005288                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491671                       # Number of loads committed
system.cpu2.commit.membars                    1639404                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639404      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24883011     58.57%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12311336     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3651707      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42485599                       # Class of committed instruction
system.cpu2.commit.refs                      15963055                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41665719                       # Number of Instructions Simulated
system.cpu2.committedOps                     42485599                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.708262                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.708262                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            188794162                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               427239                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8740584                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66431411                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13426589                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30978128                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1584914                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               628461                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2244003                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16770186                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10775701                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    222624446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               319451                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      72266091                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4015222                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070511                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12395738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9710365                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.303845                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237027796                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.311886                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.776580                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               191709409     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27376130     11.55%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11605071      4.90%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3961065      1.67%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  800078      0.34%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1284587      0.54%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  233575      0.10%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31504      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26377      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237027796                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         811035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1625370                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12174724                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211032                       # Inst execution rate
system.cpu2.iew.exec_refs                    18138979                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5243874                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163990706                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16209728                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268562                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1154297                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6695340                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60243156                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12895105                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1695937                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50191687                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                757557                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2591956                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1584914                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4306717                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        40842                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          192307                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11769                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2161                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1894                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4718057                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2223956                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2161                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       535407                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1089963                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25119605                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49253832                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793268                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19926569                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207089                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49278904                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64122928                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31235942                       # number of integer regfile writes
system.cpu2.ipc                              0.175185                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175185                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639625      3.16%      3.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31518548     60.74%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14158486     27.29%     91.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4570818      8.81%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51887624                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     918272                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017697                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142443     15.51%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                679601     74.01%     89.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96226     10.48%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51166257                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         341787102                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49253820                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         78001779                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56439009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51887624                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804147                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17757556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            65812                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344425                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11387045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237027796                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.218909                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647635                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203399821     85.81%     85.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22339799      9.42%     95.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7029392      2.97%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2477303      1.05%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1263259      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             232316      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             187652      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              69428      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28826      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237027796                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218163                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8985439                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1617489                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16209728                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6695340                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu2.numCycles                       237838831                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1507360115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              174020077                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27114098                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5295457                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15409076                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                597356                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7358                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81138167                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63654841                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40574698                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30503002                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9099788                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1584914                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15486081                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13460600                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81138155                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24646                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               830                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10526663                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           826                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   293513059                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123666996                       # The number of ROB writes
system.cpu2.timesIdled                          24627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.810748                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10930129                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11290202                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2414579                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16020221                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            222923                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         263090                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           40167                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18902254                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21768                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819622                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1835548                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573561                       # Number of branches committed
system.cpu3.commit.bw_lim_events               584701                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459573                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24021390                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42594960                       # Number of instructions committed
system.cpu3.commit.committedOps              43414770                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    235889056                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184047                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.770168                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215835863     91.50%     91.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9792379      4.15%     95.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3955281      1.68%     97.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3921903      1.66%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       698191      0.30%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       226859      0.10%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       775700      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        98179      0.04%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       584701      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    235889056                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292186                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40875888                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834025                       # Number of loads committed
system.cpu3.commit.membars                    1639323                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639323      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25385381     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653647     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736278      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43414770                       # Class of committed instruction
system.cpu3.commit.refs                      16389937                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42594960                       # Number of Instructions Simulated
system.cpu3.committedOps                     43414770                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.650475                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.650475                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            184868430                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               582906                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9927948                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              74592485                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15641146                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35441155                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1836620                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               743166                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2312303                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18902254                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12843900                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    223159453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               477044                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      82395587                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4831302                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078536                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14524537                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11153052                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.342342                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         240099654                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.352588                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.836760                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               188941931     78.69%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30649961     12.77%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13660213      5.69%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3817038      1.59%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  714636      0.30%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1602604      0.67%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  656078      0.27%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   30933      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26260      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           240099654                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         582087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1875216                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13071799                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.217219                       # Inst execution rate
system.cpu3.iew.exec_refs                    18718327                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5398035                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160900977                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18336655                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1643110                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1043732                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7619630                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67429841                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13320292                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1768083                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52280702                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                970181                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2405050                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1836620                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4353873                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        47640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          199751                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14773                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2186                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1899                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6502630                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3063718                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2186                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       569333                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1305883                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26048632                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51275553                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782321                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20378391                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.213043                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51303811                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66960080                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32195043                       # number of integer regfile writes
system.cpu3.ipc                              0.176976                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176976                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639540      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33034907     61.12%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14645727     27.10%     91.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4728466      8.75%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54048785                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     923931                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017094                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 142605     15.43%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                683762     74.01%     89.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97562     10.56%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53333162                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         349190615                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51275541                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91445976                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62501991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54048785                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4927850                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24015070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            69486                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2468277                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16503110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    240099654                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.225110                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.654386                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          205121529     85.43%     85.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23085875      9.62%     95.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7437426      3.10%     98.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2661410      1.11%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1273503      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             235115      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             187744      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              68639      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28413      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      240099654                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.224565                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10778028                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2097525                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18336655                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7619630                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu3.numCycles                       240681741                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1504517774                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              170242972                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27608347                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4568541                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17818410                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                725120                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 8898                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89913361                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70849226                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45099488                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34990992                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9609566                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1836620                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15183658                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                17491141                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89913349                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27002                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               789                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9145632                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   302739202                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139087545                       # The number of ROB writes
system.cpu3.timesIdled                          16605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4192029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8310565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       627288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90701                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52965937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4562086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106297100                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4652787                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1287587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3017825                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1100611                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1029                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            517                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2902899                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2902863                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1287587                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            96                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12501014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12501014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    461329600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               461329600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1436                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4192128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4192128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4192128                       # Request fanout histogram
system.membus.respLayer1.occupancy        22611770250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21574410005                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5458985445.652174                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32155784952.964485                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267370114000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119262713500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 753339991500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10728287                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10728287                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10728287                       # number of overall hits
system.cpu2.icache.overall_hits::total       10728287                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        47414                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         47414                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        47414                       # number of overall misses
system.cpu2.icache.overall_misses::total        47414                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1228446500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1228446500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1228446500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1228446500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10775701                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10775701                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10775701                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10775701                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004400                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004400                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004400                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004400                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 25908.940397                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25908.940397                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 25908.940397                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25908.940397                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    32.857143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        38043                       # number of writebacks
system.cpu2.icache.writebacks::total            38043                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9339                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9339                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        38075                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38075                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        38075                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38075                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    956133000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    956133000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    956133000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    956133000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003533                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003533                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003533                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003533                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 25111.831911                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25111.831911                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 25111.831911                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25111.831911                       # average overall mshr miss latency
system.cpu2.icache.replacements                 38043                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10728287                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10728287                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        47414                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        47414                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1228446500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1228446500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10775701                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10775701                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004400                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004400                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 25908.940397                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25908.940397                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        38075                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38075                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    956133000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    956133000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003533                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003533                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 25111.831911                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25111.831911                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987093                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10582367                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38043                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           278.168572                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343381000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987093                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21589477                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21589477                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13563899                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13563899                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13563899                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13563899                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2586577                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2586577                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2586577                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2586577                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 342790886080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 342790886080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 342790886080                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 342790886080                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16150476                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16150476                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16150476                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16150476                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160155                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160155                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160155                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160155                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132526.843809                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132526.843809                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132526.843809                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132526.843809                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2512511                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       366952                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            39863                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4540                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.028648                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.826432                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011297                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011297                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1982058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1982058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1982058                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1982058                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604519                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604519                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  71017304183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  71017304183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  71017304183                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  71017304183                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037430                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037430                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037430                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037430                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117477.373222                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117477.373222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117477.373222                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117477.373222                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011297                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10987904                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10987904                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1511285                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1511285                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 157544003000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 157544003000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12499189                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12499189                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104245.064961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104245.064961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1215420                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1215420                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295865                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295865                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31553383500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31553383500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023671                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023671                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106647.908675                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106647.908675                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2575995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2575995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1075292                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1075292                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 185246883080                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 185246883080                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651287                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651287                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 172275.886996                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 172275.886996                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       766638                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       766638                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308654                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308654                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39463920683                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39463920683                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084533                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084533                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127858.121661                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127858.121661                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          383                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          383                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5740500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5740500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.333913                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.333913                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29898.437500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29898.437500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          124                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           68                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       344500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       344500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.118261                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.118261                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5066.176471                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5066.176471                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1038000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1038000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.453846                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.453846                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5864.406780                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5864.406780                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       911000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       911000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5358.823529                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5358.823529                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       463000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       463000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       420000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       420000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400488                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400488                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419177                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419177                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44913923500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44913923500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819665                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819665                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511400                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511400                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107147.871901                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107147.871901                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419177                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419177                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44494746500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44494746500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511400                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511400                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106147.871901                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106147.871901                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.437743                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14988609                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023521                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.644164                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343392500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.437743                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.919929                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.919929                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34965760                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34965760                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6481997017.241380                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   35008180064.946976                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     96.55%     96.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267370174500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120691051000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 751911654000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12810550                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12810550                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12810550                       # number of overall hits
system.cpu3.icache.overall_hits::total       12810550                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        33350                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         33350                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        33350                       # number of overall misses
system.cpu3.icache.overall_misses::total        33350                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    877211499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    877211499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    877211499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    877211499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12843900                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12843900                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12843900                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12843900                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002597                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002597                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002597                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002597                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 26303.193373                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26303.193373                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 26303.193373                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26303.193373                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          436                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.636364                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        26890                       # number of writebacks
system.cpu3.icache.writebacks::total            26890                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6428                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6428                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6428                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6428                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        26922                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        26922                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        26922                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        26922                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    696273499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    696273499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    696273499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    696273499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002096                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002096                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002096                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002096                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25862.621611                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25862.621611                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25862.621611                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25862.621611                       # average overall mshr miss latency
system.cpu3.icache.replacements                 26890                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12810550                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12810550                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        33350                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        33350                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    877211499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    877211499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12843900                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12843900                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002597                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002597                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 26303.193373                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26303.193373                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6428                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6428                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        26922                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        26922                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    696273499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    696273499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002096                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002096                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25862.621611                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25862.621611                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987102                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12718490                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            26890                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           472.982149                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350253000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987102                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999597                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25714722                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25714722                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13985651                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13985651                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13985651                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13985651                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2635965                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2635965                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2635965                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2635965                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 349213251111                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 349213251111                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 349213251111                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 349213251111                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16621616                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16621616                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16621616                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16621616                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158587                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158587                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158587                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158587                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132480.230622                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132480.230622                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132480.230622                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132480.230622                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2723024                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       522817                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            44810                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6437                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.768221                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.220600                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1022536                       # number of writebacks
system.cpu3.dcache.writebacks::total          1022536                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2024040                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2024040                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2024040                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2024040                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       611925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       611925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       611925                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       611925                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  71849625434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71849625434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  71849625434                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71849625434                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036815                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036815                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036815                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036815                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117415.737932                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117415.737932                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117415.737932                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117415.737932                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1022536                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11334720                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11334720                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1551017                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1551017                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 161767553000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 161767553000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12885737                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12885737                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120367                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120367                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104297.730457                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104297.730457                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1252027                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1252027                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       298990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       298990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31911313000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31911313000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023203                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023203                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106730.368909                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106730.368909                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2650931                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2650931                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1084948                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1084948                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 187445698111                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 187445698111                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.290413                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.290413                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 172769.292271                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 172769.292271                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       772013                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       772013                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       312935                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       312935                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39938312434                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39938312434                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083765                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083765                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127624.945864                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127624.945864                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          171                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4947000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4947000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.330116                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.330116                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28929.824561                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28929.824561                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.090734                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.090734                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6914.893617                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6914.893617                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1312500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1312500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.456919                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.456919                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         7500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1160500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1160500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.446475                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.446475                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6786.549708                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6786.549708                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       224500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       224500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396779                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396779                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422843                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422843                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45184529000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45184529000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819622                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819622                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515900                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515900                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106858.879064                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106858.879064                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422842                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422842                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44761686000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44761686000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515899                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515899                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105859.129415                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105859.129415                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.520151                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15417749                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034513                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.903388                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350264500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.520151                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.860005                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.860005                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35918819                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35918819                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1249765227.272727                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3421692776.932138                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        71500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11512327000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   858855287500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13747417500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142752346                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142752346                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142752346                       # number of overall hits
system.cpu0.icache.overall_hits::total      142752346                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28634477                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28634477                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28634477                       # number of overall misses
system.cpu0.icache.overall_misses::total     28634477                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 373171837499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 373171837499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 373171837499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 373171837499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171386823                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171386823                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171386823                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171386823                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167075                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167075                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167075                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167075                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13032.256098                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13032.256098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13032.256098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13032.256098                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2626                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.892857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27011222                       # number of writebacks
system.cpu0.icache.writebacks::total         27011222                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1623220                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1623220                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1623220                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1623220                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27011257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27011257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27011257                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27011257                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 330661088500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 330661088500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 330661088500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 330661088500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157604                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157604                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157604                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157604                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12241.603140                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12241.603140                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12241.603140                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12241.603140                       # average overall mshr miss latency
system.cpu0.icache.replacements              27011222                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142752346                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142752346                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28634477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28634477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 373171837499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 373171837499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171386823                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171386823                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167075                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167075                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13032.256098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13032.256098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1623220                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1623220                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27011257                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27011257                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 330661088500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 330661088500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157604                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157604                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12241.603140                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12241.603140                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169763341                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27011223                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.284919                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        369784901                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       369784901                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    359012504                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       359012504                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    359012504                       # number of overall hits
system.cpu0.dcache.overall_hits::total      359012504                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29296743                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29296743                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29296743                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29296743                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 778345728124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 778345728124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 778345728124                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 778345728124                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388309247                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388309247                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388309247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388309247                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.075447                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.075447                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.075447                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.075447                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26567.653890                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26567.653890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26567.653890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26567.653890                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4074284                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       172128                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            68999                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2203                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.048450                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.133454                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22966284                       # number of writebacks
system.cpu0.dcache.writebacks::total         22966284                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6738254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6738254                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6738254                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6738254                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22558489                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22558489                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22558489                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22558489                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 373701275110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 373701275110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 373701275110                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 373701275110                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058094                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16565.882365                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16565.882365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16565.882365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16565.882365                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22966284                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    254631985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      254631985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23919543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23919543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 497711332500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 497711332500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278551528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278551528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085871                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085871                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20807.727493                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20807.727493                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4554472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4554472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19365071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19365071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 287171582000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 287171582000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14829.358591                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14829.358591                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104380519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104380519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5377200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5377200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 280634395624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 280634395624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757719                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757719                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52189.688988                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52189.688988                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2183782                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2183782                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3193418                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3193418                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86529693110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86529693110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27096.262722                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27096.262722                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1763                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10401500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10401500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7946.142093                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7946.142093                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1275                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1275                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1382500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1382500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40661.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40661.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2770                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2770                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1132500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1132500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2952                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2952                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.061653                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061653                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6222.527473                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6222.527473                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.061314                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.061314                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5262.430939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5262.430939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417372                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417372                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45284231500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45284231500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819879                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819879                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509065                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509065                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108498.489357                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108498.489357                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417372                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417372                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44866859500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44866859500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509065                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509065                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107498.489357                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107498.489357                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.961042                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382395221                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22975577                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.643552                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.961042                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998783                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998783                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801245909                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801245909                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26960237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21628434                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               32958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               83030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               32641                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               85181                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               22813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               84736                       # number of demand (read+write) hits
system.l2.demand_hits::total                 48930030                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26960237                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21628434                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              32958                       # number of overall hits
system.l2.overall_hits::.cpu1.data              83030                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              32641                       # number of overall hits
system.l2.overall_hits::.cpu2.data              85181                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              22813                       # number of overall hits
system.l2.overall_hits::.cpu3.data              84736                       # number of overall hits
system.l2.overall_hits::total                48930030                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1337243                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4902                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            928360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5434                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            926457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937717                       # number of demand (read+write) misses
system.l2.demand_misses::total                4195240                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51018                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1337243                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4902                       # number of overall misses
system.l2.overall_misses::.cpu1.data           928360                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5434                       # number of overall misses
system.l2.overall_misses::.cpu2.data           926457                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4109                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937717                       # number of overall misses
system.l2.overall_misses::total               4195240                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4431573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 146970440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    474076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112886031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    524238000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112554373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    396443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 113656074999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     491893250999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4431573500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 146970440500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    474076500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112886031000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    524238000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112554373000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    396443500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 113656074999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    491893250999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27011255                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22965677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1011390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           38075                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1011638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           26922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1022453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53125270                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27011255                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22965677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1011390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          38075                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1011638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          26922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1022453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53125270                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.058228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.129477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.917905                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.142718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.915799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.152626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.917125                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078969                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.058228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.129477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.917905                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.142718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.915799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.152626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.917125                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078969                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86862.940531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109905.559797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96710.832313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121597.258607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96473.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121489.041585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96481.747384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121205.091727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117250.324415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86862.940531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109905.559797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96710.832313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121597.258607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96473.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121489.041585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96481.747384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121205.091727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117250.324415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3017825                       # number of writebacks
system.l2.writebacks::total                   3017825                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            655                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            689                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            708                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            815                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4789                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           655                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           689                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           708                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           815                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           726                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4789                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1336844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       927671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       925642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4190451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1336844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       927671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       925642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4190451                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3903693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133573115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    382058000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103560026001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    425125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103238977002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    323593500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 104232253502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 449638841005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3903693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133573115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    382058000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103560026001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    425125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103238977002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    323593500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 104232253502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 449638841005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.112176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.917224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.124123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.133311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.916415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.112176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.917224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.124123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.133311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.916415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078879                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76933.702529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99916.755433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89959.500824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111634.432898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89954.506983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111532.295425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90162.580106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111241.467103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107300.822991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76933.702529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99916.755433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89959.500824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111634.432898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89954.506983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111532.295425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90162.580106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111241.467103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107300.822991                       # average overall mshr miss latency
system.l2.replacements                        8767350                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6139283                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6139283                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6139283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6139283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46725456                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46725456                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46725456                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46725456                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   95                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1291500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1291500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.240000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.225806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.117647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.512821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        12915                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1549000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       250000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       140500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2021500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.240000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.225806                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.117647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.512821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20116.883117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20215                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.464286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.357143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.389831                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       206500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       296500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       925000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.464286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.357143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.389831                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20650                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19766.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20108.695652                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2758243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            34509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2859491                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         847958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2902863                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96052794500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82282707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82199774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82928323499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  343463598999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3606201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5762354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.235139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.952344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113275.415174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120486.950117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120463.233699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120251.678814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118318.914464                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       847958                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2902863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87573214500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75453526501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75376133002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  76032093499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 314434967502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.235139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.952344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.503763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103275.415174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110486.949386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110463.232237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110251.678814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108318.913949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26960237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         32958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         32641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         22813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27048649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4431573500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    474076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    524238000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    396443500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5826331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27011255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        38075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        26922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27114112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.129477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.142718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.152626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86862.940531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96710.832313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96473.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96481.747384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89001.901838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          655                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          708                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          520                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4247                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3903693000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    382058000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    425125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    323593500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5034469500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.112176                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.124123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.133311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76933.702529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89959.500824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89954.506983                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90162.580106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79529.714232                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18870191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        50284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51188                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        50227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19021890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       489285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       244093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       248094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1226914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50917646000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30603324000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30354599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30727751500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 142603320500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19359476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       295726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20248804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.829964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.826646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.831634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104065.413818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124686.581759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124356.696013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123855.278644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116229.271571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          399                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          689                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          815                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          726                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2629                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       488886                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       243278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       247368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1224285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45999900500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  28106499500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27862844000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  28200160003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 130169404003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.827634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.823886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.829201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94091.261562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114836.179740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114530.882365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114000.840865                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106322.795757                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              96                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           101                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.843750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950495                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       529500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       585500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       454000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       308500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1877500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.843750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.950495                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19611.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19516.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19739.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19281.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19557.291667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                   105985301                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8767355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.088629                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.536166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.101217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.441711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.210732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.037282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.201464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.027947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.410380                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.095332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.350652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856690811                       # Number of tag accesses
system.l2.tags.data_accesses                856690811                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3247360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85558016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        271808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59370944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        302464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59241088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        229696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59967424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          268188800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3247360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       271808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       302464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       229696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4051328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193140800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193140800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1336844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         927671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         925642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4190450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3017825                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3017825                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3721465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98049222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           311491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68038918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           346623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67890104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           263231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68722482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             307343535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3721465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       311491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       346623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       263231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4642809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221338759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221338759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221338759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3721465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98049222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          311491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68038918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          346623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67890104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          263231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68722482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            528682294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2984372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1296312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    923316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    921049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003450201750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184816                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184816                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8672710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2810615                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4190450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3017825                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4190450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3017825                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  55864                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33453                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            243881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            246525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            350069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            281987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            251281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            256614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            307256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           215976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           229323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           268891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            207094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           211856                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 197312347000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20672930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            274835834500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47722.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66472.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1403580                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597634                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4190450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3017825                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1211884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1107582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  854189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  458512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  124578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   66626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   55136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 206010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4117709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.646552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.081010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.932166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3108990     75.50%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       735027     17.85%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       104420      2.54%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45590      1.11%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24814      0.60%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16115      0.39%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12219      0.30%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10105      0.25%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60429      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4117709                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.371115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.220846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184815    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184816                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.580156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172497     93.33%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              799      0.43%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8855      4.79%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2054      1.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              477      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               96      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184816                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              264613504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3575296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190998592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               268188800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193140800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       303.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    307.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  872602601000                       # Total gap between requests
system.mem_ctrls.avgGap                     121055.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3247360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82963968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       271808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59092224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       302464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58947136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       229696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59558848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190998592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3721464.512306319084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95076450.628238648176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 311491.126995761471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67719505.866074517369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 346622.808142681606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67553235.466992959380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 263230.905294981843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68254255.526287868619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218883795.461074113846                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1336844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       927671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4726                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       925642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3017825                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1795877750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78211999750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    202512250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64717681750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    225206750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64480268250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    172023500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  65030264500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21006612069750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35393.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58504.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47683.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69763.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47652.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69660.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47930.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69403.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6960845.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15238859160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8099615370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14741122620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8231903460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68882090160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     166548767400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     194827845120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       476570203290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.147978                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 504394964500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29137940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 339069800500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14161697340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7527090285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14779821420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7346419200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68882090160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     314126728680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70551667200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497375514285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.990800                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 179995895250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29137940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 663468869750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5657069281.954887                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32741773986.687840                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        61000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267370167500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120212490500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 752390214500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13410054                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13410054                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13410054                       # number of overall hits
system.cpu1.icache.overall_hits::total       13410054                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        45302                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         45302                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        45302                       # number of overall misses
system.cpu1.icache.overall_misses::total        45302                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1117057499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1117057499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1117057499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1117057499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13455356                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13455356                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13455356                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13455356                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003367                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003367                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003367                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003367                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24658.017284                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24658.017284                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24658.017284                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24658.017284                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          985                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    82.083333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37828                       # number of writebacks
system.cpu1.icache.writebacks::total            37828                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7442                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7442                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7442                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7442                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37860                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37860                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    909864499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    909864499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    909864499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    909864499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002814                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002814                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002814                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002814                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24032.342816                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24032.342816                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24032.342816                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24032.342816                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37828                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13410054                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13410054                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        45302                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        45302                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1117057499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1117057499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13455356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13455356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003367                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003367                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24658.017284                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24658.017284                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7442                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7442                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    909864499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    909864499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002814                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002814                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24032.342816                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24032.342816                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.912767                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13281609                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37828                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           351.105240                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336099000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.912767                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.997274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26948572                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26948572                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13584457                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13584457                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13584457                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13584457                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2591432                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2591432                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2591432                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2591432                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 342582752615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 342582752615                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 342582752615                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 342582752615                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16175889                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16175889                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16175889                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16175889                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.160203                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160203                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.160203                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160203                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132198.241210                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132198.241210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132198.241210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132198.241210                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2550090                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       262833                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40052                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3238                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.669480                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.171402                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1011142                       # number of writebacks
system.cpu1.dcache.writebacks::total          1011142                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1986219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1986219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1986219                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1986219                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       605213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       605213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       605213                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       605213                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71201485509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71201485509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71201485509                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71201485509                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037415                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037415                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037415                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037415                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117646.986283                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117646.986283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117646.986283                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117646.986283                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1011142                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10998359                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10998359                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1512356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1512356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158447004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158447004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12510715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12510715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120885                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120885                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104768.324389                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104768.324389                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1216002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1216002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       296354                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       296354                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31795443000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31795443000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107288.725646                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107288.725646                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2586098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2586098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079076                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079076                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 184135748615                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 184135748615                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 170642.057293                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 170642.057293                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       770217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       770217                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308859                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308859                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39406042509                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39406042509                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127585.864453                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127585.864453                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5590500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5590500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.349533                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.349533                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29895.721925                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29895.721925                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       429500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       429500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.123364                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.123364                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6507.575758                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6507.575758                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       964000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       964000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443836                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443836                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5950.617284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5950.617284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       834000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       834000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435616                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435616                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5245.283019                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5245.283019                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       298500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       298500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       269500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       269500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402343                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402343                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45030740500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45030740500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107905.617086                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107905.617086                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44613424500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44613424500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106905.617086                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106905.617086                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.598279                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15010002                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1022330                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.682150                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336110500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.598279                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924946                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924946                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35015255                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35015255                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 872602705000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47365505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9157108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46985932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5749525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1124                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1713                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           92                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           92                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5804471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5804471                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27114113                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20251393                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          101                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81033732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68908159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       113548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3045402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       114193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3046950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        80734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3080063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159422781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3457438464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2939644864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4844032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129441920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4871552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129467328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3443968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130878848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6800030976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8813549                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196007936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61939235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091340                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.331035                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56818556     91.73%     91.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4825609      7.79%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  97945      0.16%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 152440      0.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  44685      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61939235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106273779471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1536594214                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          57526022                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1553038389                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40671313                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34468061555                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40517691839                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1534740336                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57183082                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               986193764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 856122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747748                       # Number of bytes of host memory used
host_op_rate                                   859773                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1343.50                       # Real time elapsed on the host
host_tick_rate                               84548655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150199863                       # Number of instructions simulated
sim_ops                                    1155104705                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113591                       # Number of seconds simulated
sim_ticks                                113591059000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.214461                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10284944                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12069482                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1278462                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17629060                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1176585                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1492406                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          315821                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22827162                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5990                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3580                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1042443                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8980006                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1108575                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34266983                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37940725                       # Number of instructions committed
system.cpu0.commit.committedOps              38384550                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    216369361                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177403                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.819868                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199765055     92.33%     92.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8528771      3.94%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2921406      1.35%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2365373      1.09%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       752715      0.35%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       611014      0.28%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       232846      0.11%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        83606      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1108575      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    216369361                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049848                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36626407                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8218293                       # Number of loads committed
system.cpu0.commit.membars                     666340                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666647      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28164440     73.37%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8221641     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232772      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38384550                       # Class of committed instruction
system.cpu0.commit.refs                       9454711                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37940725                       # Number of Instructions Simulated
system.cpu0.committedOps                     38384550                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.964130                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.964130                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            168395771                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               236410                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7965814                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78281820                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15299217                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35146418                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1043490                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               139255                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1675278                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22827162                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13368136                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    201749709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               209344                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      93560968                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2559018                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100879                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18530901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11461529                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.413468                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         221560174                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.432697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.927483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               164841983     74.40%     74.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32295812     14.58%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17819067      8.04%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2679615      1.21%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1170160      0.53%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1754898      0.79%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  553455      0.25%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  441745      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3439      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           221560174                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      994                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     720                       # number of floating regfile writes
system.cpu0.idleCycles                        4723251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1069813                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13054227                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.256491                       # Inst execution rate
system.cpu0.iew.exec_refs                    13869518                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1498661                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49952245                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15167017                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            436510                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1046712                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2064507                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72607254                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12370857                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           693300                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58039555                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                442673                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4074715                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1043490                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4870584                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       109121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28399                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1899                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6948724                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       828089                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           425                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       473593                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        596220                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44984195                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57025193                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.720065                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32391545                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.252008                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57074552                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76423378                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42998732                       # number of integer regfile writes
system.cpu0.ipc                              0.167669                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.167669                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667358      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43864443     74.68%     75.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28186      0.05%     75.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70242      0.12%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 41      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                397      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                34      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12601515     21.46%     97.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1499957      2.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            321      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58732854                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1195                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2348                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1110                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1415                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     127070                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002164                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  75503     59.42%     59.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    36      0.03%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 44893     35.33%     94.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6595      5.19%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               26      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58191371                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         339172954                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57024083                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106828935                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71145115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58732854                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1462139                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34222707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            22349                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        566827                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21768765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    221560174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.265088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.726257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          186159063     84.02%     84.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20490020      9.25%     93.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9746471      4.40%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3052814      1.38%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1468210      0.66%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             299614      0.14%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             226537      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              78242      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              39203      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      221560174                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.259554                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1195065                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          620001                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15167017                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2064507                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1917                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       226283425                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      898744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               60377661                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28256250                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3171650                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16440330                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3426373                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                90665                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101654096                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75266767                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55953170                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35123686                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                904288                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1043490                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7928561                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27696925                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1136                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101652960                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100646446                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            472402                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8159701                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        472374                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   287903895                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150508320                       # The number of ROB writes
system.cpu0.timesIdled                         165359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  711                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.263760                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9699250                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11114866                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1182843                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17448032                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1104537                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1123657                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19120                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21780684                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1479                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           957                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           979624                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8133453                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1014644                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         864179                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31593292                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33358868                       # Number of instructions committed
system.cpu1.commit.committedOps              33790080                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    195314440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.813036                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    180720887     92.53%     92.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7516981      3.85%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2586095      1.32%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2024151      1.04%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       661672      0.34%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       545892      0.28%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       173670      0.09%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70448      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1014644      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    195314440                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              874776                       # Number of function calls committed.
system.cpu1.commit.int_insts                 32130956                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7219799                       # Number of loads committed
system.cpu1.commit.membars                     646774                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       646774      1.91%      1.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        25153634     74.44%     76.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             68      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7220756     21.37%     97.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        768752      2.28%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33790080                       # Class of committed instruction
system.cpu1.commit.refs                       7989508                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33358868                       # Number of Instructions Simulated
system.cpu1.committedOps                     33790080                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.012640                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.012640                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            155448139                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               203467                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7162141                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71082906                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10775838                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31383230                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                980138                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15019                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1549608                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21780684                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11561641                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186469249                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               126611                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      85415292                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2366714                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.108591                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12484335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10803787                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.425852                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         200136953                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.445547                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.986450                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               149851501     74.87%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27680960     13.83%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15994601      7.99%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2333806      1.17%     97.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  936206      0.47%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1653821      0.83%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1317805      0.66%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  367869      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     384      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           200136953                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         437899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1003686                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11738974                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256699                       # Inst execution rate
system.cpu1.iew.exec_refs                    11854029                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    843075                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49090234                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13692679                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            419582                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1040474                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1374640                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65341220                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11010954                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           602561                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51487321                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                437617                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3922279                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                980138                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4703156                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        98679                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             207                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6472880                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       604931                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       475632                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        528054                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40947445                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50556075                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.712147                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29160611                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252056                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50599304                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                68007966                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38360381                       # number of integer regfile writes
system.cpu1.ipc                              0.166316                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166316                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           647258      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39392486     75.62%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 111      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     76.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11206563     21.51%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             843368      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              52089882                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      89295                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001714                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  61978     69.41%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     69.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27292     30.56%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   25      0.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51531919                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         304415826                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50556075                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96892402                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63899009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 52089882                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1442211                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31551140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             9814                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        578032                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20651693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    200136953                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260271                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.721273                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168932222     84.41%     84.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17862345      8.93%     93.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8659773      4.33%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2758487      1.38%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1390052      0.69%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             266188      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             166591      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              68524      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32771      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      200136953                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.259703                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1145145                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          595126                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13692679                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1374640                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    484                       # number of misc regfile reads
system.cpu1.numCycles                       200574852                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26493742                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               59099001                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24894558                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3079394                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11834133                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3242102                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                99506                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             92047291                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67876228                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50649410                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31349071                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                802272                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                980138                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7521871                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25754852                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        92047291                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      89352739                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            483755                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8080675                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        483763                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   259680334                       # The number of ROB reads
system.cpu1.rob.rob_writes                  135604879                       # The number of ROB writes
system.cpu1.timesIdled                           4862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.866825                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9400610                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10578312                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1219864                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16392350                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1042050                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1098704                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           56654                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20812700                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1420                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           991                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1015299                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7781192                       # Number of branches committed
system.cpu2.commit.bw_lim_events               979286                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         823725                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30694669                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            31942343                       # Number of instructions committed
system.cpu2.commit.committedOps              32353326                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    183084703                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176712                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.818408                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    168970375     92.29%     92.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7323267      4.00%     96.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2530995      1.38%     97.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1974677      1.08%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       593091      0.32%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       511549      0.28%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       130600      0.07%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        70863      0.04%     99.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       979286      0.53%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    183084703                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              780143                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30726611                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6855018                       # Number of loads committed
system.cpu2.commit.membars                     616404                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       616404      1.91%      1.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24122806     74.56%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6856009     21.19%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        757953      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32353326                       # Class of committed instruction
system.cpu2.commit.refs                       7613962                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   31942343                       # Number of Instructions Simulated
system.cpu2.committedOps                     32353326                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.893122                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.893122                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            143831329                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               204843                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7122931                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69117799                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10584063                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30910814                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1015826                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14128                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1490227                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20812700                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11652833                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    174028081                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               135797                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83149622                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2440782                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.110565                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12583751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10442660                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.441721                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         187832259                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.457363                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.964163                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               138015527     73.48%     73.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27594700     14.69%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16193018      8.62%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2429553      1.29%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  922497      0.49%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1507931      0.80%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  775210      0.41%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  393441      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     382      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           187832259                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         407877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1037408                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11344882                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.263426                       # Inst execution rate
system.cpu2.iew.exec_refs                    11264418                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    837777                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               48077038                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13107804                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            371982                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1337739                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1353789                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63008115                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10426641                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           629722                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49587349                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                430744                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3450000                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1015826                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4212244                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        77472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             184                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6252786                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       594845                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       518552                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        518856                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 38924680                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48689075                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.716130                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27875119                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.258654                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48731268                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65534447                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36863735                       # number of integer regfile writes
system.cpu2.ipc                              0.169689                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169689                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           616912      1.23%      1.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38142704     75.96%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  95      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10619285     21.15%     98.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             837979      1.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50217071                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      79703                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001587                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  60430     75.82%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     75.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19260     24.16%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   13      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49679862                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         288354364                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48689075                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93662930                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61671708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50217071                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1336407                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30654789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8260                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        512682                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19918915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    187832259                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267351                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.727368                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          157604910     83.91%     83.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17417800      9.27%     93.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8347241      4.44%     97.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2625989      1.40%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1322130      0.70%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             270757      0.14%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             150816      0.08%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              61307      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31309      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      187832259                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.266771                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1132030                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          611844                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13107804                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1353789                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu2.numCycles                       188240136                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    38828885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               57592866                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23793776                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2899336                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11668644                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2837100                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               105204                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89228883                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65879469                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49002124                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30810211                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                804580                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1015826                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6965923                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25208348                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89228883                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      79778789                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            416423                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7485756                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        416206                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   245150708                       # The number of ROB reads
system.cpu2.rob.rob_writes                  130862021                       # The number of ROB writes
system.cpu2.timesIdled                           4727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.891660                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8360942                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9198800                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1035868                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13499112                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            799579                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         810205                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10626                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17557430                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1308                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           990                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           904372                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6903499                       # Number of branches committed
system.cpu3.commit.bw_lim_events               939569                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         676078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27401612                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28443706                       # Number of instructions committed
system.cpu3.commit.committedOps              28780889                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    150989552                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.190615                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.854061                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    138470453     91.71%     91.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6494423      4.30%     96.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2250727      1.49%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1820891      1.21%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       499187      0.33%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       349600      0.23%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        91875      0.06%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        72827      0.05%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       939569      0.62%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    150989552                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              586568                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27265576                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6035842                       # Number of loads committed
system.cpu3.commit.membars                     505721                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       505721      1.76%      1.76% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21516345     74.76%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             50      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.52% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6036832     20.98%     97.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        721845      2.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28780889                       # Class of committed instruction
system.cpu3.commit.refs                       6758677                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28443706                       # Number of Instructions Simulated
system.cpu3.committedOps                     28780889                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.470384                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.470384                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            116372615                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               132185                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6622953                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61275327                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8934196                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27627706                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                904853                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                15062                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1365615                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17557430                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10643506                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    142835490                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               161117                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72863191                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                2072698                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112838                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11333146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9160521                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.468278                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         155204985                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.475821                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.903036                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               109728784     70.70%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25439082     16.39%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15814726     10.19%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2213915      1.43%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  593940      0.38%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1029798      0.66%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   78886      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  305400      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     454      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           155204985                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         393001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              929032                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10273559                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.286636                       # Inst execution rate
system.cpu3.iew.exec_refs                     9907996                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    814344                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41161902                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11528603                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            283454                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1160722                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1317210                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56146685                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9093652                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           641219                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44599911                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                384107                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3233386                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                904853                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3897184                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        48096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             216                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5492761                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       594375                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       490716                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        438316                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34089942                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43786164                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.729470                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24867582                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.281406                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      43827960                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58918928                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32966460                       # number of integer regfile writes
system.cpu3.ipc                              0.182803                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.182803                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           506181      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34657590     76.61%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  67      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9262087     20.47%     98.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815109      1.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45241130                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      85792                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001896                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68958     80.38%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 16813     19.60%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   21      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44820741                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         245788871                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43786164                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83512507                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55080133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45241130                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1066552                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27365796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            15834                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        390474                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16985750                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    155204985                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.291493                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.765788                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          128298170     82.66%     82.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15397135      9.92%     92.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7452646      4.80%     97.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2315565      1.49%     98.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1099474      0.71%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             372533      0.24%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             185032      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              54185      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30245      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      155204985                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.290757                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1090102                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          627706                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11528603                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1317210                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    460                       # number of misc regfile reads
system.cpu3.numCycles                       155597986                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    71470567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               49868780                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21112124                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2422087                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9890141                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2702656                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                92308                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79326944                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58722654                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43537112                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27585567                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                823901                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                904853                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6376787                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22424988                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79326944                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60578857                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            295150                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6148133                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        295149                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   206230638                       # The number of ROB reads
system.cpu3.rob.rob_writes                  116605645                       # The number of ROB writes
system.cpu3.timesIdled                           4649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5074278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9612577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1430729                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       508303                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5609850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3984776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12232021                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4493079                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4995828                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650723                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3892695                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5652                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7207                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60471                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4995829                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14668786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14668786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    365243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               365243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5069159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5069159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5069159                       # Request fanout histogram
system.membus.respLayer1.occupancy        27125770250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13549537019                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                600                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    64688176.079734                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   145642509.790230                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    547133500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94119918000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19471141000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11646899                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11646899                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11646899                       # number of overall hits
system.cpu2.icache.overall_hits::total       11646899                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5934                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5934                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5934                       # number of overall misses
system.cpu2.icache.overall_misses::total         5934                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    380179997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    380179997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    380179997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    380179997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11652833                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11652833                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11652833                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11652833                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000509                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000509                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000509                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000509                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64068.081732                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64068.081732                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64068.081732                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64068.081732                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1096                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    42.153846                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5607                       # number of writebacks
system.cpu2.icache.writebacks::total             5607                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          327                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          327                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5607                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5607                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5607                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5607                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    355232997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    355232997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    355232997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    355232997                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000481                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000481                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000481                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000481                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63355.269663                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63355.269663                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63355.269663                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63355.269663                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5607                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11646899                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11646899                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    380179997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    380179997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11652833                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11652833                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64068.081732                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64068.081732                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          327                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5607                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5607                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    355232997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    355232997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63355.269663                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63355.269663                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11836501                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5639                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2099.042561                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23311273                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23311273                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8393489                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8393489                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8393489                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8393489                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2172146                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2172146                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2172146                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2172146                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 181168675987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 181168675987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 181168675987                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 181168675987                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10565635                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10565635                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10565635                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10565635                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205586                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205586                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205586                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205586                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83405.386188                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83405.386188                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83405.386188                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83405.386188                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7103700                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           113702                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.476474                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    58.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1433329                       # number of writebacks
system.cpu2.dcache.writebacks::total          1433329                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       732454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       732454                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       732454                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       732454                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1439692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1439692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1439692                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1439692                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 129183454493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 129183454493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 129183454493                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 129183454493                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136262                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136262                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136262                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136262                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89729.924521                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89729.924521                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89729.924521                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89729.924521                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1433329                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8038796                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8038796                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1974708                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1974708                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 161866231000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 161866231000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10013504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10013504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197204                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197204                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81969.704382                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81969.704382                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       549652                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       549652                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1425056                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1425056                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 127431766500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 127431766500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142313                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142313                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89422.286914                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89422.286914                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354693                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354693                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197438                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197438                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19302444987                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19302444987                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       552131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       552131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.357593                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.357593                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97764.589324                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97764.589324                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       182802                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       182802                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14636                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14636                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1751687993                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1751687993                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026508                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026508                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119683.519609                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119683.519609                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205177                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205177                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1000                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1000                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24233500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24233500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004850                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004850                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24233.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24233.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          170                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          830                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          830                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13131000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13131000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004026                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004026                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15820.481928                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15820.481928                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       203869                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       203869                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1886                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1886                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     28644000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     28644000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       205755                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       205755                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009166                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009166                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15187.698834                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15187.698834                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1872                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1872                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     26851000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     26851000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009098                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009098                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14343.482906                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14343.482906                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1054000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1054000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       975000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       975000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          307                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          684                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          684                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     10672000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     10672000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          991                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          991                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.690212                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.690212                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 15602.339181                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 15602.339181                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          684                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          684                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9988000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9988000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.690212                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.690212                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 14602.339181                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 14602.339181                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.492864                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10247683                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1439488                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.118978                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.492864                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984152                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984152                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23396577                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23396577                       # Number of data accesses
system.cpu3.numPwrStateTransitions                636                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          319                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    112201332.288401                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   281073360.761215                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          319    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        61500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1267915500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            319                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    77798834000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  35792225000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10637591                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10637591                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10637591                       # number of overall hits
system.cpu3.icache.overall_hits::total       10637591                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5915                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5915                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5915                       # number of overall misses
system.cpu3.icache.overall_misses::total         5915                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    365081000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    365081000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    365081000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    365081000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10643506                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10643506                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10643506                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10643506                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000556                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000556                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000556                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000556                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61721.217244                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61721.217244                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61721.217244                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61721.217244                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          629                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.944444                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5657                       # number of writebacks
system.cpu3.icache.writebacks::total             5657                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          258                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          258                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5657                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5657                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    345141000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    345141000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    345141000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    345141000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000531                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000531                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000531                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000531                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61011.313417                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61011.313417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61011.313417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61011.313417                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5657                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10637591                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10637591                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5915                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5915                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    365081000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    365081000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10643506                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10643506                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61721.217244                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61721.217244                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          258                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    345141000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    345141000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000531                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000531                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61011.313417                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61011.313417                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10762230                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5689                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1891.761294                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21292669                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21292669                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7415784                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7415784                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7415784                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7415784                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1921144                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1921144                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1921144                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1921144                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 161538607993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 161538607993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 161538607993                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 161538607993                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9336928                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9336928                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9336928                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9336928                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205758                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205758                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205758                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205758                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84084.591261                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84084.591261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84084.591261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84084.591261                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4818718                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2875                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73213                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             38                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.817792                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.657895                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1156994                       # number of writebacks
system.cpu3.dcache.writebacks::total          1156994                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       758314                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       758314                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       758314                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       758314                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1162830                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1162830                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1162830                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1162830                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 105047301494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 105047301494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 105047301494                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 105047301494                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124541                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124541                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124541                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124541                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90337.625873                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90337.625873                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90337.625873                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90337.625873                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1156994                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7061496                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7061496                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1722494                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1722494                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 141743828000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 141743828000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8783990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8783990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.196095                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196095                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82289.881997                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82289.881997                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       573776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       573776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1148718                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1148718                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 103265174000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 103265174000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130774                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130774                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89896.017996                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89896.017996                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354288                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354288                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198650                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198650                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19794779993                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19794779993                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552938                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552938                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.359263                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.359263                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99646.513934                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99646.513934                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184538                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184538                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14112                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14112                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1782127494                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1782127494                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025522                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025522                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126284.544643                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126284.544643                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          960                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          960                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28950000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28950000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005671                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005671                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30156.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30156.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          790                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          790                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12705500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12705500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004666                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004666                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16082.911392                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16082.911392                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167341                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167341                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1497                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1497                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     21657000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21657000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       168838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       168838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008866                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008866                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 14466.933868                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14466.933868                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1474                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1474                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     20265000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20265000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008730                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008730                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 13748.303935                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13748.303935                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1049500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1049500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       967500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       967500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          307                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          683                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          683                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      8939500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      8939500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          990                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          990                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.689899                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.689899                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13088.579795                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13088.579795                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          683                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          683                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      8256500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      8256500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.689899                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.689899                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12088.579795                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12088.579795                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.832029                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8918643                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1163174                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.667505                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.832029                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963501                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963501                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20515244                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20515244                       # Number of data accesses
system.cpu0.numPwrStateTransitions                124                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7248435.483871                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6291958.860899                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       412500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     19658000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   113141656000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    449403000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     13112666                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13112666                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     13112666                       # number of overall hits
system.cpu0.icache.overall_hits::total       13112666                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       255469                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        255469                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       255469                       # number of overall misses
system.cpu0.icache.overall_misses::total       255469                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5881988999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5881988999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5881988999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5881988999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13368135                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13368135                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13368135                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13368135                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019110                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019110                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019110                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019110                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23024.276914                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23024.276914                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23024.276914                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23024.276914                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3192                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.363636                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       221124                       # number of writebacks
system.cpu0.icache.writebacks::total           221124                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34345                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34345                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34345                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34345                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       221124                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       221124                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       221124                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       221124                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5105337499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5105337499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5105337499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5105337499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016541                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016541                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016541                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016541                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23088.120236                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23088.120236                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23088.120236                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23088.120236                       # average overall mshr miss latency
system.cpu0.icache.replacements                221124                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     13112666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13112666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       255469                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       255469                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5881988999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5881988999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13368135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13368135                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019110                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019110                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23024.276914                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23024.276914                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34345                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34345                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       221124                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       221124                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5105337499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5105337499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016541                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016541                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23088.120236                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23088.120236                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13334050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           221156                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            60.292508                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26957394                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26957394                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10184251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10184251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10184251                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10184251                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2589337                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2589337                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2589337                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2589337                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 207062116976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 207062116976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 207062116976                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 207062116976                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12773588                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12773588                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12773588                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12773588                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.202710                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.202710                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.202710                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.202710                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79967.233688                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79967.233688                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79967.233688                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79967.233688                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8856681                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1908                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           145987                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.667601                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1716419                       # number of writebacks
system.cpu0.dcache.writebacks::total          1716419                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       867258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       867258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       867258                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       867258                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1722079                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1722079                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1722079                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1722079                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 149420780104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 149420780104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 149420780104                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 149420780104                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134816                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134816                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134816                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134816                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86767.668675                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86767.668675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86767.668675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86767.668675                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1716419                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9429147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9429147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2335977                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2335977                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 184635729500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 184635729500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11765124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11765124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79040.045985                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79040.045985                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       644579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       644579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1691398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1691398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 146850411000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146850411000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86821.913589                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86821.913589                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       755104                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        755104                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       253360                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       253360                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22426387476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22426387476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.251234                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.251234                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88515.896258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88515.896258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       222679                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       222679                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30681                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30681                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2570369104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2570369104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83777.227079                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83777.227079                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       232736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       232736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         6800                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6800                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     55186000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     55186000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.028388                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.028388                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8115.588235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8115.588235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6079                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6079                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          721                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          721                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     16684000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     16684000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003010                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23140.083218                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23140.083218                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3558                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3558                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     78999500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     78999500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224360                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224360                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015858                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015858                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22203.344576                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22203.344576                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3553                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3553                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     75457500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     75457500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015836                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015836                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21237.686462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21237.686462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       103500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       103500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          496                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          496                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3580                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3580                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138547                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138547                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21054.435484                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21054.435484                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          496                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          496                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9947000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9947000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.138547                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.138547                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20054.435484                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20054.435484                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974244                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12374117                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1719590                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.195969                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974244                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999195                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999195                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28201686                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28201686                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              192374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              259188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              203854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              190139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2222                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              148275                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1000060                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             192374                       # number of overall hits
system.l2.overall_hits::.cpu0.data             259188                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1902                       # number of overall hits
system.l2.overall_hits::.cpu1.data             203854                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2106                       # number of overall hits
system.l2.overall_hits::.cpu2.data             190139                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2222                       # number of overall hits
system.l2.overall_hits::.cpu3.data             148275                       # number of overall hits
system.l2.overall_hits::total                 1000060                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1456111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1346711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1241730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3435                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1007283                       # number of demand (read+write) misses
system.l2.demand_misses::total                5091303                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28751                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1456111                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3781                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1346711                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3501                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1241730                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3435                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1007283                       # number of overall misses
system.l2.overall_misses::total               5091303                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2386123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 143212163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    340490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 133758292500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    321091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 124372544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    309774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 101284418000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     505984896500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2386123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 143212163500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    340490500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 133758292500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    321091000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 124372544000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    309774000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 101284418000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    505984896500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          221125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1715299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1550565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1431869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1155558                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6091363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         221125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1715299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1550565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1431869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1155558                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6091363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.130021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.848896                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.665318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.624398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.867209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.607212                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.871685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.835823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.130021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.848896                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.665318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.624398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.867209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.607212                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.871685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.835823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82992.695906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98352.504376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90053.028299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99322.194962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91714.081691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100160.698380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90181.659389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100552.097077                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99382.200686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82992.695906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98352.504376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90053.028299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99322.194962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91714.081691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100160.698380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90181.659389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100552.097077                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99382.200686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              650724                       # number of writebacks
system.l2.writebacks::total                    650724                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           8540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            720                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8494                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            645                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               35090                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          8540                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           720                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8494                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           645                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              35090                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1447571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1337998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1233236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       999995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5056213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1447571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1337998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1233236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       999995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5056213                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2097330000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128256316021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    260561002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 119878463553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    244711501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 111555069546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    241347001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  90869172552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 453402971176                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2097330000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128256316021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    260561002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 119878463553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    244711501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 111555069546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    241347001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  90869172552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 453402971176                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.129881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.843918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.549358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.862910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.495987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.861277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.493194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.865378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.830063                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.129881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.843918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.549358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.862910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.495987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.861277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.493194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.865378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.830063                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73026.810585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88601.053780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83459.641896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89595.398164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87994.067242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90457.195173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86504.301434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90869.626900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89672.442829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73026.810585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88601.053780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83459.641896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89595.398164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87994.067242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90457.195173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86504.301434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90869.626900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89672.442829                       # average overall mshr miss latency
system.l2.replacements                        9012562                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       705502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           705502                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       705502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       705502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4509104                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4509104                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4509104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4509104                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            1455                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             457                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             522                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             241                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2675                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1698                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           548                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           707                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           312                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3265                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     45104500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     11312500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     12418500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      6085500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     74921000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1005                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          553                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5940                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.538535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.545274                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.575264                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.564195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.549663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26563.309776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20643.248175                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 17565.063649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 19504.807692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22946.707504                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1698                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          548                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          707                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          312                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3265                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     33966997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     11006000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     14247000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6263499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     65483496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.538535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.545274                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.575264                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.564195                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20004.120730                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.941606                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20151.343706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20075.317308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20056.200919                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           750                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           553                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           350                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           252                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1905                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1995                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1072                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          626                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          468                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     44274000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     26167000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13884500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     10506500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     94832000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2745                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1625                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          976                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          720                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6066                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.726776                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.659692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.641393                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.685955                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 22192.481203                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 24409.514925                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22179.712460                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22449.786325                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22790.675318                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1988                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1068                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          624                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          462                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4142                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     40135000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     21366499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12585999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9521000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     83608498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.724226                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.657231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.639344                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.641667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.682822                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20188.631791                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20006.085206                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20169.870192                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20608.225108                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20185.537904                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6635                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21220                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60383                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2381349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1721040500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1705618000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1748690000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7556697500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             67018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.781526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.984697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.976659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112221.913289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131497.593215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130578.625019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134380.235149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125146.109004                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        21220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13013                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2169149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1590160500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1574998000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1618560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6952867500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.781526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.984697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.976659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102221.913289                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121497.593215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120578.625019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124380.235149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115146.109004                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        192374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             198604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3435                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2386123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    340490500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    321091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    309774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3357478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       221125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         238072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.130021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.665318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.624398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.607212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.165782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82992.695906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90053.028299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91714.081691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90181.659389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85068.371846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          659                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          720                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          645                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2055                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37413                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2097330000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    260561002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    244711501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    241347001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2843949504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.129881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.549358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.495987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.493194                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73026.810585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83459.641896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87994.067242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86504.301434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76015.008259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       253256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       203665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       189936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       147964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            794821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1434891                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1333623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1228668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       994270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4991452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140830814500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 132037252000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 122666926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  99535728000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 495070720500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1688147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1537288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1418604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1142234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5786273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.849980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.867517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.866111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.870461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98147.395516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99006.429853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99837.324648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100109.354602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99183.708568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8540                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8713                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7288                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33035                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1426351                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1324910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1220174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       986982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4958417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126087167021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 118288303053                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 109980071546                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  89250612552                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 443606154172                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.844921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.860123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.864080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88398.414570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89280.255303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90134.744345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90427.801674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89465.277763                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    11281211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9012626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.251712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.423112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.886863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.512790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.108254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.029570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.926591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.029310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.048467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.428486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.195512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.142316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.123853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.094507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99556674                       # Number of tag accesses
system.l2.tags.data_accesses                 99556674                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1838016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92644480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        199808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85631872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        177984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78926976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        178560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      63999680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          323597376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1838016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       199808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       177984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       178560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2394368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41646272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41646272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1447570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1337998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1233234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         999995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5056209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650723                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16180992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        815596587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1759012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        753861024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1566884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        694834406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1571955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        563421809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2848792668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16180992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1759012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1566884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1571955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21078842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      366633363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            366633363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      366633363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16180992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       815596587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1759012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       753861024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1566884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       694834406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1571955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       563421809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3215426031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1429994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1328852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1224702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    990204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417520250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9046710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             608145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5056210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650723                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5056210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45045                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4410                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            817660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            553579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            422017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            339265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            392918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           356606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           168500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37247                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 149982223750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25055825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243941567500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29929.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48679.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2721021                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5056210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  956967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1199830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1021873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  725629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  474565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  293804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  169976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   89559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   43267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2379143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.188501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.092178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.690291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1420537     59.71%     59.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       608261     25.57%     85.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147305      6.19%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62504      2.63%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34548      1.45%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21762      0.91%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15162      0.64%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10584      0.44%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58480      2.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2379143                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.710492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.933797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          19452     48.41%     48.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        12590     31.33%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1744      4.34%     84.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1523      3.79%     87.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1742      4.34%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          835      2.08%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          287      0.71%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          265      0.66%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          245      0.61%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          239      0.59%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          213      0.53%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          209      0.52%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          164      0.41%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          135      0.34%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          102      0.25%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           73      0.18%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           51      0.13%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           63      0.16%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           45      0.11%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           35      0.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           29      0.07%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           36      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           25      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           17      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           17      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           15      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727           12      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.084316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.079105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.429214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38446     95.68%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              476      1.18%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              952      2.37%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              240      0.60%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40182                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              320714560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2882880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41363200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               323597440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41646272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2823.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2848.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    366.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113591139500                       # Total gap between requests
system.mem_ctrls.avgGap                      19904.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1838080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91519616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       199808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     85046528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       177984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78380928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       178560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63373056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41363200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16181555.275402441621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 805693835.462877392769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1759011.684185460443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 748707941.881235599518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1566883.886521385517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 690027267.022838473320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1571954.708160613431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 557905318.938878893852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 364141336.159213066101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1447570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1337998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1233234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       999995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650723                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    908676750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68358242000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    129509000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64425230250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    127712500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  60432196500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    124196750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  49435803750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2816775750250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31639.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47222.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41482.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48150.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45923.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49003.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44514.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49436.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4328686.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9308675040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4947697095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16439642940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1886043420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8966982960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51406973610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        328884000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93284899065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        821.234522                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    433053750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3793140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109364865250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7678341720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4081150590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19340068020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1487642580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8966982960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51332405640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        391678080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93278269590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        821.176160                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    603804000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3793140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109194115000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                532                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    49826838.951311                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   108281473.842300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          267    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    404208000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100287293000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13303766000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11555545                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11555545                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11555545                       # number of overall hits
system.cpu1.icache.overall_hits::total       11555545                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6096                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6096                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6096                       # number of overall misses
system.cpu1.icache.overall_misses::total         6096                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    400313999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    400313999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    400313999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    400313999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11561641                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11561641                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11561641                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11561641                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000527                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000527                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000527                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000527                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65668.306923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65668.306923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65668.306923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65668.306923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1030                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.588235                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5683                       # number of writebacks
system.cpu1.icache.writebacks::total             5683                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          413                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          413                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          413                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          413                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5683                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5683                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5683                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5683                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    372260499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    372260499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    372260499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    372260499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000492                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000492                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000492                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000492                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65504.222946                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65504.222946                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65504.222946                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65504.222946                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5683                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11555545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11555545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6096                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6096                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    400313999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    400313999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11561641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11561641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65668.306923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65668.306923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          413                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          413                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5683                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5683                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    372260499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    372260499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000492                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000492                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65504.222946                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65504.222946                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11727533                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5715                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2052.061767                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23128965                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23128965                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8761323                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8761323                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8761323                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8761323                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2308307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2308307                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2308307                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2308307                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 191652491492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 191652491492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 191652491492                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 191652491492                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11069630                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11069630                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11069630                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11069630                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208526                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208526                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208526                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208526                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83027.297275                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83027.297275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83027.297275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83027.297275                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8324294                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          518                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           137187                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.678446                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   172.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1551742                       # number of writebacks
system.cpu1.dcache.writebacks::total          1551742                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       750428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       750428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       750428                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       750428                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1557879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1557879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1557879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1557879                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 138946632994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 138946632994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 138946632994                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 138946632994                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140735                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140735                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140735                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140735                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89189.618060                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89189.618060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89189.618060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89189.618060                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1551742                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8408259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8408259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2108583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2108583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 172188893000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 172188893000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10516842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10516842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81660.950980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81660.950980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       565125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       565125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1543458                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1543458                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 137185214500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 137185214500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88881.728236                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88881.728236                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       353064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        353064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19463598492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19463598492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552788                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552788                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361303                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361303                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97452.476878                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97452.476878                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14421                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14421                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1761418494                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1761418494                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122142.604119                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122142.604119                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       215343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       215343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          976                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          976                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26778500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26778500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       216319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       216319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004512                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004512                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27436.987705                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27436.987705                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          239                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          239                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          737                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          737                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12215500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12215500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003407                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003407                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16574.626866                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16574.626866                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       213448                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       213448                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2449                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2449                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45648500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45648500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       215897                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215897                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011343                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011343                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18639.648836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18639.648836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2442                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2442                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     43262500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     43262500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17716.011466                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17716.011466                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       751500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       751500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       695500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       695500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          370                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            370                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          587                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          587                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     10040500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     10040500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          957                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          957                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.613375                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.613375                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17104.770017                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17104.770017                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          587                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          587                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9453500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9453500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.613375                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.613375                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16104.770017                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16104.770017                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.657716                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10753448                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1557830                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.902838                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.657716                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24563407                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24563407                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113591059000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6049568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1356226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5391044                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8361838                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8324                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17437                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          228                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68241                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        238072                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5811497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       663373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5164489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4666585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4310491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3479610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18335389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28303872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219629760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       727424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198547520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       717696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    183372672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       724096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    148003072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              780026112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9044668                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43353536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15148037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.473035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.770634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9719326     64.16%     64.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4410864     29.12%     93.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 452785      2.99%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 411382      2.72%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 153425      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    255      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15148037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12212635342                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2167532193                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8782586                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1751620608                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8819135                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2590369053                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         331761832                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2345298367                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8863139                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
