
---------- Begin Simulation Statistics ----------
final_tick                                 1470747500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695924                       # Number of bytes of host memory used
host_op_rate                                   193629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.54                       # Real time elapsed on the host
host_tick_rate                              324159190                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470623                       # Number of instructions simulated
sim_ops                                        878507                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001471                       # Number of seconds simulated
sim_ticks                                  1470747500                       # Number of ticks simulated
system.cpu.BranchMispred                         7375                       # Number of branch mispredictions
system.cpu.Branches                             72698                       # Number of branches fetched
system.cpu.committedInsts                      470623                       # Number of instructions committed
system.cpu.committedOps                        878507                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2941495                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2941494.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               330361                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220886                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50152                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13696                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720990                       # Number of integer alu accesses
system.cpu.num_int_insts                       720990                       # number of integer instructions
system.cpu.num_int_register_reads             1481068                       # number of times the integer registers were read
system.cpu.num_int_register_writes             518379                       # number of times the integer registers were written
system.cpu.num_load_insts                      144834                       # Number of load instructions
system.cpu.num_mem_refs                        212039                       # number of memory refs
system.cpu.num_store_insts                      67205                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11340      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    505251     57.50%     58.79% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.81% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.93%     66.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.08% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.08% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.23% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.54% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.56% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.56% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.56% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.75%     73.05% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.59%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::MemRead                    82176      9.35%     85.22% # Class of executed instruction
system.cpu.op_class::MemWrite                   33568      3.82%     89.04% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.13%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     878653                       # Class of executed instruction
system.cpu.predictedBranches                    36357                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9085                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4416                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   72698                       # Number of BP lookups
system.cpu.branchPred.condPredicted             50197                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7375                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                28784                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   27260                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.705392                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6846                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2680                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2251                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              429                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          488                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data       214405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           214405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       214405                       # number of overall hits
system.cpu.dcache.overall_hits::total          214405                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5395                       # number of overall misses
system.cpu.dcache.overall_misses::total          5395                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    413764500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    413764500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    413764500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    413764500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       219800                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       219800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       219800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       219800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024545                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024545                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76694.068582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76694.068582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76694.068582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76694.068582                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         5395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5395                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    408369500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    408369500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    408369500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    408369500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024545                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024545                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024545                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75694.068582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75694.068582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75694.068582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75694.068582                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1515                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148354                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148354                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    326242000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    326242000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76618.600282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76618.600282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    321984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    321984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75618.600282                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75618.600282                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66051                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66051                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     87522500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     87522500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76976.693052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76976.693052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86385500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86385500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75976.693052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75976.693052                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2948.343369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              219800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.741427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2948.343369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.719810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.719810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1542                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            444995                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           444995                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      152685                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67205                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           234                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       640782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           640782                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       640782                       # number of overall hits
system.cpu.icache.overall_hits::total          640782                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2648                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2648                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2648                       # number of overall misses
system.cpu.icache.overall_misses::total          2648                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205900000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205900000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205900000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205900000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       643430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       643430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       643430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       643430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004115                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004115                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004115                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004115                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77756.797583                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77756.797583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77756.797583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77756.797583                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2648                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2648                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2648                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2648                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    203252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    203252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    203252000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    203252000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004115                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76756.797583                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76756.797583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76756.797583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76756.797583                       # average overall mshr miss latency
system.cpu.icache.replacements                    306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       640782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          640782                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2648                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2648                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       643430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       643430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77756.797583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77756.797583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2648                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2648                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    203252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    203252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76756.797583                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76756.797583                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1506.383783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              643430                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            242.987160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1506.383783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.367769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.367769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2         1106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          916                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.571777                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1289508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1289508                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      643508                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1470747500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  100                       # number of demand (read+write) hits
system.l2.demand_hits::total                      105                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data                 100                       # number of overall hits
system.l2.overall_hits::total                     105                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5295                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7938                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2643                       # number of overall misses
system.l2.overall_misses::.cpu.data              5295                       # number of overall misses
system.l2.overall_misses::total                  7938                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    199227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    399226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        598453500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    199227500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    399226000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       598453500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.981464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986945                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.981464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986945                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75379.303821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75396.789424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75390.967498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75379.303821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75396.789424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75390.967498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 163                       # number of writebacks
system.l2.writebacks::total                       163                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7938                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    172797500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    346276000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    519073500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    172797500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    346276000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    519073500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.981464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986945                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.981464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986945                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65379.303821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65396.789424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65390.967498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65379.303821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65396.789424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65390.967498                       # average overall mshr miss latency
system.l2.replacements                           4695                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              556                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              306                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          306                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          868                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           868                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1126                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     84564500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      84564500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75101.687389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75101.687389                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     73304500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     73304500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65101.687389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65101.687389                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    199227500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    199227500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75379.303821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75379.303821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    172797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    172797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65379.303821                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65379.303821                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            89                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                89                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    314661500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    314661500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.979098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75476.493164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75476.493164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    272971500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    272971500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.979098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65476.493164                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65476.493164                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3270.970141                       # Cycle average of tags in use
system.l2.tags.total_refs                        8996                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.029762                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     269.141719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       810.070596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2191.757826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.065708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.197771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.535097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.798577                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2729                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          856                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     28464                       # Number of tag accesses
system.l2.tags.data_accesses                    28464                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001216344500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                108                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7938                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        163                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7938                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      163                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  7938                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1131.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    401.532640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2279.649127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             4     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2     28.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  254016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    172.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1470673500                       # Total gap between requests
system.mem_ctrls.avgGap                     181542.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       169312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57505452.159531116486                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 115119692.537298202515                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2480371.375780003145                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2643                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5295                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          163                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     64956500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    130281250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  18683115500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24576.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24604.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 114620340.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       169440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        254016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         5216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         5216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2643                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5295                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7938                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          163                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           163                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57505452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    115206723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        172712175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57505452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57505452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3546496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3546496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3546496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57505452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    115206723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       176258671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7934                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 114                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           17                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                46475250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              39670000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          195237750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5857.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24607.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6634                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 89                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   389.747336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   236.862164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   360.957401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          352     26.79%     26.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          310     23.59%     50.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          141     10.73%     61.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           97      7.38%     68.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           72      5.48%     73.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           50      3.81%     77.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           29      2.21%     79.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           28      2.13%     82.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          235     17.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                507776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               7296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              345.250289                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                4.960743                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4976580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2629935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26553660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         93960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 115552320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    375647670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    248432160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     773886285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   526.185688                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    642319250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     48880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    779548250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4483920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2356695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30095100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        501120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 115552320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    415491810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    214879200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     783360165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.627229                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    554505750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     48880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    867361750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          163                       # Transaction distribution
system.membus.trans_dist::CleanEvict              984                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1126                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6812                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        17023                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        17023                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  17023                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       259232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       259232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  259232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7938                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7938    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7938                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             9430500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26176250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2648                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4258                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5602                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12305                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 17907                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        94528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       190432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 284960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            4695                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.346679                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.475931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8322     65.33%     65.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4416     34.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12738                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1470747500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            5363000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5395000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
