C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/igorg/Desktop/fpga-channel-strip/outputs/outputLevel/outputLevel_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module outputLevel_tb

Top level modules:
	outputLevel_tb

} {} {}}
