// Seed: 1102648768
module module_0 (
    output tri1 id_0
);
  id_2(
      .id_0(id_0), .id_1((1) == id_3), .id_2(id_3), .id_3(1), .id_4(1), .id_5(), .id_6(1)
  ); id_4(
      .id_0(id_0), .id_1(1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4
);
  wire id_6;
  assign id_0 = id_1;
  wire id_7;
  module_0 modCall_1 (id_0);
endmodule
