INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw1/long_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw1/tb_long_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_long_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab2_cw1/lab2_cw1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
