<profile>

<section name = "Vivado HLS Report for 'phasegen'" level="0">
<item name = "Date">Mon Nov 27 23:30:13 2017
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">phasegen</item>
<item name = "Solution">zybe</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.25</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 10, 10, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 249, 98</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 168</column>
<column name="Register">-, -, 192, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_4_fu_179_p2">+, 0, 101, 37, 32, 32</column>
<column name="r_V_1_fu_145_p2">+, 0, 74, 28, 23, 21</column>
<column name="r_V_fu_128_p2">+, 0, 74, 28, 23, 21</column>
<column name="outval_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outval_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outval_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">60, 11, 1, 11</column>
<column name="outval_V_1_data_out">9, 2, 32, 64</column>
<column name="outval_V_1_state">15, 3, 2, 6</column>
<column name="outval_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="params_V_Addr_A_orig">45, 8, 32, 256</column>
<column name="params_V_Din_A">21, 4, 32, 128</column>
<column name="params_V_WEN_A">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="currlayer_V_reg_226">3, 0, 3, 0</column>
<column name="currvoice_V_reg_213">3, 0, 3, 0</column>
<column name="outval_V_1_payload_A">32, 0, 32, 0</column>
<column name="outval_V_1_payload_B">32, 0, 32, 0</column>
<column name="outval_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outval_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outval_V_1_state">2, 0, 2, 0</column>
<column name="p_Val2_2_reg_249">32, 0, 32, 0</column>
<column name="p_Val2_3_reg_259">32, 0, 32, 0</column>
<column name="p_Val2_4_reg_264">32, 0, 32, 0</column>
<column name="params_V_addr_3_reg_254">6, 0, 10, 4</column>
<column name="r_V_1_reg_239">3, 0, 23, 20</column>
<column name="r_V_reg_234">3, 0, 23, 20</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, phasegen, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, phasegen, return value</column>
<column name="outval_V_TDATA">out, 32, axis, outval_V, pointer</column>
<column name="outval_V_TVALID">out, 1, axis, outval_V, pointer</column>
<column name="outval_V_TREADY">in, 1, axis, outval_V, pointer</column>
<column name="params_V_Addr_A">out, 32, bram, params_V, array</column>
<column name="params_V_EN_A">out, 1, bram, params_V, array</column>
<column name="params_V_WEN_A">out, 4, bram, params_V, array</column>
<column name="params_V_Din_A">out, 32, bram, params_V, array</column>
<column name="params_V_Dout_A">in, 32, bram, params_V, array</column>
<column name="params_V_Clk_A">out, 1, bram, params_V, array</column>
<column name="params_V_Rst_A">out, 1, bram, params_V, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.25</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'params_V_addr', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22">load, 3.25, 3.25, -, -, -, -, -, -, &apos;params_V&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
