01:35:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc512_int\Vitis\temp_xsdb_launch_script.tcl
01:35:01 INFO  : Platform repository initialization has completed.
01:35:02 INFO  : Registering command handlers for Vitis TCF services
01:35:04 INFO  : XSCT server has started successfully.
01:35:05 INFO  : Successfully done setting XSCT server connection channel  
01:35:05 INFO  : plnx-install-location is set to ''
01:35:06 INFO  : Successfully done setting workspace for the tool. 
01:35:06 INFO  : Successfully done query RDI_DATADIR 
01:35:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:35:53 INFO  : Result from executing command 'getPlatforms': 
01:35:53 WARN  : An unexpected exception occurred in the module 'platform project logging'
01:35:53 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:36:06 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:43:08 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:43:08 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:43:09 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:43:15 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:43:17 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:43:50 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:44:02 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:45:07 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:45:25 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:45:50 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
01:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:04 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
01:46:04 INFO  : 'jtag frequency' command is executed.
01:46:04 INFO  : Context for 'APU' is selected.
01:46:04 INFO  : System reset is completed.
01:46:07 INFO  : 'after 3000' command is executed.
01:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
01:46:09 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit"
01:46:09 INFO  : Context for 'APU' is selected.
01:46:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:46:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:09 INFO  : Context for 'APU' is selected.
01:46:09 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl' is done.
01:46:09 INFO  : 'ps7_init' command is executed.
01:46:09 INFO  : 'ps7_post_config' command is executed.
01:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:10 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:10 INFO  : 'con' command is executed.
01:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:10 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc512_int\Vitis\euc512int_system\_ide\scripts\debugger_euc512int-default.tcl'
01:49:50 INFO  : Disconnected from the channel tcfchan#2.
01:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:50:00 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:06 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
01:50:06 INFO  : 'jtag frequency' command is executed.
01:50:06 INFO  : Context for 'APU' is selected.
01:50:06 INFO  : System reset is completed.
01:50:09 INFO  : 'after 3000' command is executed.
01:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
01:50:10 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit"
01:50:10 INFO  : Context for 'APU' is selected.
01:50:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:10 INFO  : Context for 'APU' is selected.
01:50:10 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl' is done.
01:50:11 INFO  : 'ps7_init' command is executed.
01:50:11 INFO  : 'ps7_post_config' command is executed.
01:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:11 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:11 INFO  : 'con' command is executed.
01:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:50:11 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc512_int\Vitis\euc512int_system\_ide\scripts\debugger_euc512int-default.tcl'
01:55:44 INFO  : Disconnected from the channel tcfchan#3.
01:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:55:54 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:02 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
01:56:02 INFO  : 'jtag frequency' command is executed.
01:56:02 INFO  : Context for 'APU' is selected.
01:56:02 INFO  : System reset is completed.
01:56:05 INFO  : 'after 3000' command is executed.
01:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
01:56:06 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit"
01:56:06 INFO  : Context for 'APU' is selected.
01:56:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:56:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:06 INFO  : Context for 'APU' is selected.
01:56:06 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl' is done.
01:56:06 INFO  : 'ps7_init' command is executed.
01:56:06 INFO  : 'ps7_post_config' command is executed.
01:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:07 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:07 INFO  : 'con' command is executed.
01:56:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:56:07 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc512_int\Vitis\euc512int_system\_ide\scripts\debugger_euc512int-default.tcl'
02:04:46 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
02:05:01 INFO  : Checking for BSP changes to sync application flags for project 'euc512int'...
02:05:10 INFO  : Disconnected from the channel tcfchan#4.
02:05:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:05:21 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:25 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
02:05:25 INFO  : 'jtag frequency' command is executed.
02:05:25 INFO  : Context for 'APU' is selected.
02:05:25 INFO  : System reset is completed.
02:05:28 INFO  : 'after 3000' command is executed.
02:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
02:05:29 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit"
02:05:29 INFO  : Context for 'APU' is selected.
02:05:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:05:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:29 INFO  : Context for 'APU' is selected.
02:05:29 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl' is done.
02:05:29 INFO  : 'ps7_init' command is executed.
02:05:29 INFO  : 'ps7_post_config' command is executed.
02:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:30 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/euc512_int/Vitis/euc512int/Debug/euc512int.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:30 INFO  : 'con' command is executed.
02:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:05:30 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\euc512_int\Vitis\euc512int_system\_ide\scripts\debugger_euc512int-default.tcl'
02:06:29 INFO  : Disconnected from the channel tcfchan#5.
