INFO-FLOW: Workspace /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1 opened at Thu Aug 05 01:21:59 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Command     import_lib done; 0.12 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.23 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.29 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.28 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.8 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./rsdecode/solution1/directives.tcl 
Execute     set_directive_top -name decode_rs decode_rs 
INFO: [HLS 200-1510] Running: set_directive_top -name decode_rs decode_rs 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_out 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.431 MB.
INFO: [HLS 200-10] Analyzing design file 'rsdecode.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling rsdecode.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang rsdecode.cpp -foptimization-record-file=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.rsdecode.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.rsdecode.cpp.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.rsdecode.cpp.err.log 
Command       ap_eval done; 1.4 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
Execute       set_directive_top decode_rs -name=decode_rs 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_out 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_out 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_out 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/.systemc_flag -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/all.directive.json -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang-tidy.rsdecode.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang-tidy.rsdecode.pp.0.cpp.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang-tidy.rsdecode.pp.0.cpp.err.log 
Command         ap_eval done; 0.14 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-140] Array stream parameter 'recd_in' in function 'decode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rsdecode.cpp:74
WARNING: [HLS 214-140] Array stream parameter 'recd_out' in function 'decode_rs' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: rsdecode.cpp:74
Command       clang_tidy done; 0.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/xilinx-dataflow-lawyer.rsdecode.pp.0.cpp.diag.yml /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/xilinx-dataflow-lawyer.rsdecode.pp.0.cpp.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/xilinx-dataflow-lawyer.rsdecode.pp.0.cpp.err.log 
Command       ap_eval done; 0.33 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.rsdecode.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.rsdecode.pp.0.cpp.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.rsdecode.pp.0.cpp.err.log 
Command       ap_eval done; 0.57 sec.
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:16:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:47:2
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:81:3
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:81:3
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:81:3
WARNING: [HLS 207-4801] 'register' storage class specifier is deprecated and incompatible with C++17: rsdecode.cpp:81:3
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.91 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.4 seconds; current allocated memory: 209.146 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/rsdecode.g.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.0.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.67 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.68 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.75 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.75 sec.
Execute       run_link_or_opt -opt -out /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decode_rs -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decode_rs -reflow-float-conversion -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.82 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.83 sec.
Execute       run_link_or_opt -out /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.17 sec.
Execute       run_link_or_opt -opt -out /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decode_rs 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=decode_rs -mllvm -hls-db-dir -mllvm /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.lto.bc > /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.54 sec.
INFO: [HLS 214-178] Inlining function 'generate_gf(int*, int*)' into 'decode_rs(int*, int*, int*, int, int*, int*, int*)' (rsdecode.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'gen_poly(int*)' into 'decode_rs(int*, int*, int*, int, int*, int*, int*)' (rsdecode.cpp:76:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:19:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:25:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:25:16)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:28:11)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:33:18)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:38:14)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:48:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:49:8)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:58:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rsdecode.cpp:58:9)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'recd_in' (rsdecode.cpp:76:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'recd_out' (rsdecode.cpp:76:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.28 seconds; current allocated memory: 213.260 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.261 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top decode_rs -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.0.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 216.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.1.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.898 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.g.1.bc to /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.o.1.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (rsdecode.cpp:16) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (rsdecode.cpp:16) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (rsdecode.cpp:16) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (rsdecode.cpp:47) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_3' (rsdecode.cpp:47) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_4' (rsdecode.cpp:47) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_1' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_2' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_3' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_5' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_6' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_8' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_146_9' (rsdecode.cpp:147) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_10' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_11' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_12' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_13' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_14' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_195_15' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_16' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_18' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_231_20' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_238_21' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_23' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_256_24' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_267_25' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_26' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_284_27' (rsdecode.cpp:81) in function 'decode_rs' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_28' (rsdecode.cpp:81) in function 'decode_rs' automatically.
Command         transform done; 0.38 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:16:15) in function 'decode_rs'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:81:16) in function 'decode_rs'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rsdecode.cpp:157:6) in function 'decode_rs'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:181:9) to (rsdecode.cpp:185:33) in function 'decode_rs'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:81:16) to (rsdecode.cpp:231:25) in function 'decode_rs'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:81:16) in function 'decode_rs'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:81:16) in function 'decode_rs'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:81:16) in function 'decode_rs'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsdecode.cpp:81:16) in function 'decode_rs'... converting 3 basic blocks.
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 238.248 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.o.2.bc -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_1' (rsdecode.cpp:47:15) in function 'decode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (rsdecode.cpp:81:16) in function 'decode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_130_7' (rsdecode.cpp:81:20) in function 'decode_rs' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_17' (rsdecode.cpp:81:22) in function 'decode_rs' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_19' (rsdecode.cpp:81:16) in function 'decode_rs' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_22' (rsdecode.cpp:81:16) in function 'decode_rs' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rsdecode.cpp:19:14)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rsdecode.cpp:22:15)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rsdecode.cpp:23:25)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rsdecode.cpp:25:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rsdecode.cpp:28:24)
INFO: [HLS 200-472] Inferring partial write operation for 'alpha_to' (rsdecode.cpp:33:16)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rsdecode.cpp:36:25)
INFO: [HLS 200-472] Inferring partial write operation for 'index_of' (rsdecode.cpp:38:14)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rsdecode.cpp:48:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rsdecode.cpp:49:8)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rsdecode.cpp:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rsdecode.cpp:55:11)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rsdecode.cpp:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'gg' (rsdecode.cpp:66:11)
INFO: [HLS 200-472] Inferring partial write operation for 'recd' (rsdecode.cpp:85:47)
INFO: [HLS 200-472] Inferring partial write operation for 'recd' (rsdecode.cpp:89:13)
INFO: [HLS 200-472] Inferring partial write operation for 's' (rsdecode.cpp:103:9)
INFO: [HLS 200-472] Inferring partial write operation for 'd' (rsdecode.cpp:116:9)
INFO: [HLS 200-472] Inferring partial write operation for 'd' (rsdecode.cpp:117:9)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:118:14)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:119:14)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:122:15)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:123:15)
INFO: [HLS 200-472] Inferring partial write operation for 'l' (rsdecode.cpp:125:9)
INFO: [HLS 200-472] Inferring partial write operation for 'l' (rsdecode.cpp:126:9)
INFO: [HLS 200-472] Inferring partial write operation for 'u_lu' (rsdecode.cpp:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'u_lu' (rsdecode.cpp:128:12)
INFO: [HLS 200-472] Inferring partial write operation for 'l' (rsdecode.cpp:135:13)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:138:19)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:139:17)
INFO: [HLS 200-472] Inferring partial write operation for 'l' (rsdecode.cpp:162:13)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:167:18)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:173:20)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:174:28)
INFO: [HLS 200-472] Inferring partial write operation for 'u_lu' (rsdecode.cpp:177:14)
INFO: [HLS 200-472] Inferring partial write operation for 'd' (rsdecode.cpp:188:21)
INFO: [HLS 200-472] Inferring partial write operation for 'elp' (rsdecode.cpp:196:15)
INFO: [HLS 200-472] Inferring partial write operation for 'reg' (rsdecode.cpp:200:12)
INFO: [HLS 200-472] Inferring partial write operation for 'reg' (rsdecode.cpp:208:13)
INFO: [HLS 200-472] Inferring partial write operation for 'root' (rsdecode.cpp:213:18)
INFO: [HLS 200-472] Inferring partial write operation for 'loc' (rsdecode.cpp:214:17)
INFO: [HLS 200-472] Inferring partial write operation for 'z' (rsdecode.cpp:234:11)
INFO: [HLS 200-472] Inferring partial write operation for 'recd' (rsdecode.cpp:242:15)
INFO: [HLS 200-472] Inferring partial write operation for 'recd' (rsdecode.cpp:261:20)
INFO: [HLS 200-472] Inferring partial write operation for 'recd' (rsdecode.cpp:269:15)
INFO: [HLS 200-472] Inferring partial write operation for 'recd' (rsdecode.cpp:278:15)
INFO: [HLS 200-472] Inferring partial write operation for 'recd' (rsdecode.cpp:287:14)
Command         transform done; 0.64 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 238.075 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.89 sec.
Command     elaborate done; 11.6 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'decode_rs' ...
Execute       ap_set_top_model decode_rs 
Execute       get_model_list decode_rs -filter all-wo-channel -topdown 
Execute       preproc_iomode -model decode_rs 
Execute       get_model_list decode_rs -filter all-wo-channel 
INFO-FLOW: Model list for configure: decode_rs
INFO-FLOW: Configuring Module : decode_rs ...
Execute       set_default_model decode_rs 
Execute       apply_spec_resource_limit decode_rs 
INFO-FLOW: Model list for preprocess: decode_rs
INFO-FLOW: Preprocessing Module: decode_rs ...
Execute       set_default_model decode_rs 
Execute       cdfg_preprocess -model decode_rs 
Execute       rtl_gen_preprocess decode_rs 
INFO-FLOW: Model list for synthesis: decode_rs
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_rs 
Execute       schedule -model decode_rs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'u_lu'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln25', rsdecode.cpp:25) of variable 'xor_ln25', rsdecode.cpp:25 on array 'alpha_to' and 'load' operation ('alpha_to_load_1', rsdecode.cpp:25) on array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('alpha_to_addr_2_write_ln33', rsdecode.cpp:33) of variable 'select_ln32', rsdecode.cpp:32 on array 'alpha_to' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'alpha_to'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on array 'gg' and 'load' operation ('gg_load_1', rsdecode.cpp:54) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on array 'gg' and 'load' operation ('gg_load_1', rsdecode.cpp:54) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on array 'gg' and 'load' operation ('gg_load_1', rsdecode.cpp:54) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('gg_addr_2_write_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on array 'gg' and 'load' operation ('gg_load_1', rsdecode.cpp:54) on array 'gg'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg167_write_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on local variable 'reuse_reg167' and 'load' operation ('reuse_reg167_load') on local variable 'reuse_reg167'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg167_write_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on local variable 'reuse_reg167' and 'load' operation ('reuse_reg167_load') on local variable 'reuse_reg167'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg167_write_ln55', rsdecode.cpp:55) of variable 'storemerge7', rsdecode.cpp:55 on local variable 'reuse_reg167' and 'load' operation ('reuse_reg167_load') on local variable 'reuse_reg167'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 17, loop 'VITIS_LOOP_53_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_87_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_96_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_120_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_9'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln146', rsdecode.cpp:146)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_146_9'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_12'.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_168_12'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('elp_addr_8_write_ln170', rsdecode.cpp:170) of variable 'alpha_to_load_9', rsdecode.cpp:170 on array 'elp', rsdecode.cpp:82 and 'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_168_12'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('elp_addr_8_write_ln170', rsdecode.cpp:170) of variable 'alpha_to_load_9', rsdecode.cpp:170 on array 'elp', rsdecode.cpp:82 and 'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_168_12'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('elp_addr_8_write_ln170', rsdecode.cpp:170) of variable 'alpha_to_load_9', rsdecode.cpp:170 on array 'elp', rsdecode.cpp:82 and 'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_168_12'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('elp_addr_8_write_ln170', rsdecode.cpp:170) of variable 'alpha_to_load_9', rsdecode.cpp:170 on array 'elp', rsdecode.cpp:82 and 'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_168_12'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('elp_addr_8_write_ln170', rsdecode.cpp:170) of variable 'alpha_to_load_9', rsdecode.cpp:170 on array 'elp', rsdecode.cpp:82 and 'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82.
WARNING: [HLS 200-880] The II Violation in module 'decode_rs' (loop 'VITIS_LOOP_168_12'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'store' operation ('elp_addr_8_write_ln170', rsdecode.cpp:170) of variable 'alpha_to_load_9', rsdecode.cpp:170 on array 'elp', rsdecode.cpp:82 and 'load' operation ('elp_load_1', rsdecode.cpp:169) on array 'elp', rsdecode.cpp:82.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 38, Depth = 38, loop 'VITIS_LOOP_168_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('elp_addr_10_write_ln173', rsdecode.cpp:173) of variable 'xor_ln173', rsdecode.cpp:173 on array 'elp', rsdecode.cpp:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'elp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_171_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_8'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('elp_addr_4_write_ln139', rsdecode.cpp:139) of variable 'sext_ln139', rsdecode.cpp:139 on array 'elp', rsdecode.cpp:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'elp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_136_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_185_14'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_26'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_195_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_199_16'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_205_18'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_267_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_267_25'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 39, loop 'VITIS_LOOP_231_20'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_238_21'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'VITIS_LOOP_249_23'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_256_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_256_24'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_284_27'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_293_28'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 241.907 MB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.06 sec.
Execute       db_write -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.sched.adb -f 
INFO-FLOW: Finish scheduling decode_rs.
Execute       set_default_model decode_rs 
Execute       bind -model decode_rs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.65 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 247.133 MB.
Execute       syn_report -verbosereport -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.95 sec.
Execute       db_write -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.bind.adb -f 
INFO-FLOW: Finish binding decode_rs.
Execute       get_model_list decode_rs -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess decode_rs 
INFO-FLOW: Model list for RTL generation: decode_rs
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_rs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decode_rs -top_prefix  -sub_prefix decode_rs_ -mg_file /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_rs/recd_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_rs/recd_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_rs/recd_gf_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_rs/syn_error_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_rs/alpha_to_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_rs/index_of_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_rs/gg_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decode_rs' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'decode_rs/syn_error_out' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_4ns_9s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_10ns_9ns_8_14_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_10ns_9ns_8_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_11ns_9ns_8_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_14s_9ns_8_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_9ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_9ns_8_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_9ns_9_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_9ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_rs'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 256.404 MB.
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_rs -istop -style xilinx -f -lang vhdl -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/syn/vhdl/decode_rs 
Command       gen_rtl done; 0.42 sec.
Execute       gen_rtl decode_rs -istop -style xilinx -f -lang vlog -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/syn/verilog/decode_rs 
Command       gen_rtl done; 0.22 sec.
Execute       syn_report -csynth -model decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/syn/report/decode_rs_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -rtlxml -model decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/syn/report/decode_rs_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -verbosereport -model decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.18 sec.
Execute       db_write -model decode_rs -f -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info decode_rs -p /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs 
Execute       export_constraint_db -f -tool general -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.constraint.tcl 
Execute       syn_report -designview -model decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.design.xml 
Command       syn_report done; 0.41 sec.
Execute       syn_report -csynthDesign -model decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model decode_rs -o /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks decode_rs 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain decode_rs 
INFO-FLOW: Model list for RTL component generation: decode_rs
INFO-FLOW: Handling components in module [decode_rs] ... 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
INFO-FLOW: Found component decode_rs_srem_10ns_9ns_8_14_1.
INFO-FLOW: Append model decode_rs_srem_10ns_9ns_8_14_1
INFO-FLOW: Found component decode_rs_srem_10ns_9ns_8_14_seq_1.
INFO-FLOW: Append model decode_rs_srem_10ns_9ns_8_14_seq_1
INFO-FLOW: Found component decode_rs_srem_32ns_9ns_8_36_1.
INFO-FLOW: Append model decode_rs_srem_32ns_9ns_8_36_1
INFO-FLOW: Found component decode_rs_srem_32ns_9ns_32_36_1.
INFO-FLOW: Append model decode_rs_srem_32ns_9ns_32_36_1
INFO-FLOW: Found component decode_rs_srem_14s_9ns_8_18_1.
INFO-FLOW: Append model decode_rs_srem_14s_9ns_8_18_1
INFO-FLOW: Found component decode_rs_urem_10ns_9ns_10_14_1.
INFO-FLOW: Append model decode_rs_urem_10ns_9ns_10_14_1
INFO-FLOW: Found component decode_rs_srem_32ns_9ns_9_36_seq_1.
INFO-FLOW: Append model decode_rs_srem_32ns_9ns_9_36_seq_1
INFO-FLOW: Found component decode_rs_srem_11ns_9ns_8_15_seq_1.
INFO-FLOW: Append model decode_rs_srem_11ns_9ns_8_15_seq_1
INFO-FLOW: Found component decode_rs_mac_muladd_9ns_4ns_9s_14_4_1.
INFO-FLOW: Append model decode_rs_mac_muladd_9ns_4ns_9s_14_4_1
INFO-FLOW: Found component decode_rs_alpha_to.
INFO-FLOW: Append model decode_rs_alpha_to
INFO-FLOW: Found component decode_rs_index_of.
INFO-FLOW: Append model decode_rs_index_of
INFO-FLOW: Found component decode_rs_gg.
INFO-FLOW: Append model decode_rs_gg
INFO-FLOW: Found component decode_rs_recd.
INFO-FLOW: Append model decode_rs_recd
INFO-FLOW: Found component decode_rs_elp.
INFO-FLOW: Append model decode_rs_elp
INFO-FLOW: Found component decode_rs_d.
INFO-FLOW: Append model decode_rs_d
INFO-FLOW: Found component decode_rs_l.
INFO-FLOW: Append model decode_rs_l
INFO-FLOW: Found component decode_rs_u_lu.
INFO-FLOW: Append model decode_rs_u_lu
INFO-FLOW: Found component decode_rs_s.
INFO-FLOW: Append model decode_rs_s
INFO-FLOW: Found component decode_rs_root.
INFO-FLOW: Append model decode_rs_root
INFO-FLOW: Found component decode_rs_loc.
INFO-FLOW: Append model decode_rs_loc
INFO-FLOW: Found component decode_rs_z.
INFO-FLOW: Append model decode_rs_z
INFO-FLOW: Found component decode_rs_reg.
INFO-FLOW: Append model decode_rs_reg
INFO-FLOW: Found component decode_rs_regslice_both.
INFO-FLOW: Append model decode_rs_regslice_both
INFO-FLOW: Found component decode_rs_regslice_both.
INFO-FLOW: Append model decode_rs_regslice_both
INFO-FLOW: Append model decode_rs
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: decode_rs_srem_10ns_9ns_8_14_1 decode_rs_srem_10ns_9ns_8_14_seq_1 decode_rs_srem_32ns_9ns_8_36_1 decode_rs_srem_32ns_9ns_32_36_1 decode_rs_srem_14s_9ns_8_18_1 decode_rs_urem_10ns_9ns_10_14_1 decode_rs_srem_32ns_9ns_9_36_seq_1 decode_rs_srem_11ns_9ns_8_15_seq_1 decode_rs_mac_muladd_9ns_4ns_9s_14_4_1 decode_rs_alpha_to decode_rs_index_of decode_rs_gg decode_rs_recd decode_rs_elp decode_rs_d decode_rs_l decode_rs_u_lu decode_rs_s decode_rs_root decode_rs_loc decode_rs_z decode_rs_reg decode_rs_regslice_both decode_rs_regslice_both decode_rs
INFO-FLOW: To file: write model decode_rs_srem_10ns_9ns_8_14_1
INFO-FLOW: To file: write model decode_rs_srem_10ns_9ns_8_14_seq_1
INFO-FLOW: To file: write model decode_rs_srem_32ns_9ns_8_36_1
INFO-FLOW: To file: write model decode_rs_srem_32ns_9ns_32_36_1
INFO-FLOW: To file: write model decode_rs_srem_14s_9ns_8_18_1
INFO-FLOW: To file: write model decode_rs_urem_10ns_9ns_10_14_1
INFO-FLOW: To file: write model decode_rs_srem_32ns_9ns_9_36_seq_1
INFO-FLOW: To file: write model decode_rs_srem_11ns_9ns_8_15_seq_1
INFO-FLOW: To file: write model decode_rs_mac_muladd_9ns_4ns_9s_14_4_1
INFO-FLOW: To file: write model decode_rs_alpha_to
INFO-FLOW: To file: write model decode_rs_index_of
INFO-FLOW: To file: write model decode_rs_gg
INFO-FLOW: To file: write model decode_rs_recd
INFO-FLOW: To file: write model decode_rs_elp
INFO-FLOW: To file: write model decode_rs_d
INFO-FLOW: To file: write model decode_rs_l
INFO-FLOW: To file: write model decode_rs_u_lu
INFO-FLOW: To file: write model decode_rs_s
INFO-FLOW: To file: write model decode_rs_root
INFO-FLOW: To file: write model decode_rs_loc
INFO-FLOW: To file: write model decode_rs_z
INFO-FLOW: To file: write model decode_rs_reg
INFO-FLOW: To file: write model decode_rs_regslice_both
INFO-FLOW: To file: write model decode_rs_regslice_both
INFO-FLOW: To file: write model decode_rs
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): decode_rs
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_srem_10ns_9ns_8_14_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_srem_10ns_9ns_8_14_seq_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_srem_32ns_9ns_8_36_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_srem_32ns_9ns_32_36_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_srem_14s_9ns_8_18_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_urem_10ns_9ns_10_14_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_srem_32ns_9ns_9_36_seq_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'decode_rs_srem_11ns_9ns_8_15_seq_1_div'
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_alpha_to_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_index_of_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_gg_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_recd_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_elp_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_d_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_l_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_u_lu_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_s_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_root_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_loc_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_z_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'decode_rs_reg_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Command       ap_source done; 0.5 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=decode_rs xml_exists=0
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute         source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute         source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute         source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.constraint.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=25 #gSsdmPorts=14
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.constraint.tcl 
Execute       sc_get_clocks decode_rs 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.6 seconds; current allocated memory: 279.031 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for decode_rs.
INFO: [VLOG 209-307] Generating Verilog RTL for decode_rs.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model decode_rs -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.87 MHz
Command     autosyn done; 9.36 sec.
Command   csynth_design done; 20.96 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.33 seconds. CPU system time: 0.72 seconds. Elapsed time: 20.96 seconds; current allocated memory: 279.601 MB.
Command ap_source done; 22.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1 opened at Thu Aug 05 01:23:22 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.13 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.31 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./rsdecode/solution1/directives.tcl 
Execute     set_directive_top -name decode_rs decode_rs 
INFO: [HLS 200-1510] Running: set_directive_top -name decode_rs decode_rs 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_out 
Execute   cosim_design -wave_debug -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode_inspire.cpp /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode_inspire.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode_inspire.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode_inspire.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.17 sec.
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode.cpp /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.36 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1 opened at Thu Aug 05 01:31:16 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.01 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.16 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.36 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./rsdecode/solution1/directives.tcl 
Execute     set_directive_top -name decode_rs decode_rs 
INFO: [HLS 200-1510] Running: set_directive_top -name decode_rs decode_rs 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_out 
Execute   export_design -flow impl -rtl verilog -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow impl -rtl verilog
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): decode_rs
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=decode_rs xml_exists=1
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to decode_rs
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute       source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to decode_rs
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.constraint.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=14 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=decode_rs
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=decode_rs
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.constraint.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -flow impl -rtl verilog
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to decode_rs
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.constraint.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_synth_strategy 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_run_properties 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_enable_pblock 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vlog exec /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/impl.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip 
INFO: [HLS 200-802] Generated output file /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip
Command   export_design done; 571.25 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 267.84 seconds. CPU system time: 51.66 seconds. Elapsed time: 571.25 seconds; current allocated memory: 201.748 MB.
Command ap_source done; 572.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1 opened at Thu Aug 05 01:43:50 EDT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.03 sec.
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.12 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.19 sec.
Execute     ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute     config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip
Execute     config_export -output=/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.38 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data single -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu37p:-fsvh2892:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu37p-fsvh2892-2L-e 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data resources 
Execute       config_chip_info -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu37p:-fsvh2892:-2L-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode/decode_rs.zip -rtl verilog 
Execute   source ./rsdecode/solution1/directives.tcl 
Execute     set_directive_top -name decode_rs decode_rs 
INFO: [HLS 200-1510] Running: set_directive_top -name decode_rs decode_rs 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_in 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
Execute     set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both decode_rs recd_out 
INFO-FLOW: Setting directive 'TOP' name=decode_rs 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_in 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredrecd_out 
Execute   cosim_design -wave_debug -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode_inspire.cpp /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode_inspire.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode_inspire.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode_inspire.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode.cpp /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/rsdecode.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.rtl_wrap.cfg.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.21 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
Execute     source /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/.autopilot/db/decode_rs.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 3079.27 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 3082.73 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 151.4 seconds. CPU system time: 13.75 seconds. Elapsed time: 3082.73 seconds; current allocated memory: 197.881 MB.
Command ap_source done; 3084.27 sec.
Execute cleanup_all 
