<stg><name>huffmanBytegenLL</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="64">
<![CDATA[
entry:4 %counter_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="counter_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %buffer_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64">
<![CDATA[
entry:6 %done_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="done_0_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %codeOffsets_0_addr = getelementptr i16 %codeOffsets_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %codeOffsets_1_addr = getelementptr i16 %codeOffsets_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="4">
<![CDATA[
entry:42 %codeOffsets_0_load = load i4 %codeOffsets_0_addr

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="4">
<![CDATA[
entry:85 %codeOffsets_1_load = load i4 %codeOffsets_1_addr

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="4">
<![CDATA[
entry:42 %codeOffsets_0_load = load i4 %codeOffsets_0_addr

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %codeOffsets_0_addr_1 = getelementptr i16 %codeOffsets_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %codeOffsets_1_addr_1 = getelementptr i16 %codeOffsets_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="4">
<![CDATA[
entry:45 %codeOffsets_0_load_1 = load i4 %codeOffsets_0_addr_1

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %codeOffsets_0_addr_2 = getelementptr i16 %codeOffsets_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %codeOffsets_1_addr_2 = getelementptr i16 %codeOffsets_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="4">
<![CDATA[
entry:48 %codeOffsets_0_load_2 = load i4 %codeOffsets_0_addr_2

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="4">
<![CDATA[
entry:85 %codeOffsets_1_load = load i4 %codeOffsets_1_addr

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="4">
<![CDATA[
entry:86 %codeOffsets_1_load_1 = load i4 %codeOffsets_1_addr_1

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="4">
<![CDATA[
entry:87 %codeOffsets_1_load_2 = load i4 %codeOffsets_1_addr_2

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="4">
<![CDATA[
entry:45 %codeOffsets_0_load_1 = load i4 %codeOffsets_0_addr_1

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="4">
<![CDATA[
entry:48 %codeOffsets_0_load_2 = load i4 %codeOffsets_0_addr_2

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %codeOffsets_0_addr_3 = getelementptr i16 %codeOffsets_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %codeOffsets_1_addr_3 = getelementptr i16 %codeOffsets_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="4">
<![CDATA[
entry:51 %codeOffsets_0_load_3 = load i4 %codeOffsets_0_addr_3

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %codeOffsets_0_addr_4 = getelementptr i16 %codeOffsets_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %codeOffsets_1_addr_4 = getelementptr i16 %codeOffsets_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="4">
<![CDATA[
entry:54 %codeOffsets_0_load_4 = load i4 %codeOffsets_0_addr_4

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_4"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="4">
<![CDATA[
entry:86 %codeOffsets_1_load_1 = load i4 %codeOffsets_1_addr_1

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="4">
<![CDATA[
entry:87 %codeOffsets_1_load_2 = load i4 %codeOffsets_1_addr_2

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="4">
<![CDATA[
entry:88 %codeOffsets_1_load_3 = load i4 %codeOffsets_1_addr_3

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="4">
<![CDATA[
entry:89 %codeOffsets_1_load_4 = load i4 %codeOffsets_1_addr_4

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="4">
<![CDATA[
entry:51 %codeOffsets_0_load_3 = load i4 %codeOffsets_0_addr_3

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="4">
<![CDATA[
entry:54 %codeOffsets_0_load_4 = load i4 %codeOffsets_0_addr_4

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %codeOffsets_0_addr_5 = getelementptr i16 %codeOffsets_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_5"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %codeOffsets_1_addr_5 = getelementptr i16 %codeOffsets_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_5"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="4">
<![CDATA[
entry:57 %codeOffsets_0_load_5 = load i4 %codeOffsets_0_addr_5

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %codeOffsets_0_addr_6 = getelementptr i16 %codeOffsets_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_6"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %codeOffsets_1_addr_6 = getelementptr i16 %codeOffsets_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="4">
<![CDATA[
entry:60 %codeOffsets_0_load_6 = load i4 %codeOffsets_0_addr_6

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_6"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="4">
<![CDATA[
entry:88 %codeOffsets_1_load_3 = load i4 %codeOffsets_1_addr_3

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="4">
<![CDATA[
entry:89 %codeOffsets_1_load_4 = load i4 %codeOffsets_1_addr_4

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="4">
<![CDATA[
entry:90 %codeOffsets_1_load_5 = load i4 %codeOffsets_1_addr_5

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_5"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="4">
<![CDATA[
entry:91 %codeOffsets_1_load_6 = load i4 %codeOffsets_1_addr_6

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="4">
<![CDATA[
entry:57 %codeOffsets_0_load_5 = load i4 %codeOffsets_0_addr_5

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="4">
<![CDATA[
entry:60 %codeOffsets_0_load_6 = load i4 %codeOffsets_0_addr_6

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_6"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %codeOffsets_0_addr_7 = getelementptr i16 %codeOffsets_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_7"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %codeOffsets_1_addr_7 = getelementptr i16 %codeOffsets_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_7"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="4">
<![CDATA[
entry:63 %codeOffsets_0_load_7 = load i4 %codeOffsets_0_addr_7

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_7"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %codeOffsets_0_addr_8 = getelementptr i16 %codeOffsets_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_8"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %codeOffsets_1_addr_8 = getelementptr i16 %codeOffsets_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_8"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="4">
<![CDATA[
entry:66 %codeOffsets_0_load_8 = load i4 %codeOffsets_0_addr_8

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_8"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="4">
<![CDATA[
entry:90 %codeOffsets_1_load_5 = load i4 %codeOffsets_1_addr_5

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_5"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="4">
<![CDATA[
entry:91 %codeOffsets_1_load_6 = load i4 %codeOffsets_1_addr_6

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="4">
<![CDATA[
entry:92 %codeOffsets_1_load_7 = load i4 %codeOffsets_1_addr_7

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="4">
<![CDATA[
entry:93 %codeOffsets_1_load_8 = load i4 %codeOffsets_1_addr_8

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="4">
<![CDATA[
entry:63 %codeOffsets_0_load_7 = load i4 %codeOffsets_0_addr_7

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_7"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="4">
<![CDATA[
entry:66 %codeOffsets_0_load_8 = load i4 %codeOffsets_0_addr_8

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_8"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %codeOffsets_0_addr_9 = getelementptr i16 %codeOffsets_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_9"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %codeOffsets_1_addr_9 = getelementptr i16 %codeOffsets_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="4">
<![CDATA[
entry:69 %codeOffsets_0_load_9 = load i4 %codeOffsets_0_addr_9

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_9"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %codeOffsets_0_addr_10 = getelementptr i16 %codeOffsets_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_10"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %codeOffsets_1_addr_10 = getelementptr i16 %codeOffsets_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_10"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="4">
<![CDATA[
entry:72 %codeOffsets_0_load_10 = load i4 %codeOffsets_0_addr_10

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_10"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="4">
<![CDATA[
entry:92 %codeOffsets_1_load_7 = load i4 %codeOffsets_1_addr_7

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_7"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="4">
<![CDATA[
entry:93 %codeOffsets_1_load_8 = load i4 %codeOffsets_1_addr_8

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_8"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="4">
<![CDATA[
entry:94 %codeOffsets_1_load_9 = load i4 %codeOffsets_1_addr_9

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_9"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="4">
<![CDATA[
entry:95 %codeOffsets_1_load_10 = load i4 %codeOffsets_1_addr_10

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="4">
<![CDATA[
entry:69 %codeOffsets_0_load_9 = load i4 %codeOffsets_0_addr_9

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_9"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="4">
<![CDATA[
entry:72 %codeOffsets_0_load_10 = load i4 %codeOffsets_0_addr_10

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_10"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %codeOffsets_0_addr_11 = getelementptr i16 %codeOffsets_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_11"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %codeOffsets_1_addr_11 = getelementptr i16 %codeOffsets_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_11"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="4">
<![CDATA[
entry:75 %codeOffsets_0_load_11 = load i4 %codeOffsets_0_addr_11

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_11"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %codeOffsets_0_addr_12 = getelementptr i16 %codeOffsets_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_12"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %codeOffsets_1_addr_12 = getelementptr i16 %codeOffsets_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_12"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="4">
<![CDATA[
entry:78 %codeOffsets_0_load_12 = load i4 %codeOffsets_0_addr_12

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_12"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="4">
<![CDATA[
entry:94 %codeOffsets_1_load_9 = load i4 %codeOffsets_1_addr_9

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_9"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="4">
<![CDATA[
entry:95 %codeOffsets_1_load_10 = load i4 %codeOffsets_1_addr_10

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_10"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="4">
<![CDATA[
entry:96 %codeOffsets_1_load_11 = load i4 %codeOffsets_1_addr_11

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_11"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="4">
<![CDATA[
entry:97 %codeOffsets_1_load_12 = load i4 %codeOffsets_1_addr_12

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:0 %ignoreValue_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %ignoreValue

]]></Node>
<StgValue><ssdm name="ignoreValue_read"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %p_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %bits_cntr_read_5 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read

]]></Node>
<StgValue><ssdm name="bits_cntr_read_5"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %p_bitbuffer_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_bitbuffer_read

]]></Node>
<StgValue><ssdm name="p_bitbuffer_read_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="4">
<![CDATA[
entry:75 %codeOffsets_0_load_11 = load i4 %codeOffsets_0_addr_11

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_11"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="4">
<![CDATA[
entry:78 %codeOffsets_0_load_12 = load i4 %codeOffsets_0_addr_12

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_12"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %codeOffsets_0_addr_13 = getelementptr i16 %codeOffsets_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_13"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %codeOffsets_1_addr_13 = getelementptr i16 %codeOffsets_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_13"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="4">
<![CDATA[
entry:81 %codeOffsets_0_load_13 = load i4 %codeOffsets_0_addr_13

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_13"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %codeOffsets_0_addr_14 = getelementptr i16 %codeOffsets_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="codeOffsets_0_addr_14"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %codeOffsets_1_addr_14 = getelementptr i16 %codeOffsets_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="codeOffsets_1_addr_14"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="4">
<![CDATA[
entry:84 %codeOffsets_0_load_14 = load i4 %codeOffsets_0_addr_14

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_14"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="4">
<![CDATA[
entry:96 %codeOffsets_1_load_11 = load i4 %codeOffsets_1_addr_11

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_11"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="4">
<![CDATA[
entry:97 %codeOffsets_1_load_12 = load i4 %codeOffsets_1_addr_12

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_12"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="4">
<![CDATA[
entry:98 %codeOffsets_1_load_13 = load i4 %codeOffsets_1_addr_13

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_13"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="4">
<![CDATA[
entry:99 %codeOffsets_1_load_14 = load i4 %codeOffsets_1_addr_14

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="4">
<![CDATA[
entry:81 %codeOffsets_0_load_13 = load i4 %codeOffsets_0_addr_13

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_13"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="4">
<![CDATA[
entry:84 %codeOffsets_0_load_14 = load i4 %codeOffsets_0_addr_14

]]></Node>
<StgValue><ssdm name="codeOffsets_0_load_14"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="4">
<![CDATA[
entry:98 %codeOffsets_1_load_13 = load i4 %codeOffsets_1_addr_13

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_13"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="4">
<![CDATA[
entry:99 %codeOffsets_1_load_14 = load i4 %codeOffsets_1_addr_14

]]></Node>
<StgValue><ssdm name="codeOffsets_1_load_14"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:100 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="9" op_35_bw="9" op_36_bw="9" op_37_bw="9" op_38_bw="9" op_39_bw="9" op_40_bw="9" op_41_bw="9" op_42_bw="9" op_43_bw="9" op_44_bw="9" op_45_bw="9" op_46_bw="9" op_47_bw="9" op_48_bw="9" op_49_bw="9" op_50_bw="9" op_51_bw="9" op_52_bw="9" op_53_bw="9" op_54_bw="9" op_55_bw="9" op_56_bw="9" op_57_bw="9" op_58_bw="9" op_59_bw="9" op_60_bw="9" op_61_bw="9" op_62_bw="9" op_63_bw="9" op_64_bw="3" op_65_bw="16" op_66_bw="16" op_67_bw="1" op_68_bw="1" op_69_bw="32" op_70_bw="6" op_71_bw="4" op_72_bw="4" op_73_bw="0">
<![CDATA[
entry:101 %call_ln0 = call void @huffmanBytegenLL_Pipeline_ByteGen, i1 %p_read, i32 %p_bitbuffer_read_2, i6 %bits_cntr_read_5, i16 %codeOffsets_0_load, i16 %codeOffsets_0_load_1, i16 %codeOffsets_0_load_2, i16 %codeOffsets_0_load_3, i16 %codeOffsets_0_load_4, i16 %codeOffsets_0_load_5, i16 %codeOffsets_0_load_6, i16 %codeOffsets_0_load_7, i16 %codeOffsets_0_load_8, i16 %codeOffsets_0_load_9, i16 %codeOffsets_0_load_10, i16 %codeOffsets_0_load_11, i16 %codeOffsets_0_load_12, i16 %codeOffsets_0_load_13, i16 %codeOffsets_0_load_14, i16 %codeOffsets_1_load, i16 %codeOffsets_1_load_1, i16 %codeOffsets_1_load_2, i16 %codeOffsets_1_load_3, i16 %codeOffsets_1_load_4, i16 %codeOffsets_1_load_5, i16 %codeOffsets_1_load_6, i16 %codeOffsets_1_load_7, i16 %codeOffsets_1_load_8, i16 %codeOffsets_1_load_9, i16 %codeOffsets_1_load_10, i16 %codeOffsets_1_load_11, i16 %codeOffsets_1_load_12, i16 %codeOffsets_1_load_13, i16 %codeOffsets_1_load_14, i9 %bl1Codes_0, i9 %bl1Codes_1, i9 %bl2Codes_0, i9 %bl2Codes_1, i9 %bl3Codes_0, i9 %bl3Codes_1, i9 %bl4Codes_0, i9 %bl4Codes_1, i9 %bl5Codes_0, i9 %bl5Codes_1, i9 %bl6Codes_0, i9 %bl6Codes_1, i9 %bl7Codes_0, i9 %bl7Codes_1, i9 %bl8Codes_0, i9 %bl8Codes_1, i9 %bl9Codes_0, i9 %bl9Codes_1, i9 %bl10Codes_0, i9 %bl10Codes_1, i9 %bl11Codes_0, i9 %bl11Codes_1, i9 %bl12Codes_0, i9 %bl12Codes_1, i9 %bl13Codes_0, i9 %bl13Codes_1, i9 %bl14Codes_0, i9 %bl14Codes_1, i9 %bl15Codes_0, i9 %bl15Codes_1, i3 %ignoreValue_read, i16 %lz77_output_stream, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %done_0_loc, i32 %buffer_loc, i6 %counter_loc, i4 %lext, i4 %dext

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="6" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="9" op_35_bw="9" op_36_bw="9" op_37_bw="9" op_38_bw="9" op_39_bw="9" op_40_bw="9" op_41_bw="9" op_42_bw="9" op_43_bw="9" op_44_bw="9" op_45_bw="9" op_46_bw="9" op_47_bw="9" op_48_bw="9" op_49_bw="9" op_50_bw="9" op_51_bw="9" op_52_bw="9" op_53_bw="9" op_54_bw="9" op_55_bw="9" op_56_bw="9" op_57_bw="9" op_58_bw="9" op_59_bw="9" op_60_bw="9" op_61_bw="9" op_62_bw="9" op_63_bw="9" op_64_bw="3" op_65_bw="16" op_66_bw="16" op_67_bw="1" op_68_bw="1" op_69_bw="32" op_70_bw="6" op_71_bw="4" op_72_bw="4" op_73_bw="0">
<![CDATA[
entry:101 %call_ln0 = call void @huffmanBytegenLL_Pipeline_ByteGen, i1 %p_read, i32 %p_bitbuffer_read_2, i6 %bits_cntr_read_5, i16 %codeOffsets_0_load, i16 %codeOffsets_0_load_1, i16 %codeOffsets_0_load_2, i16 %codeOffsets_0_load_3, i16 %codeOffsets_0_load_4, i16 %codeOffsets_0_load_5, i16 %codeOffsets_0_load_6, i16 %codeOffsets_0_load_7, i16 %codeOffsets_0_load_8, i16 %codeOffsets_0_load_9, i16 %codeOffsets_0_load_10, i16 %codeOffsets_0_load_11, i16 %codeOffsets_0_load_12, i16 %codeOffsets_0_load_13, i16 %codeOffsets_0_load_14, i16 %codeOffsets_1_load, i16 %codeOffsets_1_load_1, i16 %codeOffsets_1_load_2, i16 %codeOffsets_1_load_3, i16 %codeOffsets_1_load_4, i16 %codeOffsets_1_load_5, i16 %codeOffsets_1_load_6, i16 %codeOffsets_1_load_7, i16 %codeOffsets_1_load_8, i16 %codeOffsets_1_load_9, i16 %codeOffsets_1_load_10, i16 %codeOffsets_1_load_11, i16 %codeOffsets_1_load_12, i16 %codeOffsets_1_load_13, i16 %codeOffsets_1_load_14, i9 %bl1Codes_0, i9 %bl1Codes_1, i9 %bl2Codes_0, i9 %bl2Codes_1, i9 %bl3Codes_0, i9 %bl3Codes_1, i9 %bl4Codes_0, i9 %bl4Codes_1, i9 %bl5Codes_0, i9 %bl5Codes_1, i9 %bl6Codes_0, i9 %bl6Codes_1, i9 %bl7Codes_0, i9 %bl7Codes_1, i9 %bl8Codes_0, i9 %bl8Codes_1, i9 %bl9Codes_0, i9 %bl9Codes_1, i9 %bl10Codes_0, i9 %bl10Codes_1, i9 %bl11Codes_0, i9 %bl11Codes_1, i9 %bl12Codes_0, i9 %bl12Codes_1, i9 %bl13Codes_0, i9 %bl13Codes_1, i9 %bl14Codes_0, i9 %bl14Codes_1, i9 %bl15Codes_0, i9 %bl15Codes_1, i3 %ignoreValue_read, i16 %lz77_output_stream, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %done_0_loc, i32 %buffer_loc, i6 %counter_loc, i4 %lext, i4 %dext

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:102 %done_0_loc_load = load i1 %done_0_loc

]]></Node>
<StgValue><ssdm name="done_0_loc_load"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:103 %buffer_loc_load = load i32 %buffer_loc

]]></Node>
<StgValue><ssdm name="buffer_loc_load"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:104 %counter_loc_load = load i6 %counter_loc

]]></Node>
<StgValue><ssdm name="counter_loc_load"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
entry:105 %mrv = insertvalue i39 <undef>, i1 %done_0_loc_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="39" op_0_bw="39" op_1_bw="32">
<![CDATA[
entry:106 %mrv_1 = insertvalue i39 %mrv, i32 %buffer_loc_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="39" op_0_bw="39" op_1_bw="6">
<![CDATA[
entry:107 %mrv_2 = insertvalue i39 %mrv_1, i6 %counter_loc_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="39">
<![CDATA[
entry:108 %ret_ln0 = ret i39 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
