$date
	Mon May 22 08:38:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module phase3Tester $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 5 # rd [4:0] $end
$var wire 32 $ nPC [31:0] $end
$var wire 32 % instruction_out [31:0] $end
$var wire 32 & instruction [31:0] $end
$var wire 4 ' cond [3:0] $end
$var wire 1 ( WB_Register_File_Enable $end
$var wire 32 ) WB_RD_out [31:0] $end
$var wire 5 * RD_WB [4:0] $end
$var wire 5 + RD_MEM [4:0] $end
$var wire 5 , RD_EX [4:0] $end
$var wire 32 - PC_MEM [31:0] $end
$var wire 32 . PC_ID [31:0] $end
$var wire 32 / PC_EX [31:0] $end
$var wire 32 0 PC [31:0] $end
$var wire 3 1 OutputHandlerInstructions [2:0] $end
$var wire 1 2 MEM_CU $end
$var wire 4 3 IS [3:0] $end
$var wire 22 4 ID_Imm22 [21:0] $end
$var wire 19 5 ID_CU [18:0] $end
$var wire 1 6 I29_branch_instr $end
$var wire 30 7 I29_0 [29:0] $end
$var wire 22 8 EX_Imm22 [21:0] $end
$var wire 9 9 EX_CU [8:0] $end
$var wire 5 : DataMemInstructions [4:0] $end
$var wire 1 ; CC_Enable $end
$var wire 4 < ALU_OP [3:0] $end
$var reg 32 = ALU_OUT [31:0] $end
$var reg 8 > Addr [7:0] $end
$var reg 1 ? LE $end
$var reg 2 @ PC_MUX [1:0] $end
$var reg 5 A RD_ID [4:0] $end
$var reg 32 B TA [31:0] $end
$var reg 1 C clk $end
$var reg 1 D clr $end
$var reg 8 E data [7:0] $end
$var reg 1 F reset $end
$var integer 32 G code [31:0] $end
$var integer 32 H fi [31:0] $end
$scope module CU $end
$var wire 1 C clk $end
$var wire 1 D clr $end
$var wire 19 I instr_signals [18:0] $end
$var wire 32 J instr [31:0] $end
$var reg 1 K CC_Enable $end
$var reg 1 L I13 $end
$var reg 1 M I24 $end
$var reg 1 N I30 $end
$var reg 1 O I31 $end
$var reg 4 P ID_ALU_OP_instr [3:0] $end
$var reg 1 Q ID_branch_instr $end
$var reg 1 R ID_call_instr $end
$var reg 1 S ID_data_mem_Enable $end
$var reg 1 T ID_data_mem_RW $end
$var reg 1 U ID_data_mem_SE $end
$var reg 2 V ID_data_mem_Size [1:0] $end
$var reg 1 W ID_jmpl_instr $end
$var reg 1 X ID_load_instr $end
$var reg 1 Y ID_register_file_Enable $end
$var reg 2 Z instr_op [1:0] $end
$var reg 3 [ is_sethi [2:0] $end
$var reg 6 \ op3 [5:0] $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 ] EX_ALU_OUT [31:0] $end
$var wire 1 C clk $end
$var wire 1 D clr $end
$var wire 1 ^ reset $end
$var wire 32 _ PC [31:0] $end
$var wire 9 ` EX_control_unit_instr [8:0] $end
$var wire 5 a EX_RD_instr [4:0] $end
$var reg 5 b Data_Mem_instructions [4:0] $end
$var reg 5 c Data_Mem_instructions_reg [4:0] $end
$var reg 32 d MEM_ALU_OUT [31:0] $end
$var reg 32 e MEM_ALU_OUT_reg [31:0] $end
$var reg 5 f MEM_RD_instr [4:0] $end
$var reg 5 g MEM_RD_instr_reg [4:0] $end
$var reg 1 2 MEM_control_unit_instr $end
$var reg 1 h MEM_control_unit_instr_reg $end
$var reg 3 i Output_Handler_instructions [2:0] $end
$var reg 3 j Output_Handler_instructions_reg [2:0] $end
$var reg 32 k PC_MEM [31:0] $end
$var reg 32 l PC_MEM_reg [31:0] $end
$upscope $end
$scope module ID_EX $end
$var wire 32 m ID_MX1 [31:0] $end
$var wire 32 n ID_MX2 [31:0] $end
$var wire 32 o ID_MX3 [31:0] $end
$var wire 5 p ID_RD_instr [4:0] $end
$var wire 18 q ID_control_unit_instr [17:0] $end
$var wire 1 C clk $end
$var wire 1 D clr $end
$var wire 32 r PC [31:0] $end
$var wire 22 s Imm22 [21:0] $end
$var reg 4 t EX_ALU_OP_instr [3:0] $end
$var reg 4 u EX_ALU_OP_instr_reg [3:0] $end
$var reg 1 ; EX_CC_Enable_instr $end
$var reg 1 v EX_CC_Enable_instr_reg $end
$var reg 4 w EX_IS_instr [3:0] $end
$var reg 4 x EX_IS_instr_reg [3:0] $end
$var reg 22 y EX_Imm22 [21:0] $end
$var reg 22 z EX_Imm22_reg [21:0] $end
$var reg 32 { EX_MX1 [31:0] $end
$var reg 32 | EX_MX1_reg [31:0] $end
$var reg 32 } EX_MX2 [31:0] $end
$var reg 32 ~ EX_MX2_reg [31:0] $end
$var reg 32 !" EX_MX3 [31:0] $end
$var reg 32 "" EX_MX3_reg [31:0] $end
$var reg 5 #" EX_RD_instr [4:0] $end
$var reg 6 $" EX_RD_instr_reg [5:0] $end
$var reg 9 %" EX_control_unit_instr [8:0] $end
$var reg 9 &" EX_control_unit_instr_reg [8:0] $end
$var reg 32 '" PC_EX [31:0] $end
$var reg 32 (" PC_ID_out_reg [31:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 1 ? LE $end
$var wire 1 C clk $end
$var wire 1 D clr $end
$var wire 1 F reset $end
$var wire 32 )" instruction [31:0] $end
$var wire 32 *" PC [31:0] $end
$var reg 5 +" I18_14 [4:0] $end
$var reg 5 ," I18_14_reg [4:0] $end
$var reg 22 -" I21_0 [21:0] $end
$var reg 22 ." I21_0_reg [21:0] $end
$var reg 4 /" I28_25 [3:0] $end
$var reg 4 0" I28_25_reg [3:0] $end
$var reg 30 1" I29_0 [29:0] $end
$var reg 30 2" I29_0_reg [29:0] $end
$var reg 5 3" I29_25 [4:0] $end
$var reg 5 4" I29_25_reg [4:0] $end
$var reg 1 6 I29_branch_instr $end
$var reg 1 5" I29_branch_instr_reg $end
$var reg 5 6" I4_0 [4:0] $end
$var reg 5 7" I4_0_reg [4:0] $end
$var reg 32 8" PC_ID_out [31:0] $end
$var reg 32 9" PC_ID_out_reg [31:0] $end
$var reg 32 :" instruction_out [31:0] $end
$var reg 32 ;" instruction_reg [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 5 <" MEM_RD_instr [4:0] $end
$var wire 1 2 MEM_control_unit_instr $end
$var wire 32 =" MUX_out [31:0] $end
$var wire 5 >" WB_RD_instr [4:0] $end
$var wire 32 ?" WB_RD_out [31:0] $end
$var wire 1 ( WB_Register_File_Enable $end
$var wire 1 C clk $end
$var wire 1 D clr $end
$var wire 1 @" reset $end
$var reg 5 A" WB_RD_instr_reg [4:0] $end
$var reg 32 B" WB_RD_out_reg [31:0] $end
$var reg 1 C" WB_Register_File_Enable_reg $end
$upscope $end
$scope module PC_reg $end
$var wire 32 D" ALU_OUT [31:0] $end
$var wire 1 ? LE $end
$var wire 32 E" TA [31:0] $end
$var wire 1 C clk $end
$var wire 1 D clr $end
$var wire 2 F" mux_select [1:0] $end
$var wire 32 G" nPC [31:0] $end
$var reg 32 H" OUT [31:0] $end
$upscope $end
$scope module adder $end
$var wire 32 I" PC_in [31:0] $end
$var reg 32 J" PC_out [31:0] $end
$upscope $end
$scope module ram1 $end
$var wire 8 K" Address [7:0] $end
$var reg 32 L" DataOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
b0 F"
bx E"
bx D"
xC"
bx B"
bx A"
z@"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
x5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
b0 z
bx y
bx x
bx w
xv
bx u
bx t
bx s
bx r
bx q
b1011 p
bz o
bz n
bz m
bx l
bx k
bx j
bx i
xh
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
z^
bz ]
bx \
bx [
bx Z
xY
xX
xW
bx V
xU
xT
xS
xR
xQ
bx P
xO
xN
xM
xL
xK
bx J
bx I
b10000000000000000000000000000011 H
b1 G
1F
b11111110 E
1D
0C
bx B
b1011 A
b0 @
1?
b0 >
bx =
bx <
x;
bx :
bx 9
bx 8
bx 7
x6
bx 5
bx 4
bx 3
x2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
x(
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#2
b0 -
b0 k
b0 ="
b0 +
b0 f
b0 <"
02
b0 1
b0 i
b0 :
b0 b
b0 d
b10001010000000000000000000000000 &
b10001010000000000000000000000000 )"
b10001010000000000000000000000000 L"
b0 !"
b0 }
b0 {
0;
b0 ,
b0 a
b0 #"
b0 9
b0 `
b0 %"
b0 <
b0 t
b0 3
b0 w
b0 /
b0 _
b0 '"
b0 q
b0 K"
b0 %
b0 J
b0 :"
b0 '
b0 /"
b0 #
b0 3"
b0 !
b0 6"
b0 "
b0 +"
06
b0 7
b0 1"
b0 4
b0 s
b0 -"
b0 .
b0 r
b0 8"
b100 $
b100 G"
b100 J"
0L
0M
0N
0O
0K
b0 P
b0 V
0S
0T
0U
0Y
0X
0Q
0R
b0 5
b0 I
0W
b0 l
b0 g
0h
b0 j
b0 c
b0 e
b0 ""
b0 ~
b0 |
0v
b0 $"
b0 &"
b0 u
b0 x
b0 ("
b0 ;"
b0 0"
b0 4"
b0 7"
b0 ,"
05"
b0 2"
b0 ."
b0 9"
b0 0
b0 *"
b0 H"
b0 I"
b0 8
b0 y
1C
#3
bz e
bz ""
bz ~
bz |
b1011 $"
b10001010000000000000000000000000 ;"
b101 0"
b101 4"
b1010000000000000000000000000 2"
0(
0C"
b0 )
b0 ?"
b0 B"
0D
0F
#4
0C
#6
b100 9"
b10000110101000001110000000000001 &
b10000110101000001110000000000001 )"
b10000110101000001110000000000001 L"
b10000001000 q
b100 K"
b1000 $
b1000 G"
b1000 J"
1Y
b10000001000 5
b10000001000 I
1O
b1011 g
b100 0
b100 *"
b100 H"
b100 I"
b0 \
b10 Z
bz d
bz !"
bz }
bz {
b1011 ,
b1011 a
b1011 #"
b10001010000000000000000000000000 %
b10001010000000000000000000000000 J
b10001010000000000000000000000000 :"
b101 '
b101 /"
b101 #
b101 3"
b1010000000000000000000000000 7
b1010000000000000000000000000 1"
1C
#8
0C
#10
b1010011000001000 q
1K
b10 P
b1010011000001000 5
b1010011000001000 I
1L
b1000 9"
b11000100000010000000000000000001 &
b11000100000010000000000000000001 )"
b11000100000010000000000000000001 L"
b10100 \
b1000 K"
b10000110101000001110000000000001 %
b10000110101000001110000000000001 J
b10000110101000001110000000000001 :"
b11 '
b11 /"
b11 #
b11 3"
b1 !
b1 6"
b11 "
b11 +"
b110101000001110000000000001 7
b110101000001110000000000001 1"
b1000001110000000000001 4
b1000001110000000000001 s
b1000001110000000000001 -"
b1100 $
b1100 G"
b1100 J"
b1000 &"
b1 x
b100 ("
b10000110101000001110000000000001 ;"
b11 0"
b11 4"
b1 7"
b11 ,"
b110101000001110000000000001 2"
b1000001110000000000001 ."
b1000 0
b1000 *"
b1000 H"
b1000 I"
b1011 +
b1011 f
b1011 <"
b100 .
b100 r
b100 8"
1C
#12
0C
#14
b110001001100 q
1X
1S
b0 P
0K
0L
b110001001100 5
b110001001100 I
1N
b1100 9"
b11001010001010000110000000000001 &
b11001010001010000110000000000001 )"
b11001010001010000110000000000001 L"
b1 \
b11 Z
b1100 K"
b11000100000010000000000000000001 %
b11000100000010000000000000000001 J
b11000100000010000000000000000001 :"
b10 '
b10 /"
b10 #
b10 3"
b0 "
b0 +"
b100000010000000000000000001 7
b100000010000000000000000001 1"
b10000000000000000001 4
b10000000000000000001 s
b10000000000000000001 -"
b10000 $
b10000 G"
b10000 J"
b100 l
1h
b1000001110000000000001 z
1v
b10 u
b1001 x
b1000 ("
b11000100000010000000000000000001 ;"
b10 0"
b10 4"
b0 ,"
b100000010000000000000000001 2"
b10000000000000000001 ."
b1100 0
b1100 *"
b1100 H"
b1100 I"
b1000 9
b1000 `
b1000 %"
b1 3
b1 w
b100 /
b100 _
b100 '"
b1000 .
b1000 r
b1000 8"
1C
#16
0C
#18
b10110001100000 q
0Y
1T
0X
b10110001100000 5
b10110001100000 I
1L
b10000 9"
b10010101111111111111111111110 &
b10010101111111111111111111110 )"
b10010101111111111111111111110 L"
b101 \
b10000 K"
b11001010001010000110000000000001 %
b11001010001010000110000000000001 J
b11001010001010000110000000000001 :"
b101 '
b101 /"
b101 #
b101 3"
b1 "
b1 +"
b1010001010000110000000000001 7
b1010001010000110000000000001 1"
b1010000110000000000001 4
b1010000110000000000001 s
b1010000110000000000001 -"
b10100 $
b10100 G"
b10100 J"
b1000 l
b10000000000000000001 z
b1001100 &"
0v
b0 u
b11 x
b1100 ("
b11001010001010000110000000000001 ;"
b101 0"
b101 4"
b1 ,"
b1010001010000110000000000001 2"
b1010000110000000000001 ."
b10000 0
b10000 *"
b10000 H"
b10000 I"
b100 -
b100 k
b100 ="
12
b1000001110000000000001 8
b1000001110000000000001 y
1;
b10 <
b10 t
b1001 3
b1001 w
b1000 /
b1000 _
b1000 '"
b1100 .
b1100 r
b1100 8"
1C
#20
0C
#22
b10000000001000 q
1Q
0S
0T
1Y
0N
b1000010000000001000 5
b1000010000000001000 I
0O
b10100 9"
b1011000011110000111100000110 &
b1011000011110000111100000110 )"
b1011000011110000111100000110 L"
b10 [
b0 Z
b10100 K"
b10010101111111111111111111110 %
b10010101111111111111111111110 J
b10010101111111111111111111110 :"
b1001 '
b1001 /"
b1001 #
b1001 3"
b11110 !
b11110 6"
b11111 "
b11111 +"
b10010101111111111111111111110 7
b10010101111111111111111111110 1"
b1111111111111111111110 4
b1111111111111111111110 s
b1111111111111111111110 -"
b11000 $
b11000 G"
b11000 J"
b1100 l
b100 j
b100 c
b1010000110000000000001 z
b1100000 &"
b1011 x
b10000 ("
b10010101111111111111111111110 ;"
b1001 0"
b1001 4"
b11110 7"
b11111 ,"
b10010101111111111111111111110 2"
b1111111111111111111110 ."
1(
1C"
b100 )
b100 ?"
b100 B"
b10100 0
b10100 *"
b10100 H"
b10100 I"
b1000 -
b1000 k
b1000 ="
b10000000000000000001 8
b10000000000000000001 y
0;
b1001100 9
b1001100 `
b1001100 %"
b0 <
b0 t
b11 3
b11 w
b1100 /
b1100 _
b1100 '"
b10000 .
b10000 r
b10000 8"
1C
#24
0C
#26
b111001000000001000 q
0Q
b1110 P
0L
b111001000000001000 5
b111001000000001000 I
1M
b11000 9"
b1000000000000000000000000000100 &
b1000000000000000000000000000100 )"
b1000000000000000000000000000100 L"
b100 [
b11000 K"
b1011000011110000111100000110 %
b1011000011110000111100000110 J
b1011000011110000111100000110 :"
b101 '
b101 /"
b101 #
b101 3"
b110 !
b110 6"
b11100 "
b11100 +"
b1011000011110000111100000110 7
b1011000011110000111100000110 1"
b11110000111100000110 4
b11110000111100000110 s
b11110000111100000110 -"
b11100 $
b11100 G"
b11100 J"
b10000 l
0h
b0 j
b110 c
b1111111111111111111110 z
b1000 &"
b1000 x
b10100 ("
b1011000011110000111100000110 ;"
b101 0"
b101 4"
b110 7"
b11100 ,"
b1011000011110000111100000110 2"
b11110000111100000110 ."
b1000 )
b1000 ?"
b1000 B"
b11000 0
b11000 *"
b11000 H"
b11000 I"
b1100 -
b1100 k
b1100 ="
b100 1
b100 i
b100 :
b100 b
b1010000110000000000001 8
b1010000110000000000001 y
b1100000 9
b1100000 `
b1100000 %"
b1011 3
b1011 w
b10000 /
b10000 _
b10000 '"
b10100 .
b10100 r
b10100 8"
1C
#28
0C
#30
b100000001010 q
b0 P
1R
0M
b100000001010 5
b100000001010 I
1N
b11100 9"
b10000001110000000000000000001111 &
b10000001110000000000000000001111 )"
b10000001110000000000000000001111 L"
b1 Z
b11100 K"
b1000000000000000000000000000100 %
b1000000000000000000000000000100 J
b1000000000000000000000000000100 :"
b0 '
b0 /"
b0 #
b0 3"
b100 !
b100 6"
b0 "
b0 +"
b100 7
b100 1"
b100 4
b100 s
b100 -"
b100000 $
b100000 G"
b100000 J"
b10100 l
1h
b0 c
b11110000111100000110 z
b1110 u
b100 x
b11000 ("
b1000000000000000000000000000100 ;"
b0 0"
b0 4"
b100 7"
b0 ,"
b100 2"
b100 ."
b1100 )
b1100 ?"
b1100 B"
b11100 0
b11100 *"
b11100 H"
b11100 I"
b10000 -
b10000 k
b10000 ="
02
b0 1
b0 i
b110 :
b110 b
b1111111111111111111110 8
b1111111111111111111110 y
b1000 9
b1000 `
b1000 %"
b1000 3
b1000 w
b10100 /
b10100 _
b10100 '"
b11000 .
b11000 r
b11000 8"
1C
#32
0C
#34
b1010000000001 q
0Y
1W
0R
1M
0N
b1010000000001 5
b1010000000001 I
1O
b100000 9"
b10001010000000000000000000000000 &
b10001010000000000000000000000000 )"
b10001010000000000000000000000000 L"
b111000 \
b10 Z
b100000 K"
b10000001110000000000000000001111 %
b10000001110000000000000000001111 J
b10000001110000000000000000001111 :"
b1111 !
b1111 6"
b1110000000000000000001111 7
b1110000000000000000001111 1"
b1111 4
b1111 s
b1111 -"
b100100 $
b100100 G"
b100100 J"
b11000 l
b100 z
b1010 &"
b0 u
b10 x
b11100 ("
b10000001110000000000000000001111 ;"
b1111 7"
b1110000000000000000001111 2"
b1111 ."
0(
0C"
b10000 )
b10000 ?"
b10000 B"
b100000 0
b100000 *"
b100000 H"
b100000 I"
b10100 -
b10100 k
b10100 ="
12
b0 :
b0 b
b11110000111100000110 8
b11110000111100000110 y
b1110 <
b1110 t
b100 3
b100 w
b11000 /
b11000 _
b11000 '"
b11100 .
b11100 r
b11100 8"
1C
#36
0C
#38
b10000001000 q
0W
1Y
b10000001000 5
b10000001000 I
0M
b100100 9"
b10000110101000001110000000000001 &
b10000110101000001110000000000001 )"
b10000110101000001110000000000001 L"
b0 \
b100100 K"
b10001010000000000000000000000000 %
b10001010000000000000000000000000 J
b10001010000000000000000000000000 :"
b101 '
b101 /"
b101 #
b101 3"
b0 !
b0 6"
b1010000000000000000000000000 7
b1010000000000000000000000000 1"
b0 4
b0 s
b0 -"
b101000 $
b101000 G"
b101000 J"
b11100 l
b10 j
b1111 z
b1 &"
b101 x
b100000 ("
b10001010000000000000000000000000 ;"
b101 0"
b101 4"
b0 7"
b1010000000000000000000000000 2"
b0 ."
1(
1C"
b10100 )
b10100 ?"
b10100 B"
b100100 0
b100100 *"
b100100 H"
b100100 I"
b11000 -
b11000 k
b11000 ="
b100 8
b100 y
b1010 9
b1010 `
b1010 %"
b0 <
b0 t
b10 3
b10 w
b11100 /
b11100 _
b11100 '"
b100000 .
b100000 r
b100000 8"
1C
#40
0C
#42
b1010011000001000 q
1K
b10 P
b1010011000001000 5
b1010011000001000 I
1L
b101000 9"
b11000100000010000000000000000001 &
b11000100000010000000000000000001 )"
b11000100000010000000000000000001 L"
b10100 \
b101000 K"
b10000110101000001110000000000001 %
b10000110101000001110000000000001 J
b10000110101000001110000000000001 :"
b11 '
b11 /"
b11 #
b11 3"
b1 !
b1 6"
b11 "
b11 +"
b110101000001110000000000001 7
b110101000001110000000000001 1"
b1000001110000000000001 4
b1000001110000000000001 s
b1000001110000000000001 -"
b101100 $
b101100 G"
b101100 J"
b100000 l
0h
b1 j
b0 z
b1000 &"
b1 x
b100100 ("
b10000110101000001110000000000001 ;"
b11 0"
b11 4"
b1 7"
b11 ,"
b110101000001110000000000001 2"
b1000001110000000000001 ."
b11000 )
b11000 ?"
b11000 B"
b101000 0
b101000 *"
b101000 H"
b101000 I"
b11100 -
b11100 k
b11100 ="
b10 1
b10 i
b1111 8
b1111 y
b1 9
b1 `
b1 %"
b101 3
b101 w
b100000 /
b100000 _
b100000 '"
b100100 .
b100100 r
b100100 8"
1C
#44
0C
#46
b110001001100 q
1X
1S
b0 P
0K
0L
b110001001100 5
b110001001100 I
1N
b101100 9"
b0 &
b0 )"
b0 L"
b1 \
b11 Z
b101100 K"
b11000100000010000000000000000001 %
b11000100000010000000000000000001 J
b11000100000010000000000000000001 :"
b10 '
b10 /"
b10 #
b10 3"
b0 "
b0 +"
b100000010000000000000000001 7
b100000010000000000000000001 1"
b10000000000000000001 4
b10000000000000000001 s
b10000000000000000001 -"
b110000 $
b110000 G"
b110000 J"
b100100 l
1h
b0 j
b1000001110000000000001 z
1v
b10 u
b1001 x
b101000 ("
b11000100000010000000000000000001 ;"
b10 0"
b10 4"
b0 ,"
b100000010000000000000000001 2"
b10000000000000000001 ."
b11100 )
b11100 ?"
b11100 B"
b101100 0
b101100 *"
b101100 H"
b101100 I"
b100000 -
b100000 k
b100000 ="
02
b1 1
b1 i
b0 8
b0 y
b1000 9
b1000 `
b1000 %"
b1 3
b1 w
b100100 /
b100100 _
b100100 '"
b101000 .
b101000 r
b101000 8"
1C
#48
0C
#50
b0 q
0N
0O
0S
0Y
b0 5
b0 I
0X
b110000 9"
b10010101111111111111111111110 &
b10010101111111111111111111110 )"
b10010101111111111111111111110 L"
b110000 K"
b0 %
b0 J
b0 :"
b0 '
b0 /"
b0 #
b0 3"
b0 !
b0 6"
b0 7
b0 1"
b0 4
b0 s
b0 -"
b110100 $
b110100 G"
b110100 J"
b101000 l
b10000000000000000001 z
b1001100 &"
0v
b0 u
b11 x
b101100 ("
b0 ;"
b0 0"
b0 4"
b0 7"
b0 2"
b0 ."
0(
0C"
b100000 )
b100000 ?"
b100000 B"
b110000 0
b110000 *"
b110000 H"
b110000 I"
b100100 -
b100100 k
b100100 ="
12
b0 1
b0 i
b1000001110000000000001 8
b1000001110000000000001 y
1;
b10 <
b10 t
b1001 3
b1001 w
b101000 /
b101000 _
b101000 '"
b101100 .
b101100 r
b101100 8"
1C
#52
0C
