// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "10/26/2017 17:15:15"

// 
// Device: Altera 5M570ZT100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Block1 (
	ledsegment,
	PB0,
	clk,
	rx,
	ledsel);
output 	[6:0] ledsegment;
input 	PB0;
input 	clk;
input 	rx;
output 	[3:0] ledsel;

// Design Ports Information
// clk	=>  Location: PIN_14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PB0	=>  Location: PIN_78,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledsegment[6]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsegment[5]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsegment[4]	=>  Location: PIN_48,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsegment[3]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsegment[2]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsegment[1]	=>  Location: PIN_36,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsegment[0]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsel[3]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsel[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsel[1]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// ledsel[0]	=>  Location: PIN_56,	 I/O Standard: 2.5 V,	 Current Strength: 14mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \rx~combout ;
wire \inst|Equal0~1_combout ;
wire \inst2|CS.stop~regout ;
wire \inst2|CS.idle~regout ;
wire \inst2|Selector1~0_combout ;
wire \inst2|CS.start~regout ;
wire \inst2|Selector0~0_combout ;
wire \inst3|Equal0~1_combout ;
wire \inst2|n_count_en~0_combout ;
wire \inst3|Equal0~0_combout ;
wire \inst2|CS.data~regout ;
wire \inst|s_counter[1]~1_combout ;
wire \inst|s_counter[1]~0_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Equal0~0_combout ;
wire \inst3|n_counter[2]~0_combout ;
wire \inst5|current[1]~0 ;
wire \PB0~combout ;
wire \inst5|debounce~0 ;
wire \inst5|Add2~0_combout ;
wire \inst5|debounce~regout ;
wire \inst5|debounce_prev~regout ;
wire \inst5|Add1~0_combout ;
wire \inst5|Add1~30_combout ;
wire \inst5|Add1~32 ;
wire \inst5|Add1~32COUT1_73 ;
wire \inst5|Add1~20_combout ;
wire \inst5|Add1~2 ;
wire \inst5|Add1~2COUT1_65 ;
wire \inst5|Add1~7COUT1_67 ;
wire \inst5|Add1~12COUT1_69 ;
wire \inst5|Add1~17 ;
wire \inst5|Add1~17COUT1_71 ;
wire \inst5|Add1~25_combout ;
wire \inst5|Add1~22 ;
wire \inst5|Add1~22COUT1_75 ;
wire \inst5|Add1~35_combout ;
wire \inst5|Add1~27 ;
wire \inst5|Add1~37 ;
wire \inst5|Add1~37COUT1_77 ;
wire \inst5|Add1~47COUT1_79 ;
wire \inst5|Add1~52 ;
wire \inst5|Add1~40_combout ;
wire \inst5|Add1~45_combout ;
wire \inst5|Equal6~1 ;
wire \inst5|Add1~47 ;
wire \inst5|Add1~50_combout ;
wire \inst5|Equal6~2 ;
wire \inst5|Add1~5_combout ;
wire \inst5|Add1~7 ;
wire \inst5|Add1~10_combout ;
wire \inst5|Add1~12 ;
wire \inst5|Add1~15_combout ;
wire \inst5|Equal6~0 ;
wire \inst5|digittodisplay[1]~2_combout ;
wire \inst5|digittodisplay[1]~9_combout ;
wire \inst5|digittodisplay[1]~4_combout ;
wire \inst5|digittodisplay[1]~5_combout ;
wire \inst5|voltage[8]~1_combout ;
wire \inst5|voltage[14]~0_combout ;
wire \inst5|digittodisplay[2]~28 ;
wire \inst5|current[10]~3 ;
wire \inst5|digittodisplay[1]~3_combout ;
wire \inst5|power[11]~2_combout ;
wire \inst5|digittodisplay[2]~29 ;
wire \inst5|digittodisplay[1]~8_combout ;
wire \inst5|current[6]~2_combout ;
wire \inst5|digittodisplay[2]~30 ;
wire \inst5|power[13]~1 ;
wire \inst5|digittodisplay[2]~27 ;
wire \inst5|current[14]~1_combout ;
wire \inst5|digittodisplay[2]~31 ;
wire \inst5|digittodisplay[1]~13_combout ;
wire \inst5|digittodisplay[1]~12_combout ;
wire \inst5|voltage[1]~2_combout ;
wire \inst5|digittodisplay[2]~32 ;
wire \inst5|digittodisplay[1]~0_combout ;
wire \inst5|power[1]~0 ;
wire \inst5|digittodisplay[2]~33 ;
wire \inst5|Equal3~0_combout ;
wire \inst5|voltage[5]~3_combout ;
wire \inst5|power[6]~3_combout ;
wire \inst5|digittodisplay[2]~34 ;
wire \inst5|digittodisplay[2]~35_combout ;
wire \inst5|digittodisplay[0]~1 ;
wire \inst5|digittodisplay[0]~6 ;
wire \inst5|digittodisplay[0]~7 ;
wire \inst5|digittodisplay[0]~10 ;
wire \inst5|digittodisplay[0]~11 ;
wire \inst5|digittodisplay[0]~14 ;
wire \inst5|digittodisplay[0]~15 ;
wire \inst5|digittodisplay[0]~16 ;
wire \inst5|digittodisplay[0]~17_combout ;
wire \inst5|digittodisplay[3]~37 ;
wire \inst5|digittodisplay[3]~38 ;
wire \inst5|digittodisplay[3]~39 ;
wire \inst5|digittodisplay[3]~36 ;
wire \inst5|digittodisplay[3]~40 ;
wire \inst5|digittodisplay[3]~41 ;
wire \inst5|digittodisplay[3]~42 ;
wire \inst5|digittodisplay[3]~43 ;
wire \inst5|digittodisplay[3]~44_combout ;
wire \inst5|digittodisplay[1]~18 ;
wire \inst5|digittodisplay[1]~19 ;
wire \inst5|digittodisplay[1]~20 ;
wire \inst5|digittodisplay[1]~21 ;
wire \inst5|digittodisplay[1]~22 ;
wire \inst5|digittodisplay[1]~23 ;
wire \inst5|digittodisplay[1]~24 ;
wire \inst5|digittodisplay[1]~25 ;
wire \inst5|digittodisplay[1]~26_combout ;
wire \inst5|Mux100~0_combout ;
wire \inst5|Mux101~0_combout ;
wire \inst5|Mux102~0_combout ;
wire \inst5|Mux103~0_combout ;
wire \inst5|Mux104~0_combout ;
wire \inst5|Mux105~0_combout ;
wire \inst5|Mux106~0_combout ;
wire \inst5|Equal3~1_combout ;
wire \inst5|Equal3~2_combout ;
wire \inst5|digittodisplay[1]~45_combout ;
wire [15:0] \inst5|voltage ;
wire [1:0] \inst5|switchState ;
wire [10:0] \inst5|s_counter ;
wire [15:0] \inst5|power ;
wire [1:0] \inst5|digit_sel ;
wire [15:0] \inst5|current ;
wire [3:0] \inst5|counter ;
wire [3:0] \inst|s_counter ;
wire [2:0] \inst3|n_counter ;
wire [7:0] \inst1|temp ;


// Location: PIN_14,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxv_io \rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rx~combout ),
	.padio(rx));
// synopsys translate_off
defparam \rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|s_counter [1] & (\inst|s_counter [3] & (\inst|s_counter [2] & \inst|s_counter [0])))

	.clk(gnd),
	.dataa(\inst|s_counter [1]),
	.datab(\inst|s_counter [3]),
	.datac(\inst|s_counter [2]),
	.datad(\inst|s_counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = "8000";
defparam \inst|Equal0~1 .operation_mode = "normal";
defparam \inst|Equal0~1 .output_mode = "comb_only";
defparam \inst|Equal0~1 .register_cascade_mode = "off";
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
defparam \inst|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \inst2|CS.stop (
// Equation(s):
// \inst2|CS.stop~regout  = DFFEAS((\inst|Equal0~1_combout  & (((\inst2|CS.data~regout  & \inst3|Equal0~0_combout )))) # (!\inst|Equal0~1_combout  & (\inst2|CS.stop~regout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|CS.stop~regout ),
	.datab(\inst2|CS.data~regout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.stop~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.stop .lut_mask = "c0aa";
defparam \inst2|CS.stop .operation_mode = "normal";
defparam \inst2|CS.stop .output_mode = "reg_only";
defparam \inst2|CS.stop .register_cascade_mode = "off";
defparam \inst2|CS.stop .sum_lutc_input = "datac";
defparam \inst2|CS.stop .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \inst2|CS.idle (
// Equation(s):
// \inst2|CS.idle~regout  = DFFEAS((\inst2|CS.idle~regout  & (((!\inst|Equal0~1_combout ) # (!\inst2|CS.stop~regout )))) # (!\inst2|CS.idle~regout  & (!\rx~combout  & ((!\inst|Equal0~1_combout ) # (!\inst2|CS.stop~regout )))), GLOBAL(\clk~combout ), VCC, , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|CS.idle~regout ),
	.datab(\rx~combout ),
	.datac(\inst2|CS.stop~regout ),
	.datad(\inst|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.idle~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.idle .lut_mask = "0bbb";
defparam \inst2|CS.idle .operation_mode = "normal";
defparam \inst2|CS.idle .output_mode = "reg_only";
defparam \inst2|CS.idle .register_cascade_mode = "off";
defparam \inst2|CS.idle .sum_lutc_input = "datac";
defparam \inst2|CS.idle .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \inst2|Selector1~0 (
// Equation(s):
// \inst2|Selector1~0_combout  = ((\inst2|CS.start~regout  & ((\inst|s_counter [3]) # (!\inst|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|s_counter [3]),
	.datac(\inst2|CS.start~regout ),
	.datad(\inst|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Selector1~0 .lut_mask = "c0f0";
defparam \inst2|Selector1~0 .operation_mode = "normal";
defparam \inst2|Selector1~0 .output_mode = "comb_only";
defparam \inst2|Selector1~0 .register_cascade_mode = "off";
defparam \inst2|Selector1~0 .sum_lutc_input = "datac";
defparam \inst2|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \inst2|CS.start (
// Equation(s):
// \inst2|CS.start~regout  = DFFEAS(((\inst2|Selector1~0_combout ) # ((!\rx~combout  & !\inst2|CS.idle~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rx~combout ),
	.datac(\inst2|CS.idle~regout ),
	.datad(\inst2|Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.start .lut_mask = "ff03";
defparam \inst2|CS.start .operation_mode = "normal";
defparam \inst2|CS.start .output_mode = "reg_only";
defparam \inst2|CS.start .register_cascade_mode = "off";
defparam \inst2|CS.start .sum_lutc_input = "datac";
defparam \inst2|CS.start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \inst2|Selector0~0 (
// Equation(s):
// \inst2|Selector0~0_combout  = (\inst2|CS.start~regout  & (!\inst|s_counter [3] & (\inst|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\inst2|CS.start~regout ),
	.datab(\inst|s_counter [3]),
	.datac(\inst|Equal0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Selector0~0 .lut_mask = "2020";
defparam \inst2|Selector0~0 .operation_mode = "normal";
defparam \inst2|Selector0~0 .output_mode = "comb_only";
defparam \inst2|Selector0~0 .register_cascade_mode = "off";
defparam \inst2|Selector0~0 .sum_lutc_input = "datac";
defparam \inst2|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \inst3|n_counter[1] (
// Equation(s):
// \inst3|n_counter [1] = DFFEAS((!\inst2|Selector0~0_combout  & (\inst3|n_counter [1] $ (((\inst3|n_counter [0] & \inst2|n_count_en~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst3|n_counter [0]),
	.datab(\inst3|n_counter [1]),
	.datac(\inst2|n_count_en~0_combout ),
	.datad(\inst2|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|n_counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|n_counter[1] .lut_mask = "006c";
defparam \inst3|n_counter[1] .operation_mode = "normal";
defparam \inst3|n_counter[1] .output_mode = "reg_only";
defparam \inst3|n_counter[1] .register_cascade_mode = "off";
defparam \inst3|n_counter[1] .sum_lutc_input = "datac";
defparam \inst3|n_counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \inst3|Equal0~1 (
// Equation(s):
// \inst3|Equal0~1_combout  = (((\inst3|n_counter [1] & \inst3|n_counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|n_counter [1]),
	.datad(\inst3|n_counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Equal0~1 .lut_mask = "f000";
defparam \inst3|Equal0~1 .operation_mode = "normal";
defparam \inst3|Equal0~1 .output_mode = "comb_only";
defparam \inst3|Equal0~1 .register_cascade_mode = "off";
defparam \inst3|Equal0~1 .sum_lutc_input = "datac";
defparam \inst3|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \inst3|n_counter[2] (
// Equation(s):
// \inst3|n_counter [2] = DFFEAS((!\inst2|Selector0~0_combout  & ((\inst3|n_counter [2]) # ((\inst3|Equal0~1_combout  & \inst3|n_counter[2]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst3|Equal0~1_combout ),
	.datab(\inst3|n_counter[2]~0_combout ),
	.datac(\inst3|n_counter [2]),
	.datad(\inst2|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|n_counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|n_counter[2] .lut_mask = "00f8";
defparam \inst3|n_counter[2] .operation_mode = "normal";
defparam \inst3|n_counter[2] .output_mode = "reg_only";
defparam \inst3|n_counter[2] .register_cascade_mode = "off";
defparam \inst3|n_counter[2] .sum_lutc_input = "datac";
defparam \inst3|n_counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \inst2|n_count_en~0 (
// Equation(s):
// \inst2|n_count_en~0_combout  = (\inst2|CS.data~regout  & (\inst|Equal0~1_combout  & ((!\inst3|Equal0~1_combout ) # (!\inst3|n_counter [2]))))

	.clk(gnd),
	.dataa(\inst3|n_counter [2]),
	.datab(\inst2|CS.data~regout ),
	.datac(\inst3|Equal0~1_combout ),
	.datad(\inst|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|n_count_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|n_count_en~0 .lut_mask = "4c00";
defparam \inst2|n_count_en~0 .operation_mode = "normal";
defparam \inst2|n_count_en~0 .output_mode = "comb_only";
defparam \inst2|n_count_en~0 .register_cascade_mode = "off";
defparam \inst2|n_count_en~0 .sum_lutc_input = "datac";
defparam \inst2|n_count_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \inst3|n_counter[0] (
// Equation(s):
// \inst3|n_counter [0] = DFFEAS(((!\inst2|Selector0~0_combout  & (\inst3|n_counter [0] $ (\inst2|n_count_en~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst3|n_counter [0]),
	.datac(\inst2|n_count_en~0_combout ),
	.datad(\inst2|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|n_counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|n_counter[0] .lut_mask = "003c";
defparam \inst3|n_counter[0] .operation_mode = "normal";
defparam \inst3|n_counter[0] .output_mode = "reg_only";
defparam \inst3|n_counter[0] .register_cascade_mode = "off";
defparam \inst3|n_counter[0] .sum_lutc_input = "datac";
defparam \inst3|n_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \inst3|Equal0~0 (
// Equation(s):
// \inst3|Equal0~0_combout  = ((\inst3|n_counter [0] & (\inst3|n_counter [1] & \inst3|n_counter [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|n_counter [0]),
	.datac(\inst3|n_counter [1]),
	.datad(\inst3|n_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Equal0~0 .lut_mask = "c000";
defparam \inst3|Equal0~0 .operation_mode = "normal";
defparam \inst3|Equal0~0 .output_mode = "comb_only";
defparam \inst3|Equal0~0 .register_cascade_mode = "off";
defparam \inst3|Equal0~0 .sum_lutc_input = "datac";
defparam \inst3|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \inst2|CS.data (
// Equation(s):
// \inst2|CS.data~regout  = DFFEAS((\inst2|Selector0~0_combout ) # ((\inst2|CS.data~regout  & ((!\inst3|Equal0~0_combout ) # (!\inst|Equal0~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst|Equal0~1_combout ),
	.datab(\inst2|CS.data~regout ),
	.datac(\inst3|Equal0~0_combout ),
	.datad(\inst2|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.data~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.data .lut_mask = "ff4c";
defparam \inst2|CS.data .operation_mode = "normal";
defparam \inst2|CS.data .output_mode = "reg_only";
defparam \inst2|CS.data .register_cascade_mode = "off";
defparam \inst2|CS.data .sum_lutc_input = "datac";
defparam \inst2|CS.data .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \inst|s_counter[1]~1 (
// Equation(s):
// \inst|s_counter[1]~1_combout  = (!\inst2|Selector1~0_combout  & ((\inst|Equal0~1_combout ) # ((!\inst2|CS.data~regout  & !\inst2|CS.stop~regout ))))

	.clk(gnd),
	.dataa(\inst2|CS.data~regout ),
	.datab(\inst2|CS.stop~regout ),
	.datac(\inst|Equal0~1_combout ),
	.datad(\inst2|Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|s_counter[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|s_counter[1]~1 .lut_mask = "00f1";
defparam \inst|s_counter[1]~1 .operation_mode = "normal";
defparam \inst|s_counter[1]~1 .output_mode = "comb_only";
defparam \inst|s_counter[1]~1 .register_cascade_mode = "off";
defparam \inst|s_counter[1]~1 .sum_lutc_input = "datac";
defparam \inst|s_counter[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \inst|s_counter[1]~0 (
// Equation(s):
// \inst|s_counter[1]~0_combout  = (!\inst3|n_counter[2]~0_combout  & (!\inst2|Selector0~0_combout  & ((\rx~combout ) # (\inst2|CS.idle~regout ))))

	.clk(gnd),
	.dataa(\rx~combout ),
	.datab(\inst2|CS.idle~regout ),
	.datac(\inst3|n_counter[2]~0_combout ),
	.datad(\inst2|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|s_counter[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|s_counter[1]~0 .lut_mask = "000e";
defparam \inst|s_counter[1]~0 .operation_mode = "normal";
defparam \inst|s_counter[1]~0 .output_mode = "comb_only";
defparam \inst|s_counter[1]~0 .register_cascade_mode = "off";
defparam \inst|s_counter[1]~0 .sum_lutc_input = "datac";
defparam \inst|s_counter[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \inst|s_counter[0] (
// Equation(s):
// \inst|s_counter [0] = DFFEAS(((\inst|s_counter[1]~0_combout  & (\inst|s_counter [0] $ (!\inst|s_counter[1]~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst|s_counter [0]),
	.datab(vcc),
	.datac(\inst|s_counter[1]~1_combout ),
	.datad(\inst|s_counter[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|s_counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|s_counter[0] .lut_mask = "a500";
defparam \inst|s_counter[0] .operation_mode = "normal";
defparam \inst|s_counter[0] .output_mode = "reg_only";
defparam \inst|s_counter[0] .register_cascade_mode = "off";
defparam \inst|s_counter[0] .sum_lutc_input = "datac";
defparam \inst|s_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \inst|s_counter[1] (
// Equation(s):
// \inst|s_counter [1] = DFFEAS((\inst|s_counter[1]~0_combout  & (\inst|s_counter [1] $ (((\inst|s_counter [0] & !\inst|s_counter[1]~1_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst|s_counter [0]),
	.datab(\inst|s_counter [1]),
	.datac(\inst|s_counter[1]~1_combout ),
	.datad(\inst|s_counter[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|s_counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|s_counter[1] .lut_mask = "c600";
defparam \inst|s_counter[1] .operation_mode = "normal";
defparam \inst|s_counter[1] .output_mode = "reg_only";
defparam \inst|s_counter[1] .register_cascade_mode = "off";
defparam \inst|s_counter[1] .sum_lutc_input = "datac";
defparam \inst|s_counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = (((\inst|s_counter [1] & \inst|s_counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|s_counter [1]),
	.datad(\inst|s_counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = "f000";
defparam \inst|Add0~0 .operation_mode = "normal";
defparam \inst|Add0~0 .output_mode = "comb_only";
defparam \inst|Add0~0 .register_cascade_mode = "off";
defparam \inst|Add0~0 .sum_lutc_input = "datac";
defparam \inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \inst|s_counter[2] (
// Equation(s):
// \inst|s_counter [2] = DFFEAS((\inst|s_counter[1]~0_combout  & (\inst|s_counter [2] $ (((\inst|Add0~0_combout  & !\inst|s_counter[1]~1_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst|s_counter [2]),
	.datab(\inst|Add0~0_combout ),
	.datac(\inst|s_counter[1]~1_combout ),
	.datad(\inst|s_counter[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|s_counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|s_counter[2] .lut_mask = "a600";
defparam \inst|s_counter[2] .operation_mode = "normal";
defparam \inst|s_counter[2] .output_mode = "reg_only";
defparam \inst|s_counter[2] .register_cascade_mode = "off";
defparam \inst|s_counter[2] .sum_lutc_input = "datac";
defparam \inst|s_counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = ((\inst|s_counter [2] & (\inst|s_counter [0] & \inst|s_counter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|s_counter [2]),
	.datac(\inst|s_counter [0]),
	.datad(\inst|s_counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = "c000";
defparam \inst|Equal0~0 .operation_mode = "normal";
defparam \inst|Equal0~0 .output_mode = "comb_only";
defparam \inst|Equal0~0 .register_cascade_mode = "off";
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
defparam \inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \inst|s_counter[3] (
// Equation(s):
// \inst|s_counter [3] = DFFEAS((\inst|s_counter[1]~0_combout  & (\inst|s_counter [3] $ (((\inst|Equal0~0_combout  & !\inst|s_counter[1]~1_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst|Equal0~0_combout ),
	.datab(\inst|s_counter [3]),
	.datac(\inst|s_counter[1]~1_combout ),
	.datad(\inst|s_counter[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|s_counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|s_counter[3] .lut_mask = "c600";
defparam \inst|s_counter[3] .operation_mode = "normal";
defparam \inst|s_counter[3] .output_mode = "reg_only";
defparam \inst|s_counter[3] .register_cascade_mode = "off";
defparam \inst|s_counter[3] .sum_lutc_input = "datac";
defparam \inst|s_counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \inst3|n_counter[2]~0 (
// Equation(s):
// \inst3|n_counter[2]~0_combout  = ((\inst|s_counter [3] & (\inst2|CS.data~regout  & \inst|Equal0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|s_counter [3]),
	.datac(\inst2|CS.data~regout ),
	.datad(\inst|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|n_counter[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|n_counter[2]~0 .lut_mask = "c000";
defparam \inst3|n_counter[2]~0 .operation_mode = "normal";
defparam \inst3|n_counter[2]~0 .output_mode = "comb_only";
defparam \inst3|n_counter[2]~0 .register_cascade_mode = "off";
defparam \inst3|n_counter[2]~0 .sum_lutc_input = "datac";
defparam \inst3|n_counter[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \inst1|temp[7] (
// Equation(s):
// \inst5|current[1]~0  = (\inst1|temp [6] & (\inst1|temp [5] & (!C1_temp[7] & \inst1|temp [4])))
// \inst1|temp [7] = DFFEAS(\inst5|current[1]~0 , GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , \rx~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|temp [6]),
	.datab(\inst1|temp [5]),
	.datac(\rx~combout ),
	.datad(\inst1|temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|current[1]~0 ),
	.regout(\inst1|temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[7] .lut_mask = "0800";
defparam \inst1|temp[7] .operation_mode = "normal";
defparam \inst1|temp[7] .output_mode = "reg_and_comb";
defparam \inst1|temp[7] .register_cascade_mode = "off";
defparam \inst1|temp[7] .sum_lutc_input = "qfbk";
defparam \inst1|temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \inst1|temp[5] (
// Equation(s):
// \inst5|current[10]~3  = (\inst1|temp [6] & (\inst1|temp [4] & (!C1_temp[5] & !\inst1|temp [7])))
// \inst1|temp [5] = DFFEAS(\inst5|current[10]~3 , GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , \inst1|temp [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|temp [6]),
	.datab(\inst1|temp [4]),
	.datac(\inst1|temp [6]),
	.datad(\inst1|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|current[10]~3 ),
	.regout(\inst1|temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[5] .lut_mask = "0008";
defparam \inst1|temp[5] .operation_mode = "normal";
defparam \inst1|temp[5] .output_mode = "reg_and_comb";
defparam \inst1|temp[5] .register_cascade_mode = "off";
defparam \inst1|temp[5] .sum_lutc_input = "qfbk";
defparam \inst1|temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \inst1|temp[6] (
// Equation(s):
// \inst5|power[1]~0  = (\inst1|temp [4] & (\inst1|temp [5] & (!C1_temp[6] & \inst1|temp [7])))
// \inst1|temp [6] = DFFEAS(\inst5|power[1]~0 , GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , \inst1|temp [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|temp [4]),
	.datab(\inst1|temp [5]),
	.datac(\inst1|temp [7]),
	.datad(\inst1|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|power[1]~0 ),
	.regout(\inst1|temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[6] .lut_mask = "0800";
defparam \inst1|temp[6] .operation_mode = "normal";
defparam \inst1|temp[6] .output_mode = "reg_and_comb";
defparam \inst1|temp[6] .register_cascade_mode = "off";
defparam \inst1|temp[6] .sum_lutc_input = "qfbk";
defparam \inst1|temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \inst1|temp[4] (
// Equation(s):
// \inst5|power[13]~1  = (!\inst1|temp [6] & (!\inst1|temp [5] & (!C1_temp[4] & \inst1|temp [7])))
// \inst1|temp [4] = DFFEAS(\inst5|power[13]~1 , GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , \inst1|temp [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|temp [6]),
	.datab(\inst1|temp [5]),
	.datac(\inst1|temp [5]),
	.datad(\inst1|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|power[13]~1 ),
	.regout(\inst1|temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[4] .lut_mask = "0100";
defparam \inst1|temp[4] .operation_mode = "normal";
defparam \inst1|temp[4] .output_mode = "reg_and_comb";
defparam \inst1|temp[4] .register_cascade_mode = "off";
defparam \inst1|temp[4] .sum_lutc_input = "qfbk";
defparam \inst1|temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \inst1|temp[3] (
// Equation(s):
// \inst1|temp [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , \inst1|temp [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[3] .lut_mask = "0000";
defparam \inst1|temp[3] .operation_mode = "normal";
defparam \inst1|temp[3] .output_mode = "reg_only";
defparam \inst1|temp[3] .register_cascade_mode = "off";
defparam \inst1|temp[3] .sum_lutc_input = "datac";
defparam \inst1|temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \inst1|temp[2] (
// Equation(s):
// \inst1|temp [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , \inst1|temp [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[2] .lut_mask = "0000";
defparam \inst1|temp[2] .operation_mode = "normal";
defparam \inst1|temp[2] .output_mode = "reg_only";
defparam \inst1|temp[2] .register_cascade_mode = "off";
defparam \inst1|temp[2] .sum_lutc_input = "datac";
defparam \inst1|temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \inst5|current[2] (
// Equation(s):
// \inst5|current [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|current[1]~0 , \inst1|temp [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[2] .lut_mask = "0000";
defparam \inst5|current[2] .operation_mode = "normal";
defparam \inst5|current[2] .output_mode = "reg_only";
defparam \inst5|current[2] .register_cascade_mode = "off";
defparam \inst5|current[2] .sum_lutc_input = "datac";
defparam \inst5|current[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxv_io \PB0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PB0~combout ),
	.padio(PB0));
// synopsys translate_off
defparam \PB0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \inst5|debounce (
// Equation(s):
// \inst5|debounce~0  = (\PB0~combout  & (\inst5|counter [3] & (\inst5|counter [2] & \inst5|Add2~0_combout )))
// \inst5|debounce~regout  = DFFEAS(\inst5|debounce~0 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\PB0~combout ),
	.datab(\inst5|counter [3]),
	.datac(\inst5|counter [2]),
	.datad(\inst5|Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|debounce~0 ),
	.regout(\inst5|debounce~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|debounce .lut_mask = "8000";
defparam \inst5|debounce .operation_mode = "normal";
defparam \inst5|debounce .output_mode = "reg_and_comb";
defparam \inst5|debounce .register_cascade_mode = "off";
defparam \inst5|debounce .sum_lutc_input = "datac";
defparam \inst5|debounce .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \inst5|counter[0] (
// Equation(s):
// \inst5|counter [0] = DFFEAS(((\inst5|debounce~0 ) # ((!\inst5|counter [0] & \PB0~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|counter [0]),
	.datab(\PB0~combout ),
	.datac(vcc),
	.datad(\inst5|debounce~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|counter[0] .lut_mask = "ff44";
defparam \inst5|counter[0] .operation_mode = "normal";
defparam \inst5|counter[0] .output_mode = "reg_only";
defparam \inst5|counter[0] .register_cascade_mode = "off";
defparam \inst5|counter[0] .sum_lutc_input = "datac";
defparam \inst5|counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \inst5|counter[1] (
// Equation(s):
// \inst5|counter [1] = DFFEAS((\inst5|debounce~0  & (((\inst5|counter [1])))) # (!\inst5|debounce~0  & (\PB0~combout  & (\inst5|counter [0] $ (\inst5|counter [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|counter [0]),
	.datab(\PB0~combout ),
	.datac(\inst5|counter [1]),
	.datad(\inst5|debounce~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|counter[1] .lut_mask = "f048";
defparam \inst5|counter[1] .operation_mode = "normal";
defparam \inst5|counter[1] .output_mode = "reg_only";
defparam \inst5|counter[1] .register_cascade_mode = "off";
defparam \inst5|counter[1] .sum_lutc_input = "datac";
defparam \inst5|counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \inst5|Add2~0 (
// Equation(s):
// \inst5|Add2~0_combout  = (((\inst5|counter [1] & \inst5|counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|counter [1]),
	.datad(\inst5|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Add2~0 .lut_mask = "f000";
defparam \inst5|Add2~0 .operation_mode = "normal";
defparam \inst5|Add2~0 .output_mode = "comb_only";
defparam \inst5|Add2~0 .register_cascade_mode = "off";
defparam \inst5|Add2~0 .sum_lutc_input = "datac";
defparam \inst5|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \inst5|counter[2] (
// Equation(s):
// \inst5|counter [2] = DFFEAS((\PB0~combout  & ((\inst5|counter [2] & ((\inst5|counter [3]) # (!\inst5|Add2~0_combout ))) # (!\inst5|counter [2] & ((\inst5|Add2~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|counter [2]),
	.datab(\PB0~combout ),
	.datac(\inst5|counter [3]),
	.datad(\inst5|Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|counter[2] .lut_mask = "c488";
defparam \inst5|counter[2] .operation_mode = "normal";
defparam \inst5|counter[2] .output_mode = "reg_only";
defparam \inst5|counter[2] .register_cascade_mode = "off";
defparam \inst5|counter[2] .sum_lutc_input = "datac";
defparam \inst5|counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \inst5|counter[3] (
// Equation(s):
// \inst5|counter [3] = DFFEAS((\PB0~combout  & ((\inst5|counter [3]) # ((\inst5|counter [2] & \inst5|Add2~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|counter [2]),
	.datab(\PB0~combout ),
	.datac(\inst5|counter [3]),
	.datad(\inst5|Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|counter[3] .lut_mask = "c8c0";
defparam \inst5|counter[3] .operation_mode = "normal";
defparam \inst5|counter[3] .output_mode = "reg_only";
defparam \inst5|counter[3] .register_cascade_mode = "off";
defparam \inst5|counter[3] .sum_lutc_input = "datac";
defparam \inst5|counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \inst5|debounce_prev (
// Equation(s):
// \inst5|debounce_prev~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst5|debounce~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|debounce~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|debounce_prev~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|debounce_prev .lut_mask = "0000";
defparam \inst5|debounce_prev .operation_mode = "normal";
defparam \inst5|debounce_prev .output_mode = "reg_only";
defparam \inst5|debounce_prev .register_cascade_mode = "off";
defparam \inst5|debounce_prev .sum_lutc_input = "datac";
defparam \inst5|debounce_prev .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \inst5|switchState[0] (
// Equation(s):
// \inst5|switchState [0] = DFFEAS((\inst5|switchState [0] $ (((\inst5|debounce~regout  & !\inst5|debounce_prev~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|debounce~regout ),
	.datab(vcc),
	.datac(\inst5|debounce_prev~regout ),
	.datad(\inst5|switchState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|switchState [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|switchState[0] .lut_mask = "f50a";
defparam \inst5|switchState[0] .operation_mode = "normal";
defparam \inst5|switchState[0] .output_mode = "reg_only";
defparam \inst5|switchState[0] .register_cascade_mode = "off";
defparam \inst5|switchState[0] .sum_lutc_input = "datac";
defparam \inst5|switchState[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \inst5|switchState[1] (
// Equation(s):
// \inst5|switchState [1] = DFFEAS(\inst5|switchState [1] $ (((\inst5|switchState [0] & (\inst5|debounce~regout  & !\inst5|debounce_prev~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|switchState [0]),
	.datab(\inst5|debounce~regout ),
	.datac(\inst5|debounce_prev~regout ),
	.datad(\inst5|switchState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|switchState [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|switchState[1] .lut_mask = "f708";
defparam \inst5|switchState[1] .operation_mode = "normal";
defparam \inst5|switchState[1] .output_mode = "reg_only";
defparam \inst5|switchState[1] .register_cascade_mode = "off";
defparam \inst5|switchState[1] .sum_lutc_input = "datac";
defparam \inst5|switchState[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxv_lcell \inst5|Add1~0 (
// Equation(s):
// \inst5|Add1~0_combout  = ((!\inst5|s_counter [0]))
// \inst5|Add1~2  = CARRY(((\inst5|s_counter [0])))
// \inst5|Add1~2COUT1_65  = CARRY(((\inst5|s_counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~2 ),
	.cout1(\inst5|Add1~2COUT1_65 ));
// synopsys translate_off
defparam \inst5|Add1~0 .lut_mask = "33cc";
defparam \inst5|Add1~0 .operation_mode = "arithmetic";
defparam \inst5|Add1~0 .output_mode = "comb_only";
defparam \inst5|Add1~0 .register_cascade_mode = "off";
defparam \inst5|Add1~0 .sum_lutc_input = "datac";
defparam \inst5|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxv_lcell \inst5|Add1~30 (
// Equation(s):
// \inst5|Add1~30_combout  = \inst5|s_counter [5] $ ((((\inst5|Add1~27 ))))
// \inst5|Add1~32  = CARRY(((!\inst5|Add1~27 )) # (!\inst5|s_counter [5]))
// \inst5|Add1~32COUT1_73  = CARRY(((!\inst5|Add1~27 )) # (!\inst5|s_counter [5]))

	.clk(gnd),
	.dataa(\inst5|s_counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~32 ),
	.cout1(\inst5|Add1~32COUT1_73 ));
// synopsys translate_off
defparam \inst5|Add1~30 .cin_used = "true";
defparam \inst5|Add1~30 .lut_mask = "5a5f";
defparam \inst5|Add1~30 .operation_mode = "arithmetic";
defparam \inst5|Add1~30 .output_mode = "comb_only";
defparam \inst5|Add1~30 .register_cascade_mode = "off";
defparam \inst5|Add1~30 .sum_lutc_input = "cin";
defparam \inst5|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxv_lcell \inst5|s_counter[5] (
// Equation(s):
// \inst5|s_counter [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst5|Add1~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|Add1~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[5] .lut_mask = "0000";
defparam \inst5|s_counter[5] .operation_mode = "normal";
defparam \inst5|s_counter[5] .output_mode = "reg_only";
defparam \inst5|s_counter[5] .register_cascade_mode = "off";
defparam \inst5|s_counter[5] .sum_lutc_input = "datac";
defparam \inst5|s_counter[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxv_lcell \inst5|Add1~20 (
// Equation(s):
// \inst5|Add1~20_combout  = (\inst5|s_counter [6] $ ((!(!\inst5|Add1~27  & \inst5|Add1~32 ) # (\inst5|Add1~27  & \inst5|Add1~32COUT1_73 ))))
// \inst5|Add1~22  = CARRY(((\inst5|s_counter [6] & !\inst5|Add1~32 )))
// \inst5|Add1~22COUT1_75  = CARRY(((\inst5|s_counter [6] & !\inst5|Add1~32COUT1_73 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|Add1~27 ),
	.cin0(\inst5|Add1~32 ),
	.cin1(\inst5|Add1~32COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~22 ),
	.cout1(\inst5|Add1~22COUT1_75 ));
// synopsys translate_off
defparam \inst5|Add1~20 .cin0_used = "true";
defparam \inst5|Add1~20 .cin1_used = "true";
defparam \inst5|Add1~20 .cin_used = "true";
defparam \inst5|Add1~20 .lut_mask = "c30c";
defparam \inst5|Add1~20 .operation_mode = "arithmetic";
defparam \inst5|Add1~20 .output_mode = "comb_only";
defparam \inst5|Add1~20 .register_cascade_mode = "off";
defparam \inst5|Add1~20 .sum_lutc_input = "cin";
defparam \inst5|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxv_lcell \inst5|s_counter[6] (
// Equation(s):
// \inst5|s_counter [6] = DFFEAS(((\inst5|Add1~20_combout  & ((!\inst5|Equal6~2 ) # (!\inst5|Equal6~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|Equal6~0 ),
	.datac(\inst5|Equal6~2 ),
	.datad(\inst5|Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[6] .lut_mask = "3f00";
defparam \inst5|s_counter[6] .operation_mode = "normal";
defparam \inst5|s_counter[6] .output_mode = "reg_only";
defparam \inst5|s_counter[6] .register_cascade_mode = "off";
defparam \inst5|s_counter[6] .sum_lutc_input = "datac";
defparam \inst5|s_counter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxv_lcell \inst5|Add1~5 (
// Equation(s):
// \inst5|Add1~5_combout  = (\inst5|s_counter [1] $ ((\inst5|Add1~2 )))
// \inst5|Add1~7  = CARRY(((!\inst5|Add1~2 ) # (!\inst5|s_counter [1])))
// \inst5|Add1~7COUT1_67  = CARRY(((!\inst5|Add1~2COUT1_65 ) # (!\inst5|s_counter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst5|Add1~2 ),
	.cin1(\inst5|Add1~2COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~7 ),
	.cout1(\inst5|Add1~7COUT1_67 ));
// synopsys translate_off
defparam \inst5|Add1~5 .cin0_used = "true";
defparam \inst5|Add1~5 .cin1_used = "true";
defparam \inst5|Add1~5 .lut_mask = "3c3f";
defparam \inst5|Add1~5 .operation_mode = "arithmetic";
defparam \inst5|Add1~5 .output_mode = "comb_only";
defparam \inst5|Add1~5 .register_cascade_mode = "off";
defparam \inst5|Add1~5 .sum_lutc_input = "cin";
defparam \inst5|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxv_lcell \inst5|Add1~10 (
// Equation(s):
// \inst5|Add1~10_combout  = (\inst5|s_counter [2] $ ((!\inst5|Add1~7 )))
// \inst5|Add1~12  = CARRY(((\inst5|s_counter [2] & !\inst5|Add1~7 )))
// \inst5|Add1~12COUT1_69  = CARRY(((\inst5|s_counter [2] & !\inst5|Add1~7COUT1_67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst5|Add1~7 ),
	.cin1(\inst5|Add1~7COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~12 ),
	.cout1(\inst5|Add1~12COUT1_69 ));
// synopsys translate_off
defparam \inst5|Add1~10 .cin0_used = "true";
defparam \inst5|Add1~10 .cin1_used = "true";
defparam \inst5|Add1~10 .lut_mask = "c30c";
defparam \inst5|Add1~10 .operation_mode = "arithmetic";
defparam \inst5|Add1~10 .output_mode = "comb_only";
defparam \inst5|Add1~10 .register_cascade_mode = "off";
defparam \inst5|Add1~10 .sum_lutc_input = "cin";
defparam \inst5|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxv_lcell \inst5|Add1~15 (
// Equation(s):
// \inst5|Add1~15_combout  = \inst5|s_counter [3] $ ((((\inst5|Add1~12 ))))
// \inst5|Add1~17  = CARRY(((!\inst5|Add1~12 )) # (!\inst5|s_counter [3]))
// \inst5|Add1~17COUT1_71  = CARRY(((!\inst5|Add1~12COUT1_69 )) # (!\inst5|s_counter [3]))

	.clk(gnd),
	.dataa(\inst5|s_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst5|Add1~12 ),
	.cin1(\inst5|Add1~12COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~17 ),
	.cout1(\inst5|Add1~17COUT1_71 ));
// synopsys translate_off
defparam \inst5|Add1~15 .cin0_used = "true";
defparam \inst5|Add1~15 .cin1_used = "true";
defparam \inst5|Add1~15 .lut_mask = "5a5f";
defparam \inst5|Add1~15 .operation_mode = "arithmetic";
defparam \inst5|Add1~15 .output_mode = "comb_only";
defparam \inst5|Add1~15 .register_cascade_mode = "off";
defparam \inst5|Add1~15 .sum_lutc_input = "cin";
defparam \inst5|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxv_lcell \inst5|Add1~25 (
// Equation(s):
// \inst5|Add1~25_combout  = (\inst5|s_counter [4] $ ((!\inst5|Add1~17 )))
// \inst5|Add1~27  = CARRY(((\inst5|s_counter [4] & !\inst5|Add1~17COUT1_71 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst5|Add1~17 ),
	.cin1(\inst5|Add1~17COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~25_combout ),
	.regout(),
	.cout(\inst5|Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Add1~25 .cin0_used = "true";
defparam \inst5|Add1~25 .cin1_used = "true";
defparam \inst5|Add1~25 .lut_mask = "c30c";
defparam \inst5|Add1~25 .operation_mode = "arithmetic";
defparam \inst5|Add1~25 .output_mode = "comb_only";
defparam \inst5|Add1~25 .register_cascade_mode = "off";
defparam \inst5|Add1~25 .sum_lutc_input = "cin";
defparam \inst5|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxv_lcell \inst5|Add1~35 (
// Equation(s):
// \inst5|Add1~35_combout  = (\inst5|s_counter [7] $ (((!\inst5|Add1~27  & \inst5|Add1~22 ) # (\inst5|Add1~27  & \inst5|Add1~22COUT1_75 ))))
// \inst5|Add1~37  = CARRY(((!\inst5|Add1~22 ) # (!\inst5|s_counter [7])))
// \inst5|Add1~37COUT1_77  = CARRY(((!\inst5|Add1~22COUT1_75 ) # (!\inst5|s_counter [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|Add1~27 ),
	.cin0(\inst5|Add1~22 ),
	.cin1(\inst5|Add1~22COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~37 ),
	.cout1(\inst5|Add1~37COUT1_77 ));
// synopsys translate_off
defparam \inst5|Add1~35 .cin0_used = "true";
defparam \inst5|Add1~35 .cin1_used = "true";
defparam \inst5|Add1~35 .cin_used = "true";
defparam \inst5|Add1~35 .lut_mask = "3c3f";
defparam \inst5|Add1~35 .operation_mode = "arithmetic";
defparam \inst5|Add1~35 .output_mode = "comb_only";
defparam \inst5|Add1~35 .register_cascade_mode = "off";
defparam \inst5|Add1~35 .sum_lutc_input = "cin";
defparam \inst5|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxv_lcell \inst5|s_counter[7] (
// Equation(s):
// \inst5|s_counter [7] = DFFEAS((((\inst5|Add1~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[7] .lut_mask = "ff00";
defparam \inst5|s_counter[7] .operation_mode = "normal";
defparam \inst5|s_counter[7] .output_mode = "reg_only";
defparam \inst5|s_counter[7] .register_cascade_mode = "off";
defparam \inst5|s_counter[7] .sum_lutc_input = "datac";
defparam \inst5|s_counter[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxv_lcell \inst5|s_counter[4] (
// Equation(s):
// \inst5|Equal6~1  = (!\inst5|s_counter [5] & (\inst5|s_counter [6] & (!F1_s_counter[4] & !\inst5|s_counter [7])))
// \inst5|s_counter [4] = DFFEAS(\inst5|Equal6~1 , GLOBAL(\clk~combout ), VCC, , , \inst5|Add1~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|s_counter [5]),
	.datab(\inst5|s_counter [6]),
	.datac(\inst5|Add1~25_combout ),
	.datad(\inst5|s_counter [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Equal6~1 ),
	.regout(\inst5|s_counter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[4] .lut_mask = "0004";
defparam \inst5|s_counter[4] .operation_mode = "normal";
defparam \inst5|s_counter[4] .output_mode = "reg_and_comb";
defparam \inst5|s_counter[4] .register_cascade_mode = "off";
defparam \inst5|s_counter[4] .sum_lutc_input = "qfbk";
defparam \inst5|s_counter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxv_lcell \inst5|Add1~45 (
// Equation(s):
// \inst5|Add1~45_combout  = (\inst5|s_counter [8] $ ((!(!\inst5|Add1~27  & \inst5|Add1~37 ) # (\inst5|Add1~27  & \inst5|Add1~37COUT1_77 ))))
// \inst5|Add1~47  = CARRY(((\inst5|s_counter [8] & !\inst5|Add1~37 )))
// \inst5|Add1~47COUT1_79  = CARRY(((\inst5|s_counter [8] & !\inst5|Add1~37COUT1_77 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|Add1~27 ),
	.cin0(\inst5|Add1~37 ),
	.cin1(\inst5|Add1~37COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\inst5|Add1~47 ),
	.cout1(\inst5|Add1~47COUT1_79 ));
// synopsys translate_off
defparam \inst5|Add1~45 .cin0_used = "true";
defparam \inst5|Add1~45 .cin1_used = "true";
defparam \inst5|Add1~45 .cin_used = "true";
defparam \inst5|Add1~45 .lut_mask = "c30c";
defparam \inst5|Add1~45 .operation_mode = "arithmetic";
defparam \inst5|Add1~45 .output_mode = "comb_only";
defparam \inst5|Add1~45 .register_cascade_mode = "off";
defparam \inst5|Add1~45 .sum_lutc_input = "cin";
defparam \inst5|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxv_lcell \inst5|Add1~50 (
// Equation(s):
// \inst5|Add1~50_combout  = (\inst5|s_counter [9] $ (((!\inst5|Add1~27  & \inst5|Add1~47 ) # (\inst5|Add1~27  & \inst5|Add1~47COUT1_79 ))))
// \inst5|Add1~52  = CARRY(((!\inst5|Add1~47COUT1_79 ) # (!\inst5|s_counter [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|s_counter [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|Add1~27 ),
	.cin0(\inst5|Add1~47 ),
	.cin1(\inst5|Add1~47COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~50_combout ),
	.regout(),
	.cout(\inst5|Add1~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Add1~50 .cin0_used = "true";
defparam \inst5|Add1~50 .cin1_used = "true";
defparam \inst5|Add1~50 .cin_used = "true";
defparam \inst5|Add1~50 .lut_mask = "3c3f";
defparam \inst5|Add1~50 .operation_mode = "arithmetic";
defparam \inst5|Add1~50 .output_mode = "comb_only";
defparam \inst5|Add1~50 .register_cascade_mode = "off";
defparam \inst5|Add1~50 .sum_lutc_input = "cin";
defparam \inst5|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxv_lcell \inst5|Add1~40 (
// Equation(s):
// \inst5|Add1~40_combout  = ((\inst5|Add1~52  $ (!\inst5|s_counter [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|s_counter [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst5|Add1~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Add1~40 .cin_used = "true";
defparam \inst5|Add1~40 .lut_mask = "f00f";
defparam \inst5|Add1~40 .operation_mode = "normal";
defparam \inst5|Add1~40 .output_mode = "comb_only";
defparam \inst5|Add1~40 .register_cascade_mode = "off";
defparam \inst5|Add1~40 .sum_lutc_input = "cin";
defparam \inst5|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxv_lcell \inst5|s_counter[10] (
// Equation(s):
// \inst5|s_counter [10] = DFFEAS(((\inst5|Add1~40_combout  & ((!\inst5|Equal6~2 ) # (!\inst5|Equal6~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|Equal6~0 ),
	.datac(\inst5|Equal6~2 ),
	.datad(\inst5|Add1~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[10] .lut_mask = "3f00";
defparam \inst5|s_counter[10] .operation_mode = "normal";
defparam \inst5|s_counter[10] .output_mode = "reg_only";
defparam \inst5|s_counter[10] .register_cascade_mode = "off";
defparam \inst5|s_counter[10] .sum_lutc_input = "datac";
defparam \inst5|s_counter[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxv_lcell \inst5|s_counter[8] (
// Equation(s):
// \inst5|Equal6~2  = (!\inst5|s_counter [9] & (\inst5|s_counter [10] & (!F1_s_counter[8] & \inst5|Equal6~1 )))
// \inst5|s_counter [8] = DFFEAS(\inst5|Equal6~2 , GLOBAL(\clk~combout ), VCC, , , \inst5|Add1~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|s_counter [9]),
	.datab(\inst5|s_counter [10]),
	.datac(\inst5|Add1~45_combout ),
	.datad(\inst5|Equal6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Equal6~2 ),
	.regout(\inst5|s_counter [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[8] .lut_mask = "0400";
defparam \inst5|s_counter[8] .operation_mode = "normal";
defparam \inst5|s_counter[8] .output_mode = "reg_and_comb";
defparam \inst5|s_counter[8] .register_cascade_mode = "off";
defparam \inst5|s_counter[8] .sum_lutc_input = "qfbk";
defparam \inst5|s_counter[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxv_lcell \inst5|s_counter[9] (
// Equation(s):
// \inst5|s_counter [9] = DFFEAS((((\inst5|Add1~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Add1~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[9] .lut_mask = "ff00";
defparam \inst5|s_counter[9] .operation_mode = "normal";
defparam \inst5|s_counter[9] .output_mode = "reg_only";
defparam \inst5|s_counter[9] .register_cascade_mode = "off";
defparam \inst5|s_counter[9] .sum_lutc_input = "datac";
defparam \inst5|s_counter[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxv_lcell \inst5|s_counter[0] (
// Equation(s):
// \inst5|s_counter [0] = DFFEAS(((\inst5|Add1~0_combout  & ((!\inst5|Equal6~2 ) # (!\inst5|Equal6~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|Equal6~0 ),
	.datab(vcc),
	.datac(\inst5|Add1~0_combout ),
	.datad(\inst5|Equal6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[0] .lut_mask = "50f0";
defparam \inst5|s_counter[0] .operation_mode = "normal";
defparam \inst5|s_counter[0] .output_mode = "reg_only";
defparam \inst5|s_counter[0] .register_cascade_mode = "off";
defparam \inst5|s_counter[0] .sum_lutc_input = "datac";
defparam \inst5|s_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxv_lcell \inst5|s_counter[1] (
// Equation(s):
// \inst5|Equal6~0  = (!\inst5|s_counter [3] & (!\inst5|s_counter [0] & (!F1_s_counter[1] & !\inst5|s_counter [2])))
// \inst5|s_counter [1] = DFFEAS(\inst5|Equal6~0 , GLOBAL(\clk~combout ), VCC, , , \inst5|Add1~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|s_counter [3]),
	.datab(\inst5|s_counter [0]),
	.datac(\inst5|Add1~5_combout ),
	.datad(\inst5|s_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Equal6~0 ),
	.regout(\inst5|s_counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[1] .lut_mask = "0001";
defparam \inst5|s_counter[1] .operation_mode = "normal";
defparam \inst5|s_counter[1] .output_mode = "reg_and_comb";
defparam \inst5|s_counter[1] .register_cascade_mode = "off";
defparam \inst5|s_counter[1] .sum_lutc_input = "qfbk";
defparam \inst5|s_counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxv_lcell \inst5|s_counter[2] (
// Equation(s):
// \inst5|s_counter [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst5|Add1~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|Add1~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[2] .lut_mask = "0000";
defparam \inst5|s_counter[2] .operation_mode = "normal";
defparam \inst5|s_counter[2] .output_mode = "reg_only";
defparam \inst5|s_counter[2] .register_cascade_mode = "off";
defparam \inst5|s_counter[2] .sum_lutc_input = "datac";
defparam \inst5|s_counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxv_lcell \inst5|s_counter[3] (
// Equation(s):
// \inst5|s_counter [3] = DFFEAS((((\inst5|Add1~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|s_counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|s_counter[3] .lut_mask = "ff00";
defparam \inst5|s_counter[3] .operation_mode = "normal";
defparam \inst5|s_counter[3] .output_mode = "reg_only";
defparam \inst5|s_counter[3] .register_cascade_mode = "off";
defparam \inst5|s_counter[3] .sum_lutc_input = "datac";
defparam \inst5|s_counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxv_lcell \inst5|digit_sel[0] (
// Equation(s):
// \inst5|digit_sel [0] = DFFEAS((\inst5|digit_sel [0] $ (((\inst5|Equal6~0  & \inst5|Equal6~2 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|digit_sel [0]),
	.datac(\inst5|Equal6~0 ),
	.datad(\inst5|Equal6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|digit_sel [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digit_sel[0] .lut_mask = "3ccc";
defparam \inst5|digit_sel[0] .operation_mode = "normal";
defparam \inst5|digit_sel[0] .output_mode = "reg_only";
defparam \inst5|digit_sel[0] .register_cascade_mode = "off";
defparam \inst5|digit_sel[0] .sum_lutc_input = "datac";
defparam \inst5|digit_sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxv_lcell \inst5|digit_sel[1] (
// Equation(s):
// \inst5|digit_sel [1] = DFFEAS(\inst5|digit_sel [1] $ (((\inst5|Equal6~0  & (\inst5|digit_sel [0] & \inst5|Equal6~2 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|Equal6~0 ),
	.datab(\inst5|digit_sel [0]),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|Equal6~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|digit_sel [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digit_sel[1] .lut_mask = "78f0";
defparam \inst5|digit_sel[1] .operation_mode = "normal";
defparam \inst5|digit_sel[1] .output_mode = "reg_only";
defparam \inst5|digit_sel[1] .register_cascade_mode = "off";
defparam \inst5|digit_sel[1] .sum_lutc_input = "datac";
defparam \inst5|digit_sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \inst5|digittodisplay[1]~2 (
// Equation(s):
// \inst5|digittodisplay[1]~2_combout  = (\inst5|switchState [0] & ((\inst5|digit_sel [1] $ (!\inst5|digit_sel [0])))) # (!\inst5|switchState [0] & (\inst5|switchState [1] & (\inst5|digit_sel [1] $ (!\inst5|digit_sel [0]))))

	.clk(gnd),
	.dataa(\inst5|switchState [0]),
	.datab(\inst5|switchState [1]),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~2 .lut_mask = "e00e";
defparam \inst5|digittodisplay[1]~2 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~2 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~2 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~2 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \inst5|digittodisplay[1]~9 (
// Equation(s):
// \inst5|digittodisplay[1]~9_combout  = ((\inst5|switchState [1] & (\inst5|digit_sel [1] & !\inst5|digit_sel [0])) # (!\inst5|switchState [1] & ((\inst5|digit_sel [1]) # (!\inst5|digit_sel [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|switchState [1]),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~9 .lut_mask = "30f3";
defparam \inst5|digittodisplay[1]~9 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~9 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~9 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~9 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \inst5|digittodisplay[1]~4 (
// Equation(s):
// \inst5|digittodisplay[1]~4_combout  = (\inst5|digit_sel [1] & (!\inst5|digit_sel [0] & ((\inst5|switchState [0]) # (\inst5|switchState [1]))))

	.clk(gnd),
	.dataa(\inst5|switchState [0]),
	.datab(\inst5|switchState [1]),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~4 .lut_mask = "00e0";
defparam \inst5|digittodisplay[1]~4 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~4 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~4 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~4 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \inst5|digittodisplay[1]~5 (
// Equation(s):
// \inst5|digittodisplay[1]~5_combout  = ((!\inst5|switchState [1] & (\inst5|digit_sel [1] & !\inst5|digit_sel [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst5|switchState [1]),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~5 .lut_mask = "0030";
defparam \inst5|digittodisplay[1]~5 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~5 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~5 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~5 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \inst5|voltage[8]~1 (
// Equation(s):
// \inst5|voltage[8]~1_combout  = (\inst1|temp [4] & (!\inst1|temp [6] & (!\inst1|temp [7] & !\inst1|temp [5])))

	.clk(gnd),
	.dataa(\inst1|temp [4]),
	.datab(\inst1|temp [6]),
	.datac(\inst1|temp [7]),
	.datad(\inst1|temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|voltage[8]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[8]~1 .lut_mask = "0002";
defparam \inst5|voltage[8]~1 .operation_mode = "normal";
defparam \inst5|voltage[8]~1 .output_mode = "comb_only";
defparam \inst5|voltage[8]~1 .register_cascade_mode = "off";
defparam \inst5|voltage[8]~1 .sum_lutc_input = "datac";
defparam \inst5|voltage[8]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \inst5|voltage[10] (
// Equation(s):
// \inst5|voltage [10] = DFFEAS((((\inst1|temp [2]))), GLOBAL(\clk~combout ), VCC, , \inst5|voltage[8]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|temp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|voltage[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[10] .lut_mask = "ff00";
defparam \inst5|voltage[10] .operation_mode = "normal";
defparam \inst5|voltage[10] .output_mode = "reg_only";
defparam \inst5|voltage[10] .register_cascade_mode = "off";
defparam \inst5|voltage[10] .sum_lutc_input = "datac";
defparam \inst5|voltage[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \inst5|voltage[14]~0 (
// Equation(s):
// \inst5|voltage[14]~0_combout  = (!\inst1|temp [4] & (!\inst1|temp [6] & (!\inst1|temp [7] & !\inst1|temp [5])))

	.clk(gnd),
	.dataa(\inst1|temp [4]),
	.datab(\inst1|temp [6]),
	.datac(\inst1|temp [7]),
	.datad(\inst1|temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|voltage[14]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[14]~0 .lut_mask = "0001";
defparam \inst5|voltage[14]~0 .operation_mode = "normal";
defparam \inst5|voltage[14]~0 .output_mode = "comb_only";
defparam \inst5|voltage[14]~0 .register_cascade_mode = "off";
defparam \inst5|voltage[14]~0 .sum_lutc_input = "datac";
defparam \inst5|voltage[14]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \inst5|voltage[14] (
// Equation(s):
// \inst5|digittodisplay[2]~28  = (\inst5|digittodisplay[1]~4_combout  & (!\inst5|digittodisplay[1]~5_combout )) # (!\inst5|digittodisplay[1]~4_combout  & ((\inst5|digittodisplay[1]~5_combout  & ((\inst5|voltage [10]))) # (!\inst5|digittodisplay[1]~5_combout 
//  & (F1_voltage[14]))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~4_combout ),
	.datab(\inst5|digittodisplay[1]~5_combout ),
	.datac(\inst1|temp [2]),
	.datad(\inst5|voltage [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[14]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~28 ),
	.regout(\inst5|voltage [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[14] .lut_mask = "7632";
defparam \inst5|voltage[14] .operation_mode = "normal";
defparam \inst5|voltage[14] .output_mode = "comb_only";
defparam \inst5|voltage[14] .register_cascade_mode = "off";
defparam \inst5|voltage[14] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \inst5|current[10] (
// Equation(s):
// \inst5|current [10] = DFFEAS((((\inst1|temp [2]))), GLOBAL(\clk~combout ), VCC, , \inst5|current[10]~3 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|temp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|current[10]~3 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[10] .lut_mask = "ff00";
defparam \inst5|current[10] .operation_mode = "normal";
defparam \inst5|current[10] .output_mode = "reg_only";
defparam \inst5|current[10] .register_cascade_mode = "off";
defparam \inst5|current[10] .sum_lutc_input = "datac";
defparam \inst5|current[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \inst5|digittodisplay[1]~3 (
// Equation(s):
// \inst5|digittodisplay[1]~3_combout  = (\inst5|digit_sel [1] & (!\inst5|digit_sel [0] & (\inst5|switchState [0] $ (\inst5|switchState [1]))))

	.clk(gnd),
	.dataa(\inst5|switchState [0]),
	.datab(\inst5|switchState [1]),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~3 .lut_mask = "0060";
defparam \inst5|digittodisplay[1]~3 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~3 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~3 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~3 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \inst5|power[11]~2 (
// Equation(s):
// \inst5|power[11]~2_combout  = (\inst1|temp [7] & (\inst1|temp [4] & (!\inst1|temp [5] & !\inst1|temp [6])))

	.clk(gnd),
	.dataa(\inst1|temp [7]),
	.datab(\inst1|temp [4]),
	.datac(\inst1|temp [5]),
	.datad(\inst1|temp [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|power[11]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[11]~2 .lut_mask = "0008";
defparam \inst5|power[11]~2 .operation_mode = "normal";
defparam \inst5|power[11]~2 .output_mode = "comb_only";
defparam \inst5|power[11]~2 .register_cascade_mode = "off";
defparam \inst5|power[11]~2 .sum_lutc_input = "datac";
defparam \inst5|power[11]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \inst5|power[10] (
// Equation(s):
// \inst5|digittodisplay[2]~29  = (\inst5|digittodisplay[2]~28  & (((F1_power[10]) # (!\inst5|digittodisplay[1]~3_combout )))) # (!\inst5|digittodisplay[2]~28  & (\inst5|current [10] & ((\inst5|digittodisplay[1]~3_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[2]~28 ),
	.datab(\inst5|current [10]),
	.datac(\inst1|temp [2]),
	.datad(\inst5|digittodisplay[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~29 ),
	.regout(\inst5|power [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[10] .lut_mask = "e4aa";
defparam \inst5|power[10] .operation_mode = "normal";
defparam \inst5|power[10] .output_mode = "comb_only";
defparam \inst5|power[10] .register_cascade_mode = "off";
defparam \inst5|power[10] .sum_lutc_input = "qfbk";
defparam \inst5|power[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \inst5|digittodisplay[1]~8 (
// Equation(s):
// \inst5|digittodisplay[1]~8_combout  = (\inst5|switchState [1] & (((\inst5|digit_sel [1] & !\inst5|digit_sel [0])))) # (!\inst5|switchState [1] & ((\inst5|digit_sel [1] $ (\inst5|digit_sel [0])) # (!\inst5|switchState [0])))

	.clk(gnd),
	.dataa(\inst5|switchState [0]),
	.datab(\inst5|switchState [1]),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~8 .lut_mask = "13f1";
defparam \inst5|digittodisplay[1]~8 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~8 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~8 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~8 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \inst5|current[6]~2 (
// Equation(s):
// \inst5|current[6]~2_combout  = (\inst1|temp [6] & (!\inst1|temp [4] & (\inst1|temp [5] & !\inst1|temp [7])))

	.clk(gnd),
	.dataa(\inst1|temp [6]),
	.datab(\inst1|temp [4]),
	.datac(\inst1|temp [5]),
	.datad(\inst1|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|current[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[6]~2 .lut_mask = "0020";
defparam \inst5|current[6]~2 .operation_mode = "normal";
defparam \inst5|current[6]~2 .output_mode = "comb_only";
defparam \inst5|current[6]~2 .register_cascade_mode = "off";
defparam \inst5|current[6]~2 .sum_lutc_input = "datac";
defparam \inst5|current[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \inst5|current[6] (
// Equation(s):
// \inst5|digittodisplay[2]~30  = (\inst5|digittodisplay[1]~9_combout  & (\inst5|digittodisplay[2]~29  & ((\inst5|digittodisplay[1]~8_combout )))) # (!\inst5|digittodisplay[1]~9_combout  & (((F1_current[6]) # (!\inst5|digittodisplay[1]~8_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~9_combout ),
	.datab(\inst5|digittodisplay[2]~29 ),
	.datac(\inst1|temp [2]),
	.datad(\inst5|digittodisplay[1]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[6]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~30 ),
	.regout(\inst5|current [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[6] .lut_mask = "d855";
defparam \inst5|current[6] .operation_mode = "normal";
defparam \inst5|current[6] .output_mode = "comb_only";
defparam \inst5|current[6] .register_cascade_mode = "off";
defparam \inst5|current[6] .sum_lutc_input = "qfbk";
defparam \inst5|current[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \inst5|power[14] (
// Equation(s):
// \inst5|digittodisplay[2]~27  = (((F1_power[14]) # (\inst5|switchState [0])) # (!\inst5|switchState [1]))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|switchState [1]),
	.datac(\inst1|temp [2]),
	.datad(\inst5|switchState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[13]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~27 ),
	.regout(\inst5|power [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[14] .lut_mask = "fff3";
defparam \inst5|power[14] .operation_mode = "normal";
defparam \inst5|power[14] .output_mode = "comb_only";
defparam \inst5|power[14] .register_cascade_mode = "off";
defparam \inst5|power[14] .sum_lutc_input = "qfbk";
defparam \inst5|power[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \inst5|current[14]~1 (
// Equation(s):
// \inst5|current[14]~1_combout  = (!\inst1|temp [5] & (!\inst1|temp [4] & (\inst1|temp [6] & !\inst1|temp [7])))

	.clk(gnd),
	.dataa(\inst1|temp [5]),
	.datab(\inst1|temp [4]),
	.datac(\inst1|temp [6]),
	.datad(\inst1|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|current[14]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[14]~1 .lut_mask = "0010";
defparam \inst5|current[14]~1 .operation_mode = "normal";
defparam \inst5|current[14]~1 .output_mode = "comb_only";
defparam \inst5|current[14]~1 .register_cascade_mode = "off";
defparam \inst5|current[14]~1 .sum_lutc_input = "datac";
defparam \inst5|current[14]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \inst5|current[14] (
// Equation(s):
// \inst5|digittodisplay[2]~31  = (\inst5|digittodisplay[1]~2_combout  & ((\inst5|digittodisplay[2]~30  & ((\inst5|digittodisplay[2]~27 ))) # (!\inst5|digittodisplay[2]~30  & (F1_current[14])))) # (!\inst5|digittodisplay[1]~2_combout  & 
// (\inst5|digittodisplay[2]~30 ))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~2_combout ),
	.datab(\inst5|digittodisplay[2]~30 ),
	.datac(\inst1|temp [2]),
	.datad(\inst5|digittodisplay[2]~27 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[14]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~31 ),
	.regout(\inst5|current [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[14] .lut_mask = "ec64";
defparam \inst5|current[14] .operation_mode = "normal";
defparam \inst5|current[14] .output_mode = "comb_only";
defparam \inst5|current[14] .register_cascade_mode = "off";
defparam \inst5|current[14] .sum_lutc_input = "qfbk";
defparam \inst5|current[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \inst5|digittodisplay[1]~13 (
// Equation(s):
// \inst5|digittodisplay[1]~13_combout  = (!\inst5|digit_sel [1] & (((!\inst5|switchState [1] & !\inst5|digit_sel [0]))))

	.clk(gnd),
	.dataa(\inst5|digit_sel [1]),
	.datab(vcc),
	.datac(\inst5|switchState [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~13 .lut_mask = "0005";
defparam \inst5|digittodisplay[1]~13 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~13 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~13 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~13 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \inst5|digittodisplay[1]~12 (
// Equation(s):
// \inst5|digittodisplay[1]~12_combout  = (!\inst5|digit_sel [1] & (!\inst5|digit_sel [0] & ((\inst5|switchState [0]) # (\inst5|switchState [1]))))

	.clk(gnd),
	.dataa(\inst5|digit_sel [1]),
	.datab(\inst5|switchState [0]),
	.datac(\inst5|switchState [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~12 .lut_mask = "0054";
defparam \inst5|digittodisplay[1]~12 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~12 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~12 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~12 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \inst5|voltage[1]~2 (
// Equation(s):
// \inst5|voltage[1]~2_combout  = (!\inst1|temp [6] & (!\inst1|temp [7] & (\inst1|temp [5] & \inst1|temp [4])))

	.clk(gnd),
	.dataa(\inst1|temp [6]),
	.datab(\inst1|temp [7]),
	.datac(\inst1|temp [5]),
	.datad(\inst1|temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|voltage[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[1]~2 .lut_mask = "1000";
defparam \inst5|voltage[1]~2 .operation_mode = "normal";
defparam \inst5|voltage[1]~2 .output_mode = "comb_only";
defparam \inst5|voltage[1]~2 .register_cascade_mode = "off";
defparam \inst5|voltage[1]~2 .sum_lutc_input = "datac";
defparam \inst5|voltage[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \inst5|voltage[2] (
// Equation(s):
// \inst5|digittodisplay[2]~32  = (\inst5|digittodisplay[1]~13_combout  & (((F1_voltage[2]) # (\inst5|digittodisplay[1]~12_combout )))) # (!\inst5|digittodisplay[1]~13_combout  & (\inst5|digittodisplay[2]~31  & ((!\inst5|digittodisplay[1]~12_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[2]~31 ),
	.datab(\inst5|digittodisplay[1]~13_combout ),
	.datac(\inst1|temp [2]),
	.datad(\inst5|digittodisplay[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~32 ),
	.regout(\inst5|voltage [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[2] .lut_mask = "cce2";
defparam \inst5|voltage[2] .operation_mode = "normal";
defparam \inst5|voltage[2] .output_mode = "comb_only";
defparam \inst5|voltage[2] .register_cascade_mode = "off";
defparam \inst5|voltage[2] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \inst5|digittodisplay[1]~0 (
// Equation(s):
// \inst5|digittodisplay[1]~0_combout  = (!\inst5|digit_sel [1] & (!\inst5|digit_sel [0] & (\inst5|switchState [0] $ (\inst5|switchState [1]))))

	.clk(gnd),
	.dataa(\inst5|digit_sel [1]),
	.datab(\inst5|switchState [0]),
	.datac(\inst5|switchState [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~0 .lut_mask = "0014";
defparam \inst5|digittodisplay[1]~0 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~0 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~0 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~0 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \inst5|power[2] (
// Equation(s):
// \inst5|digittodisplay[2]~33  = (\inst5|digittodisplay[2]~32  & ((\inst5|current [2]) # ((!\inst5|digittodisplay[1]~0_combout )))) # (!\inst5|digittodisplay[2]~32  & (((F1_power[2] & \inst5|digittodisplay[1]~0_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|current [2]),
	.datab(\inst5|digittodisplay[2]~32 ),
	.datac(\inst1|temp [2]),
	.datad(\inst5|digittodisplay[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~33 ),
	.regout(\inst5|power [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[2] .lut_mask = "b8cc";
defparam \inst5|power[2] .operation_mode = "normal";
defparam \inst5|power[2] .output_mode = "comb_only";
defparam \inst5|power[2] .register_cascade_mode = "off";
defparam \inst5|power[2] .sum_lutc_input = "qfbk";
defparam \inst5|power[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxv_lcell \inst5|Equal3~0 (
// Equation(s):
// \inst5|Equal3~0_combout  = (((!\inst5|digit_sel [1] & \inst5|digit_sel [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Equal3~0 .lut_mask = "0f00";
defparam \inst5|Equal3~0 .operation_mode = "normal";
defparam \inst5|Equal3~0 .output_mode = "comb_only";
defparam \inst5|Equal3~0 .register_cascade_mode = "off";
defparam \inst5|Equal3~0 .sum_lutc_input = "datac";
defparam \inst5|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \inst5|voltage[5]~3 (
// Equation(s):
// \inst5|voltage[5]~3_combout  = (!\inst1|temp [6] & (!\inst1|temp [4] & (\inst1|temp [5] & !\inst1|temp [7])))

	.clk(gnd),
	.dataa(\inst1|temp [6]),
	.datab(\inst1|temp [4]),
	.datac(\inst1|temp [5]),
	.datad(\inst1|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|voltage[5]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[5]~3 .lut_mask = "0010";
defparam \inst5|voltage[5]~3 .operation_mode = "normal";
defparam \inst5|voltage[5]~3 .output_mode = "comb_only";
defparam \inst5|voltage[5]~3 .register_cascade_mode = "off";
defparam \inst5|voltage[5]~3 .sum_lutc_input = "datac";
defparam \inst5|voltage[5]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \inst5|voltage[6] (
// Equation(s):
// \inst5|voltage [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|voltage[5]~3_combout , \inst1|temp [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[6] .lut_mask = "0000";
defparam \inst5|voltage[6] .operation_mode = "normal";
defparam \inst5|voltage[6] .output_mode = "reg_only";
defparam \inst5|voltage[6] .register_cascade_mode = "off";
defparam \inst5|voltage[6] .sum_lutc_input = "datac";
defparam \inst5|voltage[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \inst5|power[6]~3 (
// Equation(s):
// \inst5|power[6]~3_combout  = (!\inst1|temp [6] & (!\inst1|temp [4] & (\inst1|temp [5] & \inst1|temp [7])))

	.clk(gnd),
	.dataa(\inst1|temp [6]),
	.datab(\inst1|temp [4]),
	.datac(\inst1|temp [5]),
	.datad(\inst1|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|power[6]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[6]~3 .lut_mask = "1000";
defparam \inst5|power[6]~3 .operation_mode = "normal";
defparam \inst5|power[6]~3 .output_mode = "comb_only";
defparam \inst5|power[6]~3 .register_cascade_mode = "off";
defparam \inst5|power[6]~3 .sum_lutc_input = "datac";
defparam \inst5|power[6]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \inst5|power[6] (
// Equation(s):
// \inst5|digittodisplay[2]~34  = ((\inst5|switchState [1] & ((F1_power[6]))) # (!\inst5|switchState [1] & (\inst5|voltage [6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|voltage [6]),
	.datac(\inst1|temp [2]),
	.datad(\inst5|switchState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[6]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~34 ),
	.regout(\inst5|power [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[6] .lut_mask = "f0cc";
defparam \inst5|power[6] .operation_mode = "normal";
defparam \inst5|power[6] .output_mode = "comb_only";
defparam \inst5|power[6] .register_cascade_mode = "off";
defparam \inst5|power[6] .sum_lutc_input = "qfbk";
defparam \inst5|power[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \inst5|digittodisplay[2]~35 (
// Equation(s):
// \inst5|digittodisplay[2]~35_combout  = (\inst5|switchState [0] & (\inst5|digittodisplay[2]~33 )) # (!\inst5|switchState [0] & ((\inst5|Equal3~0_combout  & ((\inst5|digittodisplay[2]~34 ))) # (!\inst5|Equal3~0_combout  & (\inst5|digittodisplay[2]~33 ))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~33 ),
	.datab(\inst5|switchState [0]),
	.datac(\inst5|Equal3~0_combout ),
	.datad(\inst5|digittodisplay[2]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[2]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[2]~35 .lut_mask = "ba8a";
defparam \inst5|digittodisplay[2]~35 .operation_mode = "normal";
defparam \inst5|digittodisplay[2]~35 .output_mode = "comb_only";
defparam \inst5|digittodisplay[2]~35 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[2]~35 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[2]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \inst1|temp[1] (
// Equation(s):
// \inst1|temp [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , \inst1|temp [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[1] .lut_mask = "0000";
defparam \inst1|temp[1] .operation_mode = "normal";
defparam \inst1|temp[1] .output_mode = "reg_only";
defparam \inst1|temp[1] .register_cascade_mode = "off";
defparam \inst1|temp[1] .sum_lutc_input = "datac";
defparam \inst1|temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \inst1|temp[0] (
// Equation(s):
// \inst1|temp [0] = DFFEAS((((\inst1|temp [1]))), GLOBAL(\clk~combout ), VCC, , \inst3|n_counter[2]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|temp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|n_counter[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|temp[0] .lut_mask = "ff00";
defparam \inst1|temp[0] .operation_mode = "normal";
defparam \inst1|temp[0] .output_mode = "reg_only";
defparam \inst1|temp[0] .register_cascade_mode = "off";
defparam \inst1|temp[0] .sum_lutc_input = "datac";
defparam \inst1|temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \inst5|power[12] (
// Equation(s):
// \inst5|digittodisplay[0]~1  = (((F1_power[12]) # (\inst5|switchState [0])) # (!\inst5|switchState [1]))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|switchState [1]),
	.datac(\inst1|temp [0]),
	.datad(\inst5|switchState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[13]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~1 ),
	.regout(\inst5|power [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[12] .lut_mask = "fff3";
defparam \inst5|power[12] .operation_mode = "normal";
defparam \inst5|power[12] .output_mode = "comb_only";
defparam \inst5|power[12] .register_cascade_mode = "off";
defparam \inst5|power[12] .sum_lutc_input = "qfbk";
defparam \inst5|power[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \inst5|current[8] (
// Equation(s):
// \inst5|current [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|current[10]~3 , \inst1|temp [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[10]~3 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[8] .lut_mask = "0000";
defparam \inst5|current[8] .operation_mode = "normal";
defparam \inst5|current[8] .output_mode = "reg_only";
defparam \inst5|current[8] .register_cascade_mode = "off";
defparam \inst5|current[8] .sum_lutc_input = "datac";
defparam \inst5|current[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \inst5|voltage[8] (
// Equation(s):
// \inst5|voltage [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|voltage[8]~1_combout , \inst1|temp [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[8] .lut_mask = "0000";
defparam \inst5|voltage[8] .operation_mode = "normal";
defparam \inst5|voltage[8] .output_mode = "reg_only";
defparam \inst5|voltage[8] .register_cascade_mode = "off";
defparam \inst5|voltage[8] .sum_lutc_input = "datac";
defparam \inst5|voltage[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \inst5|voltage[12] (
// Equation(s):
// \inst5|digittodisplay[0]~6  = (\inst5|digittodisplay[1]~5_combout  & ((\inst5|voltage [8]) # ((\inst5|digittodisplay[1]~4_combout )))) # (!\inst5|digittodisplay[1]~5_combout  & (((F1_voltage[12] & !\inst5|digittodisplay[1]~4_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|voltage [8]),
	.datab(\inst5|digittodisplay[1]~5_combout ),
	.datac(\inst1|temp [0]),
	.datad(\inst5|digittodisplay[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[14]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~6 ),
	.regout(\inst5|voltage [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[12] .lut_mask = "ccb8";
defparam \inst5|voltage[12] .operation_mode = "normal";
defparam \inst5|voltage[12] .output_mode = "comb_only";
defparam \inst5|voltage[12] .register_cascade_mode = "off";
defparam \inst5|voltage[12] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \inst5|power[8] (
// Equation(s):
// \inst5|digittodisplay[0]~7  = (\inst5|digittodisplay[0]~6  & ((\inst5|current [8]) # ((!\inst5|digittodisplay[1]~3_combout )))) # (!\inst5|digittodisplay[0]~6  & (((F1_power[8] & \inst5|digittodisplay[1]~3_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|current [8]),
	.datab(\inst5|digittodisplay[0]~6 ),
	.datac(\inst1|temp [0]),
	.datad(\inst5|digittodisplay[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~7 ),
	.regout(\inst5|power [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[8] .lut_mask = "b8cc";
defparam \inst5|power[8] .operation_mode = "normal";
defparam \inst5|power[8] .output_mode = "comb_only";
defparam \inst5|power[8] .register_cascade_mode = "off";
defparam \inst5|power[8] .sum_lutc_input = "qfbk";
defparam \inst5|power[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \inst5|current[4] (
// Equation(s):
// \inst5|digittodisplay[0]~10  = (\inst5|digittodisplay[1]~9_combout  & ((\inst5|digittodisplay[0]~7 ) # ((!\inst5|digittodisplay[1]~8_combout )))) # (!\inst5|digittodisplay[1]~9_combout  & (((F1_current[4] & \inst5|digittodisplay[1]~8_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~9_combout ),
	.datab(\inst5|digittodisplay[0]~7 ),
	.datac(\inst1|temp [0]),
	.datad(\inst5|digittodisplay[1]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[6]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~10 ),
	.regout(\inst5|current [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[4] .lut_mask = "d8aa";
defparam \inst5|current[4] .operation_mode = "normal";
defparam \inst5|current[4] .output_mode = "comb_only";
defparam \inst5|current[4] .register_cascade_mode = "off";
defparam \inst5|current[4] .sum_lutc_input = "qfbk";
defparam \inst5|current[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \inst5|current[12] (
// Equation(s):
// \inst5|digittodisplay[0]~11  = (\inst5|digittodisplay[1]~2_combout  & ((\inst5|digittodisplay[0]~10  & ((F1_current[12]))) # (!\inst5|digittodisplay[0]~10  & (\inst5|digittodisplay[0]~1 )))) # (!\inst5|digittodisplay[1]~2_combout  & 
// (((\inst5|digittodisplay[0]~10 ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~2_combout ),
	.datab(\inst5|digittodisplay[0]~1 ),
	.datac(\inst1|temp [0]),
	.datad(\inst5|digittodisplay[0]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[14]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~11 ),
	.regout(\inst5|current [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[12] .lut_mask = "f588";
defparam \inst5|current[12] .operation_mode = "normal";
defparam \inst5|current[12] .output_mode = "comb_only";
defparam \inst5|current[12] .register_cascade_mode = "off";
defparam \inst5|current[12] .sum_lutc_input = "qfbk";
defparam \inst5|current[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \inst5|voltage[0] (
// Equation(s):
// \inst5|digittodisplay[0]~14  = (\inst5|digittodisplay[1]~13_combout  & (((F1_voltage[0] & !\inst5|digittodisplay[1]~12_combout )))) # (!\inst5|digittodisplay[1]~13_combout  & ((\inst5|digittodisplay[0]~11 ) # ((\inst5|digittodisplay[1]~12_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[0]~11 ),
	.datab(\inst5|digittodisplay[1]~13_combout ),
	.datac(\inst1|temp [0]),
	.datad(\inst5|digittodisplay[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~14 ),
	.regout(\inst5|voltage [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[0] .lut_mask = "33e2";
defparam \inst5|voltage[0] .operation_mode = "normal";
defparam \inst5|voltage[0] .output_mode = "comb_only";
defparam \inst5|voltage[0] .register_cascade_mode = "off";
defparam \inst5|voltage[0] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \inst5|current[0] (
// Equation(s):
// \inst5|current [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|current[1]~0 , \inst1|temp [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[0] .lut_mask = "0000";
defparam \inst5|current[0] .operation_mode = "normal";
defparam \inst5|current[0] .output_mode = "reg_only";
defparam \inst5|current[0] .register_cascade_mode = "off";
defparam \inst5|current[0] .sum_lutc_input = "datac";
defparam \inst5|current[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \inst5|power[0] (
// Equation(s):
// \inst5|digittodisplay[0]~15  = (\inst5|digittodisplay[0]~14  & (((F1_power[0]) # (!\inst5|digittodisplay[1]~0_combout )))) # (!\inst5|digittodisplay[0]~14  & (\inst5|current [0] & ((\inst5|digittodisplay[1]~0_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[0]~14 ),
	.datab(\inst5|current [0]),
	.datac(\inst1|temp [0]),
	.datad(\inst5|digittodisplay[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~15 ),
	.regout(\inst5|power [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[0] .lut_mask = "e4aa";
defparam \inst5|power[0] .operation_mode = "normal";
defparam \inst5|power[0] .output_mode = "comb_only";
defparam \inst5|power[0] .register_cascade_mode = "off";
defparam \inst5|power[0] .sum_lutc_input = "qfbk";
defparam \inst5|power[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \inst5|voltage[4] (
// Equation(s):
// \inst5|voltage [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|voltage[5]~3_combout , \inst1|temp [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[4] .lut_mask = "0000";
defparam \inst5|voltage[4] .operation_mode = "normal";
defparam \inst5|voltage[4] .output_mode = "reg_only";
defparam \inst5|voltage[4] .register_cascade_mode = "off";
defparam \inst5|voltage[4] .sum_lutc_input = "datac";
defparam \inst5|voltage[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \inst5|power[4] (
// Equation(s):
// \inst5|digittodisplay[0]~16  = ((\inst5|switchState [1] & ((F1_power[4]))) # (!\inst5|switchState [1] & (\inst5|voltage [4])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|voltage [4]),
	.datac(\inst1|temp [0]),
	.datad(\inst5|switchState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[6]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~16 ),
	.regout(\inst5|power [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[4] .lut_mask = "f0cc";
defparam \inst5|power[4] .operation_mode = "normal";
defparam \inst5|power[4] .output_mode = "comb_only";
defparam \inst5|power[4] .register_cascade_mode = "off";
defparam \inst5|power[4] .sum_lutc_input = "qfbk";
defparam \inst5|power[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \inst5|digittodisplay[0]~17 (
// Equation(s):
// \inst5|digittodisplay[0]~17_combout  = (\inst5|Equal3~0_combout  & ((\inst5|switchState [0] & (\inst5|digittodisplay[0]~15 )) # (!\inst5|switchState [0] & ((\inst5|digittodisplay[0]~16 ))))) # (!\inst5|Equal3~0_combout  & (((\inst5|digittodisplay[0]~15 
// ))))

	.clk(gnd),
	.dataa(\inst5|Equal3~0_combout ),
	.datab(\inst5|switchState [0]),
	.datac(\inst5|digittodisplay[0]~15 ),
	.datad(\inst5|digittodisplay[0]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[0]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[0]~17 .lut_mask = "f2d0";
defparam \inst5|digittodisplay[0]~17 .operation_mode = "normal";
defparam \inst5|digittodisplay[0]~17 .output_mode = "comb_only";
defparam \inst5|digittodisplay[0]~17 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[0]~17 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[0]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \inst5|current[11] (
// Equation(s):
// \inst5|current [11] = DFFEAS((((\inst1|temp [3]))), GLOBAL(\clk~combout ), VCC, , \inst5|current[10]~3 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|temp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|current[10]~3 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[11] .lut_mask = "ff00";
defparam \inst5|current[11] .operation_mode = "normal";
defparam \inst5|current[11] .output_mode = "reg_only";
defparam \inst5|current[11] .register_cascade_mode = "off";
defparam \inst5|current[11] .sum_lutc_input = "datac";
defparam \inst5|current[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \inst5|voltage[11] (
// Equation(s):
// \inst5|voltage [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|voltage[8]~1_combout , \inst1|temp [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[11] .lut_mask = "0000";
defparam \inst5|voltage[11] .operation_mode = "normal";
defparam \inst5|voltage[11] .output_mode = "reg_only";
defparam \inst5|voltage[11] .register_cascade_mode = "off";
defparam \inst5|voltage[11] .sum_lutc_input = "datac";
defparam \inst5|voltage[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \inst5|voltage[15] (
// Equation(s):
// \inst5|digittodisplay[3]~37  = (\inst5|digittodisplay[1]~4_combout  & (((!\inst5|digittodisplay[1]~5_combout )))) # (!\inst5|digittodisplay[1]~4_combout  & ((\inst5|digittodisplay[1]~5_combout  & (\inst5|voltage [11])) # 
// (!\inst5|digittodisplay[1]~5_combout  & ((F1_voltage[15])))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~4_combout ),
	.datab(\inst5|voltage [11]),
	.datac(\inst1|temp [3]),
	.datad(\inst5|digittodisplay[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[14]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~37 ),
	.regout(\inst5|voltage [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[15] .lut_mask = "44fa";
defparam \inst5|voltage[15] .operation_mode = "normal";
defparam \inst5|voltage[15] .output_mode = "comb_only";
defparam \inst5|voltage[15] .register_cascade_mode = "off";
defparam \inst5|voltage[15] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \inst5|power[11] (
// Equation(s):
// \inst5|digittodisplay[3]~38  = (\inst5|digittodisplay[3]~37  & (((F1_power[11]) # (!\inst5|digittodisplay[1]~3_combout )))) # (!\inst5|digittodisplay[3]~37  & (\inst5|current [11] & ((\inst5|digittodisplay[1]~3_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|current [11]),
	.datab(\inst5|digittodisplay[3]~37 ),
	.datac(\inst1|temp [3]),
	.datad(\inst5|digittodisplay[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~38 ),
	.regout(\inst5|power [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[11] .lut_mask = "e2cc";
defparam \inst5|power[11] .operation_mode = "normal";
defparam \inst5|power[11] .output_mode = "comb_only";
defparam \inst5|power[11] .register_cascade_mode = "off";
defparam \inst5|power[11] .sum_lutc_input = "qfbk";
defparam \inst5|power[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \inst5|current[7] (
// Equation(s):
// \inst5|digittodisplay[3]~39  = (\inst5|digittodisplay[1]~9_combout  & (\inst5|digittodisplay[3]~38  & ((\inst5|digittodisplay[1]~8_combout )))) # (!\inst5|digittodisplay[1]~9_combout  & (((F1_current[7]) # (!\inst5|digittodisplay[1]~8_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~9_combout ),
	.datab(\inst5|digittodisplay[3]~38 ),
	.datac(\inst1|temp [3]),
	.datad(\inst5|digittodisplay[1]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[6]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~39 ),
	.regout(\inst5|current [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[7] .lut_mask = "d855";
defparam \inst5|current[7] .operation_mode = "normal";
defparam \inst5|current[7] .output_mode = "comb_only";
defparam \inst5|current[7] .register_cascade_mode = "off";
defparam \inst5|current[7] .sum_lutc_input = "qfbk";
defparam \inst5|current[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \inst5|power[15] (
// Equation(s):
// \inst5|digittodisplay[3]~36  = (((F1_power[15]) # (\inst5|switchState [0])) # (!\inst5|switchState [1]))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|switchState [1]),
	.datac(\inst1|temp [3]),
	.datad(\inst5|switchState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[13]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~36 ),
	.regout(\inst5|power [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[15] .lut_mask = "fff3";
defparam \inst5|power[15] .operation_mode = "normal";
defparam \inst5|power[15] .output_mode = "comb_only";
defparam \inst5|power[15] .register_cascade_mode = "off";
defparam \inst5|power[15] .sum_lutc_input = "qfbk";
defparam \inst5|power[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \inst5|current[15] (
// Equation(s):
// \inst5|digittodisplay[3]~40  = (\inst5|digittodisplay[1]~2_combout  & ((\inst5|digittodisplay[3]~39  & ((\inst5|digittodisplay[3]~36 ))) # (!\inst5|digittodisplay[3]~39  & (F1_current[15])))) # (!\inst5|digittodisplay[1]~2_combout  & 
// (\inst5|digittodisplay[3]~39 ))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~2_combout ),
	.datab(\inst5|digittodisplay[3]~39 ),
	.datac(\inst1|temp [3]),
	.datad(\inst5|digittodisplay[3]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[14]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~40 ),
	.regout(\inst5|current [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[15] .lut_mask = "ec64";
defparam \inst5|current[15] .operation_mode = "normal";
defparam \inst5|current[15] .output_mode = "comb_only";
defparam \inst5|current[15] .register_cascade_mode = "off";
defparam \inst5|current[15] .sum_lutc_input = "qfbk";
defparam \inst5|current[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \inst5|voltage[3] (
// Equation(s):
// \inst5|digittodisplay[3]~41  = (\inst5|digittodisplay[1]~13_combout  & (((F1_voltage[3] & !\inst5|digittodisplay[1]~12_combout )))) # (!\inst5|digittodisplay[1]~13_combout  & ((\inst5|digittodisplay[3]~40 ) # ((\inst5|digittodisplay[1]~12_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[3]~40 ),
	.datab(\inst5|digittodisplay[1]~13_combout ),
	.datac(\inst1|temp [3]),
	.datad(\inst5|digittodisplay[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~41 ),
	.regout(\inst5|voltage [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[3] .lut_mask = "33e2";
defparam \inst5|voltage[3] .operation_mode = "normal";
defparam \inst5|voltage[3] .output_mode = "comb_only";
defparam \inst5|voltage[3] .register_cascade_mode = "off";
defparam \inst5|voltage[3] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \inst5|current[3] (
// Equation(s):
// \inst5|current [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|current[1]~0 , \inst1|temp [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[3] .lut_mask = "0000";
defparam \inst5|current[3] .operation_mode = "normal";
defparam \inst5|current[3] .output_mode = "reg_only";
defparam \inst5|current[3] .register_cascade_mode = "off";
defparam \inst5|current[3] .sum_lutc_input = "datac";
defparam \inst5|current[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \inst5|power[3] (
// Equation(s):
// \inst5|digittodisplay[3]~42  = (\inst5|digittodisplay[1]~0_combout  & ((\inst5|digittodisplay[3]~41  & (F1_power[3])) # (!\inst5|digittodisplay[3]~41  & ((\inst5|current [3]))))) # (!\inst5|digittodisplay[1]~0_combout  & (\inst5|digittodisplay[3]~41 ))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~0_combout ),
	.datab(\inst5|digittodisplay[3]~41 ),
	.datac(\inst1|temp [3]),
	.datad(\inst5|current [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~42 ),
	.regout(\inst5|power [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[3] .lut_mask = "e6c4";
defparam \inst5|power[3] .operation_mode = "normal";
defparam \inst5|power[3] .output_mode = "comb_only";
defparam \inst5|power[3] .register_cascade_mode = "off";
defparam \inst5|power[3] .sum_lutc_input = "qfbk";
defparam \inst5|power[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \inst5|voltage[7] (
// Equation(s):
// \inst5|voltage [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|voltage[5]~3_combout , \inst1|temp [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[7] .lut_mask = "0000";
defparam \inst5|voltage[7] .operation_mode = "normal";
defparam \inst5|voltage[7] .output_mode = "reg_only";
defparam \inst5|voltage[7] .register_cascade_mode = "off";
defparam \inst5|voltage[7] .sum_lutc_input = "datac";
defparam \inst5|voltage[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \inst5|power[7] (
// Equation(s):
// \inst5|digittodisplay[3]~43  = ((\inst5|switchState [1] & ((F1_power[7]))) # (!\inst5|switchState [1] & (\inst5|voltage [7])))

	.clk(\clk~combout ),
	.dataa(\inst5|voltage [7]),
	.datab(vcc),
	.datac(\inst1|temp [3]),
	.datad(\inst5|switchState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[6]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~43 ),
	.regout(\inst5|power [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[7] .lut_mask = "f0aa";
defparam \inst5|power[7] .operation_mode = "normal";
defparam \inst5|power[7] .output_mode = "comb_only";
defparam \inst5|power[7] .register_cascade_mode = "off";
defparam \inst5|power[7] .sum_lutc_input = "qfbk";
defparam \inst5|power[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \inst5|digittodisplay[3]~44 (
// Equation(s):
// \inst5|digittodisplay[3]~44_combout  = (\inst5|Equal3~0_combout  & ((\inst5|switchState [0] & (\inst5|digittodisplay[3]~42 )) # (!\inst5|switchState [0] & ((\inst5|digittodisplay[3]~43 ))))) # (!\inst5|Equal3~0_combout  & (\inst5|digittodisplay[3]~42 ))

	.clk(gnd),
	.dataa(\inst5|Equal3~0_combout ),
	.datab(\inst5|digittodisplay[3]~42 ),
	.datac(\inst5|digittodisplay[3]~43 ),
	.datad(\inst5|switchState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[3]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[3]~44 .lut_mask = "cce4";
defparam \inst5|digittodisplay[3]~44 .operation_mode = "normal";
defparam \inst5|digittodisplay[3]~44 .output_mode = "comb_only";
defparam \inst5|digittodisplay[3]~44 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[3]~44 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[3]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \inst5|power[13] (
// Equation(s):
// \inst5|digittodisplay[1]~18  = (((F1_power[13]) # (\inst5|switchState [0])) # (!\inst5|switchState [1]))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|switchState [1]),
	.datac(\inst1|temp [1]),
	.datad(\inst5|switchState [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[13]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~18 ),
	.regout(\inst5|power [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[13] .lut_mask = "fff3";
defparam \inst5|power[13] .operation_mode = "normal";
defparam \inst5|power[13] .output_mode = "comb_only";
defparam \inst5|power[13] .register_cascade_mode = "off";
defparam \inst5|power[13] .sum_lutc_input = "qfbk";
defparam \inst5|power[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \inst5|voltage[9] (
// Equation(s):
// \inst5|voltage [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|voltage[8]~1_combout , \inst1|temp [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[8]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[9] .lut_mask = "0000";
defparam \inst5|voltage[9] .operation_mode = "normal";
defparam \inst5|voltage[9] .output_mode = "reg_only";
defparam \inst5|voltage[9] .register_cascade_mode = "off";
defparam \inst5|voltage[9] .sum_lutc_input = "datac";
defparam \inst5|voltage[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \inst5|voltage[13] (
// Equation(s):
// \inst5|digittodisplay[1]~19  = (\inst5|digittodisplay[1]~4_combout  & (((!\inst5|digittodisplay[1]~5_combout )))) # (!\inst5|digittodisplay[1]~4_combout  & ((\inst5|digittodisplay[1]~5_combout  & (\inst5|voltage [9])) # 
// (!\inst5|digittodisplay[1]~5_combout  & ((F1_voltage[13])))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~4_combout ),
	.datab(\inst5|voltage [9]),
	.datac(\inst1|temp [1]),
	.datad(\inst5|digittodisplay[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[14]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~19 ),
	.regout(\inst5|voltage [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[13] .lut_mask = "44fa";
defparam \inst5|voltage[13] .operation_mode = "normal";
defparam \inst5|voltage[13] .output_mode = "comb_only";
defparam \inst5|voltage[13] .register_cascade_mode = "off";
defparam \inst5|voltage[13] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \inst5|current[9] (
// Equation(s):
// \inst5|current [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|current[10]~3 , \inst1|temp [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[10]~3 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[9] .lut_mask = "0000";
defparam \inst5|current[9] .operation_mode = "normal";
defparam \inst5|current[9] .output_mode = "reg_only";
defparam \inst5|current[9] .register_cascade_mode = "off";
defparam \inst5|current[9] .sum_lutc_input = "datac";
defparam \inst5|current[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \inst5|power[9] (
// Equation(s):
// \inst5|digittodisplay[1]~20  = (\inst5|digittodisplay[1]~19  & (((F1_power[9]) # (!\inst5|digittodisplay[1]~3_combout )))) # (!\inst5|digittodisplay[1]~19  & (\inst5|current [9] & ((\inst5|digittodisplay[1]~3_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~19 ),
	.datab(\inst5|current [9]),
	.datac(\inst1|temp [1]),
	.datad(\inst5|digittodisplay[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[11]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~20 ),
	.regout(\inst5|power [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[9] .lut_mask = "e4aa";
defparam \inst5|power[9] .operation_mode = "normal";
defparam \inst5|power[9] .output_mode = "comb_only";
defparam \inst5|power[9] .register_cascade_mode = "off";
defparam \inst5|power[9] .sum_lutc_input = "qfbk";
defparam \inst5|power[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \inst5|current[5] (
// Equation(s):
// \inst5|digittodisplay[1]~21  = (\inst5|digittodisplay[1]~9_combout  & ((\inst5|digittodisplay[1]~20 ) # ((!\inst5|digittodisplay[1]~8_combout )))) # (!\inst5|digittodisplay[1]~9_combout  & (((F1_current[5] & \inst5|digittodisplay[1]~8_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~9_combout ),
	.datab(\inst5|digittodisplay[1]~20 ),
	.datac(\inst1|temp [1]),
	.datad(\inst5|digittodisplay[1]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[6]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~21 ),
	.regout(\inst5|current [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[5] .lut_mask = "d8aa";
defparam \inst5|current[5] .operation_mode = "normal";
defparam \inst5|current[5] .output_mode = "comb_only";
defparam \inst5|current[5] .register_cascade_mode = "off";
defparam \inst5|current[5] .sum_lutc_input = "qfbk";
defparam \inst5|current[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \inst5|current[13] (
// Equation(s):
// \inst5|digittodisplay[1]~22  = (\inst5|digittodisplay[1]~21  & (((F1_current[13]) # (!\inst5|digittodisplay[1]~2_combout )))) # (!\inst5|digittodisplay[1]~21  & (\inst5|digittodisplay[1]~18  & ((\inst5|digittodisplay[1]~2_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~18 ),
	.datab(\inst5|digittodisplay[1]~21 ),
	.datac(\inst1|temp [1]),
	.datad(\inst5|digittodisplay[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|current[14]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~22 ),
	.regout(\inst5|current [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[13] .lut_mask = "e2cc";
defparam \inst5|current[13] .operation_mode = "normal";
defparam \inst5|current[13] .output_mode = "comb_only";
defparam \inst5|current[13] .register_cascade_mode = "off";
defparam \inst5|current[13] .sum_lutc_input = "qfbk";
defparam \inst5|current[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \inst5|voltage[1] (
// Equation(s):
// \inst5|digittodisplay[1]~23  = (\inst5|digittodisplay[1]~13_combout  & (((F1_voltage[1] & !\inst5|digittodisplay[1]~12_combout )))) # (!\inst5|digittodisplay[1]~13_combout  & ((\inst5|digittodisplay[1]~22 ) # ((\inst5|digittodisplay[1]~12_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~22 ),
	.datab(\inst5|digittodisplay[1]~13_combout ),
	.datac(\inst1|temp [1]),
	.datad(\inst5|digittodisplay[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[1]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~23 ),
	.regout(\inst5|voltage [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[1] .lut_mask = "33e2";
defparam \inst5|voltage[1] .operation_mode = "normal";
defparam \inst5|voltage[1] .output_mode = "comb_only";
defparam \inst5|voltage[1] .register_cascade_mode = "off";
defparam \inst5|voltage[1] .sum_lutc_input = "qfbk";
defparam \inst5|voltage[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \inst5|current[1] (
// Equation(s):
// \inst5|current [1] = DFFEAS((((\inst1|temp [1]))), GLOBAL(\clk~combout ), VCC, , \inst5|current[1]~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|temp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|current[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|current [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|current[1] .lut_mask = "ff00";
defparam \inst5|current[1] .operation_mode = "normal";
defparam \inst5|current[1] .output_mode = "reg_only";
defparam \inst5|current[1] .register_cascade_mode = "off";
defparam \inst5|current[1] .sum_lutc_input = "datac";
defparam \inst5|current[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \inst5|power[1] (
// Equation(s):
// \inst5|digittodisplay[1]~24  = (\inst5|digittodisplay[1]~23  & (((F1_power[1]) # (!\inst5|digittodisplay[1]~0_combout )))) # (!\inst5|digittodisplay[1]~23  & (\inst5|current [1] & ((\inst5|digittodisplay[1]~0_combout ))))

	.clk(\clk~combout ),
	.dataa(\inst5|digittodisplay[1]~23 ),
	.datab(\inst5|current [1]),
	.datac(\inst1|temp [1]),
	.datad(\inst5|digittodisplay[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[1]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~24 ),
	.regout(\inst5|power [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[1] .lut_mask = "e4aa";
defparam \inst5|power[1] .operation_mode = "normal";
defparam \inst5|power[1] .output_mode = "comb_only";
defparam \inst5|power[1] .register_cascade_mode = "off";
defparam \inst5|power[1] .sum_lutc_input = "qfbk";
defparam \inst5|power[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \inst5|voltage[5] (
// Equation(s):
// \inst5|voltage [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst5|voltage[5]~3_combout , \inst1|temp [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|temp [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|voltage[5]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|voltage [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|voltage[5] .lut_mask = "0000";
defparam \inst5|voltage[5] .operation_mode = "normal";
defparam \inst5|voltage[5] .output_mode = "reg_only";
defparam \inst5|voltage[5] .register_cascade_mode = "off";
defparam \inst5|voltage[5] .sum_lutc_input = "datac";
defparam \inst5|voltage[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \inst5|power[5] (
// Equation(s):
// \inst5|digittodisplay[1]~25  = ((\inst5|switchState [1] & ((F1_power[5]))) # (!\inst5|switchState [1] & (\inst5|voltage [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|voltage [5]),
	.datac(\inst1|temp [1]),
	.datad(\inst5|switchState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|power[6]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~25 ),
	.regout(\inst5|power [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|power[5] .lut_mask = "f0cc";
defparam \inst5|power[5] .operation_mode = "normal";
defparam \inst5|power[5] .output_mode = "comb_only";
defparam \inst5|power[5] .register_cascade_mode = "off";
defparam \inst5|power[5] .sum_lutc_input = "qfbk";
defparam \inst5|power[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \inst5|digittodisplay[1]~26 (
// Equation(s):
// \inst5|digittodisplay[1]~26_combout  = (\inst5|switchState [0] & (\inst5|digittodisplay[1]~24 )) # (!\inst5|switchState [0] & ((\inst5|Equal3~0_combout  & ((\inst5|digittodisplay[1]~25 ))) # (!\inst5|Equal3~0_combout  & (\inst5|digittodisplay[1]~24 ))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[1]~24 ),
	.datab(\inst5|switchState [0]),
	.datac(\inst5|Equal3~0_combout ),
	.datad(\inst5|digittodisplay[1]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~26 .lut_mask = "ba8a";
defparam \inst5|digittodisplay[1]~26 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~26 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~26 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~26 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \inst5|Mux100~0 (
// Equation(s):
// \inst5|Mux100~0_combout  = (\inst5|digittodisplay[1]~26_combout  & ((\inst5|digittodisplay[2]~35_combout  & ((\inst5|digittodisplay[3]~44_combout ) # (!\inst5|digittodisplay[0]~17_combout ))) # (!\inst5|digittodisplay[2]~35_combout  & 
// ((\inst5|digittodisplay[0]~17_combout ) # (!\inst5|digittodisplay[3]~44_combout ))))) # (!\inst5|digittodisplay[1]~26_combout  & (\inst5|digittodisplay[2]~35_combout  $ (((\inst5|digittodisplay[3]~44_combout )))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~35_combout ),
	.datab(\inst5|digittodisplay[0]~17_combout ),
	.datac(\inst5|digittodisplay[3]~44_combout ),
	.datad(\inst5|digittodisplay[1]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux100~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux100~0 .lut_mask = "e75a";
defparam \inst5|Mux100~0 .operation_mode = "normal";
defparam \inst5|Mux100~0 .output_mode = "comb_only";
defparam \inst5|Mux100~0 .register_cascade_mode = "off";
defparam \inst5|Mux100~0 .sum_lutc_input = "datac";
defparam \inst5|Mux100~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \inst5|Mux101~0 (
// Equation(s):
// \inst5|Mux101~0_combout  = (\inst5|digittodisplay[0]~17_combout  & (\inst5|digittodisplay[3]~44_combout  $ (((\inst5|digittodisplay[1]~26_combout ) # (!\inst5|digittodisplay[2]~35_combout ))))) # (!\inst5|digittodisplay[0]~17_combout  & 
// (!\inst5|digittodisplay[2]~35_combout  & ((\inst5|digittodisplay[1]~26_combout ))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~35_combout ),
	.datab(\inst5|digittodisplay[0]~17_combout ),
	.datac(\inst5|digittodisplay[3]~44_combout ),
	.datad(\inst5|digittodisplay[1]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux101~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux101~0 .lut_mask = "1d84";
defparam \inst5|Mux101~0 .operation_mode = "normal";
defparam \inst5|Mux101~0 .output_mode = "comb_only";
defparam \inst5|Mux101~0 .register_cascade_mode = "off";
defparam \inst5|Mux101~0 .sum_lutc_input = "datac";
defparam \inst5|Mux101~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \inst5|Mux102~0 (
// Equation(s):
// \inst5|Mux102~0_combout  = (\inst5|digittodisplay[0]~17_combout ) # ((\inst5|digittodisplay[2]~35_combout  & (!\inst5|digittodisplay[3]~44_combout  & !\inst5|digittodisplay[1]~26_combout )) # (!\inst5|digittodisplay[2]~35_combout  & 
// (\inst5|digittodisplay[3]~44_combout  & \inst5|digittodisplay[1]~26_combout )))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~35_combout ),
	.datab(\inst5|digittodisplay[0]~17_combout ),
	.datac(\inst5|digittodisplay[3]~44_combout ),
	.datad(\inst5|digittodisplay[1]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux102~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux102~0 .lut_mask = "dcce";
defparam \inst5|Mux102~0 .operation_mode = "normal";
defparam \inst5|Mux102~0 .output_mode = "comb_only";
defparam \inst5|Mux102~0 .register_cascade_mode = "off";
defparam \inst5|Mux102~0 .sum_lutc_input = "datac";
defparam \inst5|Mux102~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \inst5|Mux103~0 (
// Equation(s):
// \inst5|Mux103~0_combout  = (\inst5|digittodisplay[2]~35_combout  & (\inst5|digittodisplay[0]~17_combout  $ (\inst5|digittodisplay[3]~44_combout  $ (!\inst5|digittodisplay[1]~26_combout )))) # (!\inst5|digittodisplay[2]~35_combout  & 
// ((\inst5|digittodisplay[0]~17_combout  & ((!\inst5|digittodisplay[1]~26_combout ))) # (!\inst5|digittodisplay[0]~17_combout  & (\inst5|digittodisplay[3]~44_combout  & \inst5|digittodisplay[1]~26_combout ))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~35_combout ),
	.datab(\inst5|digittodisplay[0]~17_combout ),
	.datac(\inst5|digittodisplay[3]~44_combout ),
	.datad(\inst5|digittodisplay[1]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux103~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux103~0 .lut_mask = "38c6";
defparam \inst5|Mux103~0 .operation_mode = "normal";
defparam \inst5|Mux103~0 .output_mode = "comb_only";
defparam \inst5|Mux103~0 .register_cascade_mode = "off";
defparam \inst5|Mux103~0 .sum_lutc_input = "datac";
defparam \inst5|Mux103~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \inst5|Mux104~0 (
// Equation(s):
// \inst5|Mux104~0_combout  = (\inst5|digittodisplay[2]~35_combout  & (\inst5|digittodisplay[3]~44_combout  & (\inst5|digittodisplay[0]~17_combout  $ (\inst5|digittodisplay[1]~26_combout )))) # (!\inst5|digittodisplay[2]~35_combout  & 
// (!\inst5|digittodisplay[0]~17_combout  & ((\inst5|digittodisplay[1]~26_combout ))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~35_combout ),
	.datab(\inst5|digittodisplay[0]~17_combout ),
	.datac(\inst5|digittodisplay[3]~44_combout ),
	.datad(\inst5|digittodisplay[1]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux104~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux104~0 .lut_mask = "3180";
defparam \inst5|Mux104~0 .operation_mode = "normal";
defparam \inst5|Mux104~0 .output_mode = "comb_only";
defparam \inst5|Mux104~0 .register_cascade_mode = "off";
defparam \inst5|Mux104~0 .sum_lutc_input = "datac";
defparam \inst5|Mux104~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \inst5|Mux105~0 (
// Equation(s):
// \inst5|Mux105~0_combout  = (\inst5|digittodisplay[2]~35_combout  & ((\inst5|digittodisplay[0]~17_combout  & ((!\inst5|digittodisplay[1]~26_combout ))) # (!\inst5|digittodisplay[0]~17_combout  & (!\inst5|digittodisplay[3]~44_combout  & 
// \inst5|digittodisplay[1]~26_combout )))) # (!\inst5|digittodisplay[2]~35_combout  & (((\inst5|digittodisplay[3]~44_combout  & \inst5|digittodisplay[1]~26_combout ))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~35_combout ),
	.datab(\inst5|digittodisplay[0]~17_combout ),
	.datac(\inst5|digittodisplay[3]~44_combout ),
	.datad(\inst5|digittodisplay[1]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux105~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux105~0 .lut_mask = "5288";
defparam \inst5|Mux105~0 .operation_mode = "normal";
defparam \inst5|Mux105~0 .output_mode = "comb_only";
defparam \inst5|Mux105~0 .register_cascade_mode = "off";
defparam \inst5|Mux105~0 .sum_lutc_input = "datac";
defparam \inst5|Mux105~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \inst5|Mux106~0 (
// Equation(s):
// \inst5|Mux106~0_combout  = (\inst5|digittodisplay[2]~35_combout  & (!\inst5|digittodisplay[1]~26_combout  & (\inst5|digittodisplay[0]~17_combout  $ (!\inst5|digittodisplay[3]~44_combout )))) # (!\inst5|digittodisplay[2]~35_combout  & 
// ((\inst5|digittodisplay[0]~17_combout  & (!\inst5|digittodisplay[3]~44_combout  & !\inst5|digittodisplay[1]~26_combout )) # (!\inst5|digittodisplay[0]~17_combout  & (\inst5|digittodisplay[3]~44_combout  & \inst5|digittodisplay[1]~26_combout ))))

	.clk(gnd),
	.dataa(\inst5|digittodisplay[2]~35_combout ),
	.datab(\inst5|digittodisplay[0]~17_combout ),
	.datac(\inst5|digittodisplay[3]~44_combout ),
	.datad(\inst5|digittodisplay[1]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux106~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux106~0 .lut_mask = "1086";
defparam \inst5|Mux106~0 .operation_mode = "normal";
defparam \inst5|Mux106~0 .output_mode = "comb_only";
defparam \inst5|Mux106~0 .register_cascade_mode = "off";
defparam \inst5|Mux106~0 .sum_lutc_input = "datac";
defparam \inst5|Mux106~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxv_lcell \inst5|Equal3~1 (
// Equation(s):
// \inst5|Equal3~1_combout  = (((\inst5|digit_sel [1] & \inst5|digit_sel [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Equal3~1 .lut_mask = "f000";
defparam \inst5|Equal3~1 .operation_mode = "normal";
defparam \inst5|Equal3~1 .output_mode = "comb_only";
defparam \inst5|Equal3~1 .register_cascade_mode = "off";
defparam \inst5|Equal3~1 .sum_lutc_input = "datac";
defparam \inst5|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxv_lcell \inst5|Equal3~2 (
// Equation(s):
// \inst5|Equal3~2_combout  = (((\inst5|digit_sel [1] & !\inst5|digit_sel [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Equal3~2 .lut_mask = "00f0";
defparam \inst5|Equal3~2 .operation_mode = "normal";
defparam \inst5|Equal3~2 .output_mode = "comb_only";
defparam \inst5|Equal3~2 .register_cascade_mode = "off";
defparam \inst5|Equal3~2 .sum_lutc_input = "datac";
defparam \inst5|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxv_lcell \inst5|digittodisplay[1]~45 (
// Equation(s):
// \inst5|digittodisplay[1]~45_combout  = (((!\inst5|digit_sel [1] & !\inst5|digit_sel [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|digit_sel [1]),
	.datad(\inst5|digit_sel [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|digittodisplay[1]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|digittodisplay[1]~45 .lut_mask = "000f";
defparam \inst5|digittodisplay[1]~45 .operation_mode = "normal";
defparam \inst5|digittodisplay[1]~45 .output_mode = "comb_only";
defparam \inst5|digittodisplay[1]~45 .register_cascade_mode = "off";
defparam \inst5|digittodisplay[1]~45 .sum_lutc_input = "datac";
defparam \inst5|digittodisplay[1]~45 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsegment[6]~I (
	.datain(\inst5|Mux100~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[6]));
// synopsys translate_off
defparam \ledsegment[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsegment[5]~I (
	.datain(!\inst5|Mux101~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[5]));
// synopsys translate_off
defparam \ledsegment[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsegment[4]~I (
	.datain(!\inst5|Mux102~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[4]));
// synopsys translate_off
defparam \ledsegment[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsegment[3]~I (
	.datain(!\inst5|Mux103~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[3]));
// synopsys translate_off
defparam \ledsegment[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsegment[2]~I (
	.datain(!\inst5|Mux104~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[2]));
// synopsys translate_off
defparam \ledsegment[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsegment[1]~I (
	.datain(!\inst5|Mux105~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[1]));
// synopsys translate_off
defparam \ledsegment[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsegment[0]~I (
	.datain(!\inst5|Mux106~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[0]));
// synopsys translate_off
defparam \ledsegment[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsel[3]~I (
	.datain(\inst5|Equal3~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsel[3]));
// synopsys translate_off
defparam \ledsel[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsel[2]~I (
	.datain(\inst5|Equal3~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsel[2]));
// synopsys translate_off
defparam \ledsel[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsel[1]~I (
	.datain(\inst5|Equal3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsel[1]));
// synopsys translate_off
defparam \ledsel[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxv_io \ledsel[0]~I (
	.datain(\inst5|digittodisplay[1]~45_combout ),
	.oe(vcc),
	.combout(),
	.padio(ledsel[0]));
// synopsys translate_off
defparam \ledsel[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
