// Seed: 2351023559
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input wand id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output wire id_6,
    output supply0 id_7,
    output wor id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri0 id_11
);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd16,
    parameter id_1 = 32'd82
) (
    input  tri0 _id_0,
    output wire _id_1,
    output tri  id_2,
    input  tri  id_3,
    input  wire id_4
);
  logic [(  id_1  ==  id_0  )  ==  id_0 : 1] id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
