// Seed: 105739001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output wand id_2,
    input wor id_3,
    output supply0 id_4,
    input tri id_5,
    output wire id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    output wand id_10,
    output supply0 id_11,
    input tri id_12,
    output wor id_13,
    input supply1 id_14,
    output supply1 id_15,
    input wand id_16,
    input supply0 id_17,
    input tri0 id_18
    , id_23,
    output supply1 id_19,
    input supply0 id_20,
    input tri0 id_21
);
  assign id_1 = 1;
  supply0 id_24;
  assign id_24 = id_21;
  always id_0 <= 1;
  wire id_25;
  wire id_26;
  wire id_27;
  module_0(
      id_26,
      id_27,
      id_26,
      id_23,
      id_27,
      id_23,
      id_25,
      id_25,
      id_25,
      id_23,
      id_27,
      id_27,
      id_23,
      id_25,
      id_26,
      id_25,
      id_26,
      id_27,
      id_27,
      id_27,
      id_25,
      id_27,
      id_25,
      id_25
  );
endmodule
