#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 11 12:01:30 2024
# Process ID: 17812
# Current directory: C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18272 C:\Users\thony\OneDrive\Escritorio\Maestria\CLP\codigos\fir_filter\Sintesis\fir_filter\fir_filter.xpr
# Log file: C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/vivado.log
# Journal file: C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 873.391 ; gain = 133.043
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_instance'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/cordic_1/cordic_1.dcp' for cell 'gen_sin_inst/cordic_inst_0'
INFO: [Netlist 29-17] Analyzing 659 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, your_instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'your_instance_name/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:296]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Chipscope 16-324] Core: ila_instance UUID: 1dc21231-72cc-5c29-8c00-08bef500990f 
INFO: [Chipscope 16-324] Core: vio_inst UUID: 10b64158-46a8-5b75-96e0-7529a8f6e526 
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_inst'
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'ila_0' for instance 'ila_instance'. The XDC file c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'ila_0' for instance 'ila_instance'. The XDC file c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'clk_wiz_0' for instance 'your_instance_name'. The XDC file c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'clk_wiz_0' for instance 'your_instance_name'. The XDC file c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for this cell.
Parsing XDC File [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/lab1_ArtyZ7_10.xdc]
Finished Parsing XDC File [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/lab1_ArtyZ7_10.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1258.320 ; gain = 363.707
INFO: [Common 17-344] 'open_run' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: fir_filter_VIO_ILA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1258.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter_VIO_ILA' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:12]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:68]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'gen_sin' declared at 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/gen_sin.vhd:5' bound to instance 'gen_sin_inst' of component 'gen_sin' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:75]
INFO: [Synth 8-638] synthesizing module 'gen_sin' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/gen_sin.vhd:17]
INFO: [Synth 8-3491] module 'cordic_1' declared at 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/cordic_1_stub.vhdl:5' bound to instance 'cordic_inst_0' of component 'cordic_1' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/gen_sin.vhd:47]
INFO: [Synth 8-638] synthesizing module 'cordic_1' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/cordic_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'cordic_1' declared at 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/cordic_1_stub.vhdl:5' bound to instance 'cordic_inst_1' of component 'cordic_1' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/gen_sin.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'gen_sin' (1#1) [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/gen_sin.vhd:17]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter.vhd:6' bound to instance 'fir_filter_inst' of component 'fir_filter' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:86]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (2#1) [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter.vhd:15]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_instance' of component 'ila_0' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:93]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/ila_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'clk_wiz_0' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:100]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/.Xil/Vivado-17812-DESKTOP-VKP0780/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gen_sin_inst'. This will prevent further optimization [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:75]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fir_filter_inst'. This will prevent further optimization [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_VIO_ILA' (3#1) [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/fir_filter_VIO_ILA.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.180 ; gain = 9.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.180 ; gain = 9.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.180 ; gain = 9.859
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_instance'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/cordic_1/cordic_1.dcp' for cell 'gen_sin_inst/cordic_inst_0'
INFO: [Netlist 29-17] Analyzing 598 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, your_instance_name/inst/clkin1_ibufg, from the path connected to top-level port: clk_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'your_instance_name/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:296]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_inst'
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_instance/U0'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_instance/U0'
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'your_instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Sintesis/fir_filter/fir_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fir_filter_VIO_ILA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fir_filter_VIO_ILA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/lab1_ArtyZ7_10.xdc]
Finished Parsing XDC File [C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/fir_filter/Fuentes/lab1_ArtyZ7_10.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.629 ; gain = 200.309
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.629 ; gain = 200.309
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 12:16:06 2024...
