;buildInfoPackage: chisel3, version: 3.4.2, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit DotProduct : 
  module DecoupledMultiplyAndAccumulate : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {flip ready : UInt<1>, valid : UInt<1>, bits : {x : SInt<32>, y : SInt<32>, reset : UInt<1>}}, out : {flip ready : UInt<1>, valid : UInt<1>, bits : SInt<32>}}
    
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[DotProduct.scala 93:25]
    reg xReg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[DotProduct.scala 94:21]
    reg yReg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[DotProduct.scala 95:21]
    reg resetReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[DotProduct.scala 96:25]
    reg accReg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[DotProduct.scala 97:23]
    io.out.bits <= accReg @[DotProduct.scala 99:15]
    node _T = eq(stateReg, UInt<1>("h00")) @[DotProduct.scala 100:27]
    io.in.ready <= _T @[DotProduct.scala 100:15]
    node _T_1 = eq(stateReg, UInt<1>("h00")) @[DotProduct.scala 101:28]
    io.out.valid <= _T_1 @[DotProduct.scala 101:16]
    node _T_2 = eq(UInt<1>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T_2 : @[Conditional.scala 40:58]
      when io.in.valid : @[DotProduct.scala 105:25]
        xReg <= io.in.bits.x @[DotProduct.scala 106:14]
        yReg <= io.in.bits.y @[DotProduct.scala 107:14]
        resetReg <= io.in.bits.reset @[DotProduct.scala 108:18]
        stateReg <= UInt<1>("h01") @[DotProduct.scala 110:18]
        skip @[DotProduct.scala 105:25]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = eq(UInt<1>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 39:67]
        stateReg <= UInt<1>("h00") @[DotProduct.scala 114:16]
        when resetReg : @[DotProduct.scala 116:23]
          accReg <= asSInt(UInt<1>("h00")) @[DotProduct.scala 117:16]
          skip @[DotProduct.scala 116:23]
        else : @[DotProduct.scala 118:20]
          node _T_4 = mul(xReg, yReg) @[DotProduct.scala 119:33]
          node _T_5 = add(accReg, _T_4) @[DotProduct.scala 119:26]
          node _T_6 = tail(_T_5, 1) @[DotProduct.scala 119:26]
          node _T_7 = asSInt(_T_6) @[DotProduct.scala 119:26]
          accReg <= _T_7 @[DotProduct.scala 119:16]
          skip @[DotProduct.scala 118:20]
        skip @[Conditional.scala 39:67]
    
  module DotProduct : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {flip ready : UInt<1>, valid : UInt<1>, bits : {x : SInt<32>[4], y : SInt<32>[4]}}, out : {flip ready : UInt<1>, valid : UInt<1>, bits : SInt<32>}}
    
    wire _WIRE : SInt<32>[4] @[DotProduct.scala 15:30]
    _WIRE[0] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 15:30]
    _WIRE[1] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 15:30]
    _WIRE[2] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 15:30]
    _WIRE[3] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 15:30]
    reg xRegs : SInt<32>[4], clock with : (reset => (reset, _WIRE)) @[DotProduct.scala 15:22]
    wire _WIRE_1 : SInt<32>[4] @[DotProduct.scala 16:30]
    _WIRE_1[0] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 16:30]
    _WIRE_1[1] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 16:30]
    _WIRE_1[2] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 16:30]
    _WIRE_1[3] <= asSInt(UInt<32>("h00")) @[DotProduct.scala 16:30]
    reg yRegs : SInt<32>[4], clock with : (reset => (reset, _WIRE_1)) @[DotProduct.scala 16:22]
    reg stateReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[DotProduct.scala 19:25]
    reg cntReg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[DotProduct.scala 20:23]
    inst pe of DecoupledMultiplyAndAccumulate @[DotProduct.scala 23:18]
    pe.clock <= clock
    pe.reset <= reset
    pe.io.in.bits.x <= asSInt(UInt<1>("h00")) @[DotProduct.scala 25:19]
    pe.io.in.bits.y <= asSInt(UInt<1>("h00")) @[DotProduct.scala 26:19]
    pe.io.in.bits.reset <= UInt<1>("h00") @[DotProduct.scala 27:23]
    node _T = eq(stateReg, UInt<3>("h01")) @[DotProduct.scala 28:31]
    node _T_1 = eq(stateReg, UInt<3>("h04")) @[DotProduct.scala 28:57]
    node _T_2 = or(_T, _T_1) @[DotProduct.scala 28:44]
    pe.io.in.valid <= _T_2 @[DotProduct.scala 28:18]
    node _T_3 = eq(stateReg, UInt<3>("h02")) @[DotProduct.scala 29:31]
    pe.io.out.ready <= _T_3 @[DotProduct.scala 29:19]
    io.out.bits <= pe.io.out.bits @[DotProduct.scala 31:15]
    node _T_4 = eq(stateReg, UInt<3>("h00")) @[DotProduct.scala 32:27]
    io.in.ready <= _T_4 @[DotProduct.scala 32:15]
    node _T_5 = eq(stateReg, UInt<3>("h03")) @[DotProduct.scala 33:28]
    io.out.valid <= _T_5 @[DotProduct.scala 33:16]
    node _T_6 = eq(UInt<3>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T_6 : @[Conditional.scala 40:58]
      when io.in.valid : @[DotProduct.scala 37:25]
        xRegs[0] <= io.in.bits.x[0] @[DotProduct.scala 39:20]
        xRegs[1] <= io.in.bits.x[1] @[DotProduct.scala 39:20]
        xRegs[2] <= io.in.bits.x[2] @[DotProduct.scala 39:20]
        xRegs[3] <= io.in.bits.x[3] @[DotProduct.scala 39:20]
        yRegs[0] <= io.in.bits.y[0] @[DotProduct.scala 42:20]
        yRegs[1] <= io.in.bits.y[1] @[DotProduct.scala 42:20]
        yRegs[2] <= io.in.bits.y[2] @[DotProduct.scala 42:20]
        yRegs[3] <= io.in.bits.y[3] @[DotProduct.scala 42:20]
        cntReg <= UInt<1>("h00") @[DotProduct.scala 44:16]
        stateReg <= UInt<3>("h01") @[DotProduct.scala 45:18]
        skip @[DotProduct.scala 37:25]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_7 = eq(UInt<3>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_7 : @[Conditional.scala 39:67]
        when pe.io.in.ready : @[DotProduct.scala 50:7]
          node _T_8 = bits(cntReg, 1, 0)
          pe.io.in.bits.x <= xRegs[_T_8] @[DotProduct.scala 51:25]
          node _T_9 = bits(cntReg, 1, 0)
          pe.io.in.bits.y <= yRegs[_T_9] @[DotProduct.scala 52:25]
          stateReg <= UInt<3>("h02") @[DotProduct.scala 54:18]
          skip @[DotProduct.scala 50:7]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_10 = eq(UInt<3>("h02"), stateReg) @[Conditional.scala 37:30]
        when _T_10 : @[Conditional.scala 39:67]
          when pe.io.out.valid : @[DotProduct.scala 58:29]
            node _T_11 = add(cntReg, UInt<1>("h01")) @[DotProduct.scala 59:26]
            node _T_12 = tail(_T_11, 1) @[DotProduct.scala 59:26]
            cntReg <= _T_12 @[DotProduct.scala 59:16]
            node _T_13 = eq(cntReg, UInt<2>("h03")) @[DotProduct.scala 61:21]
            when _T_13 : @[DotProduct.scala 61:34]
              stateReg <= UInt<3>("h03") @[DotProduct.scala 62:20]
              skip @[DotProduct.scala 61:34]
            else : @[DotProduct.scala 63:22]
              stateReg <= UInt<3>("h01") @[DotProduct.scala 64:20]
              skip @[DotProduct.scala 63:22]
            skip @[DotProduct.scala 58:29]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_14 = eq(UInt<3>("h03"), stateReg) @[Conditional.scala 37:30]
          when _T_14 : @[Conditional.scala 39:67]
            when io.out.ready : @[DotProduct.scala 69:26]
              stateReg <= UInt<3>("h04") @[DotProduct.scala 70:18]
              skip @[DotProduct.scala 69:26]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_15 = eq(UInt<3>("h04"), stateReg) @[Conditional.scala 37:30]
            when _T_15 : @[Conditional.scala 39:67]
              when pe.io.in.ready : @[DotProduct.scala 74:28]
                pe.io.in.bits.reset <= UInt<1>("h01") @[DotProduct.scala 75:29]
                stateReg <= UInt<3>("h00") @[DotProduct.scala 76:18]
                skip @[DotProduct.scala 74:28]
              skip @[Conditional.scala 39:67]
    
