=====
SETUP
-0.195
18.157
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
u_ppi/u_ppi_0/n82_s3
15.350
15.721
u_ppi/u_ppi_0/n82_s2
16.226
16.796
u_ppi/u_ppi_0/ff_port_c_4_s3
16.971
17.541
u_ppi/u_ppi_0/ff_port_c_4_s1
18.157
=====
SETUP
0.012
17.951
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
u_ppi/u_ppi_0/ff_port_c_7_s6
15.357
15.906
u_ppi/u_ppi_0/ff_port_c_7_s4
15.908
16.361
u_ppi/u_ppi_0/ff_port_c_7_s7
16.766
17.228
u_ppi/u_ppi_0/ff_port_c_7_s1
17.951
=====
SETUP
0.021
17.964
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_3_s7
15.165
15.682
u_z80/ff_dinst_3_s0
17.964
=====
SETUP
0.085
17.878
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
u_ppi/u_ppi_0/n82_s3
15.350
15.721
u_ppi/u_ppi_0/n82_s2
16.226
16.796
u_ppi/u_ppi_0/n82_s1
16.800
17.262
u_ppi/u_ppi_0/ff_port_c_0_s0
17.878
=====
SETUP
0.230
17.732
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/ff_rd_n_s3
16.204
16.774
u_sdram/ff_rd_n_s1
17.732
=====
SETUP
0.384
17.579
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
u_ppi/u_ppi_0/n82_s3
15.350
15.721
u_ppi/u_ppi_0/ff_port_c_7_s5
16.226
16.796
u_ppi/u_ppi_0/ff_port_c_6_s3
16.973
17.435
u_ppi/u_ppi_0/ff_port_c_6_s1
17.579
=====
SETUP
0.384
17.579
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
u_ppi/u_ppi_0/n82_s3
15.350
15.721
u_ppi/u_ppi_0/ff_port_c_7_s5
16.226
16.796
u_ppi/u_ppi_0/ff_port_c_3_s3
16.973
17.435
u_ppi/u_ppi_0/ff_port_c_3_s1
17.579
=====
SETUP
0.460
17.503
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_8_s0
17.503
=====
SETUP
0.460
17.503
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_6_s0
17.503
=====
SETUP
0.471
17.491
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
u_ppi/u_ppi_0/n82_s3
15.350
15.721
u_ppi/u_ppi_0/ff_port_c_7_s5
16.226
16.796
u_ppi/u_ppi_0/ff_port_c_2_s3
16.798
17.347
u_ppi/u_ppi_0/ff_port_c_2_s1
17.491
=====
SETUP
0.484
17.478
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_4_s7
15.340
15.895
w_sdram_d_4_s0
16.908
17.478
u_sdram/ff_wdata_4_s0
17.478
=====
SETUP
0.557
17.406
17.963
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
u_ppi/u_ppi_0/n82_s3
15.350
15.721
u_ppi/u_ppi_0/n82_s2
16.226
16.796
u_ppi/u_ppi_0/ff_port_c_1_s3
16.800
17.262
u_ppi/u_ppi_0/ff_port_c_1_s1
17.406
=====
SETUP
0.604
17.358
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_12_s0
17.358
=====
SETUP
0.604
17.358
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_11_s0
17.358
=====
SETUP
0.604
17.358
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_10_s0
17.358
=====
SETUP
0.604
17.358
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_7_s0
17.358
=====
SETUP
0.604
17.358
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_5_s0
17.358
=====
SETUP
0.604
17.358
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_22_s3
12.311
12.881
u_sdram/n13_s7
13.061
13.514
u_sdram/n13_s4
13.668
14.121
u_sdram/n13_s3
14.765
15.320
u_sdram/n13_s2
15.737
16.190
u_sdram/n1341_s0
16.204
16.774
u_sdram/ff_address_2_s0
17.358
=====
SETUP
0.614
17.349
17.963
u_z80/u_cz80/ff_a_15_s0
6.375
6.607
u_exp_slot0/n28_s5
10.403
10.952
u_exp_slot0/n28_s1
11.124
11.495
w_sdram_address_21_s2
12.289
12.844
w_sdram_address_20_s6
13.104
13.557
w_sdram_address_16_s7
14.237
14.792
w_sdram_address_16_s3
15.552
15.923
w_sdram_address_16_s1
16.337
16.799
w_sdram_address_16_s0
16.800
17.349
u_sdram/ff_address_16_s0
17.349
=====
SETUP
0.372
17.612
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_7_s8
15.357
15.874
u_z80/ff_dinst_7_s0
17.612
=====
SETUP
0.419
17.565
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_1_s7
15.357
15.874
u_z80/ff_di_reg_1_s0
17.565
=====
SETUP
0.494
17.490
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_6_s7
15.128
15.683
u_z80/ff_dinst_6_s0
17.490
=====
SETUP
0.546
17.439
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_7_s8
15.357
15.874
u_z80/ff_di_reg_7_s0
17.439
=====
SETUP
0.569
17.415
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_1_s7
15.357
15.874
u_z80/ff_dinst_1_s0
17.415
=====
SETUP
0.614
17.371
17.985
u_z80/u_cz80/ir_4_s0
6.375
6.607
u_z80/u_cz80/n3430_s2
9.542
10.097
u_z80/u_cz80/n1139_s6
10.753
11.206
u_z80/n279_s10
12.141
12.711
u_z80/n279_s6
12.713
13.283
u_z80/n279_s5
13.455
13.908
d_4_s7
15.340
15.895
u_z80/ff_dinst_4_s0
17.371
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_6_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_10_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_9_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.077
=====
HOLD
0.217
6.081
5.864
u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.081
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_6_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_6_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.089
=====
HOLD
0.313
5.937
5.625
u_v9918/u_v9918_core/u_vdp_sprite/ff_info_x_4_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
5.937
