<html>
<head>
   <title>PIC33FJ128MC802 Interrupt Vectors</title>
   <style type="text/css">
     h2 { font-family:sans-serif;
          color:#CC0000 }
     p  { font-family:sans-serif;
          font-size:10pt }
     p.code  { font-family:monospace;
               font-size:10pt }
     th { font-family:sans-serif;
          font-size:10pt;
          color:#FFFFFF }
     td { font-family:sans-serif;
          font-size:10pt }
   </style>
</head>
<body text="#000000" bgcolor="#FFFFFF" link="#3300FF" vlink="#3399FF" alink="#3399FF"><h2>PIC33FJ128MC802 Interrupt Vectors</h2><p>
The table below specifies the interrupt vectors for these 16-bit devices.
</p>

<table border=1 cols=3 cellpadding=4>

<tr bgcolor="#808080">
 <th>IRQ#</th>
 <th>Primary Name</th>
 <th>Alternate Name</th>
 <th>Vector Function</th>
</tr>
<tr><td>N/A</td>
<td>_OscillatorFail</td>
<td>_AltOscillatorFail</td>
<td>Oscillator Fail Trap Vector</td>
</tr><tr><td>N/A</td>
<td>_AddressError</td>
<td>_AltAddressError</td>
<td>Address Error Trap Vector</td>
</tr><tr><td>N/A</td>
<td>_StackError</td>
<td>_AltStackError</td>
<td>Stack Error Trap Vector</td>
</tr><tr><td>N/A</td>
<td>_MathError</td>
<td>_AltMathError</td>
<td>Math Error Trap Vector</td>
</tr><tr><td>N/A</td>
<td>_DMACError</td>
<td>_AltDMACError</td>
<td>DMAC Error Trap Vector</td>
</tr><tr><td>0</td>
<td>_INT0Interrupt</td>
<td>_AltINT0Interrupt</td>
<td>INT0 - External Interrupt 0</td>
</tr><tr><td>1</td>
<td>_IC1Interrupt</td>
<td>_AltIC1Interrupt</td>
<td>IC1 - Input Compare 1</td>
</tr><tr><td>2</td>
<td>_OC1Interrupt</td>
<td>_AltOC1Interrupt</td>
<td>OC1 - Output Compare 1</td>
</tr><tr><td>3</td>
<td>_T1Interrupt</td>
<td>_AltT1Interrupt</td>
<td>T1 - Timer1</td>
</tr><tr><td>4</td>
<td>_DMA0Interrupt</td>
<td>_AltDMA0Interrupt</td>
<td>DMA0 - DMA Channel 0</td>
</tr><tr><td>5</td>
<td>_IC2Interrupt</td>
<td>_AltIC2Interrupt</td>
<td>IC2 - Input Capture 2</td>
</tr><tr><td>6</td>
<td>_OC2Interrupt</td>
<td>_AltOC2Interrupt</td>
<td>OC2 - Output Compare 2</td>
</tr><tr><td>7</td>
<td>_T2Interrupt</td>
<td>_AltT2Interrupt</td>
<td>T2 - Timer2</td>
</tr><tr><td>8</td>
<td>_T3Interrupt</td>
<td>_AltT3Interrupt</td>
<td>T3 - Timer3</td>
</tr><tr><td>9</td>
<td>_SPI1ErrInterrupt</td>
<td>_AltSPI1ErrInterrupt</td>
<td>SPI1E - SPI1 Error</td>
</tr><tr><td>10</td>
<td>_SPI1Interrupt</td>
<td>_AltSPI1Interrupt</td>
<td>SPI1 - SPI1 Transfer Done</td>
</tr><tr><td>11</td>
<td>_U1RXInterrupt</td>
<td>_AltU1RXInterrupt</td>
<td>U1RX - UART1 Receiver</td>
</tr><tr><td>12</td>
<td>_U1TXInterrupt</td>
<td>_AltU1TXInterrupt</td>
<td>U1TX - UART1 Transmitter</td>
</tr><tr><td>13</td>
<td>_ADC1Interrupt</td>
<td>_AltADC1Interrupt</td>
<td>ADC1 - A/D Converter 1</td>
</tr><tr><td>14</td>
<td>_DMA1Interrupt</td>
<td>_AltDMA1Interrupt</td>
<td>DMA1 - DMA Channel 1</td>
</tr><tr><td>16</td>
<td>_SI2C1Interrupt</td>
<td>_AltSI2C1Interrupt</td>
<td>SI2C1 - I2C1 Slave Events</td>
</tr><tr><td>17</td>
<td>_MI2C1Interrupt</td>
<td>_AltMI2C1Interrupt</td>
<td>MI2C1 - I2C1 Master Events</td>
</tr><tr><td>18</td>
<td>_CMPInterrupt</td>
<td>_AltCMPInterrupt</td>
<td>CMP - Comparator Interrupt</td>
</tr><tr><td>19</td>
<td>_CNInterrupt</td>
<td>_AltCNInterrupt</td>
<td>Change Notification Interrupt</td>
</tr><tr><td>20</td>
<td>_INT1Interrupt</td>
<td>_AltINT1Interrupt</td>
<td>INT1 - External Interrupt 1</td>
</tr><tr><td>22</td>
<td>_IC7Interrupt</td>
<td>_AltIC7Interrupt</td>
<td>IC7 - Input Capture 7</td>
</tr><tr><td>23</td>
<td>_IC8Interrupt</td>
<td>_AltIC8Interrupt</td>
<td>IC8 - Input Capture 8</td>
</tr><tr><td>24</td>
<td>_DMA2Interrupt</td>
<td>_AltDMA2Interrupt</td>
<td>DMA2 - DMA Channel 2</td>
</tr><tr><td>25</td>
<td>_OC3Interrupt</td>
<td>_AltOC3Interrupt</td>
<td>OC3 - Output Compare 3</td>
</tr><tr><td>26</td>
<td>_OC4Interrupt</td>
<td>_AltOC4Interrupt</td>
<td>OC4 - Output Compare 4</td>
</tr><tr><td>27</td>
<td>_T4Interrupt</td>
<td>_AltT4Interrupt</td>
<td>T4 - Timer4</td>
</tr><tr><td>28</td>
<td>_T5Interrupt</td>
<td>_AltT5Interrupt</td>
<td>T5 - Timer5</td>
</tr><tr><td>29</td>
<td>_INT2Interrupt</td>
<td>_AltINT2Interrupt</td>
<td>INT2 - External Interrupt 2</td>
</tr><tr><td>30</td>
<td>_U2RXInterrupt</td>
<td>_AltU2RXInterrupt</td>
<td>U2RX - UART2 Receiver</td>
</tr><tr><td>31</td>
<td>_U2TXInterrupt</td>
<td>_AltU2TXInterrupt</td>
<td>U2TX - UART2 Transmitter</td>
</tr><tr><td>32</td>
<td>_SPI2ErrInterrupt</td>
<td>_AltSPI2ErrInterrupt</td>
<td>SPI2E - SPI2 Error</td>
</tr><tr><td>33</td>
<td>_SPI2Interrupt</td>
<td>_AltSPI2Interrupt</td>
<td>SPI2 - SPI2 Transfer Done</td>
</tr><tr><td>34</td>
<td>_C1RxRdyInterrupt</td>
<td>_AltC1RxRdyInterrupt</td>
<td>C1RX-ECAN1 Receive Data Ready</td>
</tr><tr><td>35</td>
<td>_C1Interrupt</td>
<td>_AltC1Interrupt</td>
<td>C1-ECAN1 Event</td>
</tr><tr><td>36</td>
<td>_DMA3Interrupt</td>
<td>_AltDMA3Interrupt</td>
<td>DMA3 - DMA Channel 3</td>
</tr><tr><td>45</td>
<td>_PMPInterrupt</td>
<td>_AltPMPInterrupt</td>
<td>PMP - Parallel Master Port</td>
</tr><tr><td>46</td>
<td>_DMA4Interrupt</td>
<td>_AltDMA4Interrupt</td>
<td>DMA4 - DMA Channel 4</td>
</tr><tr><td>57</td>
<td>_MPWM1Interrupt</td>
<td>_AltMPWM1Interrupt</td>
<td>MPWM1 - MPWM1 Period Match</td>
</tr><tr><td>58</td>
<td>_QEI1Interrupt</td>
<td>_AltQEI1Interrupt</td>
<td>QEI1 - Positiono Counter Match</td>
</tr><tr><td>61</td>
<td>_DMA5Interrupt</td>
<td>_AltDMA5Interrupt</td>
<td>DMA5 - DMA Channel 5</td>
</tr><tr><td>62</td>
<td>_RTCCInterrupt</td>
<td>_AltRTCCInterrupt</td>
<td>RTCC - Real-Time Clock and Calendar</td>
</tr><tr><td>63</td>
<td>_FLTA1Interrupt</td>
<td>_AltFLTA1Interrupt</td>
<td>FLTA1 - MPWM1 Fault A</td>
</tr><tr><td>65</td>
<td>_U1ErrInterrupt</td>
<td>_AltU1ErrInterrupt</td>
<td>U1E - UART1 Error</td>
</tr><tr><td>66</td>
<td>_U2ErrInterrupt</td>
<td>_AltU2ErrInterrupt</td>
<td>U2E - UART2 Error</td>
</tr><tr><td>67</td>
<td>_CRCInterrupt</td>
<td>_AltCRCInterrupt</td>
<td>CRC - Cyclic Redunancy Check</td>
</tr><tr><td>68</td>
<td>_DMA6Interrupt</td>
<td>_AltDMA6Interrupt</td>
<td>DMA6 - DMA Channel 6</td>
</tr><tr><td>69</td>
<td>_DMA7Interrupt</td>
<td>_AltDMA7Interrupt</td>
<td>DMA7 - DMA Channel 7</td>
</tr><tr><td>70</td>
<td>_C1TxReqInterrupt</td>
<td>_AltC1TxReqInterrupt</td>
<td>C1TX-ECAN1 Transmit Data Request</td>
</tr><tr><td>73</td>
<td>_MPWM2Interrupt</td>
<td>_AltMPWM2Interrupt</td>
<td>MPWM2 - MPWM2 Period Match</td>
</tr><tr><td>74</td>
<td>_FLTA2Interrupt</td>
<td>_AltFLTA2Interrupt</td>
<td>FLTA2 - MPWM2 Fault A</td>
</tr><tr><td>75</td>
<td>_QEI2Interrupt</td>
<td>_AltQEI2Interrupt</td>
<td>QEI2 - Positiono Counter Match</td>
</tr><tr><td>78</td>
<td>_DAC1RInterrupt</td>
<td>_AltDAC1RInterrupt</td>
<td>DaC1-Right Data Request</td>
</tr><tr><td>79</td>
<td>_DAC1LInterrupt</td>
<td>_AltDAC1LInterrupt</td>
<td>DaC1-Left Data Request</td>
</tr></table>
</body>
</html>