Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 21:44:53 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v1_timing_summary_routed.rpt -pb v1_timing_summary_routed.pb -rpx v1_timing_summary_routed.rpx -warn_on_violation
| Design       : v1
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                220         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-20  Warning           Non-clocked latch                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (246)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (373)
5. checking no_input_delay (6)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (246)
--------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clock/clk_100hz_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: relase_flag_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tank1_control/shell_sht_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mytank_control/shell_sht_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (373)
--------------------------------------------------
 There are 373 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.744        0.000                      0                  475        0.073        0.000                      0                  475        7.000        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.744        0.000                      0                  475        0.073        0.000                      0                  475        9.601        0.000                       0                   193  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.302ns  (logic 7.563ns (49.424%)  route 7.739ns (50.576%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.722 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[4])
                                                      5.070    12.225 r  mytank_interface/addra1/P[4]
                         net (fo=21, routed)          1.928    14.152    mytank_interface/P[4]
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.124    14.276 r  mytank_interface/addra[7]_i_18/O
                         net (fo=1, routed)           0.000    14.276    u_driver_VGA/addra[4]_i_3__2_0[1]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.826 r  u_driver_VGA/addra_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.826    u_driver_VGA/addra_reg[7]_i_5_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.160 r  u_driver_VGA/addra_reg[9]_i_8/O[1]
                         net (fo=1, routed)           0.596    15.756    u_driver_VGA/data1[9]
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.303    16.059 r  u_driver_VGA/addra[9]_i_3__2/O
                         net (fo=1, routed)           0.760    16.819    u_driver_VGA/addra[9]_i_3__2_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124    16.943 r  u_driver_VGA/addra[9]_i_1__2/O
                         net (fo=1, routed)           0.000    16.943    mytank_interface/D[9]
    SLICE_X4Y5           FDRE                                         r  mytank_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.517    21.722    mytank_interface/clk_out1
    SLICE_X4Y5           FDRE                                         r  mytank_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X4Y5           FDRE (Setup_fdre_C_D)        0.029    21.687    mytank_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.687    
                         arrival time                         -16.943    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 7.716ns (51.301%)  route 7.325ns (48.699%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.722 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.225 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.015    13.240    u_driver_VGA/P[0]
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.118    13.358 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.561    13.919    tank1_interface/DI[1]
    SLICE_X11Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.628 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.628    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.962 r  tank1_interface/addra0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.449    15.412    u_driver_VGA/addra_reg[7]_3[1]
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.303    15.715 r  u_driver_VGA/addra[5]_i_2__1/O
                         net (fo=1, routed)           0.843    16.557    u_driver_VGA/addra[5]_i_2__1_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.124    16.681 r  u_driver_VGA/addra[5]_i_1__1/O
                         net (fo=1, routed)           0.000    16.681    tank1_interface/D[5]
    SLICE_X7Y6           FDRE                                         r  tank1_interface/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.517    21.722    tank1_interface/clk_out1
    SLICE_X7Y6           FDRE                                         r  tank1_interface/addra_reg[5]/C
                         clock pessimism              0.079    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.029    21.687    tank1_interface/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         21.687    
                         arrival time                         -16.681    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.876ns  (logic 7.714ns (51.854%)  route 7.162ns (48.146%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.225 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.015    13.240    u_driver_VGA/P[0]
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.118    13.358 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.593    13.951    tank1_interface/DI[1]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.660 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.660    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.774 r  tank1_interface/addra0_inferred__4/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.774    tank1_interface/addra0_inferred__4/i___0_carry__6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.996 r  tank1_interface/addra0_inferred__4/i___0_carry__7/O[0]
                         net (fo=1, routed)           0.664    15.660    u_driver_VGA/addra_reg[9]_2[0]
    SLICE_X9Y2           LUT6 (Prop_lut6_I5_O)        0.299    15.959 f  u_driver_VGA/addra[8]_i_3__1/O
                         net (fo=1, routed)           0.434    16.393    u_driver_VGA/addra[8]_i_3__1_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124    16.517 r  u_driver_VGA/addra[8]_i_1__1/O
                         net (fo=1, routed)           0.000    16.517    tank1_interface/D[8]
    SLICE_X9Y3           FDRE                                         r  tank1_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.450    21.655    tank1_interface/clk_out1
    SLICE_X9Y3           FDRE                                         r  tank1_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031    21.622    tank1_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.517    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 7.830ns (52.297%)  route 7.142ns (47.703%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.722 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.225 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.015    13.240    u_driver_VGA/P[0]
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.118    13.358 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.561    13.919    tank1_interface/DI[1]
    SLICE_X11Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.628 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.628    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.742 r  tank1_interface/addra0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.742    tank1_interface/addra0_inferred__4/i__carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.076 r  tank1_interface/addra0_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.306    15.382    u_driver_VGA/addra_reg[9]_1[1]
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.303    15.685 r  u_driver_VGA/addra[9]_i_3__1/O
                         net (fo=1, routed)           0.803    16.489    u_driver_VGA/addra[9]_i_3__1_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124    16.613 r  u_driver_VGA/addra[9]_i_1__1/O
                         net (fo=1, routed)           0.000    16.613    tank1_interface/D[9]
    SLICE_X6Y5           FDRE                                         r  tank1_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.517    21.722    tank1_interface/clk_out1
    SLICE_X6Y5           FDRE                                         r  tank1_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X6Y5           FDRE (Setup_fdre_C_D)        0.077    21.735    tank1_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.735    
                         arrival time                         -16.613    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.918ns  (logic 7.447ns (49.921%)  route 7.471ns (50.079%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 21.724 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[4])
                                                      5.070    12.225 r  mytank_interface/addra1/P[4]
                         net (fo=21, routed)          1.928    14.152    mytank_interface/P[4]
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.124    14.276 r  mytank_interface/addra[7]_i_18/O
                         net (fo=1, routed)           0.000    14.276    u_driver_VGA/addra[4]_i_3__2_0[1]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.826 r  u_driver_VGA/addra_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.826    u_driver_VGA/addra_reg[7]_i_5_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.048 r  u_driver_VGA/addra_reg[9]_i_8/O[0]
                         net (fo=1, routed)           0.455    15.503    u_driver_VGA/data1[8]
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.299    15.802 r  u_driver_VGA/addra[8]_i_3__2/O
                         net (fo=1, routed)           0.632    16.434    u_driver_VGA/addra[8]_i_3__2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I4_O)        0.124    16.558 r  u_driver_VGA/addra[8]_i_1__2/O
                         net (fo=1, routed)           0.000    16.558    mytank_interface/D[8]
    SLICE_X2Y3           FDRE                                         r  mytank_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.519    21.724    mytank_interface/clk_out1
    SLICE_X2Y3           FDRE                                         r  mytank_interface/addra_reg[8]/C
                         clock pessimism              0.093    21.817    
                         clock uncertainty           -0.144    21.674    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.081    21.755    mytank_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.898ns  (logic 7.620ns (51.148%)  route 7.278ns (48.852%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.722 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.225 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.015    13.240    u_driver_VGA/P[0]
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.118    13.358 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.561    13.919    tank1_interface/DI[1]
    SLICE_X11Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.628 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.628    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.867 r  tank1_interface/addra0_inferred__4/i__carry__0/O[2]
                         net (fo=1, routed)           0.432    15.299    u_driver_VGA/addra_reg[7]_3[2]
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.302    15.601 r  u_driver_VGA/addra[6]_i_2__1/O
                         net (fo=1, routed)           0.813    16.414    u_driver_VGA/addra[6]_i_2__1_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I3_O)        0.124    16.538 r  u_driver_VGA/addra[6]_i_1__1/O
                         net (fo=1, routed)           0.000    16.538    tank1_interface/D[6]
    SLICE_X6Y4           FDRE                                         r  tank1_interface/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.517    21.722    tank1_interface/clk_out1
    SLICE_X6Y4           FDRE                                         r  tank1_interface/addra_reg[6]/C
                         clock pessimism              0.079    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X6Y4           FDRE (Setup_fdre_C_D)        0.081    21.739    tank1_interface/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.739    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.722ns  (logic 7.698ns (52.288%)  route 7.024ns (47.712%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.225 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.015    13.240    u_driver_VGA/P[0]
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.118    13.358 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.593    13.951    tank1_interface/DI[1]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.660 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.660    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.973 r  tank1_interface/addra0_inferred__4/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.534    15.507    u_driver_VGA/addra_reg[7]_4[3]
    SLICE_X9Y2           LUT6 (Prop_lut6_I5_O)        0.306    15.813 f  u_driver_VGA/addra[7]_i_3__1/O
                         net (fo=1, routed)           0.426    16.239    u_driver_VGA/addra[7]_i_3__1_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I4_O)        0.124    16.363 r  u_driver_VGA/addra[7]_i_1__1/O
                         net (fo=1, routed)           0.000    16.363    tank1_interface/D[7]
    SLICE_X8Y3           FDRE                                         r  tank1_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.450    21.655    tank1_interface/clk_out1
    SLICE_X8Y3           FDRE                                         r  tank1_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)        0.081    21.672    tank1_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.782ns  (logic 7.258ns (49.099%)  route 7.524ns (50.901%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 21.724 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[4])
                                                      5.070    12.225 r  mytank_interface/addra1/P[4]
                         net (fo=21, routed)          1.928    14.152    mytank_interface/P[4]
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.124    14.276 r  mytank_interface/addra[7]_i_18/O
                         net (fo=1, routed)           0.000    14.276    u_driver_VGA/addra[4]_i_3__2_0[1]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.856 r  u_driver_VGA/addra_reg[7]_i_5/O[2]
                         net (fo=1, routed)           0.403    15.259    u_driver_VGA/data1[6]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.302    15.561 r  u_driver_VGA/addra[6]_i_3__2/O
                         net (fo=1, routed)           0.738    16.299    u_driver_VGA/addra[6]_i_3__2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I4_O)        0.124    16.423 r  u_driver_VGA/addra[6]_i_1__2/O
                         net (fo=1, routed)           0.000    16.423    mytank_interface/D[6]
    SLICE_X2Y3           FDRE                                         r  mytank_interface/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.519    21.724    mytank_interface/clk_out1
    SLICE_X2Y3           FDRE                                         r  mytank_interface/addra_reg[6]/C
                         clock pessimism              0.093    21.817    
                         clock uncertainty           -0.144    21.674    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.077    21.751    mytank_interface/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.756ns  (logic 7.600ns (51.505%)  route 7.156ns (48.495%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.722 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070    12.225 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.015    13.240    u_driver_VGA/P[0]
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.118    13.358 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.561    13.919    tank1_interface/DI[1]
    SLICE_X11Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    14.628 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.628    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.850 r  tank1_interface/addra0_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.329    15.179    u_driver_VGA/addra_reg[7]_3[0]
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.299    15.478 r  u_driver_VGA/addra[4]_i_2__1/O
                         net (fo=1, routed)           0.794    16.272    u_driver_VGA/addra[4]_i_2__1_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I3_O)        0.124    16.396 r  u_driver_VGA/addra[4]_i_1/O
                         net (fo=1, routed)           0.000    16.396    tank1_interface/D[4]
    SLICE_X6Y4           FDRE                                         r  tank1_interface/addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.517    21.722    tank1_interface/clk_out1
    SLICE_X6Y4           FDRE                                         r  tank1_interface/addra_reg[4]/C
                         clock pessimism              0.079    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X6Y4           FDRE (Setup_fdre_C_D)        0.077    21.735    tank1_interface/addra_reg[4]
  -------------------------------------------------------------------
                         required time                         21.735    
                         arrival time                         -16.396    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 7.380ns (50.340%)  route 7.280ns (49.660%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 21.724 - 20.202 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.638     1.640    u_driver_VGA/clk_out1
    SLICE_X1Y5           FDRE                                         r  u_driver_VGA/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     2.096 f  u_driver_VGA/hcnt_reg[8]/Q
                         net (fo=14, routed)          1.063     3.159    u_driver_VGA/hcnt_reg[8]
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     3.311 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=22, routed)          0.864     4.175    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.501 f  u_driver_VGA/addra1_i_11/O
                         net (fo=79, routed)          1.605     6.106    u_driver_VGA/addra1_i_11_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.230 r  u_driver_VGA/addra1_i_9/O
                         net (fo=4, routed)           0.924     7.155    mytank_interface/VGA_ypos[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070    12.225 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          0.935    13.159    u_driver_VGA/P[3]
    SLICE_X12Y0          LUT6 (Prop_lut6_I5_O)        0.124    13.283 r  u_driver_VGA/addra[3]_i_5__0/O
                         net (fo=2, routed)           0.917    14.201    u_driver_VGA/addra[3]_i_5__0_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.586 r  u_driver_VGA/addra_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.586    u_driver_VGA/addra_reg[3]_i_4_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.899 r  u_driver_VGA/addra_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.565    15.464    u_driver_VGA/data3[7]
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.306    15.770 r  u_driver_VGA/addra[7]_i_2__2/O
                         net (fo=1, routed)           0.407    16.177    u_driver_VGA/addra[7]_i_2__2_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I3_O)        0.124    16.301 r  u_driver_VGA/addra[7]_i_1__2/O
                         net (fo=1, routed)           0.000    16.301    mytank_interface/D[7]
    SLICE_X1Y3           FDRE                                         r  mytank_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         1.519    21.724    mytank_interface/clk_out1
    SLICE_X1Y3           FDRE                                         r  mytank_interface/addra_reg[7]/C
                         clock pessimism              0.093    21.817    
                         clock uncertainty           -0.144    21.674    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.031    21.705    mytank_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.705    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  5.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.566     0.568    tank1_interface/clk_out1
    SLICE_X8Y3           FDRE                                         r  tank1_interface/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     0.732 r  tank1_interface/addra_reg[7]/Q
                         net (fo=1, routed)           0.150     0.882    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.878     0.880    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.626    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.809    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.011%)  route 0.203ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.566     0.568    tank1_interface/clk_out1
    SLICE_X9Y3           FDRE                                         r  tank1_interface/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  tank1_interface/addra_reg[2]/Q
                         net (fo=1, routed)           0.203     0.911    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.878     0.880    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.626    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.809    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.310%)  route 0.209ns (59.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.566     0.568    tank1_interface/clk_out1
    SLICE_X9Y3           FDRE                                         r  tank1_interface/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  tank1_interface/addra_reg[8]/Q
                         net (fo=1, routed)           0.209     0.917    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.878     0.880    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.626    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.809    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mytank_interface/douta0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/VGA_data_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     0.596    mytank_interface/clk_out1
    SLICE_X4Y2           FDRE                                         r  mytank_interface/douta0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     0.737 r  mytank_interface/douta0_reg[10]/Q
                         net (fo=1, routed)           0.086     0.822    mytank_interface/douta0[10]
    SLICE_X5Y2           FDSE                                         r  mytank_interface/VGA_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.865     0.867    mytank_interface/clk_out1
    SLICE_X5Y2           FDSE                                         r  mytank_interface/VGA_data_reg[10]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X5Y2           FDSE (Hold_fdse_C_D)         0.057     0.666    mytank_interface/VGA_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mytank_interface/douta0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/VGA_data_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     0.596    mytank_interface/clk_out1
    SLICE_X7Y2           FDRE                                         r  mytank_interface/douta0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     0.737 r  mytank_interface/douta0_reg[9]/Q
                         net (fo=1, routed)           0.101     0.838    mytank_interface/douta0[9]
    SLICE_X4Y3           FDSE                                         r  mytank_interface/VGA_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.864     0.866    mytank_interface/clk_out1
    SLICE_X4Y3           FDSE                                         r  mytank_interface/VGA_data_reg[9]/C
                         clock pessimism             -0.255     0.611    
    SLICE_X4Y3           FDSE (Hold_fdse_C_D)         0.070     0.681    mytank_interface/VGA_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tank1_interface/douta0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/VGA_data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.593     0.595    tank1_interface/clk_out1
    SLICE_X5Y3           FDRE                                         r  tank1_interface/douta0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  tank1_interface/douta0_reg[8]/Q
                         net (fo=1, routed)           0.110     0.846    tank1_interface/douta0_reg_n_0_[8]
    SLICE_X5Y4           FDSE                                         r  tank1_interface/VGA_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.864     0.866    tank1_interface/clk_out1
    SLICE_X5Y4           FDSE                                         r  tank1_interface/VGA_data_reg[8]/C
                         clock pessimism             -0.255     0.611    
    SLICE_X5Y4           FDSE (Hold_fdse_C_D)         0.070     0.681    tank1_interface/VGA_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     0.594    mytank_display/clk_out1
    SLICE_X7Y8           FDRE                                         r  mytank_display/douta0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  mytank_display/douta0_reg[8]/Q
                         net (fo=1, routed)           0.110     0.845    mytank_display/douta0[8]
    SLICE_X6Y7           FDSE                                         r  mytank_display/VGA_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.863     0.865    mytank_display/clk_out1
    SLICE_X6Y7           FDSE                                         r  mytank_display/VGA_data_reg[8]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y7           FDSE (Hold_fdse_C_D)         0.063     0.673    mytank_display/VGA_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mytank_interface/douta0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/VGA_data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     0.596    mytank_interface/clk_out1
    SLICE_X7Y1           FDRE                                         r  mytank_interface/douta0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.737 r  mytank_interface/douta0_reg[6]/Q
                         net (fo=1, routed)           0.112     0.849    mytank_interface/douta0[6]
    SLICE_X6Y2           FDSE                                         r  mytank_interface/VGA_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.865     0.867    mytank_interface/clk_out1
    SLICE_X6Y2           FDSE                                         r  mytank_interface/VGA_data_reg[6]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X6Y2           FDSE (Hold_fdse_C_D)         0.063     0.675    mytank_interface/VGA_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     0.594    mytank_display/clk_out1
    SLICE_X7Y9           FDRE                                         r  mytank_display/douta0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  mytank_display/douta0_reg[6]/Q
                         net (fo=1, routed)           0.115     0.850    mytank_display/douta0[6]
    SLICE_X6Y7           FDSE                                         r  mytank_display/VGA_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.863     0.865    mytank_display/clk_out1
    SLICE_X6Y7           FDSE                                         r  mytank_display/VGA_data_reg[6]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y7           FDSE (Hold_fdse_C_D)         0.063     0.673    mytank_display/VGA_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mytank_interface/douta0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/VGA_data_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     0.596    mytank_interface/clk_out1
    SLICE_X7Y1           FDRE                                         r  mytank_interface/douta0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.737 r  mytank_interface/douta0_reg[11]/Q
                         net (fo=1, routed)           0.147     0.884    mytank_interface/douta0[11]
    SLICE_X6Y2           FDSE                                         r  mytank_interface/VGA_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=191, routed)         0.865     0.867    mytank_interface/clk_out1
    SLICE_X6Y2           FDSE                                         r  mytank_interface/VGA_data_reg[11]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X6Y2           FDSE (Hold_fdse_C_D)         0.085     0.697    mytank_interface/VGA_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y3      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y3      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y0      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y0      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y4      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y4      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y9       mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y9       mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y8       mytank_display/VGA_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y8       mytank_display/VGA_data_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y9       mytank_display/VGA_data_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y9       mytank_display/VGA_data_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X6Y8       mytank_display/VGA_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y8       mytank_display/VGA_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y8       mytank_display/VGA_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



