{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637255507389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637255507390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 11:11:47 2021 " "Processing started: Thu Nov 18 11:11:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637255507390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637255507390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAp -c VGAp " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAp -c VGAp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637255507390 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1637255507670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojobs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojobs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojobs-arqrelojobs " "Found design unit 1: relojobs-arqrelojobs" {  } { { "relojobs.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/relojobs.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508120 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojobs " "Found entity 1: relojobs" {  } { { "relojobs.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/relojobs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637255508120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojmuylento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojmuylento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojmuylento-arqrelojmuylento " "Found design unit 1: relojmuylento-arqrelojmuylento" {  } { { "relojmuylento.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/relojmuylento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508128 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojmuylento " "Found entity 1: relojmuylento" {  } { { "relojmuylento.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/relojmuylento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637255508128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAp-behavioral " "Found design unit 1: VGAp-behavioral" {  } { { "VGAp.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508130 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAp " "Found entity 1: VGAp" {  } { { "VGAp.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637255508130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHz-behavior " "Found design unit 1: Gen25MHz-behavior" {  } { { "Gen25MHz.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/Gen25MHz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/Gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637255508133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508137 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637255508137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/vga_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508139 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637255508139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/relojlento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508141 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637255508141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637255508141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAp " "Elaborating entity \"VGAp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637255508174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset VGAp.vhd(25) " "Verilog HDL or VHDL warning at VGAp.vhd(25): object \"reset\" assigned a value but never read" {  } { { "VGAp.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1637255508175 "|VGAp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs VGAp.vhd(25) " "Verilog HDL or VHDL warning at VGAp.vhd(25): object \"cs\" assigned a value but never read" {  } { { "VGAp.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1637255508175 "|VGAp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Gen25MHz Gen25MHz:u1 A:behavior " "Elaborating entity \"Gen25MHz\" using architecture \"A:behavior\" for hierarchy \"Gen25MHz:u1\"" {  } { { "VGAp.vhd" "u1" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255508176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:u2 A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:u2\"" {  } { { "VGAp.vhd" "u2" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255508178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojmuylento relojmuylento:u5 A:arqrelojmuylento " "Elaborating entity \"relojmuylento\" using architecture \"A:arqrelojmuylento\" for hierarchy \"relojmuylento:u5\"" {  } { { "VGAp.vhd" "u5" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255508180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u4 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u4\"" {  } { { "VGAp.vhd" "u4" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255508190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojobs relojobs:u6 A:arqrelojobs " "Elaborating entity \"relojobs\" using architecture \"A:arqrelojobs\" for hierarchy \"relojobs:u6\"" {  } { { "VGAp.vhd" "u6" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255508192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:u3 A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:u3\"" {  } { { "VGAp.vhd" "u3" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255508198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(37) " "VHDL Process Statement warning at hw_image_generator.vhd(37): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508199 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(37) " "VHDL Process Statement warning at hw_image_generator.vhd(37): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508200 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(42) " "VHDL Process Statement warning at hw_image_generator.vhd(42): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508200 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(42) " "VHDL Process Statement warning at hw_image_generator.vhd(42): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508200 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(46) " "VHDL Process Statement warning at hw_image_generator.vhd(46): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508200 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(46) " "VHDL Process Statement warning at hw_image_generator.vhd(46): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508200 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508201 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508201 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(54) " "VHDL Process Statement warning at hw_image_generator.vhd(54): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508201 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(54) " "VHDL Process Statement warning at hw_image_generator.vhd(54): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508201 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(58) " "VHDL Process Statement warning at hw_image_generator.vhd(58): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508201 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(58) " "VHDL Process Statement warning at hw_image_generator.vhd(58): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508202 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(62) " "VHDL Process Statement warning at hw_image_generator.vhd(62): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508202 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(62) " "VHDL Process Statement warning at hw_image_generator.vhd(62): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508202 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(68) " "VHDL Process Statement warning at hw_image_generator.vhd(68): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508202 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(73) " "VHDL Process Statement warning at hw_image_generator.vhd(73): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508202 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(77) " "VHDL Process Statement warning at hw_image_generator.vhd(77): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508202 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(81) " "VHDL Process Statement warning at hw_image_generator.vhd(81): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508203 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508203 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(89) " "VHDL Process Statement warning at hw_image_generator.vhd(89): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508203 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(93) " "VHDL Process Statement warning at hw_image_generator.vhd(93): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508203 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508203 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508203 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508204 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508204 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(115) " "VHDL Process Statement warning at hw_image_generator.vhd(115): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508204 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(119) " "VHDL Process Statement warning at hw_image_generator.vhd(119): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508204 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(123) " "VHDL Process Statement warning at hw_image_generator.vhd(123): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508204 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(128) " "VHDL Process Statement warning at hw_image_generator.vhd(128): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508204 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(132) " "VHDL Process Statement warning at hw_image_generator.vhd(132): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508204 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(136) " "VHDL Process Statement warning at hw_image_generator.vhd(136): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508205 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(140) " "VHDL Process Statement warning at hw_image_generator.vhd(140): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508205 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(144) " "VHDL Process Statement warning at hw_image_generator.vhd(144): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508205 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(148) " "VHDL Process Statement warning at hw_image_generator.vhd(148): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508205 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(152) " "VHDL Process Statement warning at hw_image_generator.vhd(152): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508205 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(157) " "VHDL Process Statement warning at hw_image_generator.vhd(157): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508205 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(161) " "VHDL Process Statement warning at hw_image_generator.vhd(161): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508206 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(165) " "VHDL Process Statement warning at hw_image_generator.vhd(165): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508206 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(169) " "VHDL Process Statement warning at hw_image_generator.vhd(169): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508206 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(173) " "VHDL Process Statement warning at hw_image_generator.vhd(173): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508206 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(177) " "VHDL Process Statement warning at hw_image_generator.vhd(177): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508206 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(181) " "VHDL Process Statement warning at hw_image_generator.vhd(181): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508206 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(187) " "VHDL Process Statement warning at hw_image_generator.vhd(187): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508207 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(191) " "VHDL Process Statement warning at hw_image_generator.vhd(191): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508207 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(195) " "VHDL Process Statement warning at hw_image_generator.vhd(195): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508207 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(199) " "VHDL Process Statement warning at hw_image_generator.vhd(199): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508207 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(203) " "VHDL Process Statement warning at hw_image_generator.vhd(203): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508207 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(207) " "VHDL Process Statement warning at hw_image_generator.vhd(207): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508207 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs hw_image_generator.vhd(211) " "VHDL Process Statement warning at hw_image_generator.vhd(211): signal \"obs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508208 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z hw_image_generator.vhd(217) " "VHDL Process Statement warning at hw_image_generator.vhd(217): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637255508208 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(33) " "VHDL Process Statement warning at hw_image_generator.vhd(33): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1637255508209 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(33) " "VHDL Process Statement warning at hw_image_generator.vhd(33): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1637255508210 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(33) " "VHDL Process Statement warning at hw_image_generator.vhd(33): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1637255508210 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(33) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(33) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(33) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(33) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(33) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(33) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(33) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(33) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(33) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(33) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508216 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(33) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508217 "|VGAp|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(33) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(33)" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1637255508217 "|VGAp|hw_image_generator:u3"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "beep " "Bidir \"beep\" has no driver" {  } { { "VGAp.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/VGAp.vhd" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1637255509128 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1637255509128 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|red\[2\] hw_image_generator:u3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|red\[2\]\" merged with LATCH primitive \"hw_image_generator:u3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|red\[1\] hw_image_generator:u3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|red\[1\]\" merged with LATCH primitive \"hw_image_generator:u3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|red\[3\] hw_image_generator:u3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|red\[3\]\" merged with LATCH primitive \"hw_image_generator:u3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|green\[3\] hw_image_generator:u3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:u3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|green\[2\] hw_image_generator:u3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:u3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|green\[1\] hw_image_generator:u3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:u3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|blue\[3\] hw_image_generator:u3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:u3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|blue\[2\] hw_image_generator:u3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:u3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:u3\|blue\[1\] hw_image_generator:u3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:u3\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:u3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/altera/13.0sp1/Proyects/VGAplantilla/hw_image_generator.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637255509150 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1637255509150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1637255509689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637255510405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637255510405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1379 " "Implemented 1379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637255510488 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637255510488 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1637255510488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1359 " "Implemented 1359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637255510488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637255510488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637255510509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 11:11:50 2021 " "Processing ended: Thu Nov 18 11:11:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637255510509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637255510509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637255510509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637255510509 ""}
