{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531662640732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531662640732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 15 22:50:40 2018 " "Processing started: Sun Jul 15 22:50:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531662640732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531662640732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compsys_de0 -c compsys_de0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off compsys_de0 -c compsys_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531662640732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531662641229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "E:/compsys2018-6/fpga_de0/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662641379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662641379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662641420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662641420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys2018-6/mipse/rfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /compsys2018-6/mipse/rfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfile " "Found entity 1: rfile" {  } { { "../mipse/rfile.v" "" { Text "E:/compsys2018-6/mipse/rfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662641448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662641448 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand rand.v(3) " "Verilog HDL Declaration warning at rand.v(3): \"rand\" is SystemVerilog-2005 keyword" {  } { { "../mipse/rand.v" "" { Text "E:/compsys2018-6/mipse/rand.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1531662641476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys2018-6/mipse/rand.v 1 1 " "Found 1 design units, including 1 entities, in source file /compsys2018-6/mipse/rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 rand " "Found entity 1: rand" {  } { { "../mipse/rand.v" "" { Text "E:/compsys2018-6/mipse/rand.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662641476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662641476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys2018-6/mipse/mipse.v 1 1 " "Found 1 design units, including 1 entities, in source file /compsys2018-6/mipse/mipse.v" { { "Info" "ISGN_ENTITY_NAME" "1 mipse " "Found entity 1: mipse" {  } { { "../mipse/mipse.v" "" { Text "E:/compsys2018-6/mipse/mipse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662641516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662641516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/compsys2018-6/mipse/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /compsys2018-6/mipse/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../mipse/alu.v" "" { Text "E:/compsys2018-6/mipse/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662641557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662641557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compsys_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file compsys_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compsys_de0 " "Found entity 1: compsys_de0" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662641571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662641571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compsys_de0 " "Elaborating entity \"compsys_de0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531662641785 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds compsys_de0.v(6) " "Output port \"leds\" at compsys_de0.v(6) has no driver" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531662641785 "|compsys_de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_r compsys_de0.v(7) " "Output port \"vga_r\" at compsys_de0.v(7) has no driver" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531662641785 "|compsys_de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_g compsys_de0.v(7) " "Output port \"vga_g\" at compsys_de0.v(7) has no driver" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531662641785 "|compsys_de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_b compsys_de0.v(7) " "Output port \"vga_b\" at compsys_de0.v(7) has no driver" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531662641785 "|compsys_de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_vs compsys_de0.v(8) " "Output port \"vga_vs\" at compsys_de0.v(8) has no driver" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531662641785 "|compsys_de0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_hs compsys_de0.v(8) " "Output port \"vga_hs\" at compsys_de0.v(8) has no driver" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531662641785 "|compsys_de0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mipse mipse:mipse_1 " "Elaborating entity \"mipse\" for hierarchy \"mipse:mipse_1\"" {  } { { "compsys_de0.v" "mipse_1" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662641838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt mipse.v(13) " "Verilog HDL or VHDL warning at mipse.v(13): object \"shamt\" assigned a value but never read" {  } { { "../mipse/mipse.v" "" { Text "E:/compsys2018-6/mipse/mipse.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531662641854 "|compsys_de0|mipse:mipse_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mipse.v(24) " "Verilog HDL assignment warning at mipse.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../mipse/mipse.v" "" { Text "E:/compsys2018-6/mipse/mipse.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531662641854 "|compsys_de0|mipse:mipse_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 mipse.v(53) " "Verilog HDL assignment warning at mipse.v(53): truncated value with size 4 to match size of target (1)" {  } { { "../mipse/mipse.v" "" { Text "E:/compsys2018-6/mipse/mipse.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531662641854 "|compsys_de0|mipse:mipse_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand mipse:mipse_1\|rand:rand_1 " "Elaborating entity \"rand\" for hierarchy \"mipse:mipse_1\|rand:rand_1\"" {  } { { "../mipse/mipse.v" "rand_1" { Text "E:/compsys2018-6/mipse/mipse.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662641867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mipse:mipse_1\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"mipse:mipse_1\|alu:alu_1\"" {  } { { "../mipse/mipse.v" "alu_1" { Text "E:/compsys2018-6/mipse/mipse.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662641881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rfile mipse:mipse_1\|rfile:rfile_1 " "Elaborating entity \"rfile\" for hierarchy \"mipse:mipse_1\|rfile:rfile_1\"" {  } { { "../mipse/mipse.v" "rfile_1" { Text "E:/compsys2018-6/mipse/mipse.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662641908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_1 " "Elaborating entity \"imem\" for hierarchy \"imem:imem_1\"" {  } { { "compsys_de0.v" "imem_1" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662641922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:imem_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:imem_1\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "E:/compsys2018-6/fpga_de0/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:imem_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:imem_1\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "E:/compsys2018-6/fpga_de0/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:imem_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:imem_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642026 ""}  } { { "imem.v" "" { Text "E:/compsys2018-6/fpga_de0/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531662642026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3i1 " "Found entity 1: altsyncram_i3i1" {  } { { "db/altsyncram_i3i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662642162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662642162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3i1 imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated " "Elaborating entity \"altsyncram_i3i1\" for hierarchy \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem_1 " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem_1\"" {  } { { "compsys_de0.v" "dmem_1" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:dmem_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:dmem_1\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:dmem_1\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:dmem_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dmem.mif " "Parameter \"init_file\" = \"../dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642222 ""}  } { { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531662642222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i9i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9i1 " "Found entity 1: altsyncram_i9i1" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662642411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662642411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9i1 dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated " "Elaborating entity \"altsyncram_i9i1\" for hierarchy \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ira.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ira.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ira " "Found entity 1: decode_ira" {  } { { "db/decode_ira.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/decode_ira.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662642535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662642535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ira dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|decode_ira:decode3 " "Elaborating entity \"decode_ira\" for hierarchy \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|decode_ira:decode3\"" {  } { { "db/altsyncram_i9i1.tdf" "decode3" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/decode_b7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662642673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662642673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|decode_b7a:rden_decode " "Elaborating entity \"decode_b7a\" for hierarchy \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|decode_b7a:rden_decode\"" {  } { { "db/altsyncram_i9i1.tdf" "rden_decode" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fnb " "Found entity 1: mux_fnb" {  } { { "db/mux_fnb.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/mux_fnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531662642809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531662642809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fnb dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|mux_fnb:mux2 " "Elaborating entity \"mux_fnb\" for hierarchy \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|mux_fnb:mux2\"" {  } { { "db/altsyncram_i9i1.tdf" "mux2" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531662642824 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[31\] " "Net \"ddatain\[31\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[31\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[30\] " "Net \"ddatain\[30\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[30\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[29\] " "Net \"ddatain\[29\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[29\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[28\] " "Net \"ddatain\[28\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[28\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[27\] " "Net \"ddatain\[27\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[27\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[26\] " "Net \"ddatain\[26\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[26\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[25\] " "Net \"ddatain\[25\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[25\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[24\] " "Net \"ddatain\[24\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[24\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[23\] " "Net \"ddatain\[23\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[23\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[22\] " "Net \"ddatain\[22\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[22\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[21\] " "Net \"ddatain\[21\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[21\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[20\] " "Net \"ddatain\[20\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[20\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[19\] " "Net \"ddatain\[19\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[19\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[18\] " "Net \"ddatain\[18\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[18\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[17\] " "Net \"ddatain\[17\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[17\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[16\] " "Net \"ddatain\[16\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[16\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[15\] " "Net \"ddatain\[15\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[15\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[14\] " "Net \"ddatain\[14\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[14\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[13\] " "Net \"ddatain\[13\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[13\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[12\] " "Net \"ddatain\[12\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[12\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[11\] " "Net \"ddatain\[11\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[11\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[10\] " "Net \"ddatain\[10\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[10\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[9\] " "Net \"ddatain\[9\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[9\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[8\] " "Net \"ddatain\[8\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[8\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[7\] " "Net \"ddatain\[7\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[7\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[6\] " "Net \"ddatain\[6\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[6\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[5\] " "Net \"ddatain\[5\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[5\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[4\] " "Net \"ddatain\[4\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[4\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[3\] " "Net \"ddatain\[3\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[3\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[2\] " "Net \"ddatain\[2\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[2\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[1\] " "Net \"ddatain\[1\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[1\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddatain\[0\] " "Net \"ddatain\[0\]\" is missing source, defaulting to GND" {  } { { "compsys_de0.v" "ddatain\[0\]" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1531662642959 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a0 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a1 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a2 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a3 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a4 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a5 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a6 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a7 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a8 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a9 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a10 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a11 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a12 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a13 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a14 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a15 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a16 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a17 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a18 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a19 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a20 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a21 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a22 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a23 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a24 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a25 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a26 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a27 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a28 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a29 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a30 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a31 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a32 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a33 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a34 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a35 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 886 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a36 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a37 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a38 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a39 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 982 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a40 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a41 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a42 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a43 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1078 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a44 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a45 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a46 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a47 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a48 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a49 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a50 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a51 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a52 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a53 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a54 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a55 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1366 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a56 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a57 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a58 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a59 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a60 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a61 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a62 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a63 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1558 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a64 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a65 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a66 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a67 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a68 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1678 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a69 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a70 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a71 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a72 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1774 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a73 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a74 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1822 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a75 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1846 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a76 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a77 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a78 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1918 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a79 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a80 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a81 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a82 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2014 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a83 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2038 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a84 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a85 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2086 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a86 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a87 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a88 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a89 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a90 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a91 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a92 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a93 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a94 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a95 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a96 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a97 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a98 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a99 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a100 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a101 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a102 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a103 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a104 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2542 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a105 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a106 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a107 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a108 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a109 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a110 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a111 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a112 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a113 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2758 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a114 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2782 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a115 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a116 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a117 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a118 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a119 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a120 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2926 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a121 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a122 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a123 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 2998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a124 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3022 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a125 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a126 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a127 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3094 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a128 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a129 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a130 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a131 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a132 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a133 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a134 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3262 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a135 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a136 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a137 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a138 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a139 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a140 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a141 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a142 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a143 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a144 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a145 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3526 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a146 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a147 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a148 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3598 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a149 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a150 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a151 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a152 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a153 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3718 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a154 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a155 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a156 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a157 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a158 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3838 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a159 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3862 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a160 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3886 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a161 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a162 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3934 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a163 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a164 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 3982 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a165 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a166 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a167 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4054 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a168 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a169 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a170 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a171 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a172 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a173 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a174 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a175 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a176 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a177 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a178 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a179 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a180 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4366 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a181 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a182 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a183 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a184 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a185 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a186 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a187 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a188 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4558 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a189 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a190 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a191 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a192 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a193 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4678 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a194 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a195 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a196 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a197 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a198 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a199 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4822 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a200 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4846 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a201 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a202 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4894 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a203 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4918 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a204 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a205 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a206 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 4990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a207 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5014 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a208 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5038 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a209 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a210 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5086 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a211 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a212 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a213 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a214 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a215 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a216 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a217 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a218 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a219 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a220 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a221 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a222 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a223 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a224 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a225 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a226 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a227 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a228 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a229 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5542 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a230 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a231 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a232 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a233 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a234 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a235 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a236 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a237 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a238 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5758 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a239 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5782 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a240 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a241 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a242 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a243 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a244 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a245 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5926 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a246 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a247 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a248 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 5998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a249 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 6022 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a250 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 6046 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a251 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 6070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a252 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 6094 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a253 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 6118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a254 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 6142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a255 " "Synthesized away node \"dmem:dmem_1\|altsyncram:altsyncram_component\|altsyncram_i9i1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_i9i1.tdf" "" { Text "E:/compsys2018-6/fpga_de0/db/altsyncram_i9i1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "E:/compsys2018-6/fpga_de0/dmem.v" 85 0 0 } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662643096 "|compsys_de0|dmem:dmem_1|altsyncram:altsyncram_component|altsyncram_i9i1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1531662643096 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1531662643096 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mipse:mipse_1\|rfile:rfile_1\|rf " "RAM logic \"mipse:mipse_1\|rfile:rfile_1\|rf\" is uninferred due to asynchronous read logic" {  } { { "../mipse/rfile.v" "rf" { Text "E:/compsys2018-6/mipse/rfile.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1531662643818 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1531662643818 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|leds[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vs GND " "Pin \"vga_vs\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hs GND " "Pin \"vga_hs\" is stuck at GND" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531662646430 "|compsys_de0|vga_hs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531662646430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1531662646765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531662650636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662650636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[1\] " "No output dependent on input pin \"buttons\[1\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[2\] " "No output dependent on input pin \"buttons\[2\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[0\] " "No output dependent on input pin \"switchs\[0\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[1\] " "No output dependent on input pin \"switchs\[1\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[2\] " "No output dependent on input pin \"switchs\[2\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[3\] " "No output dependent on input pin \"switchs\[3\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[4\] " "No output dependent on input pin \"switchs\[4\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[5\] " "No output dependent on input pin \"switchs\[5\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[6\] " "No output dependent on input pin \"switchs\[6\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[7\] " "No output dependent on input pin \"switchs\[7\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[8\] " "No output dependent on input pin \"switchs\[8\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchs\[9\] " "No output dependent on input pin \"switchs\[9\]\"" {  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531662651174 "|compsys_de0|switchs[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1531662651174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3103 " "Implemented 3103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531662651174 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531662651174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3001 " "Implemented 3001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531662651174 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1531662651174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531662651174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 340 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 340 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531662651280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 15 22:50:51 2018 " "Processing ended: Sun Jul 15 22:50:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531662651280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531662651280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531662651280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531662651280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531662653978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531662653978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 15 22:50:53 2018 " "Processing started: Sun Jul 15 22:50:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531662653978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531662653978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off compsys_de0 -c compsys_de0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off compsys_de0 -c compsys_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531662653978 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531662654099 ""}
{ "Info" "0" "" "Project  = compsys_de0" {  } {  } 0 0 "Project  = compsys_de0" 0 0 "Fitter" 0 0 1531662654099 ""}
{ "Info" "0" "" "Revision = compsys_de0" {  } {  } 0 0 "Revision = compsys_de0" 0 0 "Fitter" 0 0 1531662654099 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1531662654332 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "compsys_de0 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"compsys_de0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531662654384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531662654466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531662654466 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a25 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a23 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a24 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a22 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a21 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a27 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a28 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a29 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a30 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a31 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a4 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a26 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a3 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a0 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a2 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a1 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a5 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a15 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a18 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a19 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a17 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a16 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a20 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a14 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a13 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a12 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a11 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a10 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a9 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a8 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a7 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a6 " "Atom \"imem:imem_1\|altsyncram:altsyncram_component\|altsyncram_i3i1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1531662654588 "|compsys_de0|imem:imem_1|altsyncram:altsyncram_component|altsyncram_i3i1:auto_generated|ram_block1a6"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1531662654588 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531662654774 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531662654783 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531662655118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531662655118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531662655118 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531662655118 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 4173 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531662655133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 4175 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531662655133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 4177 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531662655133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 4179 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531662655133 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531662655133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531662655133 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531662655150 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 70 " "No exact pin location assignment(s) for 24 pins of 70 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[0\] " "Pin seg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[0] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[1\] " "Pin seg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[1] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[2\] " "Pin seg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[2] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[3\] " "Pin seg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[3] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[4\] " "Pin seg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[4] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[5\] " "Pin seg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[5] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[6\] " "Pin seg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[6] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[7\] " "Pin seg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg2[7] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[0\] " "Pin seg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[0] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[1\] " "Pin seg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[1] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[2\] " "Pin seg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[2] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[3\] " "Pin seg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[3] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[4\] " "Pin seg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[4] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[5\] " "Pin seg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[5] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[6\] " "Pin seg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[6] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[7\] " "Pin seg3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg3[7] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[0\] " "Pin seg4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[0] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[1\] " "Pin seg4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[1] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[2\] " "Pin seg4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[2] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[3\] " "Pin seg4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[3] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[4\] " "Pin seg4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[4] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[5\] " "Pin seg4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[5] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[6\] " "Pin seg4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[6] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[7\] " "Pin seg4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg4[7] } } } { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531662656442 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1531662656442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "compsys_de0.sdc " "Synopsys Design Constraints File file not found: 'compsys_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531662657198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531662657198 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1531662657262 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1531662657262 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531662657262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531662657534 ""}  } { { "compsys_de0.v" "" { Text "E:/compsys2018-6/fpga_de0/compsys_de0.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 0 { 0 ""} 0 4169 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531662657534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531662658257 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531662658274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531662658274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531662658274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531662658310 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531662658310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531662658310 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531662658310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531662659224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531662659224 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531662659224 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531662659258 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531662659258 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531662659258 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 27 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 15 28 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 39 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531662659273 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1531662659273 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531662659273 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531662659512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531662661280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531662662741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531662662759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531662674155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531662674155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531662675291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "E:/compsys2018-6/fpga_de0/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531662681018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531662681018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531662702061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531662702065 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531662702065 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.83 " "Total time spent on timing analysis during the Fitter is 5.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531662702176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531662702263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531662703324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531662703386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531662704183 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531662705375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/compsys2018-6/fpga_de0/output_files/compsys_de0.fit.smsg " "Generated suppressed messages file E:/compsys2018-6/fpga_de0/output_files/compsys_de0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531662707096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531662708195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 15 22:51:48 2018 " "Processing ended: Sun Jul 15 22:51:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531662708195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531662708195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531662708195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531662708195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531662710557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531662710557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 15 22:51:50 2018 " "Processing started: Sun Jul 15 22:51:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531662710557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531662710557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off compsys_de0 -c compsys_de0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off compsys_de0 -c compsys_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531662710557 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531662711950 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531662712009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531662712533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 15 22:51:52 2018 " "Processing ended: Sun Jul 15 22:51:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531662712533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531662712533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531662712533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531662712533 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531662713377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531662715011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531662715011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 15 22:51:54 2018 " "Processing started: Sun Jul 15 22:51:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531662715011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531662715011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta compsys_de0 -c compsys_de0 " "Command: quartus_sta compsys_de0 -c compsys_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531662715011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1531662715142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531662715556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531662715685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531662715685 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "compsys_de0.sdc " "Synopsys Design Constraints File file not found: 'compsys_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1531662716310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1531662716310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531662716328 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531662716328 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1531662716541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531662716541 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1531662716541 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1531662716586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1531662719024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531662719024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.003 " "Worst-case setup slack is -15.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.003          -13589.863 clk  " "  -15.003          -13589.863 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662719057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662719221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531662719231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531662719231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1160.568 clk  " "   -3.000           -1160.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662719267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662719267 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531662722215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1531662722253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1531662723515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531662723746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1531662724093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531662724093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.390 " "Worst-case setup slack is -13.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.390          -12142.334 clk  " "  -13.390          -12142.334 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662724111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662724249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531662724249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531662724265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1160.568 clk  " "   -3.000           -1160.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662724281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662724281 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531662726904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1531662727352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531662727352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.105 " "Worst-case setup slack is -8.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.105           -7125.016 clk  " "   -8.105           -7125.016 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662727367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662727515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531662727545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531662727545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1252.388 clk  " "   -3.000           -1252.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531662727559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531662727559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531662730538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531662730538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531662730730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 15 22:52:10 2018 " "Processing ended: Sun Jul 15 22:52:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531662730730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531662730730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531662730730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531662730730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531662733177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531662733177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 15 22:52:12 2018 " "Processing started: Sun Jul 15 22:52:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531662733177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531662733177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off compsys_de0 -c compsys_de0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off compsys_de0 -c compsys_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531662733177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0_6_1200mv_85c_slow.vho E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0_6_1200mv_85c_slow.vho in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662734795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0_6_1200mv_0c_slow.vho E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0_6_1200mv_0c_slow.vho in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662735454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0_min_1200mv_0c_fast.vho E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0_min_1200mv_0c_fast.vho in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662736115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0.vho E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0.vho in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662736759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0_6_1200mv_85c_vhd_slow.sdo E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0_6_1200mv_85c_vhd_slow.sdo in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662737295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0_6_1200mv_0c_vhd_slow.sdo E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0_6_1200mv_0c_vhd_slow.sdo in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662737748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0_min_1200mv_0c_vhd_fast.sdo E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0_min_1200mv_0c_vhd_fast.sdo in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662738203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compsys_de0_vhd.sdo E:/compsys2018-6/fpga_de0/simulation/modelsim/ simulation " "Generated file compsys_de0_vhd.sdo in folder \"E:/compsys2018-6/fpga_de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531662738655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531662738783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 15 22:52:18 2018 " "Processing ended: Sun Jul 15 22:52:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531662738783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531662738783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531662738783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531662738783 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 350 s " "Quartus II Full Compilation was successful. 0 errors, 350 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531662739710 ""}
