Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:36:00 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : sv_chip0_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.640ns (34.954%)  route 1.191ns (65.046%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y135        net (fo=24, unset)           0.284     5.618    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y135        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y135        FDRE (Setup_fdre_C_R)       -0.295     4.836    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.640ns (34.954%)  route 1.191ns (65.046%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y135        net (fo=24, unset)           0.284     5.618    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y135        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.836    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.640ns (34.954%)  route 1.191ns (65.046%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y135        net (fo=24, unset)           0.284     5.618    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y135        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.836    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.640ns (34.954%)  route 1.191ns (65.046%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y135        net (fo=24, unset)           0.284     5.618    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y135        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.836    tm3_vidout_red_reg[8]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.640ns (34.954%)  route 1.191ns (65.046%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y135        net (fo=24, unset)           0.284     5.618    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y135        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.836    tm3_vidout_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.640ns (34.934%)  route 1.192ns (65.066%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y136        net (fo=24, unset)           0.285     5.619    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y136        net (fo=9322, unset)         1.206     4.959    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.169    
                         clock uncertainty           -0.035     5.133    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.295     4.838    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.640ns (34.934%)  route 1.192ns (65.066%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y136        net (fo=24, unset)           0.285     5.619    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y136        net (fo=9322, unset)         1.206     4.959    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.169    
                         clock uncertainty           -0.035     5.133    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.295     4.838    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.640ns (34.934%)  route 1.192ns (65.066%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y136        net (fo=24, unset)           0.285     5.619    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y136        net (fo=9322, unset)         1.206     4.959    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.169    
                         clock uncertainty           -0.035     5.133    
    SLICE_X11Y136        FDSE (Setup_fdse_C_S)       -0.295     4.838    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDRE (Setup_fdre_C_R)       -0.295     4.836    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDRE (Setup_fdre_C_R)       -0.295     4.836    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDRE (Setup_fdre_C_R)       -0.295     4.836    tm3_vidout_green_reg[5]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDRE (Setup_fdre_C_R)       -0.295     4.836    tm3_vidout_green_reg[6]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDRE (Setup_fdre_C_R)       -0.295     4.836    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDSE (Setup_fdse_C_S)       -0.295     4.836    tm3_vidout_red_reg[4]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDSE (Setup_fdse_C_S)       -0.295     4.836    tm3_vidout_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.640ns (35.011%)  route 1.188ns (64.989%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X11Y134        net (fo=24, unset)           0.281     5.615    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y134        net (fo=9322, unset)         1.204     4.957    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.167    
                         clock uncertainty           -0.035     5.131    
    SLICE_X11Y134        FDSE (Setup_fdse_C_S)       -0.295     4.836    tm3_vidout_red_reg[6]
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.640ns (33.264%)  route 1.284ns (66.736%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 5.009 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X6Y135         net (fo=24, unset)           0.377     5.711    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y135         net (fo=9322, unset)         1.256     5.009    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.219    
                         clock uncertainty           -0.035     5.183    
    SLICE_X6Y135         FDRE (Setup_fdre_C_CE)      -0.169     5.014    depth_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.014    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.640ns (33.264%)  route 1.284ns (66.736%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 5.009 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X6Y135         net (fo=24, unset)           0.377     5.711    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y135         net (fo=9322, unset)         1.256     5.009    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.219    
                         clock uncertainty           -0.035     5.183    
    SLICE_X6Y135         FDRE (Setup_fdre_C_CE)      -0.169     5.014    depth_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.014    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.640ns (33.264%)  route 1.284ns (66.736%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 5.009 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X6Y135         net (fo=24, unset)           0.377     5.711    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y135         net (fo=9322, unset)         1.256     5.009    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.219    
                         clock uncertainty           -0.035     5.183    
    SLICE_X6Y135         FDRE (Setup_fdre_C_CE)      -0.169     5.014    depth_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.014    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.640ns (33.264%)  route 1.284ns (66.736%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 5.009 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X6Y135         net (fo=24, unset)           0.377     5.711    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y135         net (fo=9322, unset)         1.256     5.009    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.219    
                         clock uncertainty           -0.035     5.183    
    SLICE_X6Y135         FDRE (Setup_fdre_C_CE)      -0.169     5.014    depth_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.014    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 find_max_inst/res_1_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            find_max_inst/indx_2_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.741ns (37.825%)  route 1.218ns (62.175%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 4.867 - 1.500 ) 
    Source Clock Delay      (SCD):    3.674ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X6Y176         net (fo=9322, unset)         1.211     3.674    find_max_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y176         FDRE (Prop_fdre_C_Q)         0.254     3.928    find_max_inst/res_1_1_reg[0]/Q
    SLICE_X5Y186         net (fo=3, unset)            0.719     4.647    find_max_inst/res_1_1[0]
    SLICE_X5Y186         LUT4 (Prop_lut4_I0_O)        0.043     4.690    find_max_inst/res_2_1[10]_i_15/O
    SLICE_X5Y186         net (fo=1, routed)           0.000     4.690    find_max_inst/n_0_res_2_1[10]_i_15
    SLICE_X5Y186         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.941    find_max_inst/res_2_1_reg[10]_i_3/CO[3]
    SLICE_X5Y187         net (fo=1, unset)            0.000     4.941    find_max_inst/n_0_res_2_1_reg[10]_i_3
    SLICE_X5Y187         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     5.016    find_max_inst/res_2_1_reg[10]_i_2/CO[1]
    SLICE_X5Y193         net (fo=13, unset)           0.499     5.515    find_max_inst/n_2_res_2_1_reg[10]_i_2
    SLICE_X5Y193         LUT1 (Prop_lut1_I0_O)        0.118     5.633    find_max_inst/indx_2_1[1]_i_1/O
    SLICE_X5Y193         net (fo=1, routed)           0.000     5.633    find_max_inst/n_0_indx_2_1[1]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X5Y193         net (fo=9322, unset)         1.114     4.867    find_max_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.077    
                         clock uncertainty           -0.035     5.041    
    SLICE_X5Y193         FDRE (Setup_fdre_C_D)        0.032     5.073    find_max_inst/indx_2_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.640ns (37.253%)  route 1.078ns (62.747%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X10Y136        net (fo=24, unset)           0.171     5.505    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y136        net (fo=9322, unset)         1.206     4.959    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.169    
                         clock uncertainty           -0.035     5.133    
    SLICE_X10Y136        FDRE (Setup_fdre_C_CE)      -0.169     4.964    depth_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.640ns (37.253%)  route 1.078ns (62.747%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X10Y136        net (fo=24, unset)           0.171     5.505    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y136        net (fo=9322, unset)         1.206     4.959    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.169    
                         clock uncertainty           -0.035     5.133    
    SLICE_X10Y136        FDRE (Setup_fdre_C_CE)      -0.169     4.964    depth_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.640ns (37.253%)  route 1.078ns (62.747%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X10Y136        net (fo=24, unset)           0.171     5.505    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y136        net (fo=9322, unset)         1.206     4.959    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.169    
                         clock uncertainty           -0.035     5.133    
    SLICE_X10Y136        FDRE (Setup_fdre_C_CE)      -0.169     4.964    depth_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            depth_out_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.640ns (37.253%)  route 1.078ns (62.747%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X8Y136         net (fo=9322, unset)         1.324     3.787    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041    vert_reg[0]/Q
    SLICE_X7Y136         net (fo=14, unset)           0.467     4.508    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.551    tm3_vidout_red[1]_i_51/O
    SLICE_X7Y136         net (fo=1, routed)           0.000     4.551    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.802    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X7Y137         net (fo=1, unset)            0.000     4.802    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.851    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X10Y135        net (fo=2, unset)            0.440     5.291    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.334    tm3_vidout_red[9]_i_1/O
    SLICE_X10Y136        net (fo=24, unset)           0.171     5.505    n_0_tm3_vidout_red[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y136        net (fo=9322, unset)         1.206     4.959    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.169    
                         clock uncertainty           -0.035     5.133    
    SLICE_X10Y136        FDRE (Setup_fdre_C_CE)      -0.169     4.964    depth_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_19/ints_fifo_2/dout_reg[0]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.216ns (13.882%)  route 1.340ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 4.797 - 1.500 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y181         net (fo=9322, unset)         1.218     3.681    port_bus_1to0_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.216     3.897    port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/Q
    SLICE_X42Y208        net (fo=1680, unset)         1.340     5.237    inst_fir_v1_19/ints_fifo_2/vidin_new_data_scld_1_1to0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y208        net (fo=9322, unset)         1.044     4.797    inst_fir_v1_19/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.007    
                         clock uncertainty           -0.035     4.971    
    SLICE_X42Y208        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.266     4.705    inst_fir_v1_19/ints_fifo_2/dout_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          4.705    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_19/ints_fifo_2/dout_reg[1]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.216ns (13.882%)  route 1.340ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 4.797 - 1.500 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y181         net (fo=9322, unset)         1.218     3.681    port_bus_1to0_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.216     3.897    port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/Q
    SLICE_X42Y208        net (fo=1680, unset)         1.340     5.237    inst_fir_v1_19/ints_fifo_2/vidin_new_data_scld_1_1to0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y208        net (fo=9322, unset)         1.044     4.797    inst_fir_v1_19/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.007    
                         clock uncertainty           -0.035     4.971    
    SLICE_X42Y208        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.266     4.705    inst_fir_v1_19/ints_fifo_2/dout_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          4.705    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_19/ints_fifo_2/dout_reg[2]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.216ns (13.882%)  route 1.340ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 4.797 - 1.500 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y181         net (fo=9322, unset)         1.218     3.681    port_bus_1to0_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.216     3.897    port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/Q
    SLICE_X42Y208        net (fo=1680, unset)         1.340     5.237    inst_fir_v1_19/ints_fifo_2/vidin_new_data_scld_1_1to0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y208        net (fo=9322, unset)         1.044     4.797    inst_fir_v1_19/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.007    
                         clock uncertainty           -0.035     4.971    
    SLICE_X42Y208        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.266     4.705    inst_fir_v1_19/ints_fifo_2/dout_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          4.705    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_19/ints_fifo_2/dout_reg[3]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.216ns (13.882%)  route 1.340ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 4.797 - 1.500 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y181         net (fo=9322, unset)         1.218     3.681    port_bus_1to0_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.216     3.897    port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/Q
    SLICE_X42Y208        net (fo=1680, unset)         1.340     5.237    inst_fir_v1_19/ints_fifo_2/vidin_new_data_scld_1_1to0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y208        net (fo=9322, unset)         1.044     4.797    inst_fir_v1_19/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.007    
                         clock uncertainty           -0.035     4.971    
    SLICE_X42Y208        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.266     4.705    inst_fir_v1_19/ints_fifo_2/dout_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                          4.705    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_19/ints_fifo_2/dout_reg[4]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.216ns (13.882%)  route 1.340ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 4.797 - 1.500 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X7Y181         net (fo=9322, unset)         1.218     3.681    port_bus_1to0_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_fdre_C_Q)         0.216     3.897    port_bus_1to0_1_inst/vidin_new_data_scld_1_1to0_reg/Q
    SLICE_X42Y208        net (fo=1680, unset)         1.340     5.237    inst_fir_v1_19/ints_fifo_2/vidin_new_data_scld_1_1to0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AF30                                              0.000     1.500    tm3_clk_v0
    AF30                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y208        net (fo=9322, unset)         1.044     4.797    inst_fir_v1_19/ints_fifo_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.209     5.007    
                         clock uncertainty           -0.035     4.971    
    SLICE_X42Y208        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.266     4.705    inst_fir_v1_19/ints_fifo_2/dout_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                          4.705    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -0.531    




