// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_weights (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        weights_offset,
        curr_layer_in_ch,
        curr_layer_out_ch,
        curr_layer_ker_w,
        curr_layer_ker_h,
        to_r,
        ti,
        weightsbuf_0_0_V_address0,
        weightsbuf_0_0_V_ce0,
        weightsbuf_0_0_V_we0,
        weightsbuf_0_0_V_d0,
        weightsbuf_0_1_V_address0,
        weightsbuf_0_1_V_ce0,
        weightsbuf_0_1_V_we0,
        weightsbuf_0_1_V_d0,
        weightsbuf_0_2_V_address0,
        weightsbuf_0_2_V_ce0,
        weightsbuf_0_2_V_we0,
        weightsbuf_0_2_V_d0,
        weightsbuf_1_0_V_address0,
        weightsbuf_1_0_V_ce0,
        weightsbuf_1_0_V_we0,
        weightsbuf_1_0_V_d0,
        weightsbuf_1_1_V_address0,
        weightsbuf_1_1_V_ce0,
        weightsbuf_1_1_V_we0,
        weightsbuf_1_1_V_d0,
        weightsbuf_1_2_V_address0,
        weightsbuf_1_2_V_ce0,
        weightsbuf_1_2_V_we0,
        weightsbuf_1_2_V_d0,
        weightsbuf_2_0_V_address0,
        weightsbuf_2_0_V_ce0,
        weightsbuf_2_0_V_we0,
        weightsbuf_2_0_V_d0,
        weightsbuf_2_1_V_address0,
        weightsbuf_2_1_V_ce0,
        weightsbuf_2_1_V_we0,
        weightsbuf_2_1_V_d0,
        weightsbuf_2_2_V_address0,
        weightsbuf_2_2_V_ce0,
        weightsbuf_2_2_V_we0,
        weightsbuf_2_2_V_d0,
        weightsbuf_3_0_V_address0,
        weightsbuf_3_0_V_ce0,
        weightsbuf_3_0_V_we0,
        weightsbuf_3_0_V_d0,
        weightsbuf_3_1_V_address0,
        weightsbuf_3_1_V_ce0,
        weightsbuf_3_1_V_we0,
        weightsbuf_3_1_V_d0,
        weightsbuf_3_2_V_address0,
        weightsbuf_3_2_V_ce0,
        weightsbuf_3_2_V_we0,
        weightsbuf_3_2_V_d0,
        weightsbuf_4_0_V_address0,
        weightsbuf_4_0_V_ce0,
        weightsbuf_4_0_V_we0,
        weightsbuf_4_0_V_d0,
        weightsbuf_4_1_V_address0,
        weightsbuf_4_1_V_ce0,
        weightsbuf_4_1_V_we0,
        weightsbuf_4_1_V_d0,
        weightsbuf_4_2_V_address0,
        weightsbuf_4_2_V_ce0,
        weightsbuf_4_2_V_we0,
        weightsbuf_4_2_V_d0,
        weightsbuf_5_0_V_address0,
        weightsbuf_5_0_V_ce0,
        weightsbuf_5_0_V_we0,
        weightsbuf_5_0_V_d0,
        weightsbuf_5_1_V_address0,
        weightsbuf_5_1_V_ce0,
        weightsbuf_5_1_V_we0,
        weightsbuf_5_1_V_d0,
        weightsbuf_5_2_V_address0,
        weightsbuf_5_2_V_ce0,
        weightsbuf_5_2_V_we0,
        weightsbuf_5_2_V_d0,
        weightsbuf_6_0_V_address0,
        weightsbuf_6_0_V_ce0,
        weightsbuf_6_0_V_we0,
        weightsbuf_6_0_V_d0,
        weightsbuf_6_1_V_address0,
        weightsbuf_6_1_V_ce0,
        weightsbuf_6_1_V_we0,
        weightsbuf_6_1_V_d0,
        weightsbuf_6_2_V_address0,
        weightsbuf_6_2_V_ce0,
        weightsbuf_6_2_V_we0,
        weightsbuf_6_2_V_d0,
        weightsbuf_7_0_V_address0,
        weightsbuf_7_0_V_ce0,
        weightsbuf_7_0_V_we0,
        weightsbuf_7_0_V_d0,
        weightsbuf_7_1_V_address0,
        weightsbuf_7_1_V_ce0,
        weightsbuf_7_1_V_we0,
        weightsbuf_7_1_V_d0,
        weightsbuf_7_2_V_address0,
        weightsbuf_7_2_V_ce0,
        weightsbuf_7_2_V_we0,
        weightsbuf_7_2_V_d0,
        weightsbuf_8_0_V_address0,
        weightsbuf_8_0_V_ce0,
        weightsbuf_8_0_V_we0,
        weightsbuf_8_0_V_d0,
        weightsbuf_8_1_V_address0,
        weightsbuf_8_1_V_ce0,
        weightsbuf_8_1_V_we0,
        weightsbuf_8_1_V_d0,
        weightsbuf_8_2_V_address0,
        weightsbuf_8_2_V_ce0,
        weightsbuf_8_2_V_we0,
        weightsbuf_8_2_V_d0,
        weightsbuf_9_0_V_address0,
        weightsbuf_9_0_V_ce0,
        weightsbuf_9_0_V_we0,
        weightsbuf_9_0_V_d0,
        weightsbuf_9_1_V_address0,
        weightsbuf_9_1_V_ce0,
        weightsbuf_9_1_V_we0,
        weightsbuf_9_1_V_d0,
        weightsbuf_9_2_V_address0,
        weightsbuf_9_2_V_ce0,
        weightsbuf_9_2_V_we0,
        weightsbuf_9_2_V_d0,
        weightsbuf_10_0_V_address0,
        weightsbuf_10_0_V_ce0,
        weightsbuf_10_0_V_we0,
        weightsbuf_10_0_V_d0,
        weightsbuf_10_1_V_address0,
        weightsbuf_10_1_V_ce0,
        weightsbuf_10_1_V_we0,
        weightsbuf_10_1_V_d0,
        weightsbuf_10_2_V_address0,
        weightsbuf_10_2_V_ce0,
        weightsbuf_10_2_V_we0,
        weightsbuf_10_2_V_d0,
        weightsbuf_11_0_V_address0,
        weightsbuf_11_0_V_ce0,
        weightsbuf_11_0_V_we0,
        weightsbuf_11_0_V_d0,
        weightsbuf_11_1_V_address0,
        weightsbuf_11_1_V_ce0,
        weightsbuf_11_1_V_we0,
        weightsbuf_11_1_V_d0,
        weightsbuf_11_2_V_address0,
        weightsbuf_11_2_V_ce0,
        weightsbuf_11_2_V_we0,
        weightsbuf_11_2_V_d0,
        weightsbuf_12_0_V_address0,
        weightsbuf_12_0_V_ce0,
        weightsbuf_12_0_V_we0,
        weightsbuf_12_0_V_d0,
        weightsbuf_12_1_V_address0,
        weightsbuf_12_1_V_ce0,
        weightsbuf_12_1_V_we0,
        weightsbuf_12_1_V_d0,
        weightsbuf_12_2_V_address0,
        weightsbuf_12_2_V_ce0,
        weightsbuf_12_2_V_we0,
        weightsbuf_12_2_V_d0,
        weightsbuf_13_0_V_address0,
        weightsbuf_13_0_V_ce0,
        weightsbuf_13_0_V_we0,
        weightsbuf_13_0_V_d0,
        weightsbuf_13_1_V_address0,
        weightsbuf_13_1_V_ce0,
        weightsbuf_13_1_V_we0,
        weightsbuf_13_1_V_d0,
        weightsbuf_13_2_V_address0,
        weightsbuf_13_2_V_ce0,
        weightsbuf_13_2_V_we0,
        weightsbuf_13_2_V_d0,
        weightsbuf_14_0_V_address0,
        weightsbuf_14_0_V_ce0,
        weightsbuf_14_0_V_we0,
        weightsbuf_14_0_V_d0,
        weightsbuf_14_1_V_address0,
        weightsbuf_14_1_V_ce0,
        weightsbuf_14_1_V_we0,
        weightsbuf_14_1_V_d0,
        weightsbuf_14_2_V_address0,
        weightsbuf_14_2_V_ce0,
        weightsbuf_14_2_V_we0,
        weightsbuf_14_2_V_d0,
        weightsbuf_15_0_V_address0,
        weightsbuf_15_0_V_ce0,
        weightsbuf_15_0_V_we0,
        weightsbuf_15_0_V_d0,
        weightsbuf_15_1_V_address0,
        weightsbuf_15_1_V_ce0,
        weightsbuf_15_1_V_we0,
        weightsbuf_15_1_V_d0,
        weightsbuf_15_2_V_address0,
        weightsbuf_15_2_V_ce0,
        weightsbuf_15_2_V_we0,
        weightsbuf_15_2_V_d0,
        weightsbuf_16_0_V_address0,
        weightsbuf_16_0_V_ce0,
        weightsbuf_16_0_V_we0,
        weightsbuf_16_0_V_d0,
        weightsbuf_16_1_V_address0,
        weightsbuf_16_1_V_ce0,
        weightsbuf_16_1_V_we0,
        weightsbuf_16_1_V_d0,
        weightsbuf_16_2_V_address0,
        weightsbuf_16_2_V_ce0,
        weightsbuf_16_2_V_we0,
        weightsbuf_16_2_V_d0,
        weightsbuf_17_0_V_address0,
        weightsbuf_17_0_V_ce0,
        weightsbuf_17_0_V_we0,
        weightsbuf_17_0_V_d0,
        weightsbuf_17_1_V_address0,
        weightsbuf_17_1_V_ce0,
        weightsbuf_17_1_V_we0,
        weightsbuf_17_1_V_d0,
        weightsbuf_17_2_V_address0,
        weightsbuf_17_2_V_ce0,
        weightsbuf_17_2_V_we0,
        weightsbuf_17_2_V_d0,
        weightsbuf_18_0_V_address0,
        weightsbuf_18_0_V_ce0,
        weightsbuf_18_0_V_we0,
        weightsbuf_18_0_V_d0,
        weightsbuf_18_1_V_address0,
        weightsbuf_18_1_V_ce0,
        weightsbuf_18_1_V_we0,
        weightsbuf_18_1_V_d0,
        weightsbuf_18_2_V_address0,
        weightsbuf_18_2_V_ce0,
        weightsbuf_18_2_V_we0,
        weightsbuf_18_2_V_d0,
        weightsbuf_19_0_V_address0,
        weightsbuf_19_0_V_ce0,
        weightsbuf_19_0_V_we0,
        weightsbuf_19_0_V_d0,
        weightsbuf_19_1_V_address0,
        weightsbuf_19_1_V_ce0,
        weightsbuf_19_1_V_we0,
        weightsbuf_19_1_V_d0,
        weightsbuf_19_2_V_address0,
        weightsbuf_19_2_V_ce0,
        weightsbuf_19_2_V_we0,
        weightsbuf_19_2_V_d0,
        weightsbuf_20_0_V_address0,
        weightsbuf_20_0_V_ce0,
        weightsbuf_20_0_V_we0,
        weightsbuf_20_0_V_d0,
        weightsbuf_20_1_V_address0,
        weightsbuf_20_1_V_ce0,
        weightsbuf_20_1_V_we0,
        weightsbuf_20_1_V_d0,
        weightsbuf_20_2_V_address0,
        weightsbuf_20_2_V_ce0,
        weightsbuf_20_2_V_we0,
        weightsbuf_20_2_V_d0,
        weightsbuf_21_0_V_address0,
        weightsbuf_21_0_V_ce0,
        weightsbuf_21_0_V_we0,
        weightsbuf_21_0_V_d0,
        weightsbuf_21_1_V_address0,
        weightsbuf_21_1_V_ce0,
        weightsbuf_21_1_V_we0,
        weightsbuf_21_1_V_d0,
        weightsbuf_21_2_V_address0,
        weightsbuf_21_2_V_ce0,
        weightsbuf_21_2_V_we0,
        weightsbuf_21_2_V_d0,
        weightsbuf_22_0_V_address0,
        weightsbuf_22_0_V_ce0,
        weightsbuf_22_0_V_we0,
        weightsbuf_22_0_V_d0,
        weightsbuf_22_1_V_address0,
        weightsbuf_22_1_V_ce0,
        weightsbuf_22_1_V_we0,
        weightsbuf_22_1_V_d0,
        weightsbuf_22_2_V_address0,
        weightsbuf_22_2_V_ce0,
        weightsbuf_22_2_V_we0,
        weightsbuf_22_2_V_d0,
        weightsbuf_23_0_V_address0,
        weightsbuf_23_0_V_ce0,
        weightsbuf_23_0_V_we0,
        weightsbuf_23_0_V_d0,
        weightsbuf_23_1_V_address0,
        weightsbuf_23_1_V_ce0,
        weightsbuf_23_1_V_we0,
        weightsbuf_23_1_V_d0,
        weightsbuf_23_2_V_address0,
        weightsbuf_23_2_V_ce0,
        weightsbuf_23_2_V_we0,
        weightsbuf_23_2_V_d0,
        weightsbuf_24_0_V_address0,
        weightsbuf_24_0_V_ce0,
        weightsbuf_24_0_V_we0,
        weightsbuf_24_0_V_d0,
        weightsbuf_24_1_V_address0,
        weightsbuf_24_1_V_ce0,
        weightsbuf_24_1_V_we0,
        weightsbuf_24_1_V_d0,
        weightsbuf_24_2_V_address0,
        weightsbuf_24_2_V_ce0,
        weightsbuf_24_2_V_we0,
        weightsbuf_24_2_V_d0,
        weightsbuf_25_0_V_address0,
        weightsbuf_25_0_V_ce0,
        weightsbuf_25_0_V_we0,
        weightsbuf_25_0_V_d0,
        weightsbuf_25_1_V_address0,
        weightsbuf_25_1_V_ce0,
        weightsbuf_25_1_V_we0,
        weightsbuf_25_1_V_d0,
        weightsbuf_25_2_V_address0,
        weightsbuf_25_2_V_ce0,
        weightsbuf_25_2_V_we0,
        weightsbuf_25_2_V_d0,
        weightsbuf_26_0_V_address0,
        weightsbuf_26_0_V_ce0,
        weightsbuf_26_0_V_we0,
        weightsbuf_26_0_V_d0,
        weightsbuf_26_1_V_address0,
        weightsbuf_26_1_V_ce0,
        weightsbuf_26_1_V_we0,
        weightsbuf_26_1_V_d0,
        weightsbuf_26_2_V_address0,
        weightsbuf_26_2_V_ce0,
        weightsbuf_26_2_V_we0,
        weightsbuf_26_2_V_d0,
        weightsbuf_27_0_V_address0,
        weightsbuf_27_0_V_ce0,
        weightsbuf_27_0_V_we0,
        weightsbuf_27_0_V_d0,
        weightsbuf_27_1_V_address0,
        weightsbuf_27_1_V_ce0,
        weightsbuf_27_1_V_we0,
        weightsbuf_27_1_V_d0,
        weightsbuf_27_2_V_address0,
        weightsbuf_27_2_V_ce0,
        weightsbuf_27_2_V_we0,
        weightsbuf_27_2_V_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state21 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [31:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [31:0] m_axi_weights_WDATA;
output  [3:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [31:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [31:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [29:0] weights_offset;
input  [15:0] curr_layer_in_ch;
input  [15:0] curr_layer_out_ch;
input  [15:0] curr_layer_ker_w;
input  [15:0] curr_layer_ker_h;
input  [31:0] to_r;
input  [31:0] ti;
output  [3:0] weightsbuf_0_0_V_address0;
output   weightsbuf_0_0_V_ce0;
output   weightsbuf_0_0_V_we0;
output  [17:0] weightsbuf_0_0_V_d0;
output  [3:0] weightsbuf_0_1_V_address0;
output   weightsbuf_0_1_V_ce0;
output   weightsbuf_0_1_V_we0;
output  [17:0] weightsbuf_0_1_V_d0;
output  [3:0] weightsbuf_0_2_V_address0;
output   weightsbuf_0_2_V_ce0;
output   weightsbuf_0_2_V_we0;
output  [17:0] weightsbuf_0_2_V_d0;
output  [3:0] weightsbuf_1_0_V_address0;
output   weightsbuf_1_0_V_ce0;
output   weightsbuf_1_0_V_we0;
output  [17:0] weightsbuf_1_0_V_d0;
output  [3:0] weightsbuf_1_1_V_address0;
output   weightsbuf_1_1_V_ce0;
output   weightsbuf_1_1_V_we0;
output  [17:0] weightsbuf_1_1_V_d0;
output  [3:0] weightsbuf_1_2_V_address0;
output   weightsbuf_1_2_V_ce0;
output   weightsbuf_1_2_V_we0;
output  [17:0] weightsbuf_1_2_V_d0;
output  [3:0] weightsbuf_2_0_V_address0;
output   weightsbuf_2_0_V_ce0;
output   weightsbuf_2_0_V_we0;
output  [17:0] weightsbuf_2_0_V_d0;
output  [3:0] weightsbuf_2_1_V_address0;
output   weightsbuf_2_1_V_ce0;
output   weightsbuf_2_1_V_we0;
output  [17:0] weightsbuf_2_1_V_d0;
output  [3:0] weightsbuf_2_2_V_address0;
output   weightsbuf_2_2_V_ce0;
output   weightsbuf_2_2_V_we0;
output  [17:0] weightsbuf_2_2_V_d0;
output  [3:0] weightsbuf_3_0_V_address0;
output   weightsbuf_3_0_V_ce0;
output   weightsbuf_3_0_V_we0;
output  [17:0] weightsbuf_3_0_V_d0;
output  [3:0] weightsbuf_3_1_V_address0;
output   weightsbuf_3_1_V_ce0;
output   weightsbuf_3_1_V_we0;
output  [17:0] weightsbuf_3_1_V_d0;
output  [3:0] weightsbuf_3_2_V_address0;
output   weightsbuf_3_2_V_ce0;
output   weightsbuf_3_2_V_we0;
output  [17:0] weightsbuf_3_2_V_d0;
output  [3:0] weightsbuf_4_0_V_address0;
output   weightsbuf_4_0_V_ce0;
output   weightsbuf_4_0_V_we0;
output  [17:0] weightsbuf_4_0_V_d0;
output  [3:0] weightsbuf_4_1_V_address0;
output   weightsbuf_4_1_V_ce0;
output   weightsbuf_4_1_V_we0;
output  [17:0] weightsbuf_4_1_V_d0;
output  [3:0] weightsbuf_4_2_V_address0;
output   weightsbuf_4_2_V_ce0;
output   weightsbuf_4_2_V_we0;
output  [17:0] weightsbuf_4_2_V_d0;
output  [3:0] weightsbuf_5_0_V_address0;
output   weightsbuf_5_0_V_ce0;
output   weightsbuf_5_0_V_we0;
output  [17:0] weightsbuf_5_0_V_d0;
output  [3:0] weightsbuf_5_1_V_address0;
output   weightsbuf_5_1_V_ce0;
output   weightsbuf_5_1_V_we0;
output  [17:0] weightsbuf_5_1_V_d0;
output  [3:0] weightsbuf_5_2_V_address0;
output   weightsbuf_5_2_V_ce0;
output   weightsbuf_5_2_V_we0;
output  [17:0] weightsbuf_5_2_V_d0;
output  [3:0] weightsbuf_6_0_V_address0;
output   weightsbuf_6_0_V_ce0;
output   weightsbuf_6_0_V_we0;
output  [17:0] weightsbuf_6_0_V_d0;
output  [3:0] weightsbuf_6_1_V_address0;
output   weightsbuf_6_1_V_ce0;
output   weightsbuf_6_1_V_we0;
output  [17:0] weightsbuf_6_1_V_d0;
output  [3:0] weightsbuf_6_2_V_address0;
output   weightsbuf_6_2_V_ce0;
output   weightsbuf_6_2_V_we0;
output  [17:0] weightsbuf_6_2_V_d0;
output  [3:0] weightsbuf_7_0_V_address0;
output   weightsbuf_7_0_V_ce0;
output   weightsbuf_7_0_V_we0;
output  [17:0] weightsbuf_7_0_V_d0;
output  [3:0] weightsbuf_7_1_V_address0;
output   weightsbuf_7_1_V_ce0;
output   weightsbuf_7_1_V_we0;
output  [17:0] weightsbuf_7_1_V_d0;
output  [3:0] weightsbuf_7_2_V_address0;
output   weightsbuf_7_2_V_ce0;
output   weightsbuf_7_2_V_we0;
output  [17:0] weightsbuf_7_2_V_d0;
output  [3:0] weightsbuf_8_0_V_address0;
output   weightsbuf_8_0_V_ce0;
output   weightsbuf_8_0_V_we0;
output  [17:0] weightsbuf_8_0_V_d0;
output  [3:0] weightsbuf_8_1_V_address0;
output   weightsbuf_8_1_V_ce0;
output   weightsbuf_8_1_V_we0;
output  [17:0] weightsbuf_8_1_V_d0;
output  [3:0] weightsbuf_8_2_V_address0;
output   weightsbuf_8_2_V_ce0;
output   weightsbuf_8_2_V_we0;
output  [17:0] weightsbuf_8_2_V_d0;
output  [3:0] weightsbuf_9_0_V_address0;
output   weightsbuf_9_0_V_ce0;
output   weightsbuf_9_0_V_we0;
output  [17:0] weightsbuf_9_0_V_d0;
output  [3:0] weightsbuf_9_1_V_address0;
output   weightsbuf_9_1_V_ce0;
output   weightsbuf_9_1_V_we0;
output  [17:0] weightsbuf_9_1_V_d0;
output  [3:0] weightsbuf_9_2_V_address0;
output   weightsbuf_9_2_V_ce0;
output   weightsbuf_9_2_V_we0;
output  [17:0] weightsbuf_9_2_V_d0;
output  [3:0] weightsbuf_10_0_V_address0;
output   weightsbuf_10_0_V_ce0;
output   weightsbuf_10_0_V_we0;
output  [17:0] weightsbuf_10_0_V_d0;
output  [3:0] weightsbuf_10_1_V_address0;
output   weightsbuf_10_1_V_ce0;
output   weightsbuf_10_1_V_we0;
output  [17:0] weightsbuf_10_1_V_d0;
output  [3:0] weightsbuf_10_2_V_address0;
output   weightsbuf_10_2_V_ce0;
output   weightsbuf_10_2_V_we0;
output  [17:0] weightsbuf_10_2_V_d0;
output  [3:0] weightsbuf_11_0_V_address0;
output   weightsbuf_11_0_V_ce0;
output   weightsbuf_11_0_V_we0;
output  [17:0] weightsbuf_11_0_V_d0;
output  [3:0] weightsbuf_11_1_V_address0;
output   weightsbuf_11_1_V_ce0;
output   weightsbuf_11_1_V_we0;
output  [17:0] weightsbuf_11_1_V_d0;
output  [3:0] weightsbuf_11_2_V_address0;
output   weightsbuf_11_2_V_ce0;
output   weightsbuf_11_2_V_we0;
output  [17:0] weightsbuf_11_2_V_d0;
output  [3:0] weightsbuf_12_0_V_address0;
output   weightsbuf_12_0_V_ce0;
output   weightsbuf_12_0_V_we0;
output  [17:0] weightsbuf_12_0_V_d0;
output  [3:0] weightsbuf_12_1_V_address0;
output   weightsbuf_12_1_V_ce0;
output   weightsbuf_12_1_V_we0;
output  [17:0] weightsbuf_12_1_V_d0;
output  [3:0] weightsbuf_12_2_V_address0;
output   weightsbuf_12_2_V_ce0;
output   weightsbuf_12_2_V_we0;
output  [17:0] weightsbuf_12_2_V_d0;
output  [3:0] weightsbuf_13_0_V_address0;
output   weightsbuf_13_0_V_ce0;
output   weightsbuf_13_0_V_we0;
output  [17:0] weightsbuf_13_0_V_d0;
output  [3:0] weightsbuf_13_1_V_address0;
output   weightsbuf_13_1_V_ce0;
output   weightsbuf_13_1_V_we0;
output  [17:0] weightsbuf_13_1_V_d0;
output  [3:0] weightsbuf_13_2_V_address0;
output   weightsbuf_13_2_V_ce0;
output   weightsbuf_13_2_V_we0;
output  [17:0] weightsbuf_13_2_V_d0;
output  [3:0] weightsbuf_14_0_V_address0;
output   weightsbuf_14_0_V_ce0;
output   weightsbuf_14_0_V_we0;
output  [17:0] weightsbuf_14_0_V_d0;
output  [3:0] weightsbuf_14_1_V_address0;
output   weightsbuf_14_1_V_ce0;
output   weightsbuf_14_1_V_we0;
output  [17:0] weightsbuf_14_1_V_d0;
output  [3:0] weightsbuf_14_2_V_address0;
output   weightsbuf_14_2_V_ce0;
output   weightsbuf_14_2_V_we0;
output  [17:0] weightsbuf_14_2_V_d0;
output  [3:0] weightsbuf_15_0_V_address0;
output   weightsbuf_15_0_V_ce0;
output   weightsbuf_15_0_V_we0;
output  [17:0] weightsbuf_15_0_V_d0;
output  [3:0] weightsbuf_15_1_V_address0;
output   weightsbuf_15_1_V_ce0;
output   weightsbuf_15_1_V_we0;
output  [17:0] weightsbuf_15_1_V_d0;
output  [3:0] weightsbuf_15_2_V_address0;
output   weightsbuf_15_2_V_ce0;
output   weightsbuf_15_2_V_we0;
output  [17:0] weightsbuf_15_2_V_d0;
output  [3:0] weightsbuf_16_0_V_address0;
output   weightsbuf_16_0_V_ce0;
output   weightsbuf_16_0_V_we0;
output  [17:0] weightsbuf_16_0_V_d0;
output  [3:0] weightsbuf_16_1_V_address0;
output   weightsbuf_16_1_V_ce0;
output   weightsbuf_16_1_V_we0;
output  [17:0] weightsbuf_16_1_V_d0;
output  [3:0] weightsbuf_16_2_V_address0;
output   weightsbuf_16_2_V_ce0;
output   weightsbuf_16_2_V_we0;
output  [17:0] weightsbuf_16_2_V_d0;
output  [3:0] weightsbuf_17_0_V_address0;
output   weightsbuf_17_0_V_ce0;
output   weightsbuf_17_0_V_we0;
output  [17:0] weightsbuf_17_0_V_d0;
output  [3:0] weightsbuf_17_1_V_address0;
output   weightsbuf_17_1_V_ce0;
output   weightsbuf_17_1_V_we0;
output  [17:0] weightsbuf_17_1_V_d0;
output  [3:0] weightsbuf_17_2_V_address0;
output   weightsbuf_17_2_V_ce0;
output   weightsbuf_17_2_V_we0;
output  [17:0] weightsbuf_17_2_V_d0;
output  [3:0] weightsbuf_18_0_V_address0;
output   weightsbuf_18_0_V_ce0;
output   weightsbuf_18_0_V_we0;
output  [17:0] weightsbuf_18_0_V_d0;
output  [3:0] weightsbuf_18_1_V_address0;
output   weightsbuf_18_1_V_ce0;
output   weightsbuf_18_1_V_we0;
output  [17:0] weightsbuf_18_1_V_d0;
output  [3:0] weightsbuf_18_2_V_address0;
output   weightsbuf_18_2_V_ce0;
output   weightsbuf_18_2_V_we0;
output  [17:0] weightsbuf_18_2_V_d0;
output  [3:0] weightsbuf_19_0_V_address0;
output   weightsbuf_19_0_V_ce0;
output   weightsbuf_19_0_V_we0;
output  [17:0] weightsbuf_19_0_V_d0;
output  [3:0] weightsbuf_19_1_V_address0;
output   weightsbuf_19_1_V_ce0;
output   weightsbuf_19_1_V_we0;
output  [17:0] weightsbuf_19_1_V_d0;
output  [3:0] weightsbuf_19_2_V_address0;
output   weightsbuf_19_2_V_ce0;
output   weightsbuf_19_2_V_we0;
output  [17:0] weightsbuf_19_2_V_d0;
output  [3:0] weightsbuf_20_0_V_address0;
output   weightsbuf_20_0_V_ce0;
output   weightsbuf_20_0_V_we0;
output  [17:0] weightsbuf_20_0_V_d0;
output  [3:0] weightsbuf_20_1_V_address0;
output   weightsbuf_20_1_V_ce0;
output   weightsbuf_20_1_V_we0;
output  [17:0] weightsbuf_20_1_V_d0;
output  [3:0] weightsbuf_20_2_V_address0;
output   weightsbuf_20_2_V_ce0;
output   weightsbuf_20_2_V_we0;
output  [17:0] weightsbuf_20_2_V_d0;
output  [3:0] weightsbuf_21_0_V_address0;
output   weightsbuf_21_0_V_ce0;
output   weightsbuf_21_0_V_we0;
output  [17:0] weightsbuf_21_0_V_d0;
output  [3:0] weightsbuf_21_1_V_address0;
output   weightsbuf_21_1_V_ce0;
output   weightsbuf_21_1_V_we0;
output  [17:0] weightsbuf_21_1_V_d0;
output  [3:0] weightsbuf_21_2_V_address0;
output   weightsbuf_21_2_V_ce0;
output   weightsbuf_21_2_V_we0;
output  [17:0] weightsbuf_21_2_V_d0;
output  [3:0] weightsbuf_22_0_V_address0;
output   weightsbuf_22_0_V_ce0;
output   weightsbuf_22_0_V_we0;
output  [17:0] weightsbuf_22_0_V_d0;
output  [3:0] weightsbuf_22_1_V_address0;
output   weightsbuf_22_1_V_ce0;
output   weightsbuf_22_1_V_we0;
output  [17:0] weightsbuf_22_1_V_d0;
output  [3:0] weightsbuf_22_2_V_address0;
output   weightsbuf_22_2_V_ce0;
output   weightsbuf_22_2_V_we0;
output  [17:0] weightsbuf_22_2_V_d0;
output  [3:0] weightsbuf_23_0_V_address0;
output   weightsbuf_23_0_V_ce0;
output   weightsbuf_23_0_V_we0;
output  [17:0] weightsbuf_23_0_V_d0;
output  [3:0] weightsbuf_23_1_V_address0;
output   weightsbuf_23_1_V_ce0;
output   weightsbuf_23_1_V_we0;
output  [17:0] weightsbuf_23_1_V_d0;
output  [3:0] weightsbuf_23_2_V_address0;
output   weightsbuf_23_2_V_ce0;
output   weightsbuf_23_2_V_we0;
output  [17:0] weightsbuf_23_2_V_d0;
output  [3:0] weightsbuf_24_0_V_address0;
output   weightsbuf_24_0_V_ce0;
output   weightsbuf_24_0_V_we0;
output  [17:0] weightsbuf_24_0_V_d0;
output  [3:0] weightsbuf_24_1_V_address0;
output   weightsbuf_24_1_V_ce0;
output   weightsbuf_24_1_V_we0;
output  [17:0] weightsbuf_24_1_V_d0;
output  [3:0] weightsbuf_24_2_V_address0;
output   weightsbuf_24_2_V_ce0;
output   weightsbuf_24_2_V_we0;
output  [17:0] weightsbuf_24_2_V_d0;
output  [3:0] weightsbuf_25_0_V_address0;
output   weightsbuf_25_0_V_ce0;
output   weightsbuf_25_0_V_we0;
output  [17:0] weightsbuf_25_0_V_d0;
output  [3:0] weightsbuf_25_1_V_address0;
output   weightsbuf_25_1_V_ce0;
output   weightsbuf_25_1_V_we0;
output  [17:0] weightsbuf_25_1_V_d0;
output  [3:0] weightsbuf_25_2_V_address0;
output   weightsbuf_25_2_V_ce0;
output   weightsbuf_25_2_V_we0;
output  [17:0] weightsbuf_25_2_V_d0;
output  [3:0] weightsbuf_26_0_V_address0;
output   weightsbuf_26_0_V_ce0;
output   weightsbuf_26_0_V_we0;
output  [17:0] weightsbuf_26_0_V_d0;
output  [3:0] weightsbuf_26_1_V_address0;
output   weightsbuf_26_1_V_ce0;
output   weightsbuf_26_1_V_we0;
output  [17:0] weightsbuf_26_1_V_d0;
output  [3:0] weightsbuf_26_2_V_address0;
output   weightsbuf_26_2_V_ce0;
output   weightsbuf_26_2_V_we0;
output  [17:0] weightsbuf_26_2_V_d0;
output  [3:0] weightsbuf_27_0_V_address0;
output   weightsbuf_27_0_V_ce0;
output   weightsbuf_27_0_V_we0;
output  [17:0] weightsbuf_27_0_V_d0;
output  [3:0] weightsbuf_27_1_V_address0;
output   weightsbuf_27_1_V_ce0;
output   weightsbuf_27_1_V_we0;
output  [17:0] weightsbuf_27_1_V_d0;
output  [3:0] weightsbuf_27_2_V_address0;
output   weightsbuf_27_2_V_ce0;
output   weightsbuf_27_2_V_we0;
output  [17:0] weightsbuf_27_2_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_weights_ARVALID;
reg m_axi_weights_RREADY;
reg weightsbuf_0_0_V_ce0;
reg weightsbuf_0_0_V_we0;
reg weightsbuf_0_1_V_ce0;
reg weightsbuf_0_1_V_we0;
reg weightsbuf_0_2_V_ce0;
reg weightsbuf_0_2_V_we0;
reg weightsbuf_1_0_V_ce0;
reg weightsbuf_1_0_V_we0;
reg weightsbuf_1_1_V_ce0;
reg weightsbuf_1_1_V_we0;
reg weightsbuf_1_2_V_ce0;
reg weightsbuf_1_2_V_we0;
reg weightsbuf_2_0_V_ce0;
reg weightsbuf_2_0_V_we0;
reg weightsbuf_2_1_V_ce0;
reg weightsbuf_2_1_V_we0;
reg weightsbuf_2_2_V_ce0;
reg weightsbuf_2_2_V_we0;
reg weightsbuf_3_0_V_ce0;
reg weightsbuf_3_0_V_we0;
reg weightsbuf_3_1_V_ce0;
reg weightsbuf_3_1_V_we0;
reg weightsbuf_3_2_V_ce0;
reg weightsbuf_3_2_V_we0;
reg weightsbuf_4_0_V_ce0;
reg weightsbuf_4_0_V_we0;
reg weightsbuf_4_1_V_ce0;
reg weightsbuf_4_1_V_we0;
reg weightsbuf_4_2_V_ce0;
reg weightsbuf_4_2_V_we0;
reg weightsbuf_5_0_V_ce0;
reg weightsbuf_5_0_V_we0;
reg weightsbuf_5_1_V_ce0;
reg weightsbuf_5_1_V_we0;
reg weightsbuf_5_2_V_ce0;
reg weightsbuf_5_2_V_we0;
reg weightsbuf_6_0_V_ce0;
reg weightsbuf_6_0_V_we0;
reg weightsbuf_6_1_V_ce0;
reg weightsbuf_6_1_V_we0;
reg weightsbuf_6_2_V_ce0;
reg weightsbuf_6_2_V_we0;
reg weightsbuf_7_0_V_ce0;
reg weightsbuf_7_0_V_we0;
reg weightsbuf_7_1_V_ce0;
reg weightsbuf_7_1_V_we0;
reg weightsbuf_7_2_V_ce0;
reg weightsbuf_7_2_V_we0;
reg weightsbuf_8_0_V_ce0;
reg weightsbuf_8_0_V_we0;
reg weightsbuf_8_1_V_ce0;
reg weightsbuf_8_1_V_we0;
reg weightsbuf_8_2_V_ce0;
reg weightsbuf_8_2_V_we0;
reg weightsbuf_9_0_V_ce0;
reg weightsbuf_9_0_V_we0;
reg weightsbuf_9_1_V_ce0;
reg weightsbuf_9_1_V_we0;
reg weightsbuf_9_2_V_ce0;
reg weightsbuf_9_2_V_we0;
reg weightsbuf_10_0_V_ce0;
reg weightsbuf_10_0_V_we0;
reg weightsbuf_10_1_V_ce0;
reg weightsbuf_10_1_V_we0;
reg weightsbuf_10_2_V_ce0;
reg weightsbuf_10_2_V_we0;
reg weightsbuf_11_0_V_ce0;
reg weightsbuf_11_0_V_we0;
reg weightsbuf_11_1_V_ce0;
reg weightsbuf_11_1_V_we0;
reg weightsbuf_11_2_V_ce0;
reg weightsbuf_11_2_V_we0;
reg weightsbuf_12_0_V_ce0;
reg weightsbuf_12_0_V_we0;
reg weightsbuf_12_1_V_ce0;
reg weightsbuf_12_1_V_we0;
reg weightsbuf_12_2_V_ce0;
reg weightsbuf_12_2_V_we0;
reg weightsbuf_13_0_V_ce0;
reg weightsbuf_13_0_V_we0;
reg weightsbuf_13_1_V_ce0;
reg weightsbuf_13_1_V_we0;
reg weightsbuf_13_2_V_ce0;
reg weightsbuf_13_2_V_we0;
reg weightsbuf_14_0_V_ce0;
reg weightsbuf_14_0_V_we0;
reg weightsbuf_14_1_V_ce0;
reg weightsbuf_14_1_V_we0;
reg weightsbuf_14_2_V_ce0;
reg weightsbuf_14_2_V_we0;
reg weightsbuf_15_0_V_ce0;
reg weightsbuf_15_0_V_we0;
reg weightsbuf_15_1_V_ce0;
reg weightsbuf_15_1_V_we0;
reg weightsbuf_15_2_V_ce0;
reg weightsbuf_15_2_V_we0;
reg weightsbuf_16_0_V_ce0;
reg weightsbuf_16_0_V_we0;
reg weightsbuf_16_1_V_ce0;
reg weightsbuf_16_1_V_we0;
reg weightsbuf_16_2_V_ce0;
reg weightsbuf_16_2_V_we0;
reg weightsbuf_17_0_V_ce0;
reg weightsbuf_17_0_V_we0;
reg weightsbuf_17_1_V_ce0;
reg weightsbuf_17_1_V_we0;
reg weightsbuf_17_2_V_ce0;
reg weightsbuf_17_2_V_we0;
reg weightsbuf_18_0_V_ce0;
reg weightsbuf_18_0_V_we0;
reg weightsbuf_18_1_V_ce0;
reg weightsbuf_18_1_V_we0;
reg weightsbuf_18_2_V_ce0;
reg weightsbuf_18_2_V_we0;
reg weightsbuf_19_0_V_ce0;
reg weightsbuf_19_0_V_we0;
reg weightsbuf_19_1_V_ce0;
reg weightsbuf_19_1_V_we0;
reg weightsbuf_19_2_V_ce0;
reg weightsbuf_19_2_V_we0;
reg weightsbuf_20_0_V_ce0;
reg weightsbuf_20_0_V_we0;
reg weightsbuf_20_1_V_ce0;
reg weightsbuf_20_1_V_we0;
reg weightsbuf_20_2_V_ce0;
reg weightsbuf_20_2_V_we0;
reg weightsbuf_21_0_V_ce0;
reg weightsbuf_21_0_V_we0;
reg weightsbuf_21_1_V_ce0;
reg weightsbuf_21_1_V_we0;
reg weightsbuf_21_2_V_ce0;
reg weightsbuf_21_2_V_we0;
reg weightsbuf_22_0_V_ce0;
reg weightsbuf_22_0_V_we0;
reg weightsbuf_22_1_V_ce0;
reg weightsbuf_22_1_V_we0;
reg weightsbuf_22_2_V_ce0;
reg weightsbuf_22_2_V_we0;
reg weightsbuf_23_0_V_ce0;
reg weightsbuf_23_0_V_we0;
reg weightsbuf_23_1_V_ce0;
reg weightsbuf_23_1_V_we0;
reg weightsbuf_23_2_V_ce0;
reg weightsbuf_23_2_V_we0;
reg weightsbuf_24_0_V_ce0;
reg weightsbuf_24_0_V_we0;
reg weightsbuf_24_1_V_ce0;
reg weightsbuf_24_1_V_we0;
reg weightsbuf_24_2_V_ce0;
reg weightsbuf_24_2_V_we0;
reg weightsbuf_25_0_V_ce0;
reg weightsbuf_25_0_V_we0;
reg weightsbuf_25_1_V_ce0;
reg weightsbuf_25_1_V_we0;
reg weightsbuf_25_2_V_ce0;
reg weightsbuf_25_2_V_we0;
reg weightsbuf_26_0_V_ce0;
reg weightsbuf_26_0_V_we0;
reg weightsbuf_26_1_V_ce0;
reg weightsbuf_26_1_V_we0;
reg weightsbuf_26_2_V_ce0;
reg weightsbuf_26_2_V_we0;
reg weightsbuf_27_0_V_ce0;
reg weightsbuf_27_0_V_we0;
reg weightsbuf_27_1_V_ce0;
reg weightsbuf_27_1_V_we0;
reg weightsbuf_27_2_V_ce0;
reg weightsbuf_27_2_V_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    weights_blk_n_AR;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter3_tmp_41_reg_2411;
reg    weights_blk_n_R;
reg    ap_enable_reg_pp0_iter11;
reg   [0:0] ap_reg_pp0_iter10_tmp_41_reg_2411;
reg   [15:0] index_i_reg_1404;
reg   [15:0] index_jj_reg_1416;
reg   [15:0] index_ii_reg_1428;
reg   [30:0] itr_reg_1440;
reg   [31:0] i_reg_1451;
reg   [31:0] j_reg_1462;
reg   [31:0] ii_reg_1473;
reg   [31:0] jj_reg_1484;
wire   [0:0] tmp_32_fu_1498_p2;
reg   [0:0] tmp_32_reg_2321;
wire   [0:0] icmp_fu_1514_p2;
reg   [0:0] icmp_reg_2326;
wire    ap_CS_fsm_state2;
wire  signed [31:0] tmp_29_fu_1523_p1;
reg  signed [31:0] tmp_29_reg_2341;
wire  signed [31:0] tmp29_fu_2293_p2;
reg  signed [31:0] tmp29_reg_2347;
wire  signed [31:0] n_depth_o_2_fu_1568_p3;
reg  signed [31:0] n_depth_o_2_reg_2352;
wire  signed [31:0] n_depth_i_1_fu_1594_p3;
reg  signed [31:0] n_depth_i_1_reg_2357;
wire    ap_CS_fsm_state3;
wire  signed [31:0] tmp_s_fu_1602_p1;
reg  signed [31:0] tmp_s_reg_2368;
wire  signed [31:0] kernel_stack_size_fu_1606_p2;
reg  signed [31:0] kernel_stack_size_reg_2373;
wire  signed [31:0] kernel_size_fu_2299_p2;
reg  signed [31:0] kernel_size_reg_2379;
wire  signed [31:0] tmp30_fu_1611_p2;
reg  signed [31:0] tmp30_reg_2386;
wire   [31:0] tmp_30_fu_1615_p2;
reg   [31:0] tmp_30_reg_2391;
wire    ap_CS_fsm_state4;
wire   [31:0] tmp_31_fu_1619_p2;
reg   [31:0] tmp_31_reg_2396;
wire   [31:0] tmp_40_fu_1623_p2;
reg   [31:0] tmp_40_reg_2401;
wire   [32:0] sext_cast_fu_1627_p1;
reg   [32:0] sext_cast_reg_2406;
wire   [0:0] tmp_41_fu_1635_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
reg    ap_sig_ioackin_m_axi_weights_ARREADY;
reg    ap_block_state9_io;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state14_pp0_stage0_iter9;
wire    ap_block_state15_pp0_stage0_iter10;
reg    ap_block_state16_pp0_stage0_iter11;
wire    ap_block_state17_pp0_stage0_iter12;
wire    ap_block_state18_pp0_stage0_iter13;
wire    ap_block_state19_pp0_stage0_iter14;
wire    ap_block_state20_pp0_stage0_iter15;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter2_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter4_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter5_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter6_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter7_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter8_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter9_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter11_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter12_tmp_41_reg_2411;
reg   [0:0] ap_reg_pp0_iter13_tmp_41_reg_2411;
wire   [30:0] itr_1_fu_1640_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_43_fu_1646_p2;
reg   [0:0] tmp_43_reg_2420;
reg   [0:0] ap_reg_pp0_iter1_tmp_43_reg_2420;
wire   [15:0] tmp_51_fu_1651_p1;
reg   [15:0] tmp_51_reg_2427;
wire  signed [31:0] jj_1_fu_1666_p2;
reg  signed [31:0] jj_1_reg_2432;
wire  signed [31:0] ii_2_fu_1677_p2;
reg  signed [31:0] ii_2_reg_2437;
wire   [0:0] sel_tmp6_fu_1689_p2;
reg   [0:0] sel_tmp6_reg_2442;
reg   [0:0] ap_reg_pp0_iter1_sel_tmp6_reg_2442;
wire   [0:0] sel_tmp9_fu_1701_p2;
reg   [0:0] sel_tmp9_reg_2449;
reg   [0:0] ap_reg_pp0_iter1_sel_tmp9_reg_2449;
wire   [31:0] i_3_fu_1715_p3;
reg   [31:0] i_3_reg_2455;
wire   [31:0] ii_3_fu_1747_p3;
reg   [31:0] ii_3_reg_2460;
wire   [31:0] jj_3_fu_1771_p3;
reg   [31:0] jj_3_reg_2465;
wire   [4:0] tmp_62_fu_1779_p1;
reg   [4:0] tmp_62_reg_2470;
wire   [4:0] tmp_67_fu_1783_p1;
reg   [4:0] tmp_67_reg_2475;
wire   [2:0] tmp_70_fu_1787_p1;
reg   [2:0] tmp_70_reg_2480;
wire   [31:0] tmp32_fu_1791_p2;
reg   [31:0] tmp32_reg_2485;
reg   [31:0] ap_reg_pp0_iter1_tmp32_reg_2485;
reg   [31:0] ap_reg_pp0_iter2_tmp32_reg_2485;
wire   [4:0] tmp_77_fu_1796_p1;
reg   [4:0] tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter1_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter2_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter3_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter4_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter5_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter6_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter7_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter8_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter9_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter10_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter11_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter12_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter13_tmp_77_reg_2490;
reg   [4:0] ap_reg_pp0_iter14_tmp_77_reg_2490;
wire   [1:0] tmp_78_fu_1800_p1;
reg   [1:0] tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter1_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter2_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter3_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter4_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter5_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter6_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter7_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter8_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter9_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter10_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter11_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter12_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter13_tmp_78_reg_2494;
reg   [1:0] ap_reg_pp0_iter14_tmp_78_reg_2494;
wire   [31:0] j_1_fu_1804_p2;
wire  signed [15:0] index_i_1_fu_2304_p2;
reg  signed [15:0] index_i_1_reg_2503;
wire   [31:0] tmp_47_fu_1815_p2;
reg   [31:0] tmp_47_reg_2508;
wire   [31:0] tmp_49_fu_1819_p2;
reg   [31:0] tmp_49_reg_2513;
wire   [4:0] tmp_52_fu_1835_p2;
reg   [4:0] tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter2_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter3_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter4_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter5_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter6_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter7_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter8_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter9_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter10_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter11_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter12_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter13_tmp_52_reg_2518;
reg   [4:0] ap_reg_pp0_iter14_tmp_52_reg_2518;
wire   [15:0] index_i_3_fu_1853_p3;
reg   [15:0] index_i_3_reg_2523;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] index_jj_3_fu_1873_p3;
reg   [15:0] index_jj_3_reg_2528;
wire   [15:0] index_ii_3_fu_1894_p3;
reg   [15:0] index_ii_3_reg_2533;
wire   [17:0] tmp35_fu_1923_p2;
reg   [17:0] tmp35_reg_2538;
reg   [31:0] weights_addr_reg_2543;
reg   [31:0] weights_addr_read_reg_2549;
reg   [0:0] isneg_reg_2554;
reg   [10:0] exp_tmp_V_reg_2560;
wire   [51:0] tmp_73_fu_1987_p1;
reg   [51:0] tmp_73_reg_2565;
wire   [0:0] tmp_56_fu_1991_p2;
reg   [0:0] tmp_56_reg_2570;
wire   [53:0] man_V_4_fu_2017_p3;
reg   [53:0] man_V_4_reg_2576;
wire   [11:0] sh_amt_fu_2048_p3;
reg   [11:0] sh_amt_reg_2581;
wire   [17:0] tmp_74_fu_2062_p1;
reg   [17:0] tmp_74_reg_2586;
wire   [0:0] tmp_61_fu_2066_p2;
reg   [0:0] tmp_61_reg_2591;
wire   [0:0] sel_tmp13_fu_2115_p2;
reg   [0:0] sel_tmp13_reg_2596;
wire   [17:0] sel_tmp16_fu_2133_p3;
reg   [17:0] sel_tmp16_reg_2601;
wire   [0:0] sel_tmp20_fu_2153_p2;
reg   [0:0] sel_tmp20_reg_2606;
wire   [17:0] storemerge2_fu_2199_p3;
reg   [17:0] storemerge2_reg_2611;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg   [15:0] ap_phi_mux_index_i_phi_fu_1408_p4;
reg   [15:0] ap_phi_mux_index_jj_phi_fu_1420_p4;
reg   [15:0] ap_phi_mux_index_ii_phi_fu_1432_p4;
reg   [31:0] ap_phi_mux_i_phi_fu_1455_p4;
reg   [31:0] ap_phi_mux_ii_phi_fu_1477_p4;
reg   [31:0] ap_phi_mux_jj_phi_fu_1488_p4;
wire  signed [63:0] tmp_73_cast_fu_2206_p1;
wire  signed [63:0] sum_cast_fu_1951_p1;
reg    ap_reg_ioackin_m_axi_weights_ARREADY;
reg    ap_block_pp0_stage0_01001;
wire   [13:0] tmp_45_fu_1504_p4;
wire   [15:0] n_depth_o_fu_1530_p3;
wire   [15:0] n_depth_i_fu_1540_p3;
wire  signed [31:0] tmp_34_fu_1550_p0;
wire  signed [31:0] n_depth_o_cast_fu_1536_p1;
wire   [31:0] tmp_34_fu_1550_p2;
wire  signed [31:0] tmp_33_fu_1527_p1;
wire  signed [31:0] tmp_36_fu_1562_p1;
wire   [0:0] tmp_35_fu_1556_p2;
wire   [31:0] tmp_36_fu_1562_p2;
wire  signed [31:0] tmp_37_fu_1576_p0;
wire  signed [31:0] n_depth_i_cast_fu_1546_p1;
wire   [31:0] tmp_37_fu_1576_p2;
wire  signed [31:0] tmp_fu_1520_p1;
wire  signed [31:0] tmp_39_fu_1588_p1;
wire   [0:0] tmp_38_fu_1582_p2;
wire   [31:0] tmp_39_fu_1588_p2;
wire  signed [15:0] tmp_s_fu_1602_p0;
wire  signed [15:0] kernel_stack_size_fu_1606_p1;
wire  signed [31:0] tmp_30_fu_1615_p0;
wire  signed [31:0] tmp_31_fu_1619_p0;
wire   [31:0] itr_cast_fu_1631_p1;
wire   [31:0] i_1_fu_1655_p2;
wire   [0:0] tmp_46_fu_1661_p2;
wire   [0:0] sel_tmp5_fu_1683_p2;
wire   [0:0] tmp_48_fu_1672_p2;
wire   [0:0] tmp31_fu_1695_p2;
wire   [31:0] sel_tmp1_fu_1707_p3;
wire   [31:0] ii_4_fu_1731_p3;
wire   [31:0] ii_5_fu_1739_p3;
wire   [31:0] sel_tmp2_fu_1755_p3;
wire   [31:0] sel_tmp3_fu_1763_p3;
wire   [31:0] j_3_fu_1723_p3;
wire   [4:0] p_shl_cast_fu_1823_p3;
wire   [4:0] tmp_50_fu_1830_p2;
wire   [15:0] sel_tmp4_fu_1846_p3;
wire   [15:0] index_jj_1_fu_1840_p1;
wire   [15:0] sel_tmp_fu_1859_p3;
wire   [15:0] sel_tmp7_fu_1866_p3;
wire   [15:0] index_ii_1_fu_1843_p1;
wire   [15:0] index_ii_2_fu_1880_p3;
wire   [15:0] index_ii_4_fu_1887_p3;
wire   [16:0] tmp_56_cast_fu_1905_p1;
wire   [16:0] tmp_55_cast_fu_1901_p1;
wire   [16:0] tmp34_fu_1913_p2;
wire   [17:0] tmp86_cast_fu_1919_p1;
wire   [17:0] tmp_57_cast_fu_1909_p1;
wire   [31:0] tmp85_cast_fu_1933_p1;
wire   [31:0] tmp33_fu_1929_p2;
wire   [31:0] tmp_53_fu_1936_p2;
wire  signed [32:0] tmp_54_cast_fu_1942_p1;
wire   [32:0] sum_fu_1946_p2;
wire   [63:0] d_assign_fu_1495_p1;
wire   [63:0] ireg_V_fu_1961_p1;
wire   [62:0] tmp_71_fu_1965_p1;
wire   [52:0] tmp_55_fu_2000_p3;
wire   [53:0] p_Result_s_fu_2007_p1;
wire   [53:0] man_V_3_fu_2011_p2;
wire   [11:0] tmp_54_fu_1997_p1;
wire   [11:0] F2_fu_2024_p2;
wire   [0:0] tmp_57_fu_2030_p2;
wire   [11:0] tmp_58_fu_2036_p2;
wire   [11:0] tmp_59_fu_2042_p2;
wire   [0:0] tmp_60_fu_2056_p2;
wire   [0:0] sel_tmp8_fu_2085_p2;
wire   [0:0] sel_tmp10_fu_2090_p2;
wire   [0:0] sel_tmp62_demorgan_fu_2104_p2;
wire   [0:0] sel_tmp12_fu_2109_p2;
wire   [0:0] sel_tmp14_fu_2121_p2;
wire   [0:0] sel_tmp15_fu_2127_p2;
wire   [17:0] storemerge_fu_2078_p3;
wire   [17:0] sel_tmp11_fu_2096_p3;
wire   [0:0] sel_tmp77_demorgan_fu_2141_p2;
wire   [0:0] tmp_63_fu_2072_p2;
wire   [0:0] sel_tmp19_fu_2147_p2;
wire  signed [31:0] sh_amt_cast_fu_2159_p1;
wire   [53:0] tmp_64_fu_2162_p1;
wire   [53:0] tmp_65_fu_2166_p2;
wire  signed [31:0] tmp_66_fu_2175_p1;
wire   [31:0] tmp_68_fu_2178_p2;
wire   [0:0] sel_tmp17_fu_2188_p2;
wire   [17:0] tmp_75_fu_2171_p1;
wire   [17:0] tmp_76_fu_2184_p1;
wire   [17:0] sel_tmp18_fu_2192_p3;
wire  signed [15:0] tmp29_fu_2293_p0;
wire  signed [15:0] kernel_size_fu_2299_p0;
wire  signed [15:0] kernel_size_fu_2299_p1;
wire  signed [15:0] index_i_1_fu_2304_p1;
wire    ap_CS_fsm_state21;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_reg_ioackin_m_axi_weights_ARREADY = 1'b0;
end

zhang_cnn_fpext_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
zhang_cnn_fpext_3bkb_U24(
    .din0(weights_addr_read_reg_2549),
    .dout(d_assign_fu_1495_p1)
);

zhang_cnn_mul_muleOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
zhang_cnn_mul_muleOg_U25(
    .din0(tmp29_fu_2293_p0),
    .din1(curr_layer_ker_h),
    .dout(tmp29_fu_2293_p2)
);

zhang_cnn_mul_muleOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
zhang_cnn_mul_muleOg_U26(
    .din0(kernel_size_fu_2299_p0),
    .din1(kernel_size_fu_2299_p1),
    .dout(kernel_size_fu_2299_p2)
);

zhang_cnn_mul_mulcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
zhang_cnn_mul_mulcud_U27(
    .din0(curr_layer_ker_w),
    .din1(index_i_1_fu_2304_p1),
    .dout(index_i_1_fu_2304_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state5 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_weights_ARREADY <= 1'b0;
    end else begin
        if (((ap_reg_pp0_iter3_tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
            if ((ap_block_pp0_stage0_11001 == 1'b0)) begin
                ap_reg_ioackin_m_axi_weights_ARREADY <= 1'b0;
            end else if (((1'b1 == m_axi_weights_ARREADY) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
                ap_reg_ioackin_m_axi_weights_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1451 <= i_3_reg_2455;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_1451 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        ii_reg_1473 <= ii_3_reg_2460;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ii_reg_1473 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter2_tmp_41_reg_2411) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        index_i_reg_1404 <= index_i_3_reg_2523;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        index_i_reg_1404 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter2_tmp_41_reg_2411) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        index_ii_reg_1428 <= index_ii_3_reg_2533;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        index_ii_reg_1428 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter2_tmp_41_reg_2411) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        index_jj_reg_1416 <= index_jj_3_reg_2528;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        index_jj_reg_1416 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_41_fu_1635_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        itr_reg_1440 <= itr_1_fu_1640_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        itr_reg_1440 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_41_fu_1635_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_1462 <= j_1_fu_1804_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        j_reg_1462 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        jj_reg_1484 <= jj_3_reg_2465;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        jj_reg_1484 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_11001 == 1'b0)) begin
        ap_reg_pp0_iter10_tmp_41_reg_2411 <= ap_reg_pp0_iter9_tmp_41_reg_2411;
        ap_reg_pp0_iter10_tmp_52_reg_2518 <= ap_reg_pp0_iter9_tmp_52_reg_2518;
        ap_reg_pp0_iter10_tmp_77_reg_2490 <= ap_reg_pp0_iter9_tmp_77_reg_2490;
        ap_reg_pp0_iter10_tmp_78_reg_2494 <= ap_reg_pp0_iter9_tmp_78_reg_2494;
        ap_reg_pp0_iter11_tmp_41_reg_2411 <= ap_reg_pp0_iter10_tmp_41_reg_2411;
        ap_reg_pp0_iter11_tmp_52_reg_2518 <= ap_reg_pp0_iter10_tmp_52_reg_2518;
        ap_reg_pp0_iter11_tmp_77_reg_2490 <= ap_reg_pp0_iter10_tmp_77_reg_2490;
        ap_reg_pp0_iter11_tmp_78_reg_2494 <= ap_reg_pp0_iter10_tmp_78_reg_2494;
        ap_reg_pp0_iter12_tmp_41_reg_2411 <= ap_reg_pp0_iter11_tmp_41_reg_2411;
        ap_reg_pp0_iter12_tmp_52_reg_2518 <= ap_reg_pp0_iter11_tmp_52_reg_2518;
        ap_reg_pp0_iter12_tmp_77_reg_2490 <= ap_reg_pp0_iter11_tmp_77_reg_2490;
        ap_reg_pp0_iter12_tmp_78_reg_2494 <= ap_reg_pp0_iter11_tmp_78_reg_2494;
        ap_reg_pp0_iter13_tmp_41_reg_2411 <= ap_reg_pp0_iter12_tmp_41_reg_2411;
        ap_reg_pp0_iter13_tmp_52_reg_2518 <= ap_reg_pp0_iter12_tmp_52_reg_2518;
        ap_reg_pp0_iter13_tmp_77_reg_2490 <= ap_reg_pp0_iter12_tmp_77_reg_2490;
        ap_reg_pp0_iter13_tmp_78_reg_2494 <= ap_reg_pp0_iter12_tmp_78_reg_2494;
        ap_reg_pp0_iter14_tmp_52_reg_2518 <= ap_reg_pp0_iter13_tmp_52_reg_2518;
        ap_reg_pp0_iter14_tmp_77_reg_2490 <= ap_reg_pp0_iter13_tmp_77_reg_2490;
        ap_reg_pp0_iter14_tmp_78_reg_2494 <= ap_reg_pp0_iter13_tmp_78_reg_2494;
        ap_reg_pp0_iter2_tmp32_reg_2485 <= ap_reg_pp0_iter1_tmp32_reg_2485;
        ap_reg_pp0_iter2_tmp_41_reg_2411 <= ap_reg_pp0_iter1_tmp_41_reg_2411;
        ap_reg_pp0_iter2_tmp_52_reg_2518 <= tmp_52_reg_2518;
        ap_reg_pp0_iter2_tmp_77_reg_2490 <= ap_reg_pp0_iter1_tmp_77_reg_2490;
        ap_reg_pp0_iter2_tmp_78_reg_2494 <= ap_reg_pp0_iter1_tmp_78_reg_2494;
        ap_reg_pp0_iter3_tmp_41_reg_2411 <= ap_reg_pp0_iter2_tmp_41_reg_2411;
        ap_reg_pp0_iter3_tmp_52_reg_2518 <= ap_reg_pp0_iter2_tmp_52_reg_2518;
        ap_reg_pp0_iter3_tmp_77_reg_2490 <= ap_reg_pp0_iter2_tmp_77_reg_2490;
        ap_reg_pp0_iter3_tmp_78_reg_2494 <= ap_reg_pp0_iter2_tmp_78_reg_2494;
        ap_reg_pp0_iter4_tmp_41_reg_2411 <= ap_reg_pp0_iter3_tmp_41_reg_2411;
        ap_reg_pp0_iter4_tmp_52_reg_2518 <= ap_reg_pp0_iter3_tmp_52_reg_2518;
        ap_reg_pp0_iter4_tmp_77_reg_2490 <= ap_reg_pp0_iter3_tmp_77_reg_2490;
        ap_reg_pp0_iter4_tmp_78_reg_2494 <= ap_reg_pp0_iter3_tmp_78_reg_2494;
        ap_reg_pp0_iter5_tmp_41_reg_2411 <= ap_reg_pp0_iter4_tmp_41_reg_2411;
        ap_reg_pp0_iter5_tmp_52_reg_2518 <= ap_reg_pp0_iter4_tmp_52_reg_2518;
        ap_reg_pp0_iter5_tmp_77_reg_2490 <= ap_reg_pp0_iter4_tmp_77_reg_2490;
        ap_reg_pp0_iter5_tmp_78_reg_2494 <= ap_reg_pp0_iter4_tmp_78_reg_2494;
        ap_reg_pp0_iter6_tmp_41_reg_2411 <= ap_reg_pp0_iter5_tmp_41_reg_2411;
        ap_reg_pp0_iter6_tmp_52_reg_2518 <= ap_reg_pp0_iter5_tmp_52_reg_2518;
        ap_reg_pp0_iter6_tmp_77_reg_2490 <= ap_reg_pp0_iter5_tmp_77_reg_2490;
        ap_reg_pp0_iter6_tmp_78_reg_2494 <= ap_reg_pp0_iter5_tmp_78_reg_2494;
        ap_reg_pp0_iter7_tmp_41_reg_2411 <= ap_reg_pp0_iter6_tmp_41_reg_2411;
        ap_reg_pp0_iter7_tmp_52_reg_2518 <= ap_reg_pp0_iter6_tmp_52_reg_2518;
        ap_reg_pp0_iter7_tmp_77_reg_2490 <= ap_reg_pp0_iter6_tmp_77_reg_2490;
        ap_reg_pp0_iter7_tmp_78_reg_2494 <= ap_reg_pp0_iter6_tmp_78_reg_2494;
        ap_reg_pp0_iter8_tmp_41_reg_2411 <= ap_reg_pp0_iter7_tmp_41_reg_2411;
        ap_reg_pp0_iter8_tmp_52_reg_2518 <= ap_reg_pp0_iter7_tmp_52_reg_2518;
        ap_reg_pp0_iter8_tmp_77_reg_2490 <= ap_reg_pp0_iter7_tmp_77_reg_2490;
        ap_reg_pp0_iter8_tmp_78_reg_2494 <= ap_reg_pp0_iter7_tmp_78_reg_2494;
        ap_reg_pp0_iter9_tmp_41_reg_2411 <= ap_reg_pp0_iter8_tmp_41_reg_2411;
        ap_reg_pp0_iter9_tmp_52_reg_2518 <= ap_reg_pp0_iter8_tmp_52_reg_2518;
        ap_reg_pp0_iter9_tmp_77_reg_2490 <= ap_reg_pp0_iter8_tmp_77_reg_2490;
        ap_reg_pp0_iter9_tmp_78_reg_2494 <= ap_reg_pp0_iter8_tmp_78_reg_2494;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_sel_tmp6_reg_2442 <= sel_tmp6_reg_2442;
        ap_reg_pp0_iter1_sel_tmp9_reg_2449 <= sel_tmp9_reg_2449;
        ap_reg_pp0_iter1_tmp32_reg_2485 <= tmp32_reg_2485;
        ap_reg_pp0_iter1_tmp_41_reg_2411 <= tmp_41_reg_2411;
        ap_reg_pp0_iter1_tmp_43_reg_2420 <= tmp_43_reg_2420;
        ap_reg_pp0_iter1_tmp_77_reg_2490 <= tmp_77_reg_2490;
        ap_reg_pp0_iter1_tmp_78_reg_2494 <= tmp_78_reg_2494;
        tmp_41_reg_2411 <= tmp_41_fu_1635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter11_tmp_41_reg_2411))) begin
        exp_tmp_V_reg_2560 <= {{ireg_V_fu_1961_p1[62:52]}};
        isneg_reg_2554 <= ireg_V_fu_1961_p1[32'd63];
        tmp_56_reg_2570 <= tmp_56_fu_1991_p2;
        tmp_73_reg_2565 <= tmp_73_fu_1987_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_41_fu_1635_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_3_reg_2455 <= i_3_fu_1715_p3;
        ii_3_reg_2460 <= ii_3_fu_1747_p3;
        jj_3_reg_2465 <= jj_3_fu_1771_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_reg_2326 <= icmp_fu_1514_p2;
        tmp_32_reg_2321 <= tmp_32_fu_1498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_41_fu_1635_p2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ii_2_reg_2437 <= ii_2_fu_1677_p2;
        jj_1_reg_2432 <= jj_1_fu_1666_p2;
        sel_tmp6_reg_2442 <= sel_tmp6_fu_1689_p2;
        sel_tmp9_reg_2449 <= sel_tmp9_fu_1701_p2;
        tmp32_reg_2485 <= tmp32_fu_1791_p2;
        tmp_43_reg_2420 <= tmp_43_fu_1646_p2;
        tmp_51_reg_2427 <= tmp_51_fu_1651_p1;
        tmp_62_reg_2470 <= tmp_62_fu_1779_p1;
        tmp_67_reg_2475 <= tmp_67_fu_1783_p1;
        tmp_70_reg_2480 <= tmp_70_fu_1787_p1;
        tmp_77_reg_2490 <= tmp_77_fu_1796_p1;
        tmp_78_reg_2494 <= tmp_78_fu_1800_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == sel_tmp6_reg_2442) & (tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        index_i_1_reg_2503 <= index_i_1_fu_2304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter1_tmp_41_reg_2411) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        index_i_3_reg_2523 <= index_i_3_fu_1853_p3;
        index_ii_3_reg_2533 <= index_ii_3_fu_1894_p3;
        index_jj_3_reg_2528 <= index_jj_3_fu_1873_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kernel_size_reg_2379 <= kernel_size_fu_2299_p2;
        kernel_stack_size_reg_2373 <= kernel_stack_size_fu_1606_p2;
        tmp30_reg_2386 <= tmp30_fu_1611_p2;
        tmp_s_reg_2368 <= tmp_s_fu_1602_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter12_tmp_41_reg_2411))) begin
        man_V_4_reg_2576 <= man_V_4_fu_2017_p3;
        sel_tmp13_reg_2596 <= sel_tmp13_fu_2115_p2;
        sel_tmp16_reg_2601 <= sel_tmp16_fu_2133_p3;
        sel_tmp20_reg_2606 <= sel_tmp20_fu_2153_p2;
        sh_amt_reg_2581 <= sh_amt_fu_2048_p3;
        tmp_61_reg_2591 <= tmp_61_fu_2066_p2;
        tmp_74_reg_2586 <= tmp_74_fu_2062_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        n_depth_i_1_reg_2357 <= n_depth_i_1_fu_1594_p3;
        n_depth_o_2_reg_2352 <= n_depth_o_2_fu_1568_p3;
        tmp29_reg_2347 <= tmp29_fu_2293_p2;
        tmp_29_reg_2341 <= tmp_29_fu_1523_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sext_cast_reg_2406[29 : 0] <= sext_cast_fu_1627_p1[29 : 0];
        tmp_30_reg_2391 <= tmp_30_fu_1615_p2;
        tmp_31_reg_2396 <= tmp_31_fu_1619_p2;
        tmp_40_reg_2401 <= tmp_40_fu_1623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter13_tmp_41_reg_2411))) begin
        storemerge2_reg_2611 <= storemerge2_fu_2199_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter1_tmp_41_reg_2411))) begin
        tmp35_reg_2538 <= tmp35_fu_1923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_tmp9_reg_2449) & (1'd0 == sel_tmp6_reg_2442) & (1'd1 == tmp_43_reg_2420) & (tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_47_reg_2508 <= tmp_47_fu_1815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_tmp6_reg_2442) & (1'd1 == sel_tmp9_reg_2449) & (1'd1 == tmp_43_reg_2420) & (tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_49_reg_2513 <= tmp_49_fu_1819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_41_reg_2411 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_52_reg_2518 <= tmp_52_fu_1835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter10_tmp_41_reg_2411))) begin
        weights_addr_read_reg_2549 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter2_tmp_41_reg_2411))) begin
        weights_addr_reg_2543 <= sum_cast_fu_1951_p1;
    end
end

always @ (*) begin
    if ((1'd0 == tmp_41_fu_1635_p2)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_41_reg_2411 == 1'd1) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        ap_phi_mux_i_phi_fu_1455_p4 = i_3_reg_2455;
    end else begin
        ap_phi_mux_i_phi_fu_1455_p4 = i_reg_1451;
    end
end

always @ (*) begin
    if (((tmp_41_reg_2411 == 1'd1) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        ap_phi_mux_ii_phi_fu_1477_p4 = ii_3_reg_2460;
    end else begin
        ap_phi_mux_ii_phi_fu_1477_p4 = ii_reg_1473;
    end
end

always @ (*) begin
    if (((1'd1 == ap_reg_pp0_iter2_tmp_41_reg_2411) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_mux_index_i_phi_fu_1408_p4 = index_i_3_reg_2523;
    end else begin
        ap_phi_mux_index_i_phi_fu_1408_p4 = index_i_reg_1404;
    end
end

always @ (*) begin
    if (((1'd1 == ap_reg_pp0_iter2_tmp_41_reg_2411) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_mux_index_ii_phi_fu_1432_p4 = index_ii_3_reg_2533;
    end else begin
        ap_phi_mux_index_ii_phi_fu_1432_p4 = index_ii_reg_1428;
    end
end

always @ (*) begin
    if (((1'd1 == ap_reg_pp0_iter2_tmp_41_reg_2411) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_mux_index_jj_phi_fu_1420_p4 = index_jj_3_reg_2528;
    end else begin
        ap_phi_mux_index_jj_phi_fu_1420_p4 = index_jj_reg_1416;
    end
end

always @ (*) begin
    if (((tmp_41_reg_2411 == 1'd1) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        ap_phi_mux_jj_phi_fu_1488_p4 = jj_3_reg_2465;
    end else begin
        ap_phi_mux_jj_phi_fu_1488_p4 = jj_reg_1484;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_m_axi_weights_ARREADY)) begin
        ap_sig_ioackin_m_axi_weights_ARREADY = m_axi_weights_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_weights_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter3_tmp_41_reg_2411 == 1'd1) & (1'b0 == ap_reg_ioackin_m_axi_weights_ARREADY) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == ap_reg_pp0_iter10_tmp_41_reg_2411) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        m_axi_weights_RREADY = 1'b1;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter3_tmp_41_reg_2411 == 1'd1) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == ap_reg_pp0_iter10_tmp_41_reg_2411) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        weights_blk_n_R = m_axi_weights_RVALID;
    end else begin
        weights_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_0_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd0) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_0_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_0_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_0_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_0_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_0_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_10_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_10_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd10) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_10_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_10_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_10_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_10_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd10) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_10_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_10_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_10_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_10_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd10) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_10_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_10_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_11_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_11_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd11) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_11_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_11_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_11_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_11_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd11) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_11_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_11_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_11_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_11_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd11) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_11_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_11_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_12_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_12_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd12) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_12_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_12_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_12_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_12_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd12) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_12_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_12_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_12_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_12_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd12) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_12_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_12_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_13_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_13_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd13) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_13_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_13_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_13_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_13_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd13) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_13_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_13_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_13_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_13_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd13) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_13_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_13_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_14_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_14_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd14) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_14_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_14_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_14_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_14_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd14) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_14_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_14_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_14_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_14_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd14) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_14_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_14_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_15_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_15_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd15) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_15_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_15_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_15_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_15_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd15) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_15_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_15_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_15_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_15_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd15) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_15_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_15_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_16_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_16_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd16) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_16_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_16_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_16_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_16_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd16) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_16_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_16_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_16_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_16_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd16) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_16_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_16_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_17_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_17_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd17) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_17_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_17_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_17_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_17_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd17) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_17_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_17_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_17_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_17_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd17) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_17_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_17_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_18_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_18_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd18) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_18_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_18_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_18_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_18_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd18) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_18_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_18_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_18_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_18_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd18) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_18_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_18_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_19_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_19_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd19) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_19_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_19_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_19_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_19_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd19) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_19_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_19_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_19_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_19_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd19) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_19_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_19_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_1_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd1) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_1_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_1_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_1_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_1_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_1_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_20_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_20_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd20) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_20_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_20_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_20_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_20_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd20) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_20_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_20_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_20_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_20_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd20) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_20_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_20_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_21_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_21_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd21) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_21_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_21_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_21_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_21_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd21) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_21_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_21_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_21_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_21_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd21) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_21_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_21_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_22_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_22_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd22) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_22_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_22_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_22_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_22_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd22) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_22_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_22_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_22_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_22_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd22) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_22_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_22_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_23_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_23_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd23) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_23_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_23_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_23_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_23_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd23) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_23_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_23_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_23_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_23_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd23) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_23_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_23_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_24_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_24_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd24) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_24_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_24_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_24_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_24_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd24) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_24_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_24_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_24_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_24_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd24) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_24_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_24_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_25_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_25_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd25) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_25_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_25_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_25_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_25_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd25) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_25_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_25_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_25_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_25_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd25) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_25_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_25_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_26_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_26_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd26) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_26_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_26_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_26_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_26_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd26) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_26_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_26_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_26_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_26_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd26) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_26_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_26_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_27_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_27_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15) & (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd31) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494)) | ((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd30) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494)) | ((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd29) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494)) | ((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd28) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494)) | ((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd27) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494))))) begin
        weightsbuf_27_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_27_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_27_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_27_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15) & (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd31)) | ((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd30)) | ((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd29)) | ((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd28)) | ((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd27))))) begin
        weightsbuf_27_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_27_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_27_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_27_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15) & ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd31)) | (~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd30)) | (~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd29)) | (~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd28)) | (~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd27))))) begin
        weightsbuf_27_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_27_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_2_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd2) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_2_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_2_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd2) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_2_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_2_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd2) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_2_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_3_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_3_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd3) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_3_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_3_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_3_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_3_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd3) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_3_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_3_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_3_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_3_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd3) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_3_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_3_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_4_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_4_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd4) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_4_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_4_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_4_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_4_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd4) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_4_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_4_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_4_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_4_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd4) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_4_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_4_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_5_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_5_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd5) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_5_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_5_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_5_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_5_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd5) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_5_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_5_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_5_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_5_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd5) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_5_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_5_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_6_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_6_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd6) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_6_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_6_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_6_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_6_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd6) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_6_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_6_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_6_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_6_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd6) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_6_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_6_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_7_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_7_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd7) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_7_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_7_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_7_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_7_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd7) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_7_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_7_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_7_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_7_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd7) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_7_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_7_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_8_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_8_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd8) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_8_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_8_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_8_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_8_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd8) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_8_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_8_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_8_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_8_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd8) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_8_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_8_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_9_0_V_ce0 = 1'b1;
    end else begin
        weightsbuf_9_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd9) & (2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_9_0_V_we0 = 1'b1;
    end else begin
        weightsbuf_9_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_9_1_V_ce0 = 1'b1;
    end else begin
        weightsbuf_9_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd9) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_9_1_V_we0 = 1'b1;
    end else begin
        weightsbuf_9_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_9_2_V_ce0 = 1'b1;
    end else begin
        weightsbuf_9_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(2'd0 == ap_reg_pp0_iter14_tmp_78_reg_2494) & ~(ap_reg_pp0_iter14_tmp_78_reg_2494 == 2'd1) & (ap_reg_pp0_iter14_tmp_77_reg_2490 == 5'd9) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        weightsbuf_9_2_V_we0 = 1'b1;
    end else begin
        weightsbuf_9_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_subdone == 1'b0) & (1'd0 == tmp_41_fu_1635_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15) & (ap_enable_reg_pp0_iter14 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter15) & (ap_enable_reg_pp0_iter14 == 1'b0)) | ((ap_block_pp0_stage0_subdone == 1'b0) & (1'd0 == tmp_41_fu_1635_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_2024_p2 = (12'd1075 - tmp_54_fu_1997_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'd1 == ap_reg_pp0_iter10_tmp_41_reg_2411) & (1'b0 == m_axi_weights_RVALID) & (1'b1 == ap_enable_reg_pp0_iter11));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == ap_reg_pp0_iter10_tmp_41_reg_2411) & (1'b0 == m_axi_weights_RVALID) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state9_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == ap_reg_pp0_iter10_tmp_41_reg_2411) & (1'b0 == m_axi_weights_RVALID) & (1'b1 == ap_enable_reg_pp0_iter11)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state9_io)));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp0_stage0_iter11 = ((1'd1 == ap_reg_pp0_iter10_tmp_41_reg_2411) & (1'b0 == m_axi_weights_RVALID));
end

assign ap_block_state17_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((ap_reg_pp0_iter3_tmp_41_reg_2411 == 1'd1) & (1'b0 == ap_sig_ioackin_m_axi_weights_ARREADY));
end

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_1_fu_1655_p2 = (32'd1 + ap_phi_mux_i_phi_fu_1455_p4);

assign i_3_fu_1715_p3 = ((sel_tmp6_fu_1689_p2[0:0] === 1'b1) ? i_1_fu_1655_p2 : sel_tmp1_fu_1707_p3);

assign icmp_fu_1514_p2 = (($signed(tmp_45_fu_1504_p4) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign ii_2_fu_1677_p2 = (32'd1 + ap_phi_mux_ii_phi_fu_1477_p4);

assign ii_3_fu_1747_p3 = ((sel_tmp6_fu_1689_p2[0:0] === 1'b1) ? ap_phi_mux_ii_phi_fu_1477_p4 : ii_5_fu_1739_p3);

assign ii_4_fu_1731_p3 = ((sel_tmp9_fu_1701_p2[0:0] === 1'b1) ? ii_2_fu_1677_p2 : ap_phi_mux_ii_phi_fu_1477_p4);

assign ii_5_fu_1739_p3 = ((tmp_43_fu_1646_p2[0:0] === 1'b1) ? ii_4_fu_1731_p3 : ap_phi_mux_ii_phi_fu_1477_p4);

assign index_i_1_fu_2304_p1 = (16'd1 + tmp_51_reg_2427);

assign index_i_3_fu_1853_p3 = ((ap_reg_pp0_iter1_sel_tmp6_reg_2442[0:0] === 1'b1) ? index_i_1_reg_2503 : sel_tmp4_fu_1846_p3);

assign index_ii_1_fu_1843_p1 = tmp_49_reg_2513[15:0];

assign index_ii_2_fu_1880_p3 = ((ap_reg_pp0_iter1_sel_tmp9_reg_2449[0:0] === 1'b1) ? index_ii_1_fu_1843_p1 : ap_phi_mux_index_ii_phi_fu_1432_p4);

assign index_ii_3_fu_1894_p3 = ((ap_reg_pp0_iter1_sel_tmp6_reg_2442[0:0] === 1'b1) ? ap_phi_mux_index_ii_phi_fu_1432_p4 : index_ii_4_fu_1887_p3);

assign index_ii_4_fu_1887_p3 = ((ap_reg_pp0_iter1_tmp_43_reg_2420[0:0] === 1'b1) ? index_ii_2_fu_1880_p3 : ap_phi_mux_index_ii_phi_fu_1432_p4);

assign index_jj_1_fu_1840_p1 = tmp_47_reg_2508[15:0];

assign index_jj_3_fu_1873_p3 = ((ap_reg_pp0_iter1_sel_tmp6_reg_2442[0:0] === 1'b1) ? ap_phi_mux_index_jj_phi_fu_1420_p4 : sel_tmp7_fu_1866_p3);

assign ireg_V_fu_1961_p1 = d_assign_fu_1495_p1;

assign itr_1_fu_1640_p2 = (itr_reg_1440 + 31'd1);

assign itr_cast_fu_1631_p1 = itr_reg_1440;

assign j_1_fu_1804_p2 = (j_3_fu_1723_p3 + 32'd1);

assign j_3_fu_1723_p3 = ((tmp_43_fu_1646_p2[0:0] === 1'b1) ? 32'd0 : j_reg_1462);

assign jj_1_fu_1666_p2 = (32'd1 + ap_phi_mux_jj_phi_fu_1488_p4);

assign jj_3_fu_1771_p3 = ((sel_tmp6_fu_1689_p2[0:0] === 1'b1) ? ap_phi_mux_jj_phi_fu_1488_p4 : sel_tmp3_fu_1763_p3);

assign kernel_size_fu_2299_p0 = tmp_29_reg_2341;

assign kernel_size_fu_2299_p1 = tmp_s_fu_1602_p1;

assign kernel_stack_size_fu_1606_p1 = tmp_s_fu_1602_p1;

assign kernel_stack_size_fu_1606_p2 = ($signed(tmp29_reg_2347) * $signed(kernel_stack_size_fu_1606_p1));

assign m_axi_weights_ARADDR = weights_addr_reg_2543;

assign m_axi_weights_ARBURST = 2'd0;

assign m_axi_weights_ARCACHE = 4'd0;

assign m_axi_weights_ARID = 1'd0;

assign m_axi_weights_ARLEN = 32'd1;

assign m_axi_weights_ARLOCK = 2'd0;

assign m_axi_weights_ARPROT = 3'd0;

assign m_axi_weights_ARQOS = 4'd0;

assign m_axi_weights_ARREGION = 4'd0;

assign m_axi_weights_ARSIZE = 3'd0;

assign m_axi_weights_ARUSER = 1'd0;

assign m_axi_weights_AWADDR = 32'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 32'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 4'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign man_V_3_fu_2011_p2 = (54'd0 - p_Result_s_fu_2007_p1);

assign man_V_4_fu_2017_p3 = ((isneg_reg_2554[0:0] === 1'b1) ? man_V_3_fu_2011_p2 : p_Result_s_fu_2007_p1);

assign n_depth_i_1_fu_1594_p3 = ((tmp_38_fu_1582_p2[0:0] === 1'b1) ? tmp_39_fu_1588_p2 : n_depth_i_cast_fu_1546_p1);

assign n_depth_i_cast_fu_1546_p1 = $signed(n_depth_i_fu_1540_p3);

assign n_depth_i_fu_1540_p3 = ((icmp_reg_2326[0:0] === 1'b1) ? 16'd3 : curr_layer_in_ch);

assign n_depth_o_2_fu_1568_p3 = ((tmp_35_fu_1556_p2[0:0] === 1'b1) ? tmp_36_fu_1562_p2 : n_depth_o_cast_fu_1536_p1);

assign n_depth_o_cast_fu_1536_p1 = $signed(n_depth_o_fu_1530_p3);

assign n_depth_o_fu_1530_p3 = ((tmp_32_reg_2321[0:0] === 1'b1) ? 16'd28 : curr_layer_out_ch);

assign p_Result_s_fu_2007_p1 = tmp_55_fu_2000_p3;

assign p_shl_cast_fu_1823_p3 = {{tmp_70_reg_2480}, {2'd0}};

assign sel_tmp10_fu_2090_p2 = (tmp_60_fu_2056_p2 & sel_tmp8_fu_2085_p2);

assign sel_tmp11_fu_2096_p3 = ((sel_tmp10_fu_2090_p2[0:0] === 1'b1) ? tmp_74_fu_2062_p1 : 18'd0);

assign sel_tmp12_fu_2109_p2 = (sel_tmp62_demorgan_fu_2104_p2 ^ 1'd1);

assign sel_tmp13_fu_2115_p2 = (tmp_57_fu_2030_p2 & sel_tmp12_fu_2109_p2);

assign sel_tmp14_fu_2121_p2 = (tmp_61_fu_2066_p2 ^ 1'd1);

assign sel_tmp15_fu_2127_p2 = (sel_tmp14_fu_2121_p2 & sel_tmp13_fu_2115_p2);

assign sel_tmp16_fu_2133_p3 = ((sel_tmp15_fu_2127_p2[0:0] === 1'b1) ? storemerge_fu_2078_p3 : sel_tmp11_fu_2096_p3);

assign sel_tmp17_fu_2188_p2 = (tmp_61_reg_2591 & sel_tmp13_reg_2596);

assign sel_tmp18_fu_2192_p3 = ((sel_tmp17_fu_2188_p2[0:0] === 1'b1) ? tmp_75_fu_2171_p1 : sel_tmp16_reg_2601);

assign sel_tmp19_fu_2147_p2 = (sel_tmp77_demorgan_fu_2141_p2 ^ 1'd1);

assign sel_tmp1_fu_1707_p3 = ((tmp_43_fu_1646_p2[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_i_phi_fu_1455_p4);

assign sel_tmp20_fu_2153_p2 = (tmp_63_fu_2072_p2 & sel_tmp19_fu_2147_p2);

assign sel_tmp2_fu_1755_p3 = ((sel_tmp9_fu_1701_p2[0:0] === 1'b1) ? 32'd0 : jj_1_fu_1666_p2);

assign sel_tmp3_fu_1763_p3 = ((tmp_43_fu_1646_p2[0:0] === 1'b1) ? sel_tmp2_fu_1755_p3 : ap_phi_mux_jj_phi_fu_1488_p4);

assign sel_tmp4_fu_1846_p3 = ((ap_reg_pp0_iter1_tmp_43_reg_2420[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_index_i_phi_fu_1408_p4);

assign sel_tmp5_fu_1683_p2 = (tmp_46_fu_1661_p2 ^ 1'd1);

assign sel_tmp62_demorgan_fu_2104_p2 = (tmp_60_fu_2056_p2 | tmp_56_reg_2570);

assign sel_tmp6_fu_1689_p2 = (tmp_43_fu_1646_p2 & sel_tmp5_fu_1683_p2);

assign sel_tmp77_demorgan_fu_2141_p2 = (tmp_57_fu_2030_p2 | sel_tmp62_demorgan_fu_2104_p2);

assign sel_tmp7_fu_1866_p3 = ((ap_reg_pp0_iter1_tmp_43_reg_2420[0:0] === 1'b1) ? sel_tmp_fu_1859_p3 : ap_phi_mux_index_jj_phi_fu_1420_p4);

assign sel_tmp8_fu_2085_p2 = (tmp_56_reg_2570 ^ 1'd1);

assign sel_tmp9_fu_1701_p2 = (tmp_43_fu_1646_p2 & tmp31_fu_1695_p2);

assign sel_tmp_fu_1859_p3 = ((ap_reg_pp0_iter1_sel_tmp9_reg_2449[0:0] === 1'b1) ? 16'd0 : index_jj_1_fu_1840_p1);

assign sext_cast_fu_1627_p1 = weights_offset;

assign sh_amt_cast_fu_2159_p1 = $signed(sh_amt_reg_2581);

assign sh_amt_fu_2048_p3 = ((tmp_57_fu_2030_p2[0:0] === 1'b1) ? tmp_58_fu_2036_p2 : tmp_59_fu_2042_p2);

assign storemerge2_fu_2199_p3 = ((sel_tmp20_reg_2606[0:0] === 1'b1) ? tmp_76_fu_2184_p1 : sel_tmp18_fu_2192_p3);

assign storemerge_fu_2078_p3 = ((isneg_reg_2554[0:0] === 1'b1) ? 18'd262143 : 18'd0);

assign sum_cast_fu_1951_p1 = $signed(sum_fu_1946_p2);

assign sum_fu_1946_p2 = ($signed(sext_cast_reg_2406) + $signed(tmp_54_cast_fu_1942_p1));

assign tmp29_fu_2293_p0 = tmp_fu_1520_p1;

assign tmp30_fu_1611_p2 = ($signed(n_depth_o_2_reg_2352) * $signed(n_depth_i_1_reg_2357));

assign tmp31_fu_1695_p2 = (tmp_48_fu_1672_p2 & tmp_46_fu_1661_p2);

assign tmp32_fu_1791_p2 = (tmp_31_reg_2396 + j_3_fu_1723_p3);

assign tmp33_fu_1929_p2 = (ap_reg_pp0_iter2_tmp32_reg_2485 + tmp_30_reg_2391);

assign tmp34_fu_1913_p2 = (tmp_56_cast_fu_1905_p1 + tmp_55_cast_fu_1901_p1);

assign tmp35_fu_1923_p2 = (tmp86_cast_fu_1919_p1 + tmp_57_cast_fu_1909_p1);

assign tmp85_cast_fu_1933_p1 = tmp35_reg_2538;

assign tmp86_cast_fu_1919_p1 = tmp34_fu_1913_p2;

assign tmp_29_fu_1523_p1 = $signed(curr_layer_ker_h);

assign tmp_30_fu_1615_p0 = to_r;

assign tmp_30_fu_1615_p2 = ($signed(tmp_30_fu_1615_p0) * $signed(kernel_stack_size_reg_2373));

assign tmp_31_fu_1619_p0 = ti;

assign tmp_31_fu_1619_p2 = ($signed(tmp_31_fu_1619_p0) * $signed(kernel_size_reg_2379));

assign tmp_32_fu_1498_p2 = (($signed(curr_layer_out_ch) > $signed(16'd28)) ? 1'b1 : 1'b0);

assign tmp_33_fu_1527_p1 = $signed(curr_layer_out_ch);

assign tmp_34_fu_1550_p0 = to_r;

assign tmp_34_fu_1550_p2 = ($signed(tmp_34_fu_1550_p0) + $signed(n_depth_o_cast_fu_1536_p1));

assign tmp_35_fu_1556_p2 = (($signed(tmp_34_fu_1550_p2) > $signed(tmp_33_fu_1527_p1)) ? 1'b1 : 1'b0);

assign tmp_36_fu_1562_p1 = to_r;

assign tmp_36_fu_1562_p2 = ($signed(tmp_33_fu_1527_p1) - $signed(tmp_36_fu_1562_p1));

assign tmp_37_fu_1576_p0 = ti;

assign tmp_37_fu_1576_p2 = ($signed(tmp_37_fu_1576_p0) + $signed(n_depth_i_cast_fu_1546_p1));

assign tmp_38_fu_1582_p2 = (($signed(tmp_37_fu_1576_p2) > $signed(tmp_fu_1520_p1)) ? 1'b1 : 1'b0);

assign tmp_39_fu_1588_p1 = ti;

assign tmp_39_fu_1588_p2 = ($signed(tmp_fu_1520_p1) - $signed(tmp_39_fu_1588_p1));

assign tmp_40_fu_1623_p2 = ($signed(tmp30_reg_2386) * $signed(kernel_size_reg_2379));

assign tmp_41_fu_1635_p2 = (($signed(itr_cast_fu_1631_p1) < $signed(tmp_40_reg_2401)) ? 1'b1 : 1'b0);

assign tmp_43_fu_1646_p2 = ((j_reg_1462 == tmp_s_reg_2368) ? 1'b1 : 1'b0);

assign tmp_45_fu_1504_p4 = {{curr_layer_in_ch[15:2]}};

assign tmp_46_fu_1661_p2 = ((i_1_fu_1655_p2 == tmp_29_reg_2341) ? 1'b1 : 1'b0);

assign tmp_47_fu_1815_p2 = ($signed(jj_1_reg_2432) * $signed(kernel_size_reg_2379));

assign tmp_48_fu_1672_p2 = ((jj_1_fu_1666_p2 == n_depth_i_1_reg_2357) ? 1'b1 : 1'b0);

assign tmp_49_fu_1819_p2 = ($signed(ii_2_reg_2437) * $signed(kernel_stack_size_reg_2373));

assign tmp_50_fu_1830_p2 = (p_shl_cast_fu_1823_p3 - tmp_67_reg_2475);

assign tmp_51_fu_1651_p1 = ap_phi_mux_i_phi_fu_1455_p4[15:0];

assign tmp_52_fu_1835_p2 = (tmp_50_fu_1830_p2 + tmp_62_reg_2470);

assign tmp_53_fu_1936_p2 = (tmp85_cast_fu_1933_p1 + tmp33_fu_1929_p2);

assign tmp_54_cast_fu_1942_p1 = $signed(tmp_53_fu_1936_p2);

assign tmp_54_fu_1997_p1 = exp_tmp_V_reg_2560;

assign tmp_55_cast_fu_1901_p1 = index_ii_3_fu_1894_p3;

assign tmp_55_fu_2000_p3 = {{1'd1}, {tmp_73_reg_2565}};

assign tmp_56_cast_fu_1905_p1 = index_jj_3_fu_1873_p3;

assign tmp_56_fu_1991_p2 = ((tmp_71_fu_1965_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_57_cast_fu_1909_p1 = index_i_3_fu_1853_p3;

assign tmp_57_fu_2030_p2 = (($signed(F2_fu_2024_p2) > $signed(12'd17)) ? 1'b1 : 1'b0);

assign tmp_58_fu_2036_p2 = ($signed(12'd4079) + $signed(F2_fu_2024_p2));

assign tmp_59_fu_2042_p2 = (12'd17 - F2_fu_2024_p2);

assign tmp_60_fu_2056_p2 = ((F2_fu_2024_p2 == 12'd17) ? 1'b1 : 1'b0);

assign tmp_61_fu_2066_p2 = ((sh_amt_fu_2048_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_62_fu_1779_p1 = j_3_fu_1723_p3[4:0];

assign tmp_63_fu_2072_p2 = ((sh_amt_fu_2048_p3 < 12'd18) ? 1'b1 : 1'b0);

assign tmp_64_fu_2162_p1 = $unsigned(sh_amt_cast_fu_2159_p1);

assign tmp_65_fu_2166_p2 = $signed(man_V_4_reg_2576) >>> tmp_64_fu_2162_p1;

assign tmp_66_fu_2175_p1 = $signed(tmp_74_reg_2586);

assign tmp_67_fu_1783_p1 = i_3_fu_1715_p3[4:0];

assign tmp_68_fu_2178_p2 = tmp_66_fu_2175_p1 << sh_amt_cast_fu_2159_p1;

assign tmp_70_fu_1787_p1 = i_3_fu_1715_p3[2:0];

assign tmp_71_fu_1965_p1 = ireg_V_fu_1961_p1[62:0];

assign tmp_73_cast_fu_2206_p1 = $signed(ap_reg_pp0_iter14_tmp_52_reg_2518);

assign tmp_73_fu_1987_p1 = ireg_V_fu_1961_p1[51:0];

assign tmp_74_fu_2062_p1 = man_V_4_fu_2017_p3[17:0];

assign tmp_75_fu_2171_p1 = tmp_65_fu_2166_p2[17:0];

assign tmp_76_fu_2184_p1 = tmp_68_fu_2178_p2[17:0];

assign tmp_77_fu_1796_p1 = ii_3_fu_1747_p3[4:0];

assign tmp_78_fu_1800_p1 = jj_3_fu_1771_p3[1:0];

assign tmp_fu_1520_p1 = $signed(curr_layer_in_ch);

assign tmp_s_fu_1602_p0 = curr_layer_ker_w;

assign tmp_s_fu_1602_p1 = tmp_s_fu_1602_p0;

assign weightsbuf_0_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_0_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_0_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_0_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_0_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_0_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_10_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_10_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_10_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_10_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_10_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_10_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_11_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_11_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_11_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_11_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_11_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_11_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_12_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_12_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_12_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_12_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_12_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_12_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_13_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_13_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_13_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_13_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_13_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_13_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_14_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_14_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_14_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_14_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_14_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_14_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_15_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_15_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_15_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_15_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_15_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_15_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_16_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_16_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_16_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_16_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_16_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_16_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_17_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_17_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_17_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_17_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_17_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_17_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_18_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_18_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_18_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_18_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_18_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_18_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_19_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_19_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_19_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_19_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_19_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_19_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_1_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_1_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_1_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_1_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_1_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_1_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_20_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_20_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_20_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_20_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_20_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_20_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_21_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_21_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_21_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_21_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_21_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_21_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_22_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_22_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_22_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_22_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_22_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_22_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_23_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_23_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_23_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_23_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_23_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_23_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_24_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_24_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_24_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_24_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_24_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_24_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_25_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_25_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_25_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_25_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_25_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_25_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_26_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_26_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_26_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_26_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_26_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_26_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_27_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_27_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_27_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_27_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_27_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_27_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_2_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_2_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_2_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_2_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_2_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_2_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_3_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_3_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_3_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_3_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_3_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_3_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_4_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_4_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_4_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_4_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_4_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_4_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_5_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_5_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_5_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_5_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_5_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_5_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_6_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_6_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_6_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_6_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_6_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_6_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_7_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_7_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_7_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_7_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_7_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_7_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_8_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_8_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_8_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_8_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_8_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_8_2_V_d0 = storemerge2_reg_2611;

assign weightsbuf_9_0_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_9_0_V_d0 = storemerge2_reg_2611;

assign weightsbuf_9_1_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_9_1_V_d0 = storemerge2_reg_2611;

assign weightsbuf_9_2_V_address0 = tmp_73_cast_fu_2206_p1;

assign weightsbuf_9_2_V_d0 = storemerge2_reg_2611;

always @ (posedge ap_clk) begin
    sext_cast_reg_2406[32:30] <= 3'b000;
end

endmodule //read_weights
