{"vcs1":{"timestamp_begin":1739106670.592268979, "rt":0.25, "ut":0.09, "st":0.14}}
{"vcselab":{"timestamp_begin":1739106670.925527996, "rt":0.18, "ut":0.11, "st":0.05}}
{"link":{"timestamp_begin":1739106671.168854768, "rt":0.20, "ut":0.09, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739106670.317949594}
{"VCS_COMP_START_TIME": 1739106670.317949594}
{"VCS_COMP_END_TIME": 1739106671.444160407}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps register.sv register_random_test.sv register_test.sv -o simv"}
{"vcs1": {"peak_mem": 307312}}
{"vcselab": {"peak_mem": 158212}}
