# Digital System Design, 2021 Spring, NTU EE

This repository stores the work for project and assignments of the course
Digital System Design (EE4041), instructed by Pr. An-Yeu (Andy) Wu (吳安宇), 
2021 Spring, Department of Electrical Engineering, National Taiwan University

## HW1
Task: 8-bit Adder and Barrel Shifter

Topics:
- Gate-level design with Verilog
- Critical path delay and delay optimization
- Ripple-carry adder and carry-select adder
- Barrel shifter
- NCSim (Incisive): ncverilog and nWave
