// Seed: 303862197
`define pp_0 0
`define pp_1 0
parameter unsigned `pp_1 = `pp_0;
`timescale 1ps / 1ps
module module_0;
  assign id_0 = (id_0);
  type_5(
      1, id_1, id_2, id_1 - id_1
  );
  always id_2 <= "";
  logic id_3 = 1 & 1;
  logic id_4;
  assign id_0 = id_3;
endmodule
