Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Mar 31 05:41:26 2017
| Host         : Work-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file egg_timer_timing_summary_routed.rpt -rpx egg_timer_timing_summary_routed.rpx
| Design       : egg_timer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: mode (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: start_reset (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clock_divider/int_clk_7seg_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clock_divider/int_clk_sec_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.522        0.000                      0                  130        0.099        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.522        0.000                      0                  130        0.099        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.642ns (45.465%)  route 1.970ns (54.535%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.854     8.699    clock_divider/clear
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clock_divider/clk
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.699    14.221    clock_divider/count_sec_reg[24]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.642ns (45.465%)  route 1.970ns (54.535%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.854     8.699    clock_divider/clear
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clock_divider/clk
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.699    14.221    clock_divider/count_sec_reg[25]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.642ns (45.465%)  route 1.970ns (54.535%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.854     8.699    clock_divider/clear
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clock_divider/clk
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.699    14.221    clock_divider/count_sec_reg[26]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.642ns (45.465%)  route 1.970ns (54.535%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.854     8.699    clock_divider/clear
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clock_divider/clk
    SLICE_X38Y53         FDRE                                         r  clock_divider/count_sec_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.699    14.221    clock_divider/count_sec_reg[27]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.642ns (45.206%)  route 1.990ns (54.794%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.875     8.720    clock_divider/clear
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clock_divider/clk
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[4]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.699    14.328    clock_divider/count_sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.642ns (45.206%)  route 1.990ns (54.794%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.875     8.720    clock_divider/clear
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clock_divider/clk
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[5]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.699    14.328    clock_divider/count_sec_reg[5]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.642ns (45.206%)  route 1.990ns (54.794%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.875     8.720    clock_divider/clear
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clock_divider/clk
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[6]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.699    14.328    clock_divider/count_sec_reg[6]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.642ns (45.206%)  route 1.990ns (54.794%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.875     8.720    clock_divider/clear
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.446    14.787    clock_divider/clk
    SLICE_X38Y48         FDRE                                         r  clock_divider/count_sec_reg[7]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.699    14.328    clock_divider/count_sec_reg[7]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.642ns (47.035%)  route 1.849ns (52.965%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.733     8.578    clock_divider/clear
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clock_divider/clk
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[12]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.699    14.222    clock_divider/count_sec_reg[12]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 clock_divider/count_sec_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.642ns (47.035%)  route 1.849ns (52.965%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.566     5.087    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  clock_divider/count_sec_reg[11]/Q
                         net (fo=2, routed)           1.116     6.721    clock_divider/count_sec_reg[11]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  clock_divider/count_sec1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.845    clock_divider/count_sec1_carry__0_i_5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clock_divider/count_sec1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.395    clock_divider/count_sec1_carry__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clock_divider/count_sec1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.509    clock_divider/count_sec1_carry__1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clock_divider/count_sec1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    clock_divider/count_sec1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  clock_divider/count_sec1_carry__3/O[0]
                         net (fo=33, routed)          0.733     8.578    clock_divider/clear
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clock_divider/clk
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.699    14.222    clock_divider/count_sec_reg[13]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  5.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clock_divider/count_sec_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    clock_divider/count_sec_reg[12]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  clock_divider/count_sec_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    clock_divider/count_sec_reg[12]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  clock_divider/count_sec_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    clock_divider/count_sec_reg[12]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  clock_divider/count_sec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    clock_divider/count_sec_reg[12]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y50         FDRE                                         r  clock_divider/count_sec_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clock_divider/count_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clock_divider/count_sec_reg[12]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  clock_divider/count_sec_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    clock_divider/count_sec_reg[16]_i_1_n_7
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clock_divider/count_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clock_divider/count_sec_reg[12]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  clock_divider/count_sec_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    clock_divider/count_sec_reg[16]_i_1_n_5
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clock_divider/count_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clock_divider/count_sec_reg[12]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  clock_divider/count_sec_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    clock_divider/count_sec_reg[16]_i_1_n_6
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clock_divider/count_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clock_divider/count_sec_reg[12]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.025 r  clock_divider/count_sec_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    clock_divider/count_sec_reg[16]_i_1_n_4
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y51         FDRE                                         r  clock_divider/count_sec_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clock_divider/count_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clock_divider/count_sec_reg[12]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  clock_divider/count_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    clock_divider/count_sec_reg[16]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  clock_divider/count_sec_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    clock_divider/count_sec_reg[20]_i_1_n_7
    SLICE_X38Y52         FDRE                                         r  clock_divider/count_sec_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y52         FDRE                                         r  clock_divider/count_sec_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clock_divider/count_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_sec_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clock_divider/clk
    SLICE_X38Y49         FDRE                                         r  clock_divider/count_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock_divider/count_sec_reg[10]/Q
                         net (fo=2, routed)           0.127     1.738    clock_divider/count_sec_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clock_divider/count_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clock_divider/count_sec_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clock_divider/count_sec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clock_divider/count_sec_reg[12]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  clock_divider/count_sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    clock_divider/count_sec_reg[16]_i_1_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  clock_divider/count_sec_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    clock_divider/count_sec_reg[20]_i_1_n_5
    SLICE_X38Y52         FDRE                                         r  clock_divider/count_sec_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clock_divider/clk
    SLICE_X38Y52         FDRE                                         r  clock_divider/count_sec_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.134     1.848    clock_divider/count_sec_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   clock_divider/count_7_seg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clock_divider/count_7_seg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clock_divider/count_7_seg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clock_divider/count_7_seg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clock_divider/count_7_seg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clock_divider/count_7_seg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clock_divider/count_7_seg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clock_divider/count_7_seg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clock_divider/count_7_seg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clock_divider/count_sec_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clock_divider/count_sec_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clock_divider/count_sec_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clock_divider/count_sec_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clock_divider/count_sec_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clock_divider/count_sec_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   clock_divider/count_sec_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   clock_divider/count_sec_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   clock_divider/count_sec_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   clock_divider/count_sec_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   clock_divider/count_sec_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   clock_divider/count_sec_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   clock_divider/count_sec_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   clock_divider/count_sec_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51   clock_divider/count_sec_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51   clock_divider/count_sec_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51   clock_divider/count_sec_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51   clock_divider/count_sec_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   clock_divider/count_sec_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   clock_divider/count_sec_reg[28]/C



