// Seed: 3704727259
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 ();
  always @(posedge 1) id_1 = 1;
  id_2 :
  assert property (@(negedge 1) id_1)
  else begin
    id_2 <= 1;
  end
  assign id_2 = 1;
  module_0();
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
