Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: TuringMachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TuringMachine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TuringMachine"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg484

---- Source Options
Top Module Name                    : TuringMachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/mux_2x1.v" into library work
Parsing module <mux_2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/mux_2x1_2bit.v" into library work
Parsing module <mux_2x1_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x2.v" into library work
Parsing module <demux_1x2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/mux_4x1_2bit.v" into library work
Parsing module <mux_4x1_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x2_2bit.v" into library work
Parsing module <demux_1x2_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/cvt_1x2_2x1.v" into library work
Parsing module <cvt_1x2_2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/mux_8x1_2bit.v" into library work
Parsing module <mux_8x1_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux1bit2x1.v" into library work
Parsing module <Mux1bit2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x4_2bit.v" into library work
Parsing module <demux_1x4_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x4.v" into library work
Parsing module <demux_1x4>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/DeMux1bit1x2.v" into library work
Parsing module <DeMux1bit1x2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/cvt_1x3_3x1.v" into library work
Parsing module <cvt_1x3_3x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Register1.v" into library work
Parsing module <Register1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/OneHotEncoder2.v" into library work
Parsing module <OneHotEncoder2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/OneHotDecoder2.v" into library work
Parsing module <OneHotDecoder2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/mux_16x1_2bit.v" into library work
Parsing module <mux_16x1_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux8bit2x1.v" into library work
Parsing module <Mux8bit2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux4bit2x1.v" into library work
Parsing module <Mux4bit2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux2bit2x1.v" into library work
Parsing module <Mux2bit2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x8_2bit.v" into library work
Parsing module <demux_1x8_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x8.v" into library work
Parsing module <demux_1x8>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/DeMux4bit1x2.v" into library work
Parsing module <DeMux4bit1x2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/cvt_1x4_4x1.v" into library work
Parsing module <cvt_1x4_4x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Selector.v" into library work
Parsing module <Selector>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Register8.v" into library work
Parsing module <Register8>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/OneHotEncoder3.v" into library work
Parsing module <OneHotEncoder3>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/OneHotDecoder3.v" into library work
Parsing module <OneHotDecoder3>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/mux_32x1_2bit.v" into library work
Parsing module <mux_32x1_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux8bit4x1.v" into library work
Parsing module <Mux8bit4x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/HalfAdder.v" into library work
Parsing module <HalfAdder>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x16_2bit.v" into library work
Parsing module <demux_1x16_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x16.v" into library work
Parsing module <demux_1x16>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/DeMux8bit1x2.v" into library work
Parsing module <DeMux8bit1x2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/cvt_1x5_5x1.v" into library work
Parsing module <cvt_1x5_5x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/SRAM4x8bit.v" into library work
Parsing module <SRAM4x8bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Selector3.v" into library work
Parsing module <Selector3>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/reg_1bit.v" into library work
Parsing module <reg_1bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Register3.v" into library work
Parsing module <Register3>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Register2.v" into library work
Parsing module <Register2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/mux_64x1_2bit.v" into library work
Parsing module <mux_64x1_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux8bit8x1.v" into library work
Parsing module <Mux8bit8x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux6bit2x1.v" into library work
Parsing module <Mux6bit2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux3bit2x1.v" into library work
Parsing module <Mux3bit2x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux2bit4x1.v" into library work
Parsing module <Mux2bit4x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/FullAdder.v" into library work
Parsing module <FullAdder>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x32_2bit.v" into library work
Parsing module <demux_1x32_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x32.v" into library work
Parsing module <demux_1x32>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/cvt_128x1_2x64.v" into library work
Parsing module <cvt_128x1_2x64>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/ud_trigger.v" into library work
Parsing module <ud_trigger>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/tapeSymbolFinder.v" into library work
Parsing module <tapeSymbolFinder>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s_gather.v" into library work
Parsing module <s_gather>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/SymbolRegister.v" into library work
Parsing module <SymbolRegister>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/StateRegister.v" into library work
Parsing module <StateRegister>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/SRAM32x8bit.v" into library work
Parsing module <SRAM32x8bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s9.v" into library work
Parsing module <s9>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s8.v" into library work
Parsing module <s8>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s7.v" into library work
Parsing module <s7>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s3456.v" into library work
Parsing module <s3456>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s2.v" into library work
Parsing module <s2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s12.v" into library work
Parsing module <s12>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s1.v" into library work
Parsing module <s1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/s0.v" into library work
Parsing module <s0>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/RippleCarryAdder6bit.v" into library work
Parsing module <RippleCarryAdder6bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Reverser6bit.v" into library work
Parsing module <Reverser6bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/reg_2bit.v" into library work
Parsing module <reg_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Register6.v" into library work
Parsing module <Register6>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/PNU_CLK_DIV.v" into library work
Parsing module <PNU_CLK_DIV>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux6bit4x1.v" into library work
Parsing module <Mux6bit4x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Mux2bit8x1.v" into library work
Parsing module <Mux2bit8x1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/InitialAddress.v" into library work
Parsing module <InitialAddress>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x64_2bit.v" into library work
Parsing module <demux_1x64_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/demux_1x64.v" into library work
Parsing module <demux_1x64>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/d2b_3bit.v" into library work
Parsing module <d2b_3bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/cvt_2x1_1x2.v" into library work
Parsing module <cvt_2x1_1x2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/CursorMode.v" into library work
Parsing module <CursorMode>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/count_8.v" into library work
Parsing module <count_8>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Compare2bit.v" into library work
Parsing module <Compare2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Bus6bit4.v" into library work
Parsing module <Bus6bit4>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Bus6bit3.v" into library work
Parsing module <Bus6bit3>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Bus6bit2.v" into library work
Parsing module <Bus6bit2>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Bus6bit1.v" into library work
Parsing module <Bus6bit1>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/BinaryToSeg2Bit.v" into library work
Parsing module <BinaryToSeg2Bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/b2d_2bit.v" into library work
Parsing module <b2d_2bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/window.v" into library work
Parsing module <window>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/triggerMode.v" into library work
Parsing module <triggerMode>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/tape_64.v" into library work
Parsing module <tape_64>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/TableRegister.v" into library work
Parsing module <TableRegister>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/SegDisplay.v" into library work
Parsing module <SegDisplay>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/keypad.v" into library work
Parsing module <keypad>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Cursor.v" into library work
Parsing module <Cursor>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/Compare3bit.v" into library work
Parsing module <Compare3bit>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/clk_modifier.v" into library work
Parsing module <clk_modifier>.
Analyzing Verilog file "/home/ise/xilinx_project/xilinx/verilog/TuringMachine.v" into library work
Parsing module <TuringMachine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/TuringMachine.v" Line 142: Port same is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/TuringMachine.v" Line 182: Port cur is not connected to this instance

Elaborating module <TuringMachine>.

Elaborating module <Compare3bit>.

Elaborating module <Compare2bit>.
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/window.v" Line 124: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/window.v" Line 149: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/window.v" Line 162: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/window.v" Line 176: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/window.v" Line 189: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/window.v" Line 202: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/window.v" Line 221: Port carry is not connected to this instance

Elaborating module <window>.

Elaborating module <cvt_2x1_1x2>.

Elaborating module <tapeSymbolFinder>.

Elaborating module <cvt_128x1_2x64>.

Elaborating module <cvt_1x2_2x1>.

Elaborating module <mux_64x1_2bit>.

Elaborating module <mux_32x1_2bit>.

Elaborating module <mux_16x1_2bit>.

Elaborating module <mux_8x1_2bit>.

Elaborating module <mux_4x1_2bit>.

Elaborating module <mux_2x1_2bit>.

Elaborating module <mux_2x1>.

Elaborating module <cvt_1x3_3x1>.

Elaborating module <cvt_1x4_4x1>.

Elaborating module <cvt_1x5_5x1>.

Elaborating module <Reverser6bit>.

Elaborating module <Mux1bit2x1>.

Elaborating module <RippleCarryAdder6bit>.

Elaborating module <FullAdder>.

Elaborating module <HalfAdder>.

Elaborating module <Bus6bit3>.

Elaborating module <Bus6bit4>.

Elaborating module <Bus6bit2>.

Elaborating module <Bus6bit1>.
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/Cursor.v" Line 59: Port carry is not connected to this instance

Elaborating module <Cursor>.

Elaborating module <Mux6bit4x1>.

Elaborating module <Mux6bit2x1>.

Elaborating module <InitialAddress>.

Elaborating module <CursorMode>.

Elaborating module <Register6>.

Elaborating module <Register3>.

Elaborating module <Register1>.

Elaborating module <Register2>.

Elaborating module <Mux2bit2x1>.

Elaborating module <tape_64>.

Elaborating module <demux_1x64_2bit>.

Elaborating module <demux_1x32_2bit>.

Elaborating module <demux_1x16_2bit>.

Elaborating module <demux_1x8_2bit>.

Elaborating module <demux_1x4_2bit>.

Elaborating module <demux_1x2_2bit>.

Elaborating module <demux_1x2>.

Elaborating module <reg_2bit>.

Elaborating module <reg_1bit>.

Elaborating module <demux_1x64>.

Elaborating module <demux_1x32>.

Elaborating module <demux_1x16>.

Elaborating module <demux_1x8>.

Elaborating module <demux_1x4>.

Elaborating module <TableRegister>.

Elaborating module <StateRegister>.

Elaborating module <Mux3bit2x1>.

Elaborating module <SymbolRegister>.

Elaborating module <SRAM32x8bit>.

Elaborating module <Selector3>.

Elaborating module <DeMux8bit1x2>.

Elaborating module <DeMux4bit1x2>.

Elaborating module <DeMux1bit1x2>.

Elaborating module <OneHotEncoder3>.

Elaborating module <Mux4bit2x1>.

Elaborating module <OneHotEncoder2>.

Elaborating module <OneHotDecoder3>.

Elaborating module <OneHotDecoder2>.

Elaborating module <Mux8bit8x1>.

Elaborating module <Mux8bit4x1>.

Elaborating module <Mux8bit2x1>.

Elaborating module <SRAM4x8bit>.

Elaborating module <Register8>.

Elaborating module <Selector>.

Elaborating module <clk_modifier>.

Elaborating module <PNU_CLK_DIV(cnt_num=16666)>.
WARNING:HDLCompiler:413 - "/home/ise/xilinx_project/xilinx/verilog/PNU_CLK_DIV.v" Line 26: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <SegDisplay>.

Elaborating module <count_8>.

Elaborating module <BinaryToSeg2Bit>.

Elaborating module <Mux2bit8x1>.

Elaborating module <Mux2bit4x1>.
WARNING:HDLCompiler:1016 - "/home/ise/xilinx_project/xilinx/verilog/keypad.v" Line 108: Port d2 is not connected to this instance

Elaborating module <keypad>.

Elaborating module <ud_trigger>.

Elaborating module <b2d_2bit>.

Elaborating module <d2b_3bit>.

Elaborating module <triggerMode>.

Elaborating module <ControlUnit>.

Elaborating module <s_gather>.

Elaborating module <s2>.

Elaborating module <s1>.

Elaborating module <s8>.

Elaborating module <s7>.

Elaborating module <s3456>.

Elaborating module <s0>.

Elaborating module <s12>.

Elaborating module <s9>.
WARNING:Xst:2972 - "/home/ise/xilinx_project/xilinx/verilog/TuringMachine.v" line 142. All outputs of instance <b2v_comp> of block <Compare3bit> are unconnected in block <TuringMachine>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TuringMachine>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/TuringMachine.v".
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/TuringMachine.v" line 142: Output port <same> of the instance <b2v_comp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/TuringMachine.v" line 182: Output port <cur> of the instance <b2v_inst15> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TuringMachine> synthesized.

Synthesizing Unit <Compare2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Compare2bit.v".
    Summary:
	no macro.
Unit <Compare2bit> synthesized.

Synthesizing Unit <window>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/window.v".
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/window.v" line 124: Output port <carry> of the instance <b2v_inst17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/window.v" line 149: Output port <carry> of the instance <b2v_inst20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/window.v" line 162: Output port <carry> of the instance <b2v_inst22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/window.v" line 176: Output port <carry> of the instance <b2v_inst25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/window.v" line 189: Output port <carry> of the instance <b2v_inst27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/window.v" line 202: Output port <carry> of the instance <b2v_inst29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/window.v" line 221: Output port <carry> of the instance <b2v_inst31> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <window> synthesized.

Synthesizing Unit <cvt_2x1_1x2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/cvt_2x1_1x2.v".
    Summary:
	no macro.
Unit <cvt_2x1_1x2> synthesized.

Synthesizing Unit <tapeSymbolFinder>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/tapeSymbolFinder.v".
    Summary:
	no macro.
Unit <tapeSymbolFinder> synthesized.

Synthesizing Unit <cvt_128x1_2x64>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/cvt_128x1_2x64.v".
    Summary:
	no macro.
Unit <cvt_128x1_2x64> synthesized.

Synthesizing Unit <cvt_1x2_2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/cvt_1x2_2x1.v".
    Summary:
	no macro.
Unit <cvt_1x2_2x1> synthesized.

Synthesizing Unit <mux_64x1_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/mux_64x1_2bit.v".
    Summary:
	no macro.
Unit <mux_64x1_2bit> synthesized.

Synthesizing Unit <mux_32x1_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/mux_32x1_2bit.v".
    Summary:
	no macro.
Unit <mux_32x1_2bit> synthesized.

Synthesizing Unit <mux_16x1_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/mux_16x1_2bit.v".
    Summary:
	no macro.
Unit <mux_16x1_2bit> synthesized.

Synthesizing Unit <mux_8x1_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/mux_8x1_2bit.v".
    Summary:
	no macro.
Unit <mux_8x1_2bit> synthesized.

Synthesizing Unit <mux_4x1_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/mux_4x1_2bit.v".
    Summary:
	no macro.
Unit <mux_4x1_2bit> synthesized.

Synthesizing Unit <mux_2x1_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/mux_2x1_2bit.v".
    Summary:
	no macro.
Unit <mux_2x1_2bit> synthesized.

Synthesizing Unit <mux_2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/mux_2x1.v".
    Summary:
	no macro.
Unit <mux_2x1> synthesized.

Synthesizing Unit <cvt_1x3_3x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/cvt_1x3_3x1.v".
    Summary:
	no macro.
Unit <cvt_1x3_3x1> synthesized.

Synthesizing Unit <cvt_1x4_4x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/cvt_1x4_4x1.v".
    Summary:
	no macro.
Unit <cvt_1x4_4x1> synthesized.

Synthesizing Unit <cvt_1x5_5x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/cvt_1x5_5x1.v".
    Summary:
	no macro.
Unit <cvt_1x5_5x1> synthesized.

Synthesizing Unit <Reverser6bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Reverser6bit.v".
    Summary:
	no macro.
Unit <Reverser6bit> synthesized.

Synthesizing Unit <Mux1bit2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux1bit2x1.v".
    Summary:
	no macro.
Unit <Mux1bit2x1> synthesized.

Synthesizing Unit <RippleCarryAdder6bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/RippleCarryAdder6bit.v".
    Summary:
Unit <RippleCarryAdder6bit> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/FullAdder.v".
    Summary:
	no macro.
Unit <FullAdder> synthesized.

Synthesizing Unit <HalfAdder>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/HalfAdder.v".
    Summary:
Unit <HalfAdder> synthesized.

Synthesizing Unit <Bus6bit3>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Bus6bit3.v".
    Summary:
	no macro.
Unit <Bus6bit3> synthesized.

Synthesizing Unit <Bus6bit4>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Bus6bit4.v".
    Summary:
	no macro.
Unit <Bus6bit4> synthesized.

Synthesizing Unit <Bus6bit2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Bus6bit2.v".
    Summary:
	no macro.
Unit <Bus6bit2> synthesized.

Synthesizing Unit <Bus6bit1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Bus6bit1.v".
    Summary:
	no macro.
Unit <Bus6bit1> synthesized.

Synthesizing Unit <Cursor>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Cursor.v".
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/Cursor.v" line 59: Output port <carry> of the instance <b2v_adder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Cursor> synthesized.

Synthesizing Unit <Mux6bit4x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux6bit4x1.v".
    Summary:
	no macro.
Unit <Mux6bit4x1> synthesized.

Synthesizing Unit <Mux6bit2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux6bit2x1.v".
    Summary:
	no macro.
Unit <Mux6bit2x1> synthesized.

Synthesizing Unit <InitialAddress>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/InitialAddress.v".
    Summary:
	no macro.
Unit <InitialAddress> synthesized.

Synthesizing Unit <CursorMode>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/CursorMode.v".
WARNING:Xst:647 - Input <s<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<10:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <CursorMode> synthesized.

Synthesizing Unit <Register6>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Register6.v".
    Summary:
	no macro.
Unit <Register6> synthesized.

Synthesizing Unit <Register3>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Register3.v".
    Summary:
	no macro.
Unit <Register3> synthesized.

Synthesizing Unit <Register1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Register1.v".
    Found 1-bit register for signal <DFF_inst2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register1> synthesized.

Synthesizing Unit <Register2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Register2.v".
    Summary:
	no macro.
Unit <Register2> synthesized.

Synthesizing Unit <Mux2bit2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux2bit2x1.v".
    Summary:
	no macro.
Unit <Mux2bit2x1> synthesized.

Synthesizing Unit <tape_64>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/tape_64.v".
WARNING:Xst:647 - Input <keypad<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<9:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <tape_64> synthesized.

Synthesizing Unit <demux_1x64_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x64_2bit.v".
    Summary:
	no macro.
Unit <demux_1x64_2bit> synthesized.

Synthesizing Unit <demux_1x32_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x32_2bit.v".
    Summary:
	no macro.
Unit <demux_1x32_2bit> synthesized.

Synthesizing Unit <demux_1x16_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x16_2bit.v".
    Summary:
	no macro.
Unit <demux_1x16_2bit> synthesized.

Synthesizing Unit <demux_1x8_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x8_2bit.v".
    Summary:
	no macro.
Unit <demux_1x8_2bit> synthesized.

Synthesizing Unit <demux_1x4_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x4_2bit.v".
    Summary:
	no macro.
Unit <demux_1x4_2bit> synthesized.

Synthesizing Unit <demux_1x2_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x2_2bit.v".
    Summary:
	no macro.
Unit <demux_1x2_2bit> synthesized.

Synthesizing Unit <demux_1x2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x2.v".
    Summary:
	no macro.
Unit <demux_1x2> synthesized.

Synthesizing Unit <reg_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/reg_2bit.v".
    Summary:
	no macro.
Unit <reg_2bit> synthesized.

Synthesizing Unit <reg_1bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/reg_1bit.v".
    Found 1-bit register for signal <DFF_inst2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg_1bit> synthesized.

Synthesizing Unit <demux_1x64>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x64.v".
    Summary:
	no macro.
Unit <demux_1x64> synthesized.

Synthesizing Unit <demux_1x32>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x32.v".
    Summary:
	no macro.
Unit <demux_1x32> synthesized.

Synthesizing Unit <demux_1x16>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x16.v".
    Summary:
	no macro.
Unit <demux_1x16> synthesized.

Synthesizing Unit <demux_1x8>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x8.v".
    Summary:
	no macro.
Unit <demux_1x8> synthesized.

Synthesizing Unit <demux_1x4>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/demux_1x4.v".
    Summary:
	no macro.
Unit <demux_1x4> synthesized.

Synthesizing Unit <TableRegister>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/TableRegister.v".
WARNING:Xst:647 - Input <s<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <TableRegister> synthesized.

Synthesizing Unit <StateRegister>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/StateRegister.v".
    Summary:
	no macro.
Unit <StateRegister> synthesized.

Synthesizing Unit <Mux3bit2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux3bit2x1.v".
    Summary:
	no macro.
Unit <Mux3bit2x1> synthesized.

Synthesizing Unit <SymbolRegister>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/SymbolRegister.v".
WARNING:Xst:647 - Input <keypad<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SymbolRegister> synthesized.

Synthesizing Unit <SRAM32x8bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/SRAM32x8bit.v".
    Summary:
	no macro.
Unit <SRAM32x8bit> synthesized.

Synthesizing Unit <Selector3>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Selector3.v".
    Summary:
	no macro.
Unit <Selector3> synthesized.

Synthesizing Unit <DeMux8bit1x2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/DeMux8bit1x2.v".
    Summary:
	no macro.
Unit <DeMux8bit1x2> synthesized.

Synthesizing Unit <DeMux4bit1x2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/DeMux4bit1x2.v".
    Summary:
	no macro.
Unit <DeMux4bit1x2> synthesized.

Synthesizing Unit <DeMux1bit1x2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/DeMux1bit1x2.v".
    Summary:
	no macro.
Unit <DeMux1bit1x2> synthesized.

Synthesizing Unit <OneHotEncoder3>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/OneHotEncoder3.v".
    Summary:
	no macro.
Unit <OneHotEncoder3> synthesized.

Synthesizing Unit <Mux4bit2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux4bit2x1.v".
    Summary:
	no macro.
Unit <Mux4bit2x1> synthesized.

Synthesizing Unit <OneHotEncoder2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/OneHotEncoder2.v".
    Summary:
	no macro.
Unit <OneHotEncoder2> synthesized.

Synthesizing Unit <OneHotDecoder3>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/OneHotDecoder3.v".
    Summary:
	no macro.
Unit <OneHotDecoder3> synthesized.

Synthesizing Unit <OneHotDecoder2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/OneHotDecoder2.v".
WARNING:Xst:647 - Input <Din<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <OneHotDecoder2> synthesized.

Synthesizing Unit <Mux8bit8x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux8bit8x1.v".
    Summary:
	no macro.
Unit <Mux8bit8x1> synthesized.

Synthesizing Unit <Mux8bit4x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux8bit4x1.v".
    Summary:
	no macro.
Unit <Mux8bit4x1> synthesized.

Synthesizing Unit <Mux8bit2x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux8bit2x1.v".
    Summary:
	no macro.
Unit <Mux8bit2x1> synthesized.

Synthesizing Unit <SRAM4x8bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/SRAM4x8bit.v".
    Summary:
	no macro.
Unit <SRAM4x8bit> synthesized.

Synthesizing Unit <Register8>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Register8.v".
    Summary:
	no macro.
Unit <Register8> synthesized.

Synthesizing Unit <Selector>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Selector.v".
    Summary:
	no macro.
Unit <Selector> synthesized.

Synthesizing Unit <clk_modifier>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/clk_modifier.v".
WARNING:Xst:647 - Input <s<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <clk_modifier> synthesized.

Synthesizing Unit <PNU_CLK_DIV>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/PNU_CLK_DIV.v".
        cnt_num = 16666
    Found 20-bit register for signal <cnt>.
    Found 1-bit register for signal <buff>.
    Found 20-bit adder for signal <cnt[19]_GND_74_o_add_1_OUT> created at line 26.
    Found 20-bit comparator greater for signal <cnt[19]_GND_74_o_LessThan_1_o> created at line 25
    Found 20-bit comparator lessequal for signal <cnt[19]_GND_74_o_LessThan_5_o> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PNU_CLK_DIV> synthesized.

Synthesizing Unit <SegDisplay>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/SegDisplay.v".
    Summary:
	no macro.
Unit <SegDisplay> synthesized.

Synthesizing Unit <count_8>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/count_8.v".
    Summary:
Unit <count_8> synthesized.

Synthesizing Unit <BinaryToSeg2Bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/BinaryToSeg2Bit.v".
    Summary:
	no macro.
Unit <BinaryToSeg2Bit> synthesized.

Synthesizing Unit <Mux2bit8x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux2bit8x1.v".
    Summary:
	no macro.
Unit <Mux2bit8x1> synthesized.

Synthesizing Unit <Mux2bit4x1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/Mux2bit4x1.v".
    Summary:
	no macro.
Unit <Mux2bit4x1> synthesized.

Synthesizing Unit <keypad>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/keypad.v".
INFO:Xst:3210 - "/home/ise/xilinx_project/xilinx/verilog/keypad.v" line 108: Output port <d2> of the instance <b2v_inst12> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <keypad> synthesized.

Synthesizing Unit <ud_trigger>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/ud_trigger.v".
    Found 1-bit register for signal <SYNTHESIZED_WIRE_3>.
    Found 1-bit register for signal <SYNTHESIZED_WIRE_2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ud_trigger> synthesized.

Synthesizing Unit <b2d_2bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/b2d_2bit.v".
    Summary:
	no macro.
Unit <b2d_2bit> synthesized.

Synthesizing Unit <d2b_3bit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/d2b_3bit.v".
    Summary:
	no macro.
Unit <d2b_3bit> synthesized.

Synthesizing Unit <triggerMode>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/triggerMode.v".
WARNING:Xst:647 - Input <s<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<12:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <triggerMode> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/ControlUnit.v".
    Found 1-bit register for signal <SYNTHESIZED_WIRE_34>.
    Found 1-bit register for signal <SYNTHESIZED_WIRE_33>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <s_gather>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s_gather.v".
    Summary:
	no macro.
Unit <s_gather> synthesized.

Synthesizing Unit <s2>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s2.v".
    Found 1-bit register for signal <DFF_inst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s2> synthesized.

Synthesizing Unit <s1>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s1.v".
    Found 1-bit register for signal <DFF_inst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s1> synthesized.

Synthesizing Unit <s8>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s8.v".
    Found 1-bit register for signal <s8>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s8> synthesized.

Synthesizing Unit <s7>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s7.v".
    Found 1-bit register for signal <DFF_inst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s7> synthesized.

Synthesizing Unit <s3456>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s3456.v".
    Found 1-bit register for signal <DFF_inst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s3456> synthesized.

Synthesizing Unit <s0>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s0.v".
    Found 1-bit register for signal <s0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s0> synthesized.

Synthesizing Unit <s12>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s12.v".
    Found 1-bit register for signal <DFF_dff>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s12> synthesized.

Synthesizing Unit <s9>.
    Related source file is "/home/ise/xilinx_project/xilinx/verilog/s9.v".
    Found 1-bit register for signal <s9>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <s9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Registers                                            : 438
 1-bit register                                        : 437
 20-bit register                                       : 1
# Comparators                                          : 2
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
# Multiplexers                                         : 1
 20-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 156
 1-bit xor2                                            : 156

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst> is unconnected in block <b2v_inst7>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux0> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux1> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux2> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_mux5> is unconnected in block <b2v_mux1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <b2v_inst11> is unconnected in block <b2v_inst11>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <DFF_dff> (without init value) has a constant value of 0 in block <b2v_s_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <b2v_s_12> is unconnected in block <b2v_inst7>.
   It will be removed from the design.

Synthesizing (advanced) Unit <PNU_CLK_DIV>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <PNU_CLK_DIV> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 437
 Flip-Flops                                            : 437
# Comparators                                          : 2
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
# Xors                                                 : 156
 1-bit xor2                                            : 156

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <window>: instances <b2v_inst34>, <b2v_inst40> of unit <Bus6bit3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window>: instances <b2v_inst36>, <b2v_inst39> of unit <Bus6bit2> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <window>: instances <b2v_inst37>, <b2v_inst38> of unit <Bus6bit1> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <DFF_dff> (without init value) has a constant value of 0 in block <s12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b2v_row7/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row7/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row7/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row7/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row6/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row6/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row6/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row6/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row5/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row5/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row5/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row5/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row4/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row4/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row4/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row4/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row3/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row3/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row3/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row3/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row2/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row2/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row2/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row2/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row1/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row1/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row1/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row1/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row0/b2v_inst/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row0/b2v_inst11/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row0/b2v_inst6/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b2v_row0/b2v_inst7/b2v_inst/DFF_inst2> (without init value) has a constant value of 0 in block <SRAM32x8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst1/b2v_inst7/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst1/b2v_inst6/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst1/b2v_inst5/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst1/b2v_inst4/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst1/b2v_inst3/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst1/b2v_inst2/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst1/b2v_inst1/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <TuringMachine>: instances <b2v_inst1/b2v_inst9/b2v_inst>, <b2v_inst8/b2v_inst> of unit <cvt_128x1_2x64> are equivalent, second instance is removed

Optimizing unit <TuringMachine> ...

Optimizing unit <SegDisplay> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <keypad> ...

Optimizing unit <Cursor> ...

Optimizing unit <tape_64> ...

Optimizing unit <TableRegister> ...

Optimizing unit <SRAM32x8bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TuringMachine, actual ratio is 3.
FlipFlop b2v_inst15/b2v_inst1/b2v_reg3/b2v_inst/DFF_inst2 has been replicated 2 time(s)
FlipFlop b2v_inst15/b2v_inst1/b2v_reg3/b2v_inst1/DFF_inst2 has been replicated 2 time(s)
FlipFlop b2v_inst15/b2v_inst1/b2v_reg3/b2v_inst2/DFF_inst2 has been replicated 2 time(s)
FlipFlop b2v_inst15/b2v_inst2/b2v_inst/b2v_inst/DFF_inst2 has been replicated 1 time(s)
FlipFlop b2v_inst15/b2v_inst2/b2v_inst/b2v_inst1/DFF_inst2 has been replicated 1 time(s)
FlipFlop b2v_inst7/b2v_inst5/DFF_inst has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 435
 Flip-Flops                                            : 435

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TuringMachine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 862
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 38
#      LUT3                        : 243
#      LUT4                        : 32
#      LUT5                        : 28
#      LUT6                        : 476
#      MUXCY                       : 19
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 435
#      FDC                         : 434
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 42
#      IBUF                        : 12
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             435  out of  54576     0%  
 Number of Slice LUTs:                  819  out of  27288     3%  
    Number used as Logic:               819  out of  27288     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    846
   Number with an unused Flip Flop:     411  out of    846    48%  
   Number with an unused LUT:            27  out of    846     3%  
   Number of fully used LUT-FF pairs:   408  out of    846    48%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  42  out of    316    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)        | Load  |
-------------------------------------------------+------------------------------+-------+
clk                                              | IBUF+BUFG                    | 24    |
SYNTHESIZED_WIRE_35(b2v_inst16/b2v_inst1/dout1:O)| BUFG(*)(b2v_inst7/b2v_s_9/s9)| 411   |
-------------------------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.185ns (Maximum Frequency: 161.689MHz)
   Minimum input arrival time before clock: 6.517ns
   Maximum output required time after clock: 11.134ns
   Maximum combinational path delay: 4.507ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.835ns (frequency: 206.836MHz)
  Total number of paths / destination ports: 4824 / 24
-------------------------------------------------------------------------
Delay:               4.835ns (Levels of Logic = 20)
  Source:            b2v_inst16/b2v_inst/cnt_13 (FF)
  Destination:       b2v_inst16/b2v_inst/cnt_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: b2v_inst16/b2v_inst/cnt_13 to b2v_inst16/b2v_inst/cnt_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.995  b2v_inst16/b2v_inst/cnt_13 (b2v_inst16/b2v_inst/cnt_13)
     LUT5:I0->O            2   0.203   0.845  b2v_inst16/b2v_inst/cnt[19]_GND_74_o_LessThan_1_o_inv_inv32 (b2v_inst16/b2v_inst/cnt[19]_GND_74_o_LessThan_1_o_inv_inv31)
     LUT6:I3->O           20   0.205   1.197  b2v_inst16/b2v_inst/cnt[19]_GND_74_o_LessThan_1_o_inv_inv35 (b2v_inst16/b2v_inst/cnt[19]_GND_74_o_LessThan_1_o_inv_inv)
     LUT2:I0->O            1   0.203   0.000  b2v_inst16/b2v_inst/Mcount_cnt_lut<3> (b2v_inst16/b2v_inst/Mcount_cnt_lut<3>)
     MUXCY:S->O            1   0.172   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<3> (b2v_inst16/b2v_inst/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<4> (b2v_inst16/b2v_inst/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<5> (b2v_inst16/b2v_inst/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<6> (b2v_inst16/b2v_inst/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<7> (b2v_inst16/b2v_inst/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<8> (b2v_inst16/b2v_inst/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<9> (b2v_inst16/b2v_inst/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<10> (b2v_inst16/b2v_inst/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<11> (b2v_inst16/b2v_inst/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<12> (b2v_inst16/b2v_inst/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<13> (b2v_inst16/b2v_inst/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<14> (b2v_inst16/b2v_inst/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<15> (b2v_inst16/b2v_inst/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<16> (b2v_inst16/b2v_inst/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<17> (b2v_inst16/b2v_inst/Mcount_cnt_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  b2v_inst16/b2v_inst/Mcount_cnt_cy<18> (b2v_inst16/b2v_inst/Mcount_cnt_cy<18>)
     XORCY:CI->O           1   0.180   0.000  b2v_inst16/b2v_inst/Mcount_cnt_xor<19> (b2v_inst16/b2v_inst/Mcount_cnt19)
     FDC:D                     0.102          b2v_inst16/b2v_inst/cnt_19
    ----------------------------------------
    Total                      4.835ns (1.797ns logic, 3.038ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYNTHESIZED_WIRE_35'
  Clock period: 6.185ns (frequency: 161.689MHz)
  Total number of paths / destination ports: 26514 / 402
-------------------------------------------------------------------------
Delay:               6.185ns (Levels of Logic = 5)
  Source:            b2v_inst15/b2v_inst1/b2v_reg3/b2v_inst/DFF_inst2_1 (FF)
  Destination:       b2v_inst14/b2v_inst9/b2v_inst/DFF_inst2 (FF)
  Source Clock:      SYNTHESIZED_WIRE_35 rising
  Destination Clock: SYNTHESIZED_WIRE_35 rising

  Data Path: b2v_inst15/b2v_inst1/b2v_reg3/b2v_inst/DFF_inst2_1 to b2v_inst14/b2v_inst9/b2v_inst/DFF_inst2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.137  b2v_inst15/b2v_inst1/b2v_reg3/b2v_inst/DFF_inst2_1 (b2v_inst15/b2v_inst1/b2v_reg3/b2v_inst/DFF_inst2_1)
     LUT5:I2->O            7   0.205   0.878  b2v_inst15/b2v_sram/b2v_row2/b2v_selector/b2v_de/Dout_ALTERA_SYNTHESIZED<1>1 (b2v_inst15/b2v_sram/b2v_row2/SYNTHESIZED_WIRE_4<1>)
     LUT6:I4->O            1   0.203   0.808  b2v_inst15/b2v_sram/b2v_mux8/b2v_mux2/b2v_mux4/dout3 (b2v_inst15/b2v_sram/b2v_mux8/b2v_mux2/b2v_mux4/dout2)
     LUT6:I3->O            4   0.205   0.788  b2v_inst15/b2v_sram/b2v_mux8/b2v_mux2/b2v_mux4/dout5 (b2v_inst15/b2v_sram/b2v_mux8/b2v_mux2/b2v_mux4/dout4)
     LUT6:I4->O           16   0.203   1.005  b2v_inst14/b2v_inst/b2v_inst1/b2v_inst3/b2v_inst1/Dout_01 (b2v_inst14/b2v_inst/b2v_inst1/SYNTHESIZED_WIRE_2<1>)
     LUT6:I5->O            1   0.205   0.000  b2v_inst14/b2v_inst9/b2v_inst1/b2v_inst1/dout1 (b2v_inst14/b2v_inst9/b2v_inst1/SYNTHESIZED_WIRE_0)
     FDC:D                     0.102          b2v_inst14/b2v_inst9/b2v_inst1/DFF_inst2
    ----------------------------------------
    Total                      6.185ns (1.570ns logic, 4.615ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.735ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       b2v_inst16/b2v_inst/buff (FF)
  Destination Clock: clk rising

  Data Path: rst to b2v_inst16/b2v_inst/buff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           435   1.222   2.083  rst_IBUF (SYNTHESIZED_WIRE_36_inv)
     FDC:CLR                   0.430          b2v_inst16/b2v_inst/buff
    ----------------------------------------
    Total                      3.735ns (1.652ns logic, 2.083ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYNTHESIZED_WIRE_35'
  Total number of paths / destination ports: 2451 / 574
-------------------------------------------------------------------------
Offset:              6.517ns (Levels of Logic = 5)
  Source:            key0 (PAD)
  Destination:       b2v_inst14/b2v_inst9/b2v_inst/DFF_inst2 (FF)
  Destination Clock: SYNTHESIZED_WIRE_35 rising

  Data Path: key0 to b2v_inst14/b2v_inst9/b2v_inst/DFF_inst2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  key0_IBUF (single_g_OBUF)
     LUT5:I0->O           17   0.203   1.392  b2v_inst3/b2v_inst8/b_ALTERA_SYNTHESIZED<0>1 (SYNTHESIZED_WIRE_37<0>)
     LUT6:I0->O            1   0.203   0.924  b2v_inst15/b2v_sram/b2v_mux8/b2v_mux2/b2v_mux3/dout11_SW2 (N280)
     LUT6:I1->O           16   0.203   1.005  b2v_inst14/b2v_inst/b2v_inst1/b2v_inst3/b2v_inst/Dout_01 (b2v_inst14/b2v_inst/b2v_inst1/SYNTHESIZED_WIRE_2<0>)
     LUT6:I5->O            1   0.205   0.000  b2v_inst14/b2v_inst9/b2v_inst/b2v_inst1/dout1 (b2v_inst14/b2v_inst9/b2v_inst/SYNTHESIZED_WIRE_0)
     FDC:D                     0.102          b2v_inst14/b2v_inst9/b2v_inst/DFF_inst2
    ----------------------------------------
    Total                      6.517ns (2.138ns logic, 4.380ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 109 / 14
-------------------------------------------------------------------------
Offset:              7.539ns (Levels of Logic = 5)
  Source:            b2v_inst2/b2v_inst/b2v_reg_a/DFF_inst2 (FF)
  Destination:       segc (PAD)
  Source Clock:      clk rising

  Data Path: b2v_inst2/b2v_inst/b2v_reg_a/DFF_inst2 to segc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.436  b2v_inst2/b2v_inst/b2v_reg_a/DFF_inst2 (b2v_inst2/b2v_inst/b2v_reg_a/DFF_inst2)
     LUT6:I0->O            1   0.203   0.827  b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux1/dout5 (b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux1/dout4)
     LUT5:I1->O            1   0.203   0.000  b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux1/dout47_G (N350)
     MUXF7:I1->O           4   0.140   0.931  b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux1/dout47 (segg_OBUF)
     LUT4:I0->O            1   0.203   0.579  b2v_inst2/b2v_inst10/c1 (segc_OBUF)
     OBUF:I->O                 2.571          segc_OBUF (segc)
    ----------------------------------------
    Total                      7.539ns (3.767ns logic, 3.772ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYNTHESIZED_WIRE_35'
  Total number of paths / destination ports: 8531 / 14
-------------------------------------------------------------------------
Offset:              11.134ns (Levels of Logic = 7)
  Source:            b2v_inst11/b2v_inst2/b2v_inst1/b2v_inst2/DFF_inst2 (FF)
  Destination:       sega (PAD)
  Source Clock:      SYNTHESIZED_WIRE_35 rising

  Data Path: b2v_inst11/b2v_inst2/b2v_inst1/b2v_inst2/DFF_inst2 to sega
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            155   0.447   2.357  b2v_inst11/b2v_inst2/b2v_inst1/b2v_inst2/DFF_inst2 (b2v_inst11/b2v_inst2/b2v_inst1/b2v_inst2/DFF_inst2)
     LUT6:I1->O            2   0.203   0.864  SYNTHESIZED_WIRE_21<10>231 (SYNTHESIZED_WIRE_21<10>_bdd38)
     LUT6:I2->O            1   0.203   0.684  SYNTHESIZED_WIRE_21<14>52 (SYNTHESIZED_WIRE_21<14>51)
     LUT3:I1->O            2   0.203   0.617  SYNTHESIZED_WIRE_21<14>53 (SYNTHESIZED_WIRE_21<14>_bdd4)
     LUT6:I5->O            1   0.205   0.827  b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux0/dout5 (b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux0/dout4)
     LUT6:I2->O            4   0.203   0.931  b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux0/dout17 (b2v_inst2/b2v_inst4/b2v_inst2/b2v_mux0/dout16)
     LUT4:I0->O            2   0.203   0.616  b2v_inst2/b2v_inst10/a1 (sega_OBUF)
     OBUF:I->O                 2.571          sega_OBUF (sega)
    ----------------------------------------
    Total                     11.134ns (4.238ns logic, 6.896ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               4.507ns (Levels of Logic = 2)
  Source:            key0 (PAD)
  Destination:       single_g (PAD)

  Data Path: key0 to single_g
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  key0_IBUF (single_g_OBUF)
     OBUF:I->O                 2.571          single_g_OBUF (single_g)
    ----------------------------------------
    Total                      4.507ns (3.793ns logic, 0.714ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SYNTHESIZED_WIRE_35
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
SYNTHESIZED_WIRE_35|    6.185|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.835|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 48.14 secs
 
--> 


Total memory usage is 421504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  142 (   0 filtered)
Number of infos    :   11 (   0 filtered)

