// Seed: 3139873416
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri1 id_9
    , id_21,
    input uwire id_10,
    output wand id_11,
    input wire id_12,
    output tri0 id_13,
    input tri id_14,
    output uwire id_15,
    input tri id_16,
    input tri id_17,
    output tri0 id_18,
    input wire id_19
);
  logic id_22 = 1'h0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3
);
  wire [{  1  } : 1 'b0] id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0
  );
endmodule
