int\r\nF_1 ( T_1 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nconst T_2 V_7 = V_8 -> V_9 * 0x800 ;\r\nunion {\r\nstruct V_10 V_11 ;\r\n} * args = V_12 ;\r\nT_2 V_13 ;\r\nint V_14 = - V_15 ;\r\nF_2 ( V_16 , L_1 , V_17 ) ;\r\nif ( ! ( V_14 = F_3 ( V_14 , & V_12 , & V_17 , args -> V_11 , 0 , 0 , false ) ) ) {\r\nF_2 ( V_16 , L_2\r\nL_3 ,\r\nargs -> V_11 . V_18 , args -> V_11 . V_19 , args -> V_11 . V_12 ,\r\nargs -> V_11 . V_20 , args -> V_11 . V_21 ) ;\r\nV_13 = 0x00000040 * ! args -> V_11 . V_19 ;\r\nV_13 |= 0x00000010 * ! args -> V_11 . V_12 ;\r\nV_13 |= 0x00000004 * ! args -> V_11 . V_20 ;\r\nV_13 |= 0x00000001 * ! args -> V_11 . V_21 ;\r\n} else\r\nreturn V_14 ;\r\nF_4 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x61a004 + doff) & 0x80000000))\r\nbreak;\r\n) ;\r\nF_5 ( V_2 , 0x61a004 + V_7 , 0xc000007f , 0x80000000 | V_13 ) ;\r\nF_4 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x61a004 + doff) & 0x80000000))\r\nbreak;\r\n) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_6 ( T_1 )\r\n{\r\nstruct V_22 * V_6 = & V_3 -> V_4 . V_5 . V_6 ;\r\nstruct V_1 * V_2 = V_6 -> V_2 ;\r\nunion {\r\nstruct V_23 V_11 ;\r\n} * args = V_12 ;\r\nconst T_2 V_7 = V_8 -> V_9 * 0x800 ;\r\nT_2 V_24 ;\r\nint V_14 = - V_15 ;\r\nF_2 ( V_16 , L_4 , V_17 ) ;\r\nif ( ! ( V_14 = F_3 ( V_14 , & V_12 , & V_17 , args -> V_11 , 0 , 0 , false ) ) ) {\r\nF_2 ( V_16 , L_5 ,\r\nargs -> V_11 . V_18 , args -> V_11 . V_12 ) ;\r\nif ( args -> V_11 . V_12 & 0xfff00000 )\r\nreturn - V_25 ;\r\nV_24 = args -> V_11 . V_12 ;\r\n} else\r\nreturn V_14 ;\r\nF_5 ( V_2 , 0x61a004 + V_7 , 0x807f0000 , 0x80150000 ) ;\r\nF_4 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x61a004 + doff) & 0x80000000))\r\nbreak;\r\n) ;\r\nF_7 ( V_2 , 0x61a00c + V_7 , 0x00100000 | V_24 ) ;\r\nF_8 ( 9 ) ;\r\nF_9 ( 500 ) ;\r\nV_24 = F_5 ( V_2 , 0x61a00c + V_7 , 0xffffffff , 0x00000000 ) ;\r\nF_5 ( V_2 , 0x61a004 + V_7 , 0x807f0000 , 0x80550000 ) ;\r\nF_4 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x61a004 + doff) & 0x80000000))\r\nbreak;\r\n) ;\r\nF_10 ( V_6 , L_6 , V_8 -> V_9 , V_24 ) ;\r\nif ( ! ( V_24 & 0x80000000 ) )\r\nreturn - V_26 ;\r\nargs -> V_11 . V_27 = ( V_24 & 0x38000000 ) >> 27 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_11 ( struct V_28 * V_3 , int V_29 ,\r\nstruct V_30 * V_31 , struct V_32 * * V_33 )\r\n{\r\nreturn F_12 ( & V_34 , V_3 ,\r\nV_29 , V_31 , V_33 ) ;\r\n}
