$date
	Mon Jul 11 18:12:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module create_bram_tb $end
$var wire 1 ! value_addr $end
$var reg 1 " clk $end
$var reg 1 # key $end
$var reg 1 $ ram_enable $end
$var reg 1 % write_enable $end
$scope module create_bram_inst $end
$var wire 1 " clock $end
$var wire 1 # key $end
$var wire 1 $ ram_enable $end
$var wire 1 % write_enable $end
$var reg 1 ! value_addr $end
$var integer 32 & hash1 [31:0] $end
$var integer 32 ' hash2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
1$
1#
1"
x!
$end
#10
0#
#110
