/*++
  This file contains an 'Intel Peripheral Driver' and is        
  licensed for Intel CPUs and chipsets under the terms of your  
  license agreement with Intel or your vendor.  This file may   
  be modified by the user, subject to additional terms of the   
  license agreement                                             
--*/
/** @file

  Code for misc CPU features.

  Copyright (c) 2011 - 2018, Intel Corporation. All rights reserved.<BR>
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by such
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.

  Module Name:  Misc.c

**/

#include "Misc.h"
#include <UncoreCommonIncludes.h>
#include <SysHost.h>

//BDE Override for s5330552 start
///
/// Values for Trace Hub Acpi Base Address
///
UINT64   mTraceHubAcpiBaseAddress = 0;
BOOLEAN  mTraceHubFeatureEnable   = FALSE;
//BDE Override for s5330552 end

BOOLEAN                           mEnableMonitorMwait = FALSE;
BOOLEAN                           mEnableThreeStrikeCounter = FALSE;
BOOLEAN                           mEnableEnergyPerformanceBias = FALSE;
BOOLEAN                           mEnableCpuDbp = FALSE;
extern EFI_IIO_UDS_PROTOCOL       *mIioUds;

/**
  Detect capability of MONITOR/MWAIT instructions for specified processor.
  
  This function detects capability of MONITOR/MWAIT instructions for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.

**/
VOID
MonitorMwaitDetect (
  UINTN   ProcessorNumber
  )
{
  UINT32    FamilyId;
  UINT32    ModelId;
  UINT32    SteppingId;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, &SteppingId, NULL);

  if ((FeaturePcdGet (PcdCpuNehalemFamilyFlag) && IS_NEHALEM_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSandyBridgeFamilyFlag) && IS_SANDYBRIDGE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuIvyBridgeFamilyFlag) && IS_IVYBRIDGE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSilvermontFamilyFlag) && IS_SILVERMONT_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuGoldmontFamilyFlag) && IS_GOLDMONT_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuHaswellFamilyFlag) && IS_HASWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuBroadwellFamilyFlag) && IS_BROADWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSkylakeFamilyFlag) && IS_SKYLAKE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag) && IS_KNIGHTSLANDING_PROC (FamilyId, ModelId))
      ) {
    SetProcessorFeatureCapability (ProcessorNumber, MonitorMwait, NULL);
  }
}

/**
  Configures Processor Feature Lists for MONITOR/MWAIT instructions for all processors.
  
  This function configures Processor Feature Lists for MONITOR/MWAIT instructions for all processors.

**/
VOID
MonitorMwaitConfigFeatureList (
  VOID
  )
{
  UINTN                 ProcessorNumber;
  EFI_STATUS            Status;

  if ((PcdGet32 (PcdCpuProcessorFeatureUserConfiguration) & PCD_CPU_MONITOR_MWAIT_BIT) != 0) {
    mEnableMonitorMwait = TRUE;
  }

  for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
    //
    // Check whether this logical processor supports MONITOR/MWAIT instructions
    //
    if (GetProcessorFeatureCapability (ProcessorNumber, MonitorMwait, NULL)) {
      if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
        //
        // Set the bit of MONITOR/MWAIT instructions capability according to BSP capability.
        //
        Status = PcdSet32S (PcdCpuProcessorFeatureCapability, PcdGet32 (PcdCpuProcessorFeatureCapability) | PCD_CPU_MONITOR_MWAIT_BIT);
        ASSERT_EFI_ERROR (Status);
        //
        // Set the bit of MONITOR/MWAIT instructions setting according to BSP setting.
        //
        if (mEnableMonitorMwait) {
          Status = PcdSet32S (PcdCpuProcessorFeatureSetting, PcdGet32 (PcdCpuProcessorFeatureSetting) | PCD_CPU_MONITOR_MWAIT_BIT);
          ASSERT_EFI_ERROR (Status);
        }
      }

      //
      // If this logical processor supports MONITOR/MWAIT instructions, then add feature into feature list for operation
      // on corresponding register.
      //
      AppendProcessorFeatureIntoList (ProcessorNumber, MonitorMwait, &mEnableMonitorMwait);
    }
  }
}

/**
  Produces entry of MONITOR/MWAIT instruction feature in Register Table for specified processor.
  
  This function produces entry of MONITOR/MWAIT instruction feature in Register Table for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.
  @param  Attribute         Pointer to the attribute

**/
VOID
MonitorMwaitReg (
  UINTN      ProcessorNumber,
  VOID       *Attribute
  )
{
  BOOLEAN    *Enable;
  UINT64     Value;

  Enable = (BOOLEAN *) Attribute;
  Value  = 0;
  if (*Enable) {
    Value = 1;
  }

  WriteRegisterTable (ProcessorNumber, Msr, MSR_IA32_MISC_ENABLE, N_MSR_ENABLE_MONITOR_FSM, 1, Value);
}

/**
  Detect capability of Three Strike Counter for specified processor.
  
  This function detects capability of Three Strike Counter Prefetch for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.

**/
VOID
ThreeStrikeCounterDetect (
  UINTN   ProcessorNumber
  )
{
  UINT32    FamilyId;
  UINT32    ModelId;
  UINT32    SteppingId;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, &SteppingId, NULL);

  if ((FeaturePcdGet (PcdCpuNehalemFamilyFlag) && IS_NEHALEM_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSandyBridgeFamilyFlag) && IS_SANDYBRIDGE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuIvyBridgeFamilyFlag) && IS_IVYBRIDGE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuHaswellFamilyFlag) && IS_HASWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuBroadwellFamilyFlag) && IS_BROADWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSkylakeFamilyFlag) && IS_SKYLAKE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag) && IS_KNIGHTSLANDING_PROC (FamilyId, ModelId))
      ) {
    SetProcessorFeatureCapability (ProcessorNumber, ThreeStrikeCounter, NULL);
  }
}

/**
  Configures Processor Feature Lists for Three Strike Counter Prefetch for all processors.
  
  This function configures Processor Feature Lists for Three Strike Counter Prefetch for all processors.

**/
VOID
ThreeStrikeCounterConfigFeatureList (
  VOID
  )
{
  UINTN                 ProcessorNumber;
  EFI_STATUS            Status;

  if ((PcdGet32 (PcdCpuProcessorFeatureUserConfigurationEx1) & PCD_CPU_THREE_STRIKE_COUNTER_BIT) != 0) {
    mEnableThreeStrikeCounter = TRUE;
  }

  for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
    //
    // Check whether this logical processor supports Three Strike Counter
    //
    if (GetProcessorFeatureCapability (ProcessorNumber, ThreeStrikeCounter, NULL)) {
      if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
        //
        // Set the bit of Three Strike Counter capability according to BSP capability.
        //
        Status = PcdSet32S (PcdCpuProcessorFeatureCapabilityEx1, PcdGet32 (PcdCpuProcessorFeatureCapabilityEx1) | PCD_CPU_THREE_STRIKE_COUNTER_BIT);
        ASSERT_EFI_ERROR (Status);
        //
        // Set the bit of Three Strike Counter setting according to BSP setting.
        //
        if (mEnableThreeStrikeCounter) {
          Status = PcdSet32S (PcdCpuProcessorFeatureSettingEx1, PcdGet32 (PcdCpuProcessorFeatureSettingEx1) | PCD_CPU_THREE_STRIKE_COUNTER_BIT);
          ASSERT_EFI_ERROR (Status);
        }
      }

      //
      // If this logical processor supports Three Strike Counter, then add feature into feature list for operation
      // on corresponding register.
      //
      AppendProcessorFeatureIntoList (ProcessorNumber, ThreeStrikeCounter, &mEnableThreeStrikeCounter);
    }
  }
}

/**
  Produces entry of Three Strike Counter in Register Table for specified processor.
  
  This function produces entry of Three Strike Counter in Register Table for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.
  @param  Attribute         Pointer to the attribute

**/
VOID
ThreeStrikeCounterReg (
  UINTN      ProcessorNumber,
  VOID       *Attribute
  )
{
  BOOLEAN    *Enable;
  UINT64     Value;
  UINT32     FamilyId;
  UINT32     ModelId;

  Enable = (BOOLEAN *) Attribute;
  Value  = 1;
  if (*Enable) {
    Value = 0;
  }

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, NULL, NULL);
  if (IS_KNIGHTSLANDING_PROC (FamilyId, ModelId)) {
    WriteRegisterTable (ProcessorNumber, Msr, MSR_MISC_FEATURE_CONTROL, N_MSR_DISABLE_THREE_STRIKE_CNT, 1, Value);
  } else {
    WriteRegisterTable (ProcessorNumber, Msr, MSR_MISC_FEATURE_CONTROL, N_MSR_THREE_STRIKE_COUNTER_DISABLE, 1, Value);
  }
}

/**
  Detect capability of Energy Performance Bias for specified processor.
  
  This function detects capability of Energy Performance Bias for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.

**/
VOID
EnergyPerformanceBiasDetect (
  UINTN   ProcessorNumber
  )
{
  UINT32    FamilyId;
  UINT32    ModelId;
  UINT32    SteppingId;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, &SteppingId, NULL);

  if ((FeaturePcdGet (PcdCpuSandyBridgeFamilyFlag) && IS_SANDYBRIDGE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSilvermontFamilyFlag) && IS_SILVERMONT_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuGoldmontFamilyFlag) && IS_GOLDMONT_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuIvyBridgeFamilyFlag) && IS_IVYBRIDGE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuHaswellFamilyFlag) && IS_HASWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuBroadwellFamilyFlag) && IS_BROADWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSkylakeFamilyFlag) && IS_SKYLAKE_PROC (FamilyId, ModelId))
      ) {
    SetProcessorFeatureCapability (ProcessorNumber, EnergyPerformanceBias, NULL);
  }
}

/**
  Configures Processor Feature Lists for Energy Performance Bias for all processors.
  
  This function configures Processor Feature Lists for Energy Performance Bias for all processors.

**/
VOID
EnergyPerformanceBiasConfigFeatureList (
  VOID
  )
{
  UINTN                 ProcessorNumber;
  EFI_STATUS            Status;

  if ((PcdGet32 (PcdCpuProcessorFeatureUserConfigurationEx1) & PCD_CPU_ENERGY_PERFORMANCE_BIAS_BIT) != 0) {
    mEnableEnergyPerformanceBias = TRUE;
  }

  for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
    //
    // Check whether this logical processor supports Energy Performance Bias
    //
    if (GetProcessorFeatureCapability (ProcessorNumber, EnergyPerformanceBias, NULL)) {
      if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
        //
        // Set the bit of Energy Performance Bias capability according to BSP capability.
        //
        Status = PcdSet32S (PcdCpuProcessorFeatureCapabilityEx1, PcdGet32 (PcdCpuProcessorFeatureCapabilityEx1) | PCD_CPU_ENERGY_PERFORMANCE_BIAS_BIT);
        ASSERT_EFI_ERROR (Status);
        //
        // Set the bit of Energy Performance Bias setting according to BSP setting.
        //
        if (mEnableEnergyPerformanceBias) {
          Status = PcdSet32S (PcdCpuProcessorFeatureSettingEx1, PcdGet32 (PcdCpuProcessorFeatureSettingEx1) | PCD_CPU_ENERGY_PERFORMANCE_BIAS_BIT);
          ASSERT_EFI_ERROR (Status);
        }
      }

      //
      // If this logical processor supports Energy Performance Bias, then add feature into feature list for operation
      // on corresponding register.
      //
      AppendProcessorFeatureIntoList (ProcessorNumber, EnergyPerformanceBias, &mEnableEnergyPerformanceBias);
    }
  }
}

/**
  Produces entry of Energy Performance Bias in Register Table for specified processor.
  
  This function produces entry of Energy Performance Bias in Register Table for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.
  @param  Attribute         Pointer to the attribute

**/
VOID
EnergyPerformanceBiasReg (
  UINTN      ProcessorNumber,
  VOID       *Attribute
  )
{
  BOOLEAN    *Enable;
  UINT64     Value;

  UINT32     FamilyId;
  UINT32     ModelId;
  UINT32     SteppingId;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, &SteppingId, NULL);

  Enable = (BOOLEAN *) Attribute;
  Value  = ((*Enable) ? 1 : 0);
    
  if (IS_SILVERMONT_PROC (FamilyId, ModelId) || IS_GOLDMONT_PROC (FamilyId, ModelId)) {
    WriteRegisterTable (ProcessorNumber, Msr, MSR_IA32_ENERGY_PERFORMANCE_BIAS, N_MSR_POWER_POLICY_PREFERENCE_START, 4, PcdGet8 (PcdCpuEnergyPolicy));
  } else {
    WriteRegisterTable (ProcessorNumber, Msr, MSR_POWER_CTL, N_MSR_IA32_ENERGY_PERF_BIAS_ACCESS_ENABLE, 1, Value);
    if (*Enable) {
      WriteRegisterTable (ProcessorNumber, Msr, MSR_IA32_ENERGY_PERFORMANCE_BIAS, N_MSR_POWER_POLICY_PREFERENCE_START, 4, PcdGet8 (PcdCpuEnergyPolicy));
    }
  }
}

/**
  Detect capability of APIC TPR Update Message for specified processor.
  
  This function detects capability of APIC TPR Update Message for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.

**/
VOID
ApicTprUpdateMessageDetect (
  UINTN   ProcessorNumber
  )
{
  UINT32    FamilyId;
  UINT32    ModelId;
  UINT32    SteppingId;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, &SteppingId, NULL);

  if ((FeaturePcdGet (PcdCpuSandyBridgeFamilyFlag) && IS_SANDYBRIDGE_PROC (FamilyId, ModelId))  ||
      (FeaturePcdGet (PcdCpuIvyBridgeFamilyFlag) && IS_IVYBRIDGE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuHaswellFamilyFlag) && IS_HASWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuBroadwellFamilyFlag) && IS_BROADWELL_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuSkylakeFamilyFlag) && IS_SKYLAKE_PROC (FamilyId, ModelId)) ||
      (FeaturePcdGet (PcdCpuKnightsLandingFamilyFlag) && IS_KNIGHTSLANDING_PROC (FamilyId, ModelId))
      ) {
    SetProcessorFeatureCapability (ProcessorNumber, ApicTprUpdateMessage, NULL);
  }
}

/**
  Configures Processor Feature Lists for APIC TPR Update Message for all processors.
  
  This function configures Processor Feature Lists for APIC TPR Update Message for all processors.

**/
VOID
ApicTprUpdateMessageConfigFeatureList (
  VOID
  )
{
  UINTN                 ProcessorNumber;
  EFI_STATUS            Status;

  //
  // BIOS must clear Apic Tpr Update Message Disable bit, otherwise OS initialization of interrupts will fail.
  // No user selection is allowed.
  //

  for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
    //
    // Check whether this logical processor supports APIC TPR Update Message
    //
    if (GetProcessorFeatureCapability (ProcessorNumber, ApicTprUpdateMessage, NULL)) {
      if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
        //
        // Set the bit of APIC TPR Update Message capability according to BSP capability.
        //
        Status = PcdSet32S (PcdCpuProcessorFeatureCapabilityEx1, PcdGet32 (PcdCpuProcessorFeatureCapabilityEx1) | PCD_CPU_APIC_TPR_UPDATE_MESSAGE_BIT);
        ASSERT_EFI_ERROR (Status);
        //
        // Set the bit of APIC TPR Update Message setting according to BSP setting.
        //
        Status = PcdSet32S (PcdCpuProcessorFeatureSettingEx1, PcdGet32 (PcdCpuProcessorFeatureSettingEx1) | PCD_CPU_APIC_TPR_UPDATE_MESSAGE_BIT);
        ASSERT_EFI_ERROR (Status);
      }

      AppendProcessorFeatureIntoList (ProcessorNumber, ApicTprUpdateMessage, NULL);
    }
  }
}

/**
  Produces entry of APIC TPR Update Message feature in Register Table for specified processor.
  
  This function produces entry of APIC TPR Update Message feature in Register Table for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.
  @param  Attribute         Pointer to the attribute

**/
VOID
ApicTprUpdateMessageReg (
  UINTN      ProcessorNumber,
  VOID       *Attribute
  )
{
  WriteRegisterTable (ProcessorNumber, Msr, MSR_PIC_MSG_CONTROL, N_MSR_APIC_TPR_UPD_MSG_DISABLE, 1, 0);
}

/**
  Detect capability of IA Untrusted Mode for specified processor.
  
  This function detects capability of IaUntructMode for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.

**/
VOID
IaUntrustedModeDetect  (
  IN UINTN   ProcessorNumber
  )
{
  UINT32    FamilyId;
  UINT32    ModelId;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, NULL, NULL);

  if (FeaturePcdGet (PcdCpuGoldmontFamilyFlag) && IS_DENVERTON_PROC (FamilyId, ModelId)) {
    SetProcessorFeatureCapability (ProcessorNumber, IaUntrustedMode, NULL);
  }
}

/**
  Configures Processor Feature Lists for IA Untrusted Mode for all processors.
  
  This function configures Processor Feature Lists for IA Untrusted Mod for all processors.

**/
VOID
IaUntrustedModeConfigFeatureList (
  VOID
  )
{
  UINTN                 ProcessorNumber;
  BOOLEAN               EnableIaUntrustedMode;
  EFI_STATUS            Status;

  EnableIaUntrustedMode = FALSE;
  if ((PcdGet32 (PcdCpuProcessorFeatureUserConfigurationEx1) & PCD_CPU_ENABLE_IA_UNTRUSTED_MODE_BIT) != 0) {
    EnableIaUntrustedMode = TRUE;
  }

  for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
    //
    // Check whether this logical processor supports IA Untrusted Mod
    //
    if (GetProcessorFeatureCapability (ProcessorNumber, IaUntrustedMode, NULL)) {
      if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
        //
        // Set the bit of IA Untrusted Mod capability according to BSP capability.
        //
        Status = PcdSet32S (PcdCpuProcessorFeatureCapabilityEx1, PcdGet32 (PcdCpuProcessorFeatureCapabilityEx1) | PCD_CPU_ENABLE_IA_UNTRUSTED_MODE_BIT);
        ASSERT_EFI_ERROR (Status);
        //
        // Set the bit of IA Untrusted Mod setting according to BSP setting.
        //
        if (EnableIaUntrustedMode) {
          Status = PcdSet32S (PcdCpuProcessorFeatureSettingEx1, PcdGet32 (PcdCpuProcessorFeatureSettingEx1) | PCD_CPU_ENABLE_IA_UNTRUSTED_MODE_BIT);
          ASSERT_EFI_ERROR (Status);
        }
      }

      //
      // If this logical processor supports IA Untrusted Mode, then add feature into feature list for operation
      // on corresponding register.
      //
      AppendProcessorFeatureIntoList (ProcessorNumber, IaUntrustedMode, &EnableIaUntrustedMode);
    }
  }
}

/**
  Enables IA Untrusted Mode on processor. 

  @param MpService        MP Service Protocol

**/
VOID
EFIAPI
SetIaUntrusted ( 
  IN EFI_MP_SERVICES_PROTOCOL  *MpService
  )
{
  EFI_STATUS            Status;
  UINTN                 ProcessorNumber;
  UINT64                PowerMisc;

  Status = MpService->WhoAmI (
                  MpService,
                  &ProcessorNumber
                  );
  
  ASSERT_EFI_ERROR (Status);

  if (GetProcessorFeatureCapability (ProcessorNumber, IaUntrustedMode, NULL)) {
    PowerMisc = AsmReadMsr64 (MSR_POWER_MISC);
    if ((PowerMisc & B_MSR_POWER_MISC_IA_UNTRUSTED) == 0) {
      AsmWriteMsr64(MSR_POWER_MISC, PowerMisc | B_MSR_POWER_MISC_IA_UNTRUSTED);
    }
    WriteRegisterTable (ProcessorNumber, Msr, MSR_POWER_MISC, N_MSR_POWER_MISC_IA_UNTRUSTED, 1, 1);
  }
}

//BDE Override for s5330552 start

/**
  Get Trace Hub Acpi Base address for BSP
**/
VOID
GetTraceHubAcpiBaseAddress (
  VOID
  )
{
  if (PcdGet8(PcdPchTraceHubEn)) {
    ///
    /// Get Trace Hub ACPI base address from BSP
    ///
    mTraceHubAcpiBaseAddress = AsmReadMsr64 (MSR_TRACE_HUB_STH_ACPIBAR_BASE);
    DEBUG ((DEBUG_INFO, ":: Get TraceHubAcpiBaseAddress = %x\n", mTraceHubAcpiBaseAddress));
    
    ///
    /// Check the pass in Trace Hub ACPI base if equal zero.
    ///
    if (mTraceHubAcpiBaseAddress != 0) {
     	mTraceHubFeatureEnable = TRUE;
    }
  }
  return;
}

/**
  Set Trace Hub Acpi Base address for AP
**/
VOID
SetTraceHubAcpiBaseAddress (
  UINTN      ProcessorNumber
  )
{
    ///
    /// Check the pass in Trace Hub ACPI base if equal zero.
    ///
    if (mTraceHubFeatureEnable) {
      AsmWriteMsr64 (MSR_TRACE_HUB_STH_ACPIBAR_BASE, mTraceHubAcpiBaseAddress);
    }

  return;
}
//BDE Override for s5330552 end

/**
  Detect capability of DBP-F for specified processor.
  
  This function detects capability of DBP-F for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.

**/
VOID
CpuDbpDetect (
  UINTN   ProcessorNumber
  )
{
  UINT32    FamilyId;
  UINT32    ModelId;
  UINT32    SteppingId;

  GetProcessorVersionInfo (ProcessorNumber, &FamilyId, &ModelId, &SteppingId, NULL);

  if (FeaturePcdGet (PcdCpuSkylakeFamilyFlag) && IS_SKYLAKE_SERVER_PROC (FamilyId, ModelId) && 
      (mIioUds->IioUdsPtr->SystemStatus.MinimumCpuStepping >= B0_REV_CLX))  {
    SetProcessorFeatureCapability (ProcessorNumber, Dbp, NULL);
  }
}

/**
  Configures Processor Feature Lists for DBP-F for all processors.
  
  This function configures Processor Feature Lists for DBP-F for all processors.

**/
VOID
CpuDbpConfigFeatureList (
  VOID
  )
{
  UINTN                 ProcessorNumber;
  EFI_STATUS            Status;

  if ((PcdGet32 (PcdCpuProcessorFeatureUserConfigurationEx1) & PCD_CPU_DBP_BIT) != 0) {
    mEnableCpuDbp = TRUE;
  }

  for (ProcessorNumber = 0; ProcessorNumber < mCpuConfigContextBuffer.NumberOfProcessors; ProcessorNumber++) {
    //
    // Check whether this logical processor supports DBP-F
    //
    if (GetProcessorFeatureCapability (ProcessorNumber, Dbp, NULL)) {
      if (ProcessorNumber == mCpuConfigContextBuffer.BspNumber) {
        //
        // Set the bit of DBP-F capability according to BSP capability.
        //
        Status = PcdSet32S (PcdCpuProcessorFeatureCapabilityEx1, PcdGet32 (PcdCpuProcessorFeatureCapabilityEx1) | PCD_CPU_DBP_BIT);
        ASSERT_EFI_ERROR (Status);
        //
        // Set the bit of DBP-F setting according to BSP setting.
        //
        if (mEnableCpuDbp) {
          Status = PcdSet32S (PcdCpuProcessorFeatureSettingEx1, PcdGet32 (PcdCpuProcessorFeatureSettingEx1) | PCD_CPU_DBP_BIT);
          ASSERT_EFI_ERROR (Status);
        }
      }

      //
      // If this logical processor supports DBP-F, then add feature into feature list for operation
      // on corresponding register.
      //
      AppendProcessorFeatureIntoList (ProcessorNumber, Dbp, &mEnableCpuDbp);
    }
  }
}

/**
  Produces entry of DBP-F in Register Table for specified processor.
  
  This function produces entry of DBP-F in Register Table for specified processor.

  @param  ProcessorNumber   The handle number of specified processor.
  @param  Attribute         Pointer to the attribute

**/
VOID
CpuDbpReg (
  UINTN      ProcessorNumber,
  VOID       *Attribute
  )
{
  BOOLEAN    *Enable;
  UINT64     Value;
  Enable = (BOOLEAN *) Attribute;
  if (*Enable == 0) {
    Value = 0;
    // Disable
    // Bit 5: ML4_CR_DBP_CONFIG.ENABLE_DBP_FOR_F = 0
    // Bit 6: ML2_CR_ML_CACHE_CONTROL.BI_2IFU_4_F_VICTIMS_EN = 0
    WriteRegisterTable(ProcessorNumber, Msr, MSR_VIRTUAL_MSR_LLC_PREFETCH, 0, 64, Value);
  }
}
