Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 21:55:13 2019
| Host         : DESKTOP-BUGDRN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_basic_calc_timing_summary_routed.rpt -pb display_basic_calc_timing_summary_routed.pb -rpx display_basic_calc_timing_summary_routed.rpx -warn_on_violation
| Design       : display_basic_calc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52 register/latch pins with no clock driven by root clock pin: clk10k/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tdm/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.973        0.000                      0                   60        0.219        0.000                      0                   60        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.973        0.000                      0                   60        0.219        0.000                      0                   60        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.952ns (23.912%)  route 3.029ns (76.088%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          1.683     9.182    tdm/divider/clk_out
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.306 r  tdm/divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     9.306    tdm/divider/clk_out_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  tdm/divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.604    15.027    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  tdm/divider/clk_out_reg/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029    15.279    tdm/divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.828ns (26.659%)  route 2.278ns (73.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.932     8.431    tdm/divider/clk_out
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[13]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.860    tdm/divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.828ns (26.659%)  route 2.278ns (73.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.932     8.431    tdm/divider/clk_out
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.860    tdm/divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.828ns (26.659%)  route 2.278ns (73.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.932     8.431    tdm/divider/clk_out
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[15]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.860    tdm/divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.828ns (26.659%)  route 2.278ns (73.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.932     8.431    tdm/divider/clk_out
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[16]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    14.860    tdm/divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.828ns (27.996%)  route 2.130ns (72.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.784     8.282    tdm/divider/clk_out
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[10]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    tdm/divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.828ns (27.996%)  route 2.130ns (72.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.784     8.282    tdm/divider/clk_out
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[11]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    tdm/divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.828ns (27.996%)  route 2.130ns (72.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.784     8.282    tdm/divider/clk_out
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[12]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    tdm/divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.828ns (27.996%)  route 2.130ns (72.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.784     8.282    tdm/divider/clk_out
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.601    15.024    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[9]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    tdm/divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.828ns (29.474%)  route 1.981ns (70.526%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.722     5.325    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  tdm/divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.881     6.661    tdm/divider/counter_reg_n_0_[14]
    SLICE_X6Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.785 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.303     7.089    tdm/divider/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.162     7.375    tdm/divider/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.499 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.635     8.134    tdm/divider/clk_out
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600    15.023    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[5]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X7Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    tdm/divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clk10k/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10k/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.306%)  route 0.139ns (42.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    clk10k/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk10k/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk10k/counter_reg[9]/Q
                         net (fo=3, routed)           0.139     1.764    clk10k/counter[9]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  clk10k/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    clk10k/clk_out_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  clk10k/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.999    clk10k/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk10k/clk_out_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.590    clk10k/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  tdm/divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.860    tdm/divider/counter_reg_n_0_[0]
    SLICE_X6Y88          LUT1 (Prop_lut1_I0_O)        0.043     1.903 r  tdm/divider/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.903    tdm/divider/counter[0]
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  tdm/divider/counter_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.133     1.653    tdm/divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tdm/divider/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.778    tdm/divider/counter_reg_n_0_[8]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  tdm/divider/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.886    tdm/divider/counter0_carry__0_n_4
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[8]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    tdm/divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.779    tdm/divider/counter_reg_n_0_[12]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  tdm/divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.887    tdm/divider/counter0_carry__1_n_4
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[12]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    tdm/divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  tdm/divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.780    tdm/divider/counter_reg_n_0_[16]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  tdm/divider/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.888    tdm/divider/counter0_carry__2_n_4
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  tdm/divider/counter_reg[16]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    tdm/divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  tdm/divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  tdm/divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.781    tdm/divider/counter_reg_n_0_[4]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  tdm/divider/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.889    tdm/divider/counter0_carry_n_4
    SLICE_X7Y87          FDRE                                         r  tdm/divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  tdm/divider/counter_reg[4]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    tdm/divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tdm/divider/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.775    tdm/divider/counter_reg_n_0_[5]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  tdm/divider/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.890    tdm/divider/counter0_carry__0_n_7
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[5]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    tdm/divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tdm/divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.782    tdm/divider/counter_reg_n_0_[7]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  tdm/divider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.893    tdm/divider/counter0_carry__0_n_5
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  tdm/divider/counter_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    tdm/divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tdm/divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.121     1.782    tdm/divider/counter_reg_n_0_[11]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  tdm/divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.893    tdm/divider/counter0_carry__1_n_5
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[11]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    tdm/divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.601     1.520    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  tdm/divider/counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.779    tdm/divider/counter_reg_n_0_[9]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  tdm/divider/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.894    tdm/divider/counter0_carry__1_n_7
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  tdm/divider/counter_reg[9]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    tdm/divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk10k/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clk10k/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk10k/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk10k/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk10k/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clk10k/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clk10k/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clk10k/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clk10k/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk10k/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk10k/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk10k/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk10k/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk10k/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk10k/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk10k/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk10k/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk10k/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk10k/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk10k/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk10k/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk10k/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk10k/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk10k/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk10k/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk10k/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk10k/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk10k/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk10k/counter_reg[2]/C



