INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.ip_user_files/bd/Sine_Wave/sim/Sine_Wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sine_Wave
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.srcs/sources_1/bd/Sine_Wave/hdl/Sine_Wave_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sine_Wave_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.ip_user_files/bd/Sine_Wave/ip/Sine_Wave_dds_compiler_0_0/sim/Sine_Wave_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sine_Wave_dds_compiler_0_0
