--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET_N     |    4.441(R)|      SLOW  |   -1.216(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>    |        16.529(R)|      SLOW  |         4.347(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>    |        16.644(R)|      SLOW  |         4.370(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>    |        17.118(R)|      SLOW  |         4.521(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>    |        16.633(R)|      SLOW  |         4.324(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS      |        10.574(R)|      SLOW  |         4.059(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>    |        16.699(R)|      SLOW  |         4.513(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>    |        16.949(R)|      SLOW  |         4.393(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS      |        10.567(R)|      SLOW  |         3.938(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |    3.979|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 22 19:20:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



