Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0f4ce50de424440fbec2e0c40231d1ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Module_tb_behav xil_defaultlib.Top_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Angle_to_on_time
Compiling module xil_defaultlib.PIPO_shift_register
Compiling module xil_defaultlib.PWM_generator
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.Top_Module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Module_tb_behav
