<profile>

<section name = "Vitis HLS Report for 'backward_fcc'" level="0">
<item name = "Date">Thu Feb 17 16:02:08 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">backward_fcc</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 3">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 4">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 5">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- LOOP1">?, ?, 7, 1, 1, ?, yes</column>
<column name="- LOOP3">?, ?, ?, -, -, ?, no</column>
<column name=" + LOOP4">?, ?, 16, -, -, ?, no</column>
<column name="- Loop 8">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 9">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- Loop 10">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 1154, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 5, 1365, 1893, -</column>
<column name="Memory">36, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 1111, -</column>
<column name="Register">-, -, 1968, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">13, 3, 3, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 340, 552, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U1">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="mul_32s_32s_32_2_1_U3">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_14s_14s_14_4_1_U4">mul_mul_14s_14s_14_4_1, i0 * i1</column>
<column name="mul_mul_14s_14s_14_4_1_U5">mul_mul_14s_14s_14_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="w_t_U">w_t, 32, 0, 0, 0, 10000, 32, 1, 320000</column>
<column name="x_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="b_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="dx_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="dy_t_U">x_t, 1, 0, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_1_fu_836_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln50_fu_822_p2">+, 0, 0, 17, 14, 2</column>
<column name="add_ln53_fu_856_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln61_fu_866_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln65_fu_889_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln67_fu_913_p2">+, 0, 0, 17, 14, 14</column>
<column name="empty_26_fu_634_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_30_fu_676_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_34_fu_722_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_38_fu_756_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_42_fu_799_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_49_fu_932_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_53_fu_968_p2">+, 0, 0, 69, 62, 1</column>
<column name="empty_57_fu_1004_p2">+, 0, 0, 69, 62, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp6_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp7_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp8_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state100_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state105">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state105_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state108_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state113">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state113_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state116_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state121">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state34_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_pp3_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state54_pp4_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="cmp148_fu_831_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="exitcond10_fu_1010_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond6211_fu_974_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond6312_fu_938_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond7718_fu_805_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond7819_fu_762_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond7920_fu_728_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond8021_fu_682_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="exitcond8122_fu_640_p2">icmp, 0, 0, 28, 62, 62</column>
<column name="icmp_ln43_fu_605_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln44_fu_657_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln45_fu_703_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln50_fu_842_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln61_fu_872_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln65_fu_899_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp6">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp7">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp8">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp6_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp7_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp8_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">499, 100, 1, 100</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter6">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp6_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp6_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp7_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp7_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp8_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp8_iter2">9, 2, 1, 2</column>
<column name="b_t_address0">20, 4, 7, 28</column>
<column name="b_t_d0">14, 3, 32, 96</column>
<column name="dx_t_address0">20, 4, 7, 28</column>
<column name="dx_t_d0">14, 3, 32, 96</column>
<column name="dy_t_address0">20, 4, 7, 28</column>
<column name="gmem_ARADDR">31, 6, 32, 192</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_AWADDR">20, 4, 32, 128</column>
<column name="gmem_AWLEN">20, 4, 32, 128</column>
<column name="gmem_WDATA">20, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_533_p0">14, 3, 32, 96</column>
<column name="grp_fu_537_p0">14, 3, 32, 96</column>
<column name="grp_fu_537_p1">20, 4, 32, 128</column>
<column name="i_1_reg_478">9, 2, 32, 64</column>
<column name="i_reg_467">9, 2, 32, 64</column>
<column name="j_reg_489">9, 2, 32, 64</column>
<column name="loop_index22_reg_511">9, 2, 62, 124</column>
<column name="loop_index28_reg_500">9, 2, 62, 124</column>
<column name="loop_index34_reg_456">9, 2, 62, 124</column>
<column name="loop_index40_reg_445">9, 2, 62, 124</column>
<column name="loop_index46_reg_434">9, 2, 62, 124</column>
<column name="loop_index52_reg_423">9, 2, 62, 124</column>
<column name="loop_index58_reg_412">9, 2, 62, 124</column>
<column name="loop_index_reg_522">9, 2, 62, 124</column>
<column name="w_t_address0">31, 6, 14, 84</column>
<column name="w_t_d0">14, 3, 32, 96</column>
<column name="x_t_address0">14, 3, 7, 21</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln50_reg_1267">14, 0, 14, 0</column>
<column name="add_ln61_reg_1306">32, 0, 32, 0</column>
<column name="add_ln65_reg_1344">32, 0, 32, 0</column>
<column name="add_ln67_reg_1357">14, 0, 14, 0</column>
<column name="ap_CS_fsm">99, 0, 99, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp7_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter2">1, 0, 1, 0</column>
<column name="b_read_reg_1076">32, 0, 32, 0</column>
<column name="b_t_addr_1_reg_1362">7, 0, 7, 0</column>
<column name="cmp148_reg_1278">1, 0, 1, 0</column>
<column name="dx_read_reg_1071">32, 0, 32, 0</column>
<column name="dx_t_addr_1_reg_1296">7, 0, 7, 0</column>
<column name="dx_t_load_reg_1437">32, 0, 32, 0</column>
<column name="dy_read_reg_1066">32, 0, 32, 0</column>
<column name="empty_24_reg_1097">14, 0, 14, 0</column>
<column name="empty_29_reg_1128">7, 0, 7, 0</column>
<column name="empty_29_reg_1128_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="empty_33_reg_1164">7, 0, 7, 0</column>
<column name="empty_33_reg_1164_pp1_iter1_reg">7, 0, 7, 0</column>
<column name="empty_37_reg_1207">14, 0, 14, 0</column>
<column name="empty_37_reg_1207_pp2_iter1_reg">14, 0, 14, 0</column>
<column name="empty_41_reg_1232">7, 0, 7, 0</column>
<column name="empty_41_reg_1232_pp3_iter1_reg">7, 0, 7, 0</column>
<column name="empty_45_reg_1257">7, 0, 7, 0</column>
<column name="empty_45_reg_1257_pp4_iter1_reg">7, 0, 7, 0</column>
<column name="empty_47_reg_1339">14, 0, 14, 0</column>
<column name="empty_reg_1091">14, 0, 14, 0</column>
<column name="exitcond10_reg_1428">1, 0, 1, 0</column>
<column name="exitcond10_reg_1428_pp8_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond6211_reg_1408">1, 0, 1, 0</column>
<column name="exitcond6211_reg_1408_pp7_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond6312_reg_1388">1, 0, 1, 0</column>
<column name="exitcond6312_reg_1388_pp6_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond7718_reg_1253">1, 0, 1, 0</column>
<column name="exitcond7718_reg_1253_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond7819_reg_1228">1, 0, 1, 0</column>
<column name="exitcond7819_reg_1228_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond7920_reg_1203">1, 0, 1, 0</column>
<column name="exitcond7920_reg_1203_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond8021_reg_1160">1, 0, 1, 0</column>
<column name="exitcond8021_reg_1160_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond8122_reg_1124">1, 0, 1, 0</column>
<column name="exitcond8122_reg_1124_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_1169">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_1212">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1237">32, 0, 32, 0</column>
<column name="gmem_addr_4_read_reg_1262">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_1133">32, 0, 32, 0</column>
<column name="i_1_reg_478">32, 0, 32, 0</column>
<column name="i_reg_467">32, 0, 32, 0</column>
<column name="icmp_ln43_reg_1102">1, 0, 1, 0</column>
<column name="icmp_ln44_reg_1138">1, 0, 1, 0</column>
<column name="icmp_ln45_reg_1182">1, 0, 1, 0</column>
<column name="j_reg_489">32, 0, 32, 0</column>
<column name="loop_index22_reg_511">62, 0, 62, 0</column>
<column name="loop_index28_reg_500">62, 0, 62, 0</column>
<column name="loop_index34_reg_456">62, 0, 62, 0</column>
<column name="loop_index40_reg_445">62, 0, 62, 0</column>
<column name="loop_index46_reg_434">62, 0, 62, 0</column>
<column name="loop_index52_reg_423">62, 0, 62, 0</column>
<column name="loop_index58_reg_412">62, 0, 62, 0</column>
<column name="loop_index_reg_522">62, 0, 62, 0</column>
<column name="lr_read_reg_1038">32, 0, 32, 0</column>
<column name="mul15_le_reg_1282">14, 0, 14, 0</column>
<column name="mul_ln45_reg_1174">32, 0, 32, 0</column>
<column name="p_cast8_reg_1324">30, 0, 30, 0</column>
<column name="reg_568">32, 0, 32, 0</column>
<column name="reg_573">32, 0, 32, 0</column>
<column name="reg_579">32, 0, 32, 0</column>
<column name="reg_586">32, 0, 32, 0</column>
<column name="reg_592">32, 0, 32, 0</column>
<column name="sext_ln43_reg_1106">62, 0, 62, 0</column>
<column name="sext_ln44_reg_1142">62, 0, 62, 0</column>
<column name="sext_ln45_reg_1186">62, 0, 62, 0</column>
<column name="trunc_ln63_reg_1319">7, 0, 7, 0</column>
<column name="w_read_reg_1081">32, 0, 32, 0</column>
<column name="w_t_addr_2_reg_1372">14, 0, 14, 0</column>
<column name="x_read_reg_1086">32, 0, 32, 0</column>
<column name="x_t_load_reg_1367">32, 0, 32, 0</column>
<column name="xdimension_read_reg_1055">32, 0, 32, 0</column>
<column name="ydimension_read_reg_1043">32, 0, 32, 0</column>
<column name="zext_ln63_reg_1329">7, 0, 32, 25</column>
<column name="dx_t_addr_1_reg_1296">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, backward_fcc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, backward_fcc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, backward_fcc, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
