// Seed: 1788970043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_5;
  parameter integer id_6 = -1;
  wire id_7;
  wire id_8;
  integer id_9;
  ;
  assign id_9 = 1 && -1;
  always @(posedge id_5) begin : LABEL_0
    id_5 <= -1;
    disable id_10;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  supply1 id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_5
  );
  assign id_5 = 1'b0;
  assign id_1 = id_5 == (id_5 - id_1);
endmodule
