{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 13:07:02 2009 " "Info: Processing started: Mon Feb 09 13:07:02 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ufmtest -c ufmtest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ufmtest -c ufmtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufmtest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ufmtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ufmtest " "Info: Found entity 1: ufmtest" {  } { { "ufmtest.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program para_ufm.v(399) " "Warning (10463): Verilog HDL Declaration warning at para_ufm.v(399): \"program\" is SystemVerilog-2005 keyword" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 399 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "para_ufm.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file para_ufm.v" { { "Info" "ISGN_ENTITY_NAME" "1 para_ufm_altufm_parallel_91n " "Info: Found entity 1: para_ufm_altufm_parallel_91n" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 para_ufm " "Info: Found entity 2: para_ufm" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 509 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/simulation/modelsim/tb_ufmtest.v " "Warning: Can't analyze file -- file C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/simulation/modelsim/tb_ufmtest.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ufmtest " "Info: Elaborating entity \"ufmtest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "para_ufm para_ufm:para_ufm_inst " "Info: Elaborating entity \"para_ufm\" for hierarchy \"para_ufm:para_ufm_inst\"" {  } { { "ufmtest.v" "para_ufm_inst" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "para_ufm_altufm_parallel_91n para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component " "Info: Elaborating entity \"para_ufm_altufm_parallel_91n\" for hierarchy \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\"" {  } { { "para_ufm.v" "para_ufm_altufm_parallel_91n_component" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2\"" {  } { { "para_ufm.v" "cntr2" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 378 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2 " "Info: Elaborated megafunction instantiation \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2\"" {  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 378 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2 " "Info: Instantiated megafunction \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 28 " "Info: Parameter \"lpm_modulus\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "para_ufm.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/para_ufm.v" 378 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dsj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_dsj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dsj " "Info: Found entity 1: cntr_dsj" {  } { { "db/cntr_dsj.tdf" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/db/cntr_dsj.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dsj para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2\|cntr_dsj:auto_generated " "Info: Elaborating entity \"cntr_dsj\" for hierarchy \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2\|cntr_dsj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2vb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_2vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2vb " "Info: Found entity 1: cmpr_2vb" {  } { { "db/cmpr_2vb.tdf" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/db/cmpr_2vb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2vb para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2\|cntr_dsj:auto_generated\|cmpr_2vb:cmpr1 " "Info: Elaborating entity \"cmpr_2vb\" for hierarchy \"para_ufm:para_ufm_inst\|para_ufm_altufm_parallel_91n:para_ufm_altufm_parallel_91n_component\|lpm_counter:cntr2\|cntr_dsj:auto_generated\|cmpr_2vb:cmpr1\"" {  } { { "db/cntr_dsj.tdf" "cmpr1" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/db/cntr_dsj.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Info: Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.map.smsg " "Info: Generated suppressed messages file C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/UFTtest/ufmtest.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 13:07:08 2009 " "Info: Processing ended: Mon Feb 09 13:07:08 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
