{
  "id": "cv (1110).pdf",
  "normalized_sections": {
    "EDUCATION": {
      "raw": "curriculum vita e\nchita r. das\nof ce address:\nhome address:\ndepartment of computer science and engineering\n105 atlee circle\nthe pennsylvania state university\nstate college, pa 16803\n354f ist building, university park, pa 16802\ntel: (814) 237-6362\ntel: (814) 865-0194 fax: (814) 865-3176\ne-mail: das cse.psu.edu\nurl: http://www.cse.psu.edu/ das\n1986\nph.d. in computer science,\ncenter for advanced computer studies, university of louisiana, louisiana\n1981\nm.s. in electrical engineering,\nr.e.c. rourkela, sambalpur university, india",
      "degree": [
        "mba"
      ],
      "institution": [
        "college",
        "university"
      ],
      "years": [
        "19"
      ]
    },
    "WORK EXPERIENCE": {
      "raw": "1976\nb.s. in electronics and communication,\nb.i.t. sindri, ranchi university, india\njuly 1st, 2016 -\ninterim head, department of computer science and engineering,\nthe pennsylvania state university, pennsylvania\n2009 -\ndistinguished professor, department of computer science and engineering,\nthe pennsylvania state university, pennsylvania\n2008 - 2010\nprogram director, computer architecture program, cise/ccf division,\nnational science foundation, virginia\n1997 -\nprofessor, department of computer science and engineering,\nthe pennsylvania state university, pennsylvania\n1992 - 1997\nassociate professor, department of ece and computer science and engineering,\nthe pennsylvania state university, pennsylvania\n1986 - 1992\nassistant professor, department of electrical and computer engineering\nthe pennsylvania state university, pennsylvania\nresearch interests:\nparallel & distributed computer architectures multi-core/soc architectures gpgpu systems hetero-\ngeneous architectures communication networks & communication mechanisms cloud systems per-\nformance evaluation fault-tolerant computing mobile platforms.\n1\njournal papers\n1. das, c. r. and l. n. bhuyan, bandwidth availability of multiple-bus multiprocessors, ieee\ntransactions on computers, special issue on parallel processing, pp. 918-926, october 1985.\n2. das, c. r., l. n. bhuyan, and v. v. s. sarma, effect of maintenance on the dependability and\nperformance of multiprocessor systems, ieee transactions on reliability, special issue on fault\ntolerant computing, pp. 208-215, june 1987.\n3. das, c. r. and l. n. bhuyan, reliability and fault-tolerance issues of multiprocessor and multi-\ncomputer systems, (invited paper) in sadhana, journal of indian academy of sciences, pp. 129-154,\noctober 1987.\n4. das, c. r. and l. n. bhuyan, dependability evaluation of interconnection networks, information\nsciences: an international journal, 43(1/2):107-138, october 1987.\n5. kim, j., c. r. das, w. lin, and t.-y. feng, reliability evaluation of hypercube multicomputers, ieee transactions on reliability, special issue on reliability of parallel and distributed computing\nnetworks, pp. 121-129, april 1989.\n6. lin, w., t. l. sheu, c. r. das, t.-y. feng, and c. l. wu, a con ict-free routing scheme on\nmultistage interconnection networks, ieee transactions on computers, 38(8):1086-1097, august\n1989.\n7. das, c. r., j. t. kreulen, m. j. thazhuthaveetil, and l. n. bhuyan, dependability modeling for\nmultiprocessors, ieee computer, 23(10):7-19, october 1990.\n8. kim, j., c. r. das, and w. lin, a top-down processor allocation scheme for hypercube comput-\ners, ieee transactions on parallel and distributed systems, 2(1):20-30, january 1991.\n9. algudady, m .s., c. r. das, and m. j. thazhuthaveetil, a write invalidate cache coherence proto-\ncol for min-based multiprocessors, international journal of mini and microcomputers, 14(1):39-\n44, march 1992.\n10. das, c. r. and j. kim, a uni ed task-based dependability model for hypercube computers, ieee transactions on parallel and distributed systems, 3(3):312-324, may 1992.\n11. das, c. r., p. mohapatra, l. tien, and l. n. bhuyan, an availability model for min-based multi-\nprocessors, ieee transactions on parallel and distributed systems, pp. 1118-1129, october 1993.\n12. mohapatra, p., c. r. das, and t.-y. feng, performance analysis of cluster-based multiprocessors, ieee transactions on computers, 43(1):109-114, january 1994.\n13. yang, m. k. and c. r. das, a parallel branch-and-bound algorithm on a class of multiprocessors, ieee transactions on parallel and distributed systems, 5(1):74-86, january 1994.\n14. kim, j. and c. r. das, hypercube communication delay with wormhole routing, ieee transac-\ntions on computers, 43(7):806-814, july 1994.\n15. yousif, m. s., c. r. das, and m. j. thazhuthaveetil, a cache coherence protocol for min-based\nmultiprocessors, journal of supercomputing, 8:163-185, august 1994.\n16. yu, c. s. and c. r. das, disjoint task allocation algorithms for min machines with minimal\ncon icts, ieee transactions on parallel and distributed systems, 6(4):373-387, april 1995.\n17. mohapatra, p., c. yu, and c. r. das, a lazy scheduling scheme for hypercube computers, journal\nof parallel and distributed computing, 27(1):26-37, may 1995.\n18. mohapatra, p. and c. r. das, on dependability evaluation of mesh connected systems, ieee\ntransactions on computers, 44(9):1073-1084, september 1995.\n2\n19. sheu, t.-l., w. lin, and c. r. das, distributed fault diagnosis in multistage network-based mul-\ntiprocessors, ieee transactions on computers, 44(9):1085-1095, september 1995.\n20. agarwala, a. and c. r. das, experimenting with a shared virtual memory environment for hy-\npercubes, journal of parallel and distributed computing, 29:228-235, september 1995.\n21. merchawi, n. s., s. r. t kumara, and c. r. das, a probabilistic model for the fault tolerance of\nmultilayer perceptions, ieee transactions on neural networks, 7(1):201-205, january 1996.\n22. mohapatra, p. and c. r. das, performance analysis of finite-buffered asynchronous multistage\ninterconnection networks, ieee transactions on parallel and distributed systems, 7(1):18-25, jan-\nuary 1996.\n23. mohapatra, p., c. yu, and c. r. das, allocation and mapping based reliability analysis of multi-\nstage interconnection networks, ieee transactions on computers, 45(5):600-606, may 1996.\n24. boura, y. and c. r. das, performance analysis of buffering schemes in wormhole routers, ieee\ntransactions on computers, 46(6):687-694, june 1997.\n25. yoo, b. s. and c. r. das, a fast and ef cient processor management techniques for k-ary n-\ncubes, journal of parallel and distributed computing, 55(2):192-214, december 1998.\n26. vaidya, a., c. r. das, and a. sivasubramaniam, a testbed for evaluation of fault-tolerant rout-\ning in multiprocessor interconnection networks, ieee transactions on parallel and distributed\nsystems, special issue on fault-tolerant routing, 10(10):1052-1066, october 1999.\n27. nagar, s., a. banerjee, a. sivasubramaniam, and c. r. das, scheduling alternatives to coschedul-\ning on a network of workstations, journal of parallel and distributed computing, special issue on\nsoftware support for distributed computers, 59(2):302-327, november 1999.\n28. kasbekar, m., c. narayan, and c. r. das, selective checkpointing and rollback in multi-threaded\nobject-oriented environment, ieee transactions on reliability, selected as one of the four best\npapers from the 1999 paci c-rim dependable computing symposium, 48(4):325-337, december\n1999.\n29. vaidya, a., c. r. das, and a. sivasubramaniam, impact of virtual channel and adaptive routing on\napplication performance, ieee transactions on parallel and distributed systems, 12(2):223-237,\nfebruary 2001.\n30. yoo. b. s. and c. r. das, a fast and ef cient allocation scheme for mesh-connected multicom-\nputers, ieee transactions on computers, 51(1):46-60, january 2002.\n31. yum, k. h., e. j. kim, a. s. vaidya, and c. r. das, mediaworm: a qos capable router archi-\ntecture for clusters, ieee transactions on parallel and distributed systems, vol. 13, no. 12, pp.\n1261-1274, december 2002.\n32. lim, s., g. cao, and c. r. das, a uni ed bandwidth reservation and admission control mecha-\nnism for qos provisioning in cellular networks , wireless communications and mobile computing\n(wcmc) journal (special issue on performance evaluation of wireless networks), vol. 4, no. 1, pp.\n3-18, feb 2004.\n33. cao, g., l. yin, and c. r. das, a cooperative cache based data access framework for ad hoc\nnetworks , ieee computer, pp. 32-39, feb. 2004.\n34. zhu, h., g. cao, g. kesidis, and c. r. das, an adaptive power-conserving service discipline for\nbluetooth , computer communication, vol. 27 (9), pp. 828-839, sept. 2004.\n35. sarahan, n and c. r. das, caching and scheduling in nad-based multimedia servers , ieee\ntransactions on parallel and distributed systems, vol. 15, no. 10, pp. 921-933, oct. 2004.\n3\n36. lim, s., w. lee, g. cao, and c. r. das, a novel caching scheme for improving internet-based\nmobile ad hoc networks performance, ad hoc networks journal, elsevier science, vol. 4(2), pp.\n225-239, march 2006.\n37. kim, e. j., k. h. yum, g. m. link, n. vijayakrishnan, m. kandemir, m. j. irwin, and c. r. das, en-\nergy optimization techniques in cluster interconnects, ieee transactions on computers, special\nissue on low-power design, 2005.\n38. kim, e. j., k. h. yum, c. r. das, m. yousif, and j. duato, exploring iba design space for\nimproved performance, ieee transactions on parallel and distributed systems, vol. 18 (4), pp.\n498-510, april 2007.\n39. lim, sun-ho, w-c. lee, g. cao, and c. r. das, cache invalidation strategies for internet-based\nmobile ad hoc networks, computer communications journal, volume 30, issue 8, pp. 1854-1869,\njune 2007.\n40. kim, j.h, g. s. choi, and c. r. das, a ssl backend forwarding scheme in cluster-based web\nservers, ieee transactions on parallel and distributed systems, vol. 18 (7), pp. 946-957, july\n2007.\n41. kim, suneuy and c. r. das, an analytical model for interval caching in interactive video servers, to appear in journal of network and computer applications (jnca), (elsevier publisher).\n42. deng, x., s. yi, g. kesidis, and c. r. das, a control theoretic analysis of active queue manage-\nment schemes, to appear in ieee transactions on networking.\n43. yi, s., m. kappes, s. garg, x. deng, g. kesidis and c. r. das, proxy-red: an aqm scheme\nfor wireless local area networks , ieee wireless communications & mobile computing journal\n8(4):421-434, may 2008.\n44. yi, s., x. deng, g. kesidis and c. r. das, a dynamic quarantine scheme for controlling unre-\nsponsive tcp sessions, telecommunication systems journal 37(4):169-189, may 2008.\n45. kim, j.h, g. s. choi, and c. r. das, coscheduled distributed-web servers on system area net-\nworks, journal on parallel distributed computing 68(8):1033-1043, august 2008.\n46. lim, s., c. yu, and c. r. das, randomcast: an energy ef cient communication scheme for\nmobile ad hoc networks , ieee transactions on mobile computing, 2009.\n47. sunho lim, chansu yu, chita r. das, cooperative cache invalidation strategies for internet-based\nvehicular ad hoc networks , icccn 2009.\n48. gunwoo nam, pushkar patankar, george kesidis, chita r. das, cetin seren, mass purging of stale\ntcp flows in per-flow monitoring systems , icccn 2009.\n49. zhao, j., g. cao, and c. r. das, cooperative caching in wireless p2p networks: design, im-\nplementation, and evaluation , ieee transactions on parallel and distributed systems (tpds), pp.\n229-241, feb. 2010.\n50. nicopoulos, c. a., s. srinivasan, a. yanamandra, d. park, n. vijaykrishnan, c.r. das, and m.j.\nirwin, on the effects of process variation in network-on-chip architectures , ieee transactions\non dependable and secure computing (tdsc), pp. 240-254, july 2010.\n51. lim, s., c. yu, and c. r. das, a realistic mobility model for wireless networks of scale-free\nnode connectivity , international journal of mobile communication, 8(3):351-369, may 2010.\n52. choi, g. s.and c. r. das, a superscalar software architecture model for multi-core processors\n(mcps) , journal of systems and software, 83(10):1823-1837, oct. 2010.\n4\n53. yum, k. h., y. jin, e. j. kim, and c. r. das, integration of admission, congestion, and peak power\ncontrol in qos-aware clusters , journal of parallel and distributed computing, 70(11):1087-1099,\nnov. 2010.\n54. mishra, a. k., j. l. hellerstein, w. cirne, and c. r. das, towards characterizing cloud backend\nworkloads: insights from google compute clusters , proceedings of the international conference\non measurement and modeling of computer systems (sigmetrics 2010). pp. 34-41, june 2010.\n55. mishra, a. k., a. yanamandra, r. das, s. eachempati, r. iyer, n. vijaykrishnan, and c. r. das, raft: a router architecture with frequency tuning for on-chip networks , journal of parallel and\ndistributed computing, 2011 (jpdc).\n56. das, r., o. mutlu, t. moscibroda, and c. r. das, aergia: a network-on-chip exploiting packet\nlatency slack , top picks, ieee micro, 2011.\n57. lim, s., c. yu, c. r. das, cache invalidation strategies for internet-based vehicular ad hoc net-\nworks , computer communications, february 2012.\n58. surender, s. c., r. narayan, c. r. das, cross-layer resource allocation in uwb noise ofdm\nbased ad hoc surveillance networks , eurasip journal on wireless communication and network-\ning, january 2013.\nrefereed conference papers\n1. das, c. r. and l. n. bhuyan, computation availability of multiple-bus multiprocessors , interna-\ntional conference on parallel processing, pp. 807-813, august 1985.\n2. das, c. r. and l. n. bhuyan, reliability simulation of multiprocessor systems, international\nconference on parallel processing, pp. 591-598, august 1985.\n3. bhuyan, l. n. and c. r. das, dependability evaluation of multicomputer networks, international\nconference on parallel processing, pp. 576-583, august 1986.\n4. sheu, t. l., w. lin, and c. r. das, an ef cient parallel algorithm of conjugate gradient method, international conference on supercomputing, pp. 488-496, may 1987.\n5. lin, w., m. j. thazhuthaveetil, and c. r. das, a parallel matrix inversion algorithm with dynamic\ncommunication structures, international conference on supercomputing, pp. 460-466, may 1988.\n6. macaluso, j., c. r. das, and w. lin, a reliability predictor for min-connected multiprocessor\nsystems, international conference on parallel processing, pp. 392-399, august 1988.\n7. lin, w., t.-l. sheu, c. r. das, c.-l. wu, and t.-y. feng, fast data selection and broadcast on the\nbutter y network, international workshop on future trends of distributed computing systems in\nthe 90 s, pp. 65-72, september 1988.\n8. lin, w., t.-l. sheu, and c. r. das, a quadtree communication structure for fast data searching\nand distribution, compsac, pp. 316-323, october 1988.\n9. sheu, t. l., w. lin, and c. r. das, a parallel eigen value algorithm with dynamic communication\nstructure, international computer symposium, pp. 117-122, december 1988.\n10. das, c. r. and j. kim, an analytical model for computing hypercube availability, international\nsymposium on fault-tolerant computing systems, pp. 530-537, june 1989.\n11. sheu, t. l., w. lin, c. r. das, and m. j. irwin, distributed fault diagnosis in the butter y parallel\nprocessor, international conference on parallel processing, i, pp. 172-175, august 1989.\n5\n12. kim, j., c. r. das, and w. lin, a processor allocation scheme for hypercube computers, inter-\nnational conference on parallel processing, (ii), pp. 231-238. (daniel l. slotnick award for the\nmost original paper), august 1989.\n13. das, c. r., l. tien, and l. n. bhuyan, availability evaluation of min-connected multiprocessors\nusing decomposition technique, international symposium on fault-tolerant computing systems,\npp. 176-183, june 1990.\n14. algudady, m. s., c. r. das, and w. lin, a fault-tolerant task mapping algorithms for min-based\nmultiprocessors, international conference on parallel processing, i, pp. 445-448, august 1990.\n15. algudady, m. s., c. r. das, and m. j. thazhuthaveetil, a write invalidate cache coherence pro-\ntocol for min-based multiprocessors, ismm international conference on parallel and distributed\ncomputing and systems, pp. 77-81, october 1990.\n16. das. c. r., m. s. algudady, and m. j. thazhuthaveetil, a write-update cache coherence proto-\ncol for min-based multiprocessor systems with accessibility-based split caches, supercomputing 90, pp. 544-553, november 1990.\n17. kim, j. and c. r. das, modeling wormhole routing in a hypercube, international conference on\ndistributed computing systems, pp. 386-393, may 1991. (outstanding paper award).\n18. yang, m. k. and c. r. das, a parallel branch-and-bound algorithm for min-based multiproces-\nsors, (poster paper) acm sigmetrics conference on measurements and modeling of computer\nsystems, pp. 222-233, may 1991.\n19. kim, j. and c. r. das, on subcube dependability in a hypercube, acm sigmetrics conference\non measurements and modeling of computer systems, pp. 111-119, may 1991.\n20. algudady, m. s., c. r. das, and m. j. thazhuthaveetil, cache-based checkpointing scheme for\nmin-based multiprocessors, international conference on parallel processing, pp. 497-500, august\n1991.\n21. yang, m. k. and c. r. das, analytical modeling of a parallel branch-and-bound algorithm on\nmin-based multiprocessors, international parallel processing symposium, march 1992.\n22. yu, c. s. and c. r. das, multitasking in multistage interconnection network machines, interna-\ntional conference on distributed computing systems, pp. 30-37, june 1992.\n23. das, c. r., p. mohapatra, and c. s. yu, allocation-based subcube dependability for min-based\nmultiprocessors, workshop on fault-tolerant parallel and distributed systems, pp. 124-131, july\n1992.\n24. kim, j., k. g. shin, and c. r. das, performability evaluation of gracefully degradable hypercube\nmulticomputers, workshop on fault-tolerant parallel and distributed systems, pp. 140-147, july\n1992.\n25. orzechowski, n. s., s. r. t. kumara, and c. r. das, performance of multilayer neural networks\nin binary-to-binary mappings under weight errors, the ieee international conference on neural\nnetworks, iii, pp. 1684-1689, april 1993.\n26. orzechowski, n. s., s. r. t. kumara, and c. r. das, performance analysis of neural networks, orsa/tims annual meeting, may 1993.\n27. mohapatra, p., c. s. yu, and c. r. das, a lazy scheduling scheme for improving hypercube\nperformance, international conference on parallel processing, i, pp. 110-117, august 1993.\n28. mohapatra, p. and c. r. das, a queueing model for finite-buffer mins, international conference\non parallel processing, i, pp. 210-213, august 1993.\n6\n29. algudady, m. s., c. r. das, and m. j. thazhuthaveetil, a hierarchical cache-coherence protocol\nwith limited inclusion, international conference on parallel processing, i, pp.254-257, august\n1993.\n30. boura, y. and c. r. das, a class of partially adaptive routing algorithms for n-dimensional\nmeshes, international conference on parallel processing, iii, pp. 175-182, august 1993.\n31. mohapatra, p., s. wong, and c. r. das, analytical modeling of combining in multistage intercon-\nnection networks, modeling techniques and tools for computer performance evaluation, (poster\npaper), may 1994.\n32. boura, y. m. and c. r. das. ef cient fully adaptive wormhole routing in n-dimensional meshes, international conference on distributed computing systems, pp. 589-596, june 1994.\n33. mohapatra, p., s. wong, and c. r. das, performance analysis of combining multistage intercon-\nnection networks, international conference on parallel processing, i, pp. 13-16, august 1994.\n34. agarwala, a. and c. r. das, a shared memory environment for hypercubes, international con-\nference on parallel processing, i, pp. 200-207, august 1994.\n35. yu, c. and c. r. das, limit allocation: an ef cient processor management scheme for hyper-\ncubes, international conference on parallel processing, ii, pp. 143-150, august 1994.\n36. yousif, m. s. and c. r. das, a switch cache design for min-based shared-memory multiproces-\nsors, conpar 94 international conference on parallel processing, springer-verlag lncs 854, pp.\n426-437, september 1994.\n37. boura, y. m., c. r. das, and t. m. jacob, a performance model for adaptive routing in hyper-\ncubes, first international workshop on parallel processing, pp. 11-16, december 1994.\n38. boura, y. m. and c. r. das, modeling virtual channel flow control in hypercubes, ieee sympo-\nsium on high performance computer architecture (hpca-1), pp. 166-175, january 1995.\n39. boura, y. m. and c. r. das, fault-tolerant routing in mesh networks, international conference\non parallel processing, i, pp. 106-109, august 1995.\n40. yoo, b. s., c. r. das, and c. yu, processor management techniques for mesh connected multi-\nprocessors, international conference on parallel processing, ii, pp. 105-112, august 1995.\n41. vaidya, a. s, b. s. yoo, and c. r. das, on the dependability modeling of parallel computers, in\nfault-tolerant systems and software (proceedings of the first conference on fault-tolerant systems,\nmadras, india), edited by r. mittal, c. r. muthukrishnan, v. p. bhatkar, pp. 82-91, december 1995.\n42. rahman, s. and c. r. das, parallel simulation of mesh routing algorithms, international confer-\nence on distributed computing systems, pp. 158-165, may 1996.\n43. vaidya, a. s., b. s. yoo, c. r. das, and j. kim, a task-based dependability model for k-ary\nn-cubes, international conference on parallel processing, vol. i, pp. 9-16, august 1996.\n44. chodnekar, s., v. srinivasan, a. vaidya, a. sivasubramaniam, and c. r. das, towards a commu-\nnication characterization methodology for parallel applications, ieee symposium on high perfor-\nmance computer architecture (hpca-3), pp. 310-319, february 1997.\n45. vaidya, a., a. sivasubramaniam, and c. r. das, performance bene ts of virtual channels and\nadaptive routing: an application-driven study, international conference on supercomputing, pp.\n140-147, july 1997.\n46. yoo, b. s. and c. r. das, a good processor management scheme fast allocation ef cient\nscheduling, international conference on parallel processing, pp. 280-287, august 1997.\n7\n47. seed, d., a. sivasubramaniam, and c. r. das, communication in parallel applications: charac-\nterization and sensitivity analysis, international conference on parallel processing, pp. 446-453,\naugust 1997.\n48. yoo, b. s., c. r. das, and j. kim, a performance modeling technique for mesh-connected sys-\ntems, international conference on parallel and distributed systems, pp. 408-413, seoul, korea,\ndecember 1997.\n49. kim, s., a. sivasubramaniam, and c. r. das, analyzing cache performance multimedia servers, workshop on architectural and operating system support for multimedia applications, pp. 38-47,\nminneapolis, august 1998.\n50. agnihotri, p, v. agrawala, k. morooney, and c. r. das, the penn state computing condominium\nscheduling system, acm/ieee conference on supercomputing (sc), october 1998.\n51. kasbekar, m., c. narayan, and c. r. das, using re ection for checkpointing objected oriented\nprograms, oopsla, pp. 71-75, vancouver, canada, october 1998.\n52. vaidya, a., a. sivasubramaniam, and c. r. das, lapses: a recipe for high performance adaptive\nrouter design, ieee symposium on high performance computer architecture (hpca-5), pp. 236-\n243, orlando, january 1999.\n53. nagar, s., a. banerjee, a. sivasubramaniam, and c. r. das, a closer look at co-scheduling\napproaches for a network of workstations, eleventh acm symposium on parallel algorithms and\narchitectures (spaa), pp. 96-105, st. malo, france, june 1999.\n54. yang, m. k. and c. r. das, a parallel optimal branch-and-bound algorithm for min-based mul-\ntiprocessors, international conference on parallel processing. pp. 112-119. aizu-wakamatsu city,\njapan, september 1999.\n55. kasbekar, m., s. yajnik, r. klemm, y. huang, and c. r. das, issues in the design of a re ective\nlibrary for checkpointing for c objects, symposium on reliable distributed systems (srds),\npp. 224-233, lausanne, switzerland, october 1999.\n56. kasbekar, m., c. narayanan, and c. r. das, selective checkpointing and rollbacks in multi-\nthreaded object-oriented environments, 1999 paci c rim international symposium on dependable\ncomputing (prdc), pp. 121-128, hong kong, december 1999.\n57. yum, k. h., a. vaidya, c. r. das, and a. sivasubramaniam, investigating qos support for traf c\nmixes with the mediaworm router, ieee symposium on high performance computer architecture\n(hpca-6), pp. 97-106, france, january 2000.\n58. kim, s. and c. r. das, a reliable statistical admission control policy for interactive video-on-\ndemand servers with interval caching, international conference on parallel processing, pp. 135-\n142, august 2000.\n59. kim, s., c. r. das, and a. sivasubramaniam, performance analysis of a buffer management\ntechnique for interactive video-on-demand, proc. of the international conference on multimedia\nmodeling, (mmm 2000), japan, november 2000.\n60. kasbekar, m. and c. r. das, selective checkpointing and rollbacks in multithreaded distributed\nsystems, proc. of the international conference on distributed computing systems (icdcs), pp.\n39-46, arizona, april 2001.\n61. yum, k. h., e. j. kim, and c. r. das, qos provisioning in clusters: an investigation of router\nand nic design, proc. international symposium on computer architecture (isca), pp. 120-129,\nsweden, june 2001.\n8\n62. sarahan, n. and c. r. das, adaptive block rearrangement policies for video-on-demand servers, proc. international conference on parallel processing, pp. 452-459, spain, september 2001.\n63. lim, s., g. cao, and c. r. das, a differential bandwidth reservation algorithm for multimedia\nwireless networks, proc. of the mobile computing workshop, international conference on parallel\nprocessing, pp. 447-452, spain, september 2001.\n64. kim, e. j., k. h. yum, and c. r. das, an analytical model for a qos capable cluster interconnect, proc. inter. conf. on measurement, modeling and evaluation of computer and communication\nsystems (mmb), pp. 9-24, germany, september 2001.\n65. cao, g. and c. r. das, on the effectiveness of a counter-based cache invalidation scheme and\nits resiliency to failures in mobile environments, proc. of the 20th ieee symposium on reliable\ndistributed systems (srds), october 2001.\n66. kim, e. j., k. h. yum, and c. r. das, calculation and deadline missing probability in a qos\ncapable cluster interconnect, proc. ieee international symposium on network computing and\napplications (nca 01), pp. 36-45, cambridge, ma, february 2002.\n67. zhu, h., g. cao, g. kesidis, and c. r. das, an adaptive power-conserving service discipline for\nbluetooth, proc. ieee icc, pp. 303-307, april 2002.\n68. lim, s., g. cao, and c. r. das, an admission control scheme for qos-sensitive cellular net-\nworks, proc. of the ieee wireless communications and networking conference (wcnc), pp. 296-\n300, florida, march 2002.\n69. alfaro, f. j., j. l. sanchez, j. duato, and c. r. das, a strategy to compute in niband arbitration\ntables, proc. int. conf. on parallel and distributed processing systems, (ipdps), april 2002.\n70. yin, l., g. cao, c. r. das, and a. ashraf, power-aware prefetch in mobile environments, proc.\nof the ieee international conference on distributed computing systems, (icdcs), pp. 571-578,\nvienna, july, 2002.\n71. yum, k.h., e. j. kim, g. viswanathan, c. r. das, m. yousif and j. duato, integrated admission and\ncongestion control for qos support in clusters, proc. of theieee int. conf. on cluster computing,\npp. 325-332, chicago, september 2002.\n72. yi, s., x. deng, g. kesidis, and c. r. das, providing fairness in the diffserv architecture proc.\nof the ieee globecom 2002, pp. 1435-1439, taipei, november 2002.\n73. deng, x. s. yi, g. kesidis, and c. r. das, stabilized virtual buffer - an active queue management\nscheme for internet quality of service, proc. of ieee globecom 2002, pp. 1628-1632, taipei,\nnovember 2002.\n74. kim, s. and c. r. das, an end-to-end resources scheduling scheme for the presentation of com-\nposite multimedia information in a networked environment, proc. of the ninth international con-\nference on multi-media modeling pp. 443-469, taiwan, january 2003.\n75. kim, e. j., k. h. yum, n. kim, c. r. das, m. yousif and j. duato, performance enhancement\ntechniques for in nibandtm architecture, proc. of the 9th international symposium on high-\nperformance computer architecture(hpca-9), pp. 256-264, february 2003.\n76. sarhan, n. and c. r. das, a simulation-based analysis of scheduling policies for multimedia\nservers, proc. of the 36th simulation symposium, pp.183-190, orlando, march 2003.\n77. sarhan, n. and c. r. das, an integrated resource sharing policy for multimedia storage servers\nbased on network-attached disks, proc. of the 23-rd international conference on distributed\ncomputing systems (icdcs 2003), pp.136-143, providence, ri, may 2003.\n9\n78. lim, s., s-t. park, w.-c. lee, g. gao, c. r. das and c. l. giles, a caching mechanism for\nimproving internet based mobile ad hoc networks performance, proc. of the 12th international\nworld wide web conference (www 2003), budapest, hungary (poster paper), may 2003.\n79. sarhan, n. and c. r. das, providing time of service guarantees in video-on-demand servers, proc. of the 12th international world wide web conference (www 2003), budapest, hungary (poster\npaper), may 2003.\n80. kim, e. j., k.h. yum, g. link, n. vijaykrishnan, m. kandemir, m. yousif, and m. j. irwin and\nc. r. das, energy optimization techniques in cluster interconnects, proc. of the international\nsymposium on low power electronics and design (islped 03), august 2003.\n81. choi, g. s., s. agarwal, j. h. kim, andy yoo and c. r. das, impact of job allocation strategies\nfor communication-driven coscheduling in clusters, proc. of europar2003, pp. 160-168. august\n2003.\n82. agarwal, s., g. s. choi, a. yoo, s. nagar and c. r. das, co-ordinated coscheduling in time-\nsharing clusters through a generic framework, proc. of cluster 2003, hong kong, december\n2003.\n83. lim, s., w.-c. lee, g. cao and c. r. das, a novel caching scheme for internet based mobile\nad hoc networks, proc. of ieee international conference on computer communications and",
      "companies": [
        "inc",
        "lab"
      ],
      "titles": [
        "engineer",
        "intern"
      ],
      "years": [
        "19",
        "20"
      ]
    },
    "ACHIEVEMENTS": "networks (icccn 03).\n84. deng, x., s. yi, g. kesidis, and c. r. das, class-based stabilized virtual buffer-an aqm scheme\nwith stability, fairness and qos assurance, proc. of the 18th international teletraf c congress\n(itc), berlin, germany, sept. 2003.\n85. deng, x., s. yi, g. kesidis, and c. r. das, a control theoretic approach for designing adaptive\nactive queue management schemes, proc. of ieee globecom 03, san francisco, ca, dec.\n2003.\n86. yi, s., x. deng, g. kesidis, c. r. das, hatch a method for accurate estimation of the number\nof active flows, proc. of ieee conference on decision & control (cdc) 2003, hawaii, dec. 2003.\n87. lim, s., w. lee, g. cao, c. r. das, performance comparison of cache invalidation strategies for\ninternet-based mobile ad hoc networks, proc. of the ieee international conference on mobile\nad-hoc and sensor systems (mass), fort lauderdale, florida, oct 2004.\n88. kim, j-h., g. s. choi, d. ersoz and c. r. das, improving response time in cluster-based web\nservers through coscheduling, proc. of the 18th international parallel & distributed processing\nsymposium (ipdps), april 2004.\n89. choi, g. s., j-h. kim, d. ersoz, a. yoo and c. r. das, coscheduling in clusters: is it a viable\nalternative , proc. of super computing (sc), november 2004.\n90. yi, s., m. kappes, s. garg, x. deng, g. kesidis, and c. r. das, proxy-red: an aqm scheme for\nwireless local area networks , proc. of ieee ic3n, chicago, oct 2004.\n91. kim, j., d. park, t. theochar, n. vijaykrishnan, and c. r. das, a low latency router supporting\nadaptivity for on-chip interconnects, proc. of the 42th design automation conference (dac),\nanaheim, california, june 2005.\n92. choi, g. s., j-h. kim, d. ersoz and c. r. das, a multi-threaded pipelined web server ar-\nchitecture for smp/soc machines, proc. of the 14th international world wide web conference,\n(www), may 2005.\n93. kim, j-h., g. s. choi and c. r. das, improving performance of cluster-based secure application\nservers with user-level communication, proc. of the international conference on data engineering\n(icde), tokyo, april 2005.\n10\n94. lim, s., c. yu, c. r. das, rcast: a randomized communication scheme for improving energy ef- ciency in manets, proc. of the 25th international conference on distributed computing systems\n(icdcs), columbus, ohio, june 2005.\n95. choi, g. s., j-h. kim, d. ersoz and c. r. das, exploiting nic memory for improving cluster-\nbased webserver performance, proc. of the ieee international conference on cluster computing,\nboston, 2005.\n96. kim j-h., g. s. choi and c. r. das, a load balancing scheme for cluster-based secure network\nservers, proc. of the ieee international conference on cluster computing, boston, 2005.\n97. kim, j., d. park, c. nicopoulosr, n. vijayakrishnan, and c. r. das, design and analysis of an noc\narchitecture from performance, reliability and energy perspective, proc. of the 1st symposium on\narchitectures for networking and communications systems (ancs), princeton, nj, oct. 2005.\n98. richardson, t. d., c. nicopoulosr, d. park, n. vijayakrishnan, y. xie, and c. r. das, a hybrid soc\ninterconnect with dynamic tdma-based transaction-less buses and on-chip networks, proc. of\nthe vlsi design, 2006.\n99. kim, j., d. park, c. a. nicopoulos, n. vijaykrishnan, and c. r. das, performance enhancement\nthrough early release and buffer optimization in network-on-chip router architectures, in the\nspecial workshop on future interconnects and networks on chip, at design automation and test in\neurope (date 06).\n100. park, d., c. a. nicopoulos, j. kim, n. vijaykrishnan, c. r. das, exploring fault-tolerant network-\non-chip architectures, proc. of the international conference on dependable systems and networks\n(dsn06), pp. 93-102, philadelphia, 2006.\n101. park, d., c. a. nicopoulos, j. kim, n. vijaykrishnan, and c. r. das, a distributed multi-point net-\nwork interface for low-latency, deadlock-free on-chip interconnects, proc. of the international\nconference on nano-networks (nano-net 2006), lausanne, switzerland.\n102. kim, j., c. a. nicopoulos, d. park , n. vijaykrishnan, chita r. das, a gracefully degrading and\nenergy-ef cient modular router architecture for on-chip networks, proc. of the international\nsymposium on computer architecture (isca06), pp. 4-15, boston, 2006.\n103. lim, s., c. yu, and c. r. das, clustered mobility model for scale-free wireless networks, proc.\nof the 31st ieee conference on local computer networks (lcn), nov 2006.\n104. nicopoulos, c. a., d. park, j. kim, n. vijaykrishnan, m. yousif, and c. r. das, vichar: a dy-\nnamic virtual channel regulator for network-on-chip routers, proc. of the 39th international\nsymposium on microarchitecture (micro-39), pp. 333-344, orlando, fl, december 2006.\n105. kim, j., c. a. nicopoulos, d. park , r. das, y. xie, n. vijaykrishnan, m. yousif, c. r. das, a\nnovel dimensionally-decomposed router for on-chip communication in 3d architectures, proc.\nof the international symposium on computer architecture (isca07), pp. 138-149, san diego, ca,\n2007\n106. park, d., r. das, c. a. nicopoulos, j. kim, n. vijaykrishnan, and c. r. das, design of a dy-\nnamic priority-based fast path architecture for on-chip interconnects, proc. of the ieee hot\ninterconnects, (hoti 2007), pp. 15-20, stanford, ca, august 2007.\n107. s. yi, b.-k. kim, j. oh, j. jang, g. kesidis, c. r. das, memory-ef cient content ltering hardware\nfor high-speed intrusion detection systems , proceedings of sac, 2007.\n108. ersoz, d., m. yousif, and c. r. das, characterizing network traf c in a cluster-based multi-tier\ndata center, proc. of the international conference on distributed computing systems, (icdcs),\ntoronto, canada, june 2007.\n11\n109. reetuparna das, asit k. mishra, chrysostomos nicopoulos, dongkook park, n. vijaykrishnan, rav-\nishankar iyer, and chita r. das, performance and power optimization through data compression\nin network-on-chip architectures, proc. of the international symposium on high performance\ncomputer architecture, salt lake city, utah (hpca, 2008).\n110. dongkook park, soumya eachempati,reetuparna das, asit k. mishra, n. vijaykrishnan, yuan xie\n, and chita r. das, mira : a multilayered interconnect router architecture , proc. of the 35th\ninternational symposium on computer architecture (isca, 2008).\n111. patankar. p, nam. g, kesidis. g, and chita r. das, exploring anti-spam models in large scale\nvoip sytems , international conference on distributed computing systems, icdcs 2008.\n112. lim, s., s. h. chae, c. yu, and c. r. das. on cache invalidation for internet-based vehicular\nad hoc networks , proc. of the ieee 2nd international workshop on mobile vehicular networks\n(movenet). atlanta, ga, september 2008.\n113. das, r., a. k. mishra, s. eachempati, n. vijaykrishnan, and c. r. das. design and evaluation\nof a hierarchical on-chip interconnect for next-generation cmps , proceedings of the fifteenth in-\nternational symposium on high- performance computer architecture (hpca 2009). pp.175 - 186.\nraleigh, nc.\n114. seung-hwan lim, bikash sharma, gunwoo nam, eun-kyoung kim, chita r. das, mdcsim: a\nmulti-tier data center simulation, platform , cluster 2009.\n115. saehoon kang, chansu yu, chita r. das, guohong cao, path-centric on-demand rate adaptation\nfor mobile ad hoc networks , icccn 2009.\n116. nam, g., p. patankar, s-h. lim, b. sharma, g. kesidis, and c. r. das. clock-like flow replace-\nment schemes for resilient flow monitoring , twenty-ninth international conference on distributed\ncomputing systems (icdcs), june 2009.\n117. yang zhang, jing zhao, guohong cao, chita r. das, on interest locality in content-based routing\nfor large-scale manets , mass 2009.\n118. reetuparna das, onur mutlu, thomas moscibroda, chita r. das, application-aware prioritization\nmechanisms for on-chip networks , proc. of the 42nd international symposium on microarchitecture,\n(micro 2009), pp.180-191, new york.\n119. asit k. mishra, reetuparna das, soumya eachempati, ravishankar r. iyer, narayanan vijaykrish-\nnan, chita r. das, a case for dynamic frequency tuning in on-chip networks , proc. of the 42nd\ninternational symposium on microarchitecture, (micro 2009), pp. 292-303, new york.\n120. shekhar srikantaiah, reetuparna das, asit k. mishra, chita r. das, mahmut t. kandemir, a case\nfor integrated processor-cache partitioning in chip multiprocessors , sc 2009.\n121. das, r., o. mutlu, t. moscibroda, c. r. das, aergia: exploiting packet latency slack in on-\nchip networks , proceedings of the acm/ieee international symposium on computer architecture\n(isca 2010). pp. 106-116. saint-malo, france, june 2010.\n122. wu, x., g. sun, r. das , y. xie, j. li, c. r. das, cost-driven 3d integration with interconnect\nlayers , proceedings of the design automation conference, (dac 2010). pp. 150-155. anaheim,\nca, june 2010.\n123. mishra, a., s. srikantaiah, m. kandemir, c. r. das, cpm in cmps: coordinated power manage-\nment in chip-multiprocessors , proceedings of the international conference for high performance\ncomputing, networking, storage and analysis, (sc-2010), new orleans, la, june 2010.\n124. surender, s., r. narayanan, c. r. das, performance analysis of communications and radar co-\nexistence in a covert uwb osa system , proceedings of the ieee global telecommunications\nconference, (globecom 2010), miami, fl, 2010.\n12\n125. mishra, a., s. srikantiah, m. kandemir, c. r. das, coordinated power management of voltage\nislands in cmps , proceedings of the international conference on measurement and modeling of\ncomputer systems, (sigmetrics 2010), new york, june 2010.\n126. asit k. mishra, narayanan vijaykrishnan, chita r. das, a case for heterogeneous on-chip intercon-\nnects for cmps ,international symposium on computer architecture , (isca-2011), san jose, ca,\nusa.\n127. asit k. mishra, xiangyu dong, guangyu sun, yuan xie, narayanan vijaykrishnan, chita r. das, architecting on-chip interconnects for stacked 3d stt-ram caches in cmps , international sym-\nposium on computer architecture , (isca-2011), san jose, ca, usa .\n128. xiaowei jiang, asit k. mishra, li zhao, ravishankar iyer, zhen fang, sadagopan srinivasan, srihari\nmakineni, paul brett, chita r. das, access: smart scheduling for asymmetric cache cmps ieee symposium on high performance computer architecture , (hpca-2011).\n129. akbar shari , shekhar srikantaiah, asit k. mishra, mahmut t. kandemir, chita r. das, mete:\nmeeting end-to-end qos in multicores through system-wide resource management , sigmetrics\n2011, california, usa.\n130. bikash sharma, victor chudnovsky, joseph l. hellerstein, rasekh rifaat, modeling and synthesiz-\ning task placement constraints in google compute clusters , socc 2011, cascais, portugal.\n131. seung-hwan lim, bikash sharma, byung chul tak, and chita r. das, a dynamic energy manage-\nment in multi-tier data centers , ispass 2011, austin, tx, usa.\n132. seung-hwan lim, jae-seok huh, youngjae kim, and chita r. das, migration, assignment, and\nscheduling of jobs in virtualized environment , proceedings of the hotcloud 2011, portland, or,\nusa.\n133. seung-hwan lim, jae-seok huh, youngjae kim, galen shipman, chita r. das, d-factor: a quanti-\ntative model of application slow-down in multi-resource shared systems , proceedings of the acm\nsigmetrics/performance joint international conference on measurement and modeling of computer\nsystems, sigmetrics 2012.\n134. bikash sharma, ramya prabhakar, seung-hwan lim, mahmut t. kandemir, and chita r. das, mrorchestrator: a fine-grained resource orchestration framework for mapreduce clusters ,\nproceedings of the 5th ieee international conference on cloud, 2012\n135. adwait jog, asit k. mishra, cong xu, yuan xie, vijaykrishnan narayanan, ravishankar iyer, and\nchita r. das, cache revive: architecting volatile stt-ram caches for enhanced performance in\ncmps. , proceedings of the 49th annual design automation conference dac 12, 2012.\n136. akbar shari , asit k. mishra, shekhar srikantaiah, mahmut kandemir and chita r. das, pepon:\nperformance-aware hierarchical power budgeting for noc based multicores , proceedings of the\n21st parallel architectures and compilation techniques pact, 2012.\n137. nachiappan chidambaram n., asit k. mishra, mahmut kandemir, anand sivasubramaniam, onur\nmutlu and chita r. das, application-aware prefetch prioritization in on-chip networks , proceed-\nings of the 21st parallel architectures and compilation techniques pact, 2012.\n138. akbar shari , emre kultursay, mahmut kandemir and chita r. das, addressing end-to-end mem-\nory access latency in noc based multicores , proceedings of the 45th international symposium on\nmicroarchitecture, micro, 2012.\n139. adwait jog, onur kayiran, nachiappan chidambaram n., asit k. mishra, mahmut kandemir, onur\nmutlu, ravishankar iyer, and chita r. das, owl: cooperative thread array aware scheduling\ntechniques for improving gpgpu performance , proceedings of 18th international conference on\narchitectural support for programming languages and operating systems, asplos, 2013.\n13\n140. asit k. mishra, onur mutlu, and chita r. das, design of heterogeneous on-chip networks: an\napplication driven approach , proceedings of the 50th ieee/acm design automation conference,\ndac, 2013.\n141. bikash sharma, timothy wood, and chita r. das, hybridmr: a hierarchical mapreduce sched-\nuler for hybrid data centers , proceedings of the 33rd ieee international conference on distributed\ncomputing systems, icdcs, 2013.\n142. bikash sharma, praveen jayachandran, akshat verma, and chita r. das, cloudpd: problem deter-\nmination and diagnosis in shared dynamic clouds , proceedings of the 43rd ieee/ifip international\nconference on dependable systems and networks, dsn, 2013.\n143. onur kayiran, adwait jog, mahmut t. kandemir, and chita r. das, neither more nor less: op-\ntimizing thread-level parallelism for gpgpus , proceedings of the 22nd parallel architectures and\ncompilation techniques pact, 2013.\n144. praveen yedlapalli, jagadish kotra, emre kultursay, chita das, mahmut kandemir, and anand\nsivasubramaniam, meeting midway: improving dram performance and off-chip latencies with\nmemory-side prefetching , proceedings of the 22nd parallel architectures and compilation tech-\nniques pact, 2013.\n145. adwait jog, onur kayiran, asit k. mishra, mahmut t. kandemir, onur mutlu, ravi iyer, and chita\nr. das, orchestrated scheduling and prefetching for gpgpus , proceedings of the 40th interna-\ntional symposium on computer architecture, isca, 2013.\n146. nachiappan chidambaram nachiappan, praveen yedlapalli, niranjan soundararajan, mahmut t.\nkandemir, anand sivasubramaniam, and chita r. das, gemdroid: a framework to evaluate mobile\nplatforms , proceedings of the 40th acm international conference on measurement and modeling\nof computer systems, sigmetrics, 2014\n147. praveen yedlapalli, nachiappan chidambaram nachiappan, niranjan soundararajan, anand sivasub-\nramaniam, mahmut t. kandemir, and chita r. das, short-circuiting memory traf c in handheld\nplatforms , proceedings of the 47th international symposium on microarchitecture, micro, 2014.\n148. onur kayiran, nachiappan chidambaram nachiappan, adwait jog, rachata ausavarungnirun, mah-\nmut t. kandemir, gabriel h. loh, onur mutlu, and chita r. das, managing gpu concurrency in\nheterogeneous architectures , proceedings of the 47th international symposium on microarchitec-\nture, micro, 2014.\n149. wei ding, mahmut t. kandemir, diana guttman, adwait jog, chita r. das, and praveen yedlapalli, trading cache hit rate for memory performance , proceedings of the 23rd parallel architectures and\ncompilation techniques pact, 2014.\n150. adwait jog, onur kayiran, tuba kesten, ashutosh pattnaik, evgeny bolotin, niladrish chatterjee,\nstephen w. keckler, mahmut t. kandemir, and chita r. das, anatomy of gpu memory system for\nmulti-application execution , proceedings of the 1st international symposium on memory systems\nmemsys, 2015.\n151. nachiappan chidambaram nachiappan, haibo zhang, jihyun ryoo, niranjan soundararajan, anand\nsivasubramaniam, mahmut t. kandemir, ravishankar iyer, and chita r. das, vip: virtualizing\nip chains on handheld platforms , proceedings of the 42nd international symposium on computer\narchitecture, isca, 2015.\n152. nandita vijaykumar, gennady pekhimenko, adwait jog, abhishek bhowmick, rachata ausavarung-\nnirun, chita r. das, mahmut t. kandemir, todd c. mowry, and onur mutlu, a case for core-assisted\nbottleneck acceleration in gpus: enabling exible data compression with assist warps , proceedings\nof the 42nd international symposium on computer architecture, isca, 2015.\n14\n153. diman zad tootaghaj, farshid farhat, mohammad arjomand, paolo faraboschi, mahmut taylan\nkandemir, anand sivasubramaniam, and chita r. das, evaluating the combined impact of node\narchitecture and cloud workload characteristics on network traf c and performance/cost , pro-\nceedings of the international symposium on workload characterization, iiswc, 2015.\n154. nachiappan chidambaram nachiappan, praveen yedlapalli, niranjan soundararajan, anand siva-\nsubramaniam, mahmut t. kandemir, ravishankar iyer, and chita r. das, domain knowledge based\nenergy management in handhelds , ieee 21st international symposium on high performance com-\nputer architecture, hpca, 2015.\n155. prasanna venkatesh rengasamy, anand sivasubramaniam, mahmut t. kandemir, and chita r. das, exploiting staleness for approximating loads on cmps , proceedings of the 24th parallel archi-\ntectures and compilation techniques, pact, 2015.\n156. rachata ausavarungnirun, saugata ghose, onur kayiran, gabriel h. loh, chita r. das, mahmut\nt. kandemir, and onur mutlu, exploiting inter-warp heterogeneity to improve gpgpu perfor-\nmance ,proceedings of the 24th parallel architectures and compilation techniques, pact, 2015.\n157. adwait jog, onur kayiran, ashutosh pattnaik, mahmut t. kandemir, onur mutlu, ravishankar iyer,\nand chita r. das, exploiting core criticality for enhanced gpu performance , proceedings of the\n42nd acm international conference on measurement and modeling of computer systems, sigmet-\nrics, 2016.\n158. mohammad arjomand, mahmut t. kandemir, anand sivasubramaniam, and chita r. das, boosting\naccess parallelism to pcm-based main memory , proceedings of the 43nd international symposium\non computer architecture, isca, 2016.\n159. jagadish kotra, mohammad arjomand, diana guttman, mahmut t. kandemir, and chita r. das, re-nuca: a practical nuca architecture for reram based last-level caches , proceedings\nof the 30th international parallel & distributed processing symposium, ipdps, 2016.\n160. ashutosh pattnaik, xulong tang, adwait jog, onur kayiran, asit k. mishra, mahmut t. kandemir,\nonur mutlu, and chita r. das, scheduling techniques for gpu architectures with processing-in-\nmemory capabilities , proceedings of the 25th parallel architectures and compilation techniques,\npact, 2016.\n161. onur kayiran, adwait jog, ashutosh pattnaik, rachata ausavarungnirun, xulong tang, mahmut t.\nkandemir, gabriel h. loh, onur mutlu, and chita r. das, c-states: fine-grained gpu datapath\npower management , proceedings of the 25th parallel architectures and compilation techniques,\npact, 2016.\n162. jia zhan, onur kayiran, gabriel h. loh, chita r. das, and yuan xie, oscar: orchestrating stt-\nram cache traf c for heterogeneous cpu-gpu architectures , proceedings of the 49th interna-\ntional symposium on microarchitecture, micro, 2016.\n163. xulong tang, ashutosh pattnaik, huaipan jiang, onur kayiran, adwait jog, sreepathi pai, mohamed\nibrahim, mahmut t. kandemir, and chita r. das, controlled kernel launch for dynamic paral-\nlelism in gpus , ieee 23st international symposium on high performance computer architecture,\nhpca, 2017\nbooks or parts of books\ndas, c. r., l. n. bhuyan, and v. v. s. sarma, effect of maintenance on the dependability and per-\nformance of multiprocessor systems, ieee tutorial on advances in distributed system reliability, pp.\n59-66, 1990.\n15\nmacaluso, j., c. r. das, and w. lin, a reliability predictor for min-connected multiprocessor systems, ieee tutorial on advances in distributed system reliability, pp. 260-273, 1990.\nkim, j., c. r. das, and w. lin, a top-down processor allocation scheme for hypercube computers, in-\nterconnection networks for high performance parallel computers, pp. 620-630, edited by i. d. scherson\nand a. s. youssef, ieee computer society press.\nyousif, m. s., m. j. thazhuthaveetil, and c. r. das, cache coherence in multiprocessors: a survey, advances in computers, 40:127-179, academic press, august 1995.\nkim, j. and c. r. das, modeling wormhole routing in a hypercube, ieee tutorial on multiprocessor\nperformance measurement and evaluation, pp. 383-390, 1995.\ndas, c. r. and p. mohapatra, dependability modeling of parallel and distributed computers, in chapter\n7, parallel computing: paradigms and applications, edited by a. y. zomaya, international thomson\ncomputer press, 1996.\nkim, e. j., k. h. yum, and c. r. das, introduction to analytical models , performance evaluation and\nbenchmarking, crc press, taylor and francis, 2005.\nlim, sun-ho, c. yu, and c. r. das, randomized overhearing to improve routing and energy perfor-\nmance in mobile ad hoc networks, in performance analysis of mobile and ad hoc networks, chapter\n6, pp. 115-134, nova science publishers inc., nov 2006.\nyu, c. s. and c. r. das, performance modeling of mobile ad-hoc networks, book series in wireless and\nad-hoc networks, 2006.\neachempati, s., d. park, r. das, a. k. mishra, n. vijaykrishnan, y. xie, c. r. das, three-dimensional\non-chip interconnect architectures , designing network on-chip architectures in the nanoscale era, j.\nflich, d. bertozzi, editors. chapman & hall/crc computational science, december 2010.\nc. nicopoulos, n. vijayakrishnan and c. r. das, network-on-chip architectures: a holistic design\nexploration , lecture notes in electrical engineering, vol. 45, springer, 2009.\neachempati, s., r. das, n. vijaykrishnan, y. xie, s. datta, c. r. das. hetero: hybrid topology\nexploration for rf based on chip networks , communication architectures for systems-on-chip, crc\npress, february 2011.\nstudent supervision:\nph.d. students : 38 (31 completed)\nj. kim (postech, korea), m. s. yousif (ibm), m. k. yang (university of ulsan, korea), p. moha-\npatra (uc, davis), n. marchaoui (ibm), c. yu (cleveland state univ.), y. boura (pyramid co.), b.\ns. yoo (ll nat l lab), a. vaidya (nvidia), s. kim (san jose state univ.), m. kasbekar (akamai),\nk. h. yum (utexas, san antonio), n. sarhan (wayne state univ.), e. j. kim (texas a&m univ.), x.\ndeng (cdc), s. lim (texas tech, lubbock), s. yi (etri, korea), g. s. choi (yeungnam university,\nkorea), j. h. kim (samsung, korea), j. m. kim (georgia tech), d. ersoz (cisco), d. park (intel), p. pat-\nnaker (cisco), r. das (univ. of michigan), a. k. mishra (intel), s. surender (cisco), s. lim (oak ridge\nnatl. lab), b. sharma (microsoft), a. jog (college of william & mary), o. kayiran (amd research), n.\nchidambaram (apple)\nm.s. students : 55 b.s. (honors students): 15 16\ncourses taught:\nlogical design of digital systems, fault-tolerant systems, performance evaluation, computer architec-\nture, data communication networks, multiprocessor architecture, network-on-chip (noc) architectures,\nparallel i/o, internet qos.\nresearch grants:\ndependability and performance models for parallel computers. national science foundation, research\ninitiation, pi, 1988-89, 59,400.\nan educational supplement proposal for developing a system modeling package for undergraduate ed-\nucation. supplemental support to research initiation, national science foundation, pi, 1989-90, 20,000.\nevaluation of parallel architecture for bm/c3 applications (with t.-y. feng, w. lin, m. j. thazhutha-\nveetil). rome air development center, co-pi, 1988-89, 500,000.\nevaluation technique for hypercube and min-based architectures. national science foundation, (with\nt.-y.feng), co-pi, 1991-94, 253,777.\nlow cost adaptive routing algorithms for n-dimensional meshes. national science foundation, pi,\n1994-1996, 116,969.\nparallelization of fire growth codes. nasa/stir, (with a. kulkarni), co-pi, 1995-1996, 6,000.\na proposal for the revision of the logic design of digital systems course. college of engineering, pi,\n1995-1996, 8,500.\napplication-driven network performance evaluation. national science foundation, pi, 1996-1999, 224,496.\ndeveloping and evaluating low-cost communication for a network of workstations. ibm/sur equip-\nment, (with a. sivasubramaniam), pi, 1996-1997, 193,240.\ncise research instrumentation for developing a now platform for parallel processing. national science\nfoundation, (with a. sivasubramaniam), pi, 1997-1998, 110,550.\napplication-driven network performance evaluation. reu supplement, national science foundation,\npi, 1997-1998, 10,000.\na low-cost high performance computing platform. cise research instrumentation. national science\nfoundation, (with a. sivasubramaniam), pi, 1999-2001, 79,973.\nan integrated approach for quality of service in cluster networks. national science foundation, (with\na. sivasubramaniam), pi, 1999-2002, 380,365.\nperformance modeling of unisys computer systems. pi, unisys corporation, 1999-2003, 140,000.\nmediaworm: a single-chip router architecture. pennsylvania/pittsburgh digital greenhouse consor-\ntium, (with m. j. irwin, v. narayanan), pi, 2000-2001, 298,481.\nscalable and ef cient scheduling techniques for clusters. national science foundation, pi, 2001-2004, 254,883.\nqos provisioning in in niband architecture (iba) for system area networks. national science founda-\ntion, pi, 2002-2005, 331,964.\n17\ni3c: an infrastructure for innovation in information computing.\nresearch infrastructure grant, na-\ntional science foundation, (with r. acharya, c. l. giles, m. j. irwin, and p. raghavan), pi, 2002-2008, 2,561,036 (includes 765,307 university matching).\nexploring network-on-chip (noc) architecture design space. national science foundation, pi, 2004-\n2008, 190,000.\nexploring cluster-based data center design space for high performance and dependability. national\nscience foundation, pi, 2005-2008, 346,529.\npurposeful node mobility for mission-oriented sensor networks. national science foundation, (with g.\ncao, t. laporta, and g. kesidis), 2005-2008, 450,000.\nprotecting tcp congestion control: tools for design, analysis, and emulation. national science foun-\ndation, co-pi, (with g. kesidis), 2005-2008, 350,000, total grant with purdue university 675,000.\nimpact of user-level communication on data center performance. intel research, pi, 2005-2008, 195,000.\nperformance and energy-ef cient network-on-chip (noc) architectures. intel research, pi, 2006-2009, 150,000.\nrandomized session-memory purging in internet routers. cisco, (with g. kesidis), co-pi, 2007-2009, 98,540.\nhodoo: holistic design of on-chip interconnects. national science foundation, (with v. narayanan and\nyuan xie), pi, 2007-2010, 630,894.\ncollaborative data access in wireless p2p networks. national science foundation, (with g. cao), co-pi,\n2007-2010, 600,000.\ninvestigating resource contracts with statistical guarantees for google data centers. google research,\npi, 2010-2011, 65,000.\nexploring design of on-chip interconnects for soc/cmp architectures. intel research, pi, 2010-2011, 75,000.\ndata center on a chip: design space exploration. intel research, pi, 2010-2011, 50,000.\nharnessing cross-layer heterogeneity for future cmps. national science foundation - eager, (with a.\nsivasubramaniam, v. narayanan, y. xie and m. kandemir), pi, 2011-2012, 300,000.\nexploring managed soft computing for data intensive applications. national science foundation - ea-\nger, (with a. sivasubramaniam and m. kandemir), pi, 2011-2012, 300,000.\narchitecting the next generation memory hierarchy - a holistic approach. national science foundation\n- (with m. kandemir, a. sivasubramaniam, o. mutlu, and y. xie), pi, 2012-2016, 1,700,000.\ninspire: infrastructure for heterogeneous system research. national science foundation - (with m.\nkandemir, a. sivasubramaniam, v. narayanan and d. kiefer), pi, 2012-2015, 550,000.\nbreaking the physical divide between computation and nand-flash storage. national science founda-\ntion - (with m. kandemir and a. sivasubramaniam), co-pi, 2013-2016, 800,000.\n18\nvisual cortex on silicon. national science foundation expeditions - (with vijaykrishnan narayanan, john\ncarroll, mary beth rosson, c. giles), co-pi, 2013-2018, 4,913,456.\nprom in clouds: exploiting scheduling for performance optimization in clouds. national science foun-\ndation, pi, 2013-2018, 495,197.\nextracting scalable parallelism by relaxing the contracts across the system stack. national science\nfoundation - (with m. kandemir and a. sivasubramaniam), co-pi, 2013-2016, 850,000.\nenabling gpus as first class computing engines. national science foundation - (with m. kandemir),\nco-pi, 2014-2017, 484,068.\nvirtualizing coordinated resource management of flows on handhelds with viaduct. national science\nfoundation - (with a. sivasubramaniam and m. kandemir), co-pi, 2015-2018, 499,998.\na fresh look at near data computing: coordinated data and computation government. national science\nfoundation - (with m. kandemir and a. sivasubramaniam), co-pi, 2016-2019, 875,000.\ngemdroid: a comprehensive platform for studying architectural issues for next generation mobile\nsystems. national science foundation - (with a. sivasubramaniam and m. kandemir), pi, 2016-2019, 1,000,000.\nfellow of ieee\nisca hall of fame\nhpca hall of fame\ndaniel l. slotnick award for the best original paper: a processor allocation scheme for hypercube\ncomputers, international conference on parallel processing, aug. 1989.\nieee computer society outstanding paper award: modeling wormhole routing in a hypercube, inter-\nnational conference on distributed computing systems, may 1991.\nbest paper award: selective checkpointing and rollbacks in multi-threaded object-oriented environ-\nment, paci c-rim dependable computing (prdc) symposium december 1999.\nteaching award: department of computer science and engineering, 2001.\nnominated for best paper award: performance comparison of cache invalidation strategies for internet-\nbased mobile ad hoc networks. international conference on mobile ad-hoc and sensor systems (mass),\noct. 2004.\nnominated for best paper award: coscheduling in clusters: is it a viable alternative , super computing,\n(sc), nov. 2004.\nieee computer society voluntary service award: for hpca 2006, program chair, austin, texas, 2006.\ndistinguished service award: ieee computer society for chairing the fellow selection committee.\n19\nieee computer society outstanding service award: for hpca-2010, general co-chair, bangalore, india,",
    "ACTIVITIES": "2010.\nieee micro top picks: aergia: exploiting packet latency slack in on-chip networks, special issue:\nieee micro s top picks from 2010 computer architecture conferences, jan/feb 2011.\nchair, college of engineering chair professor evaluation committee, 2004-2006\nchair, search committee for department head, computer science and engineering\nchair, department promotion and tenure committee\nchair, department faculty search committee\nchair, department graduate committee\nchair, department award committee\nmember, college of engineering graduate council\nmember, university graduate council\nmember, department promotion and tenure committee, faculty search committee, graduate committee,\nmember, personnel committee, undergraduate committee, teaching load committee, it committee,\neecs strategic committee\nmember, college ad-14 administrative review committee\nmember, non-tenure track (ntt) committee\nmember, eecs director search committee and award committee.\nassociate editor, ieee transactions on parallel and distributed systems, 1994-1997\nmember, advisory board, ieee technical committee on computer architecture (tcca), 1995-1998\nassociate editor, ieee transactions on computers, 2001-2004\nchair, ieee technical committee on distributed processing (tcdp), 2002-2004.\nfellow selection committee, ieee (cs) fellow selection committee, 2002-2005.\nchair, ieee tpds editor-in-chief evaluation committee, 2002-2003.\neditor-in-chief search committee member, ieee transactions on dependable and secure computing,\n2003.\neditor-in-chief search committee member, ieee transactions on computers, 2004.\nchair, editor-in-chief search committee, ieee transactions on parallel and distributed systems, 2006.\nchair, ieee computer society conference publications operations committee (cpoc), 2007-2009.\nvice-chair, ieee computer society fellow selection committee, 2007-2008.\nchair, ieee computer society fellow selection committee, 2008-2009.\nmember, advisory board, indian institute of technology, bhubaneswar, 2009-present\nmember, advisory board, ieee technical committee on computer architecture (tcca), 2010-present\nmember, advisory board, soa university, bhubaneswar, 2014-present\nsteering committee, international conference on information technology (icit), india\nprogram committee member of various international conferences such as isca, hpca, micro, sig-\nmetrics, icdcs, ipdps, pact, icac, icpp, ics, ftcs, dsn, ancs, prdc, mascot, adcom,\neehipc and hipc.\ngeneral co-chair, international conference on parallel processing, 1996\ngeneral chair, euro-par workshop on routing and communication in networks, 1997\n20\nprogram chair, 6th international conference on advanced computing , 1998\nworkshop chair, international conference on parallel processing (icpp), 1998\nprogram chair, 7th international conference on advanced computing , 1999\ngeneral chair, international conference on information technology, india, december 2001\nprogram chair, ieee symposium on high performance computer architecture (hpca-2006).\nprogram vice-chair, 28th international conference on distributed computing systems, (icdcs-2008)\nsteering committee member, workshop on advancing computer architecture research (acar-1), 2010\nsteering committee member, workshop on advancing computer architecture research (acar-2), 2010\ngeneral co-chair, ieee symposium on high performance computer architecture (hpca), 2010\nsteering committee member, ieee symposium on high performance computer architecture (hpca),\n2010\nsteering committee member, ieee symposium on high performance computer architecture (hpca),\n2011\nsteering committee member, international symposium on computer architecture (isca), 2011\nprogram co-chair, sixth international symposium on network on chip (nocs-2012), denmark\ngeneral co-chair, seventh international symposium on network on chip (nocs-2013), arizona\nsteering committee member, international symposium on network on chip (nocs 2013- present)\nprogram co-chair, eleventh symposium on architectures for networking and communications systems\n(ancs-2015), california\nprogram director, computer architecture program, national science foundation, cise/ccf division,\n2008-2010\n21"
  }
}