Determining compilation order of HDL files
Analyzing Verilog file ALU1Bit.vf
Analyzing Verilog file ALU8Bit.vf
Analyzing Verilog file ZeroDetect16.vf
Analyzing Verilog file reg64.v
Analyzing Verilog file reg2.v
Analyzing Verilog file m4_64b.v
Analyzing Verilog file decode2b.vf
Analyzing Verilog file ALU64Bit.vf
Analyzing Verilog file ZeroDetect64.vf
Analyzing Verilog file SignExt.v
Analyzing Verilog file reg_file.vf
Analyzing Verilog file ProgCount.vf
Analyzing Verilog file Mux64bit_wide.v
Analyzing Verilog file MEMWBStageReg.vf
Analyzing Verilog file InstructionMem.v
Analyzing Verilog file IFIDReg.vf
Analyzing Verilog file EXMEMReg.vf
Analyzing Verilog file DataMemory.v
Analyzing Verilog file PipelinedDatapath.vf
Analyzing Verilog file PipelineDatpath.tfw
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.M2_1_MXILINX_ALU1Bit into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@m2_1_@m@x@i@l@i@n@x_@a@l@u1@b
it.sdb
Saving Verilog parse-tree work.M2_1E_MXILINX_ALU1Bit into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@m2_1@e_@m@x@i@l@i@n@x_@a@l@u1
@bit.sdb
Saving Verilog parse-tree work.M8_1E_MXILINX_ALU1Bit into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@m8_1@e_@m@x@i@l@i@n@x_@a@l@u1
@bit.sdb
Saving Verilog parse-tree work.ALU1Bit into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@a@l@u1@bit.sdb
Saving Verilog parse-tree work.M2_1_MXILINX_ALU8Bit into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@m2_1_@m@x@i@l@i@n@x_@a@l@u8@b
it.sdb
Saving Verilog parse-tree work.ALU8Bit into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@a@l@u8@bit.sdb
Saving Verilog parse-tree work.OR16_MXILINX_ZeroDetect16 into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@o@r16_@m@x@i@l@i@n@x_@zero@de
tect16.sdb
Saving Verilog parse-tree work.ZeroDetect16 into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@zero@detect16.sdb
Saving Verilog parse-tree work.reg64 into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/reg64.sdb
Saving Verilog parse-tree work.reg2 into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/reg2.sdb
Saving Verilog parse-tree work.m4_64b into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/m4_64b.sdb
Saving Verilog parse-tree work.decode2b into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/decode2b.sdb
Saving Verilog parse-tree work.ALU64Bit into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@a@l@u64@bit.sdb
Saving Verilog parse-tree work.ZeroDetect64 into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@zero@detect64.sdb
Saving Verilog parse-tree work.signExt into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/sign@ext.sdb
Saving Verilog parse-tree work.reg_file into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/reg_file.sdb
Saving Verilog parse-tree work.ProgCount into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@prog@count.sdb
Saving Verilog parse-tree work.Mux64bit_wide into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@mux64bit_wide.sdb
Saving Verilog parse-tree work.MEMWBStageReg into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@m@e@m@w@b@stage@reg.sdb
Saving Verilog parse-tree work.InstructionMem into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@instruction@mem.sdb
Saving Verilog parse-tree work.FD16CE_MXILINX_IFIDReg into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@f@d16@c@e_@m@x@i@l@i@n@x_@i@f
@i@d@reg.sdb
Saving Verilog parse-tree work.IFIDReg into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@i@f@i@d@reg.sdb
Saving Verilog parse-tree work.EXMEMReg into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@e@x@m@e@m@reg.sdb
Saving Verilog parse-tree work.DataMemory into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@data@memory.sdb
Saving Verilog parse-tree work.PipelinedDatapath into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@pipelined@datapath.sdb
Saving Verilog parse-tree work.PipelineDatpath into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/@pipeline@datpath.sdb
Saving Verilog parse-tree work.glbl into
z:/sharedxm/ee533lab6/pipelineddatapath/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.INV from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLKMEMSP_V6_2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLKMEMDP_V6_3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XOR3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.VCC from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XOR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXF5_L from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXF6 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XNOR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.GND from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDCE from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY_L from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FMAP from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.NOR4 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FD from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
WARNING:HDLCompiler:559 - "PipelinedDatapath.vf" Line 121. Instantiating unknown
   module IDEXReg
WARNING:HDLCompiler:1016 - "PipelinedDatapath.vf" Line 106. Port PCI is not
   connected to this instance
Completed static elaboration
Fuse Memory Usage: 55176 Kb
Fuse CPU Usage: 13624 ms
Compiling module glbl
Compiling module reg64
Compiling module INV
Compiling module AND2
Compiling module decode2b
Compiling module m4_64b
Compiling module reg_file
Compiling module BLKMEMSP_V6_2(c_addr_width=8,c_d...
Compiling module InstructionMem
Compiling module BLKMEMDP_V6_3(c_addra_width=8,c_...
Compiling module DataMemory
Compiling module OR2
Compiling module XOR3
Compiling module VCC
Compiling module XOR2
Compiling module AND2B1
Compiling module M2_1_MXILINX_ALU1Bit
Compiling module AND3
Compiling module AND3B1
Compiling module M2_1E_MXILINX_ALU1Bit
Compiling module MUXF5_L
Compiling module MUXF6
Compiling module M8_1E_MXILINX_ALU1Bit
Compiling module XNOR2
Compiling module ALU1Bit
Compiling module M2_1_MXILINX_ALU8Bit
Compiling module ALU8Bit
Compiling module GND
Compiling module ALU64Bit
Compiling module ProgCount
Compiling module FDCE(INIT=1'b0)_0
Compiling module FDCE(INIT=1'b0)_1
Compiling module FDCE(INIT=1'b0)_2
Compiling module FDCE(INIT=1'b0)_3
Compiling module FDCE(INIT=1'b0)_4
Compiling module FDCE(INIT=1'b0)_5
Compiling module FDCE(INIT=1'b0)_6
Compiling module FDCE(INIT=1'b0)_7
Compiling module FDCE(INIT=1'b0)_8
Compiling module FDCE(INIT=1'b0)_9
Compiling module FDCE(INIT=1'b0)_10
Compiling module FDCE(INIT=1'b0)_11
Compiling module FDCE(INIT=1'b0)_12
Compiling module FDCE(INIT=1'b0)_13
Compiling module FDCE(INIT=1'b0)_14
Compiling module FDCE(INIT=1'b0)_15
Compiling module FDCE(INIT=1'b0)_16
Compiling module FDCE(INIT=1'b0)_17
Compiling module FDCE(INIT=1'b0)_18
Compiling module FDCE(INIT=1'b0)_19
Compiling module FDCE(INIT=1'b0)_20
Compiling module FDCE(INIT=1'b0)_21
Compiling module FDCE(INIT=1'b0)_22
Compiling module FDCE(INIT=1'b0)_23
Compiling module FDCE(INIT=1'b0)_24
Compiling module FDCE(INIT=1'b0)_25
Compiling module FDCE(INIT=1'b0)_26
Compiling module FDCE(INIT=1'b0)_27
Compiling module FDCE(INIT=1'b0)_28
Compiling module FDCE(INIT=1'b0)_29
Compiling module FDCE(INIT=1'b0)_30
Compiling module FDCE(INIT=1'b0)_31
Compiling module FD16CE_MXILINX_IFIDReg
Compiling module FD16CE_MXILINX_IFIDReg_2
Compiling module IFIDReg
Compiling module MUXCY_L
Compiling module FMAP
Compiling module NOR4
Compiling module MUXCY
Compiling module OR16_MXILINX_ZeroDetect16
Compiling module ZeroDetect16
Compiling module ZeroDetect64
Compiling module FD(INIT=1'b0)_0
Compiling module FD(INIT=1'b0)_1
Compiling module FD(INIT=1'b0)_2
Compiling module FD(INIT=1'b0)_3
Compiling module FD(INIT=1'b0)_4
Compiling module reg2
Compiling module EXMEMReg
Compiling module signExt
Compiling module MEMWBStageReg
Compiling module Mux64bit_wide
Compiling module PipelinedDatapath
Compiling module PipelineDatpath
Compiled 84 Verilog Units
Built simulation executable PipelineDatpath_isim_beh.exe
Fuse Memory Usage: 59788 Kb
Fuse CPU Usage: 17281 ms
