

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Wed Apr 29 19:04:22 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        matmul
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2856|     2856| 11.424 us | 11.424 us |  2856|  2856|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA            |      257|      257|         3|          1|          1|   256|    yes   |
        |- readB            |      257|      257|         3|          1|          1|   256|    yes   |
        |- nopart1_nopart2  |     2053|     2053|        14|          8|          1|   256|    yes   |
        |- writeC           |      257|      257|         3|          1|          1|   256|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 8, depth = 14
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-2 : II = 8, D = 14, States = { 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-3 : II = 1, D = 3, States = { 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 16 14 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 44 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 30 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 53 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%out_r_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r)"   --->   Operation 54 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%in2_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2)"   --->   Operation 55 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%in1_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1)"   --->   Operation 56 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out_r5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_read, i32 2, i32 63)"   --->   Operation 57 'partselect' 'out_r5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty = zext i62 %out_r5 to i64"   --->   Operation 58 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %empty"   --->   Operation 59 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%in = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_read, i32 2, i32 63)"   --->   Operation 60 'partselect' 'in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_5 = zext i62 %in to i64"   --->   Operation 61 'zext' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %empty_5"   --->   Operation 62 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_read, i32 2, i32 63)"   --->   Operation 63 'partselect' 'in3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %in3 to i64"   --->   Operation 64 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %empty_6"   --->   Operation 65 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A = alloca [256 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:58]   --->   Operation 66 'alloca' 'A' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%B = alloca [256 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:59]   --->   Operation 67 'alloca' 'B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%C = alloca [256 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:60]   --->   Operation 68 'alloca' 'C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 69 [4/4] (2.10ns)   --->   "%mul_ln65 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 69 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 70 [3/4] (2.10ns)   --->   "%mul_ln65 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 70 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 71 [2/4] (2.10ns)   --->   "%mul_ln65 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 71 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 72 [1/4] (2.10ns)   --->   "%mul_ln65 = mul nsw i32 %size_read, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 72 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 73 [7/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 73 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 74 [6/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 74 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 75 [5/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 75 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 76 [4/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 76 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 77 [3/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 77 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 78 [2/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 78 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !19"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @matmul_str) nounwind"   --->   Operation 81 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:48]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:51]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in2, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:52]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:53]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:54]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:55]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 88 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 89 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ 0, %0 ], [ %j, %readA ]"   --->   Operation 90 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %select_ln68_1, %readA ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68]   --->   Operation 91 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%itr_0 = phi i31 [ 0, %0 ], [ %itr, %readA ]"   --->   Operation 92 'phi' 'itr_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i31 %itr_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 93 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp slt i32 %zext_ln65, %mul_ln65" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 94 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.66ns)   --->   "%itr = add i31 %itr_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 95 'add' 'itr' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %readA, label %.preheader2.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.85ns)   --->   "%icmp_ln68 = icmp eq i32 %j_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68]   --->   Operation 97 'icmp' 'icmp_ln68' <Predicate = (icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.66ns)   --->   "%i = add nsw i32 1, %i_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:70]   --->   Operation 98 'add' 'i' <Predicate = (icmp_ln65)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.22ns)   --->   "%select_ln68 = select i1 %icmp_ln68, i32 0, i32 %j_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68]   --->   Operation 99 'select' 'select_ln68' <Predicate = (icmp_ln65)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.22ns)   --->   "%select_ln68_1 = select i1 %icmp_ln68, i32 %i, i32 %i_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68]   --->   Operation 100 'select' 'select_ln68_1' <Predicate = (icmp_ln65)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %select_ln68 to i10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 101 'trunc' 'trunc_ln72' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i32 %select_ln68_1 to i6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 102 'trunc' 'trunc_ln72_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln72_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln72_1, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 103 'bitconcatenate' 'sext_ln72_1_cast' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.54ns)   --->   "%add_ln72 = add i10 %sext_ln72_1_cast, %trunc_ln72" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 104 'add' 'add_ln72' <Predicate = (icmp_ln65)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.66ns)   --->   "%j = add nsw i32 1, %select_ln68" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 105 'add' 'j' <Predicate = (icmp_ln65)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 106 [1/1] (2.92ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 106 'read' 'gmem_addr_2_read' <Predicate = (icmp_ln65)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 107 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 108 'specregionbegin' 'tmp' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:66]   --->   Operation 109 'speclooptripcount' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:67]   --->   Operation 110 'specpipeline' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i10 %add_ln72 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 111 'sext' 'sext_ln72' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [256 x i32]* %A, i64 0, i64 %sext_ln72" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 112 'getelementptr' 'A_addr' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_2_read, i32* %A_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72]   --->   Operation 113 'store' <Predicate = (icmp_ln65)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:73]   --->   Operation 114 'specregionend' 'empty_7' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65]   --->   Operation 115 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.92>
ST_16 : Operation 116 [7/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 116 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.92>
ST_17 : Operation 117 [6/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 117 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.92>
ST_18 : Operation 118 [5/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 118 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.92>
ST_19 : Operation 119 [4/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 119 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.92>
ST_20 : Operation 120 [3/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 120 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.92>
ST_21 : Operation 121 [2/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 121 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 2.92>
ST_22 : Operation 122 [1/7] (2.92ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 122 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 123 [1/1] (0.60ns)   --->   "br label %.preheader2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.60>

State 23 <SV = 20> <Delay = 1.75>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%j3_0 = phi i32 [ %j_1, %readB ], [ 0, %.preheader2.preheader ]"   --->   Operation 124 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%i2_0 = phi i32 [ %select_ln80_1, %readB ], [ 0, %.preheader2.preheader ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80]   --->   Operation 125 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%itr1_0 = phi i31 [ %itr_1, %readB ], [ 0, %.preheader2.preheader ]"   --->   Operation 126 'phi' 'itr1_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i31 %itr1_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 127 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln77 = icmp slt i32 %zext_ln77, %mul_ln65" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 128 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 129 [1/1] (0.66ns)   --->   "%itr_1 = add i31 %itr1_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 129 'add' 'itr_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %readB, label %.preheader1.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.85ns)   --->   "%icmp_ln80 = icmp eq i32 %j3_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80]   --->   Operation 131 'icmp' 'icmp_ln80' <Predicate = (icmp_ln77)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (0.66ns)   --->   "%i_1 = add nsw i32 1, %i2_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:82]   --->   Operation 132 'add' 'i_1' <Predicate = (icmp_ln77)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.22ns)   --->   "%select_ln80 = select i1 %icmp_ln80, i32 0, i32 %j3_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80]   --->   Operation 133 'select' 'select_ln80' <Predicate = (icmp_ln77)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 134 [1/1] (0.22ns)   --->   "%select_ln80_1 = select i1 %icmp_ln80, i32 %i_1, i32 %i2_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80]   --->   Operation 134 'select' 'select_ln80_1' <Predicate = (icmp_ln77)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %select_ln80 to i10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 135 'trunc' 'trunc_ln84' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i32 %select_ln80_1 to i6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 136 'trunc' 'trunc_ln84_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln84_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln84_1, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 137 'bitconcatenate' 'sext_ln84_1_cast' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.54ns)   --->   "%add_ln84 = add i10 %sext_ln84_1_cast, %trunc_ln84" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 138 'add' 'add_ln84' <Predicate = (icmp_ln77)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 139 [1/1] (0.66ns)   --->   "%j_1 = add nsw i32 1, %select_ln80" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 139 'add' 'j_1' <Predicate = (icmp_ln77)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 2.92>
ST_24 : Operation 140 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 140 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln77)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 1.15>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 141 'specloopname' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 142 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:78]   --->   Operation 143 'speclooptripcount' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:79]   --->   Operation 144 'specpipeline' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i10 %add_ln84 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 145 'sext' 'sext_ln84' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln84" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 146 'getelementptr' 'B_addr' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_1_read, i32* %B_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84]   --->   Operation 147 'store' <Predicate = (icmp_ln77)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:85]   --->   Operation 148 'specregionend' 'empty_8' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77]   --->   Operation 149 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 2.10>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%temp_sum_0_1 = alloca i32"   --->   Operation 150 'alloca' 'temp_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%temp_sum_1_1 = alloca i32"   --->   Operation 151 'alloca' 'temp_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%temp_sum_2_1 = alloca i32"   --->   Operation 152 'alloca' 'temp_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%temp_sum_3_1 = alloca i32"   --->   Operation 153 'alloca' 'temp_sum_3_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%temp_sum_4_1 = alloca i32"   --->   Operation 154 'alloca' 'temp_sum_4_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%temp_sum_5_1 = alloca i32"   --->   Operation 155 'alloca' 'temp_sum_5_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%temp_sum_6_1 = alloca i32"   --->   Operation 156 'alloca' 'temp_sum_6_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%temp_sum_7_1 = alloca i32"   --->   Operation 157 'alloca' 'temp_sum_7_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%temp_sum_8_1 = alloca i32"   --->   Operation 158 'alloca' 'temp_sum_8_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%temp_sum_9_1 = alloca i32"   --->   Operation 159 'alloca' 'temp_sum_9_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%temp_sum_10_1 = alloca i32"   --->   Operation 160 'alloca' 'temp_sum_10_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%temp_sum_11_1 = alloca i32"   --->   Operation 161 'alloca' 'temp_sum_11_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%temp_sum_12_1 = alloca i32"   --->   Operation 162 'alloca' 'temp_sum_12_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%temp_sum_13_1 = alloca i32"   --->   Operation 163 'alloca' 'temp_sum_13_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%temp_sum_14_1 = alloca i32"   --->   Operation 164 'alloca' 'temp_sum_14_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%temp_sum_15_1 = alloca i32"   --->   Operation 165 'alloca' 'temp_sum_15_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %size_read to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 166 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [4/4] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln101, %zext_ln101" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 167 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.10>
ST_27 : Operation 168 [3/4] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln101, %zext_ln101" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 168 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.10>
ST_28 : Operation 169 [2/4] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln101, %zext_ln101" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 169 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.10>
ST_29 : Operation 170 [1/1] (0.66ns)   --->   "%add_ln101 = add nsw i32 %size_read, -1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 170 'add' 'add_ln101' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [1/4] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln101, %zext_ln101" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 171 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 172 [1/1] (0.60ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 25> <Delay = 2.81>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader1.preheader ], [ %add_ln89, %nopart2_end ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 173 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%row_0 = phi i31 [ 0, %.preheader1.preheader ], [ %select_ln89_1, %nopart2_end ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 174 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ 0, %.preheader1.preheader ], [ %col, %nopart2_end ]"   --->   Operation 175 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (1.06ns)   --->   "%icmp_ln89 = icmp eq i64 %indvar_flatten, %mul_ln101" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 176 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (0.84ns)   --->   "%add_ln89 = add i64 %indvar_flatten, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 177 'add' 'add_ln89' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %.preheader.preheader, label %nopart2_begin" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.66ns)   --->   "%row = add i31 1, %row_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 179 'add' 'row' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 180 [1/1] (0.85ns)   --->   "%icmp_ln92 = icmp eq i32 %col_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92]   --->   Operation 180 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln89)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 181 [1/1] (0.22ns)   --->   "%select_ln89 = select i1 %icmp_ln92, i32 0, i32 %col_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 181 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 182 [1/1] (0.25ns)   --->   "%select_ln89_1 = select i1 %icmp_ln92, i31 %row, i31 %row_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89]   --->   Operation 182 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i31 %select_ln89_1 to i6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 183 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln99_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln102, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 184 'bitconcatenate' 'zext_ln99_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %select_ln89 to i10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 185 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (0.54ns)   --->   "%add_ln99 = add i10 %zext_ln99_cast, %trunc_ln99" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 186 'add' 'add_ln99' <Predicate = (!icmp_ln89)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i10 %add_ln99 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 187 'sext' 'sext_ln99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [256 x i32]* %A, i64 0, i64 %sext_ln99" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 188 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_19 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %select_ln89, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 189 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i36 %tmp_19 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 190 'sext' 'sext_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i32 %select_ln89 to i6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 191 'trunc' 'trunc_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln99_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln99_1, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 192 'bitconcatenate' 'sext_ln99_1_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 193 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln99 = or i10 %sext_ln99_1_cast, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 194 'or' 'or_ln99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i10 %or_ln99 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 195 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [256 x i32]* %B, i64 0, i64 %zext_ln99_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 196 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_30 : Operation 197 [2/2] (1.15ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 197 'load' 'A_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 198 [1/1] (0.85ns)   --->   "%icmp_ln101 = icmp eq i32 %select_ln89, %add_ln101" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 198 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln89)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [2/2] (1.15ns)   --->   "%B_load = load i32* %B_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 199 'load' 'B_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 200 [2/2] (1.15ns)   --->   "%B_load_1 = load i32* %B_addr_2, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 200 'load' 'B_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 31 <SV = 26> <Delay = 1.15>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln99_1 = or i10 %sext_ln99_1_cast, 2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 201 'or' 'or_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln99_2 = sext i10 %or_ln99_1 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 202 'sext' 'sext_ln99_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 203 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln99_2 = or i10 %sext_ln99_1_cast, 3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 204 'or' 'or_ln99_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln99_3 = sext i10 %or_ln99_2 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 205 'sext' 'sext_ln99_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 206 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_31 : Operation 207 [1/2] (1.15ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 207 'load' 'A_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 208 [1/2] (1.15ns)   --->   "%B_load = load i32* %B_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 208 'load' 'B_load' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 209 [1/2] (1.15ns)   --->   "%B_load_1 = load i32* %B_addr_2, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 209 'load' 'B_load_1' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 210 [2/2] (1.15ns)   --->   "%B_load_2 = load i32* %B_addr_3, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 210 'load' 'B_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 211 [2/2] (1.15ns)   --->   "%B_load_3 = load i32* %B_addr_4, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 211 'load' 'B_load_3' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 32 <SV = 27> <Delay = 2.10>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln99_3 = or i10 %sext_ln99_1_cast, 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 212 'or' 'or_ln99_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln99_4 = sext i10 %or_ln99_3 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 213 'sext' 'sext_ln99_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 214 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln99_4 = or i10 %sext_ln99_1_cast, 5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 215 'or' 'or_ln99_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln99_5 = sext i10 %or_ln99_4 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 216 'sext' 'sext_ln99_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 217 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 218 [4/4] (2.10ns)   --->   "%mul_ln99 = mul nsw i32 %B_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 218 'mul' 'mul_ln99' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %3, label %._crit_edge3.0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 219 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 220 [4/4] (2.10ns)   --->   "%mul_ln99_1 = mul nsw i32 %A_load, %B_load_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 220 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %4, label %._crit_edge3.1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 221 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 222 [1/2] (1.15ns)   --->   "%B_load_2 = load i32* %B_addr_3, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 222 'load' 'B_load_2' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %5, label %._crit_edge3.2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 223 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 224 [1/2] (1.15ns)   --->   "%B_load_3 = load i32* %B_addr_4, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 224 'load' 'B_load_3' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %6, label %._crit_edge3.3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 225 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 226 [2/2] (1.15ns)   --->   "%B_load_4 = load i32* %B_addr_5, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 226 'load' 'B_load_4' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %7, label %._crit_edge3.4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 227 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 228 [2/2] (1.15ns)   --->   "%B_load_5 = load i32* %B_addr_6, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 228 'load' 'B_load_5' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %8, label %._crit_edge3.5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 229 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %9, label %._crit_edge3.6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 230 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %10, label %._crit_edge3.7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 231 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %11, label %._crit_edge3.8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 232 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %12, label %._crit_edge3.9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 233 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %13, label %._crit_edge3.10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 234 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %14, label %._crit_edge3.11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 235 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %15, label %._crit_edge3.12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 236 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %16, label %._crit_edge3.13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 237 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %17, label %._crit_edge3.14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 238 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_32 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %18, label %nopart2_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 239 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 33 <SV = 28> <Delay = 2.10>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%or_ln99_5 = or i10 %sext_ln99_1_cast, 6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 240 'or' 'or_ln99_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln99_6 = sext i10 %or_ln99_5 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 241 'sext' 'sext_ln99_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 242 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln99_6 = or i10 %sext_ln99_1_cast, 7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 243 'or' 'or_ln99_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln99_7 = sext i10 %or_ln99_6 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 244 'sext' 'sext_ln99_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 245 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_33 : Operation 246 [3/4] (2.10ns)   --->   "%mul_ln99 = mul nsw i32 %B_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 246 'mul' 'mul_ln99' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 247 [3/4] (2.10ns)   --->   "%mul_ln99_1 = mul nsw i32 %A_load, %B_load_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 247 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [4/4] (2.10ns)   --->   "%mul_ln99_2 = mul nsw i32 %A_load, %B_load_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 248 'mul' 'mul_ln99_2' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 249 [4/4] (2.10ns)   --->   "%mul_ln99_3 = mul nsw i32 %A_load, %B_load_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 249 'mul' 'mul_ln99_3' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 250 [1/2] (1.15ns)   --->   "%B_load_4 = load i32* %B_addr_5, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 250 'load' 'B_load_4' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 251 [1/2] (1.15ns)   --->   "%B_load_5 = load i32* %B_addr_6, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 251 'load' 'B_load_5' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 252 [2/2] (1.15ns)   --->   "%B_load_6 = load i32* %B_addr_7, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 252 'load' 'B_load_6' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 253 [2/2] (1.15ns)   --->   "%B_load_7 = load i32* %B_addr_8, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 253 'load' 'B_load_7' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 34 <SV = 29> <Delay = 2.10>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln99_7 = or i10 %sext_ln99_1_cast, 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 254 'or' 'or_ln99_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln99_8 = sext i10 %or_ln99_7 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 255 'sext' 'sext_ln99_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 256 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln99_8 = or i10 %sext_ln99_1_cast, 9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 257 'or' 'or_ln99_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln99_9 = sext i10 %or_ln99_8 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 258 'sext' 'sext_ln99_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 259 'getelementptr' 'B_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_34 : Operation 260 [2/4] (2.10ns)   --->   "%mul_ln99 = mul nsw i32 %B_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 260 'mul' 'mul_ln99' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [2/4] (2.10ns)   --->   "%mul_ln99_1 = mul nsw i32 %A_load, %B_load_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 261 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 262 [3/4] (2.10ns)   --->   "%mul_ln99_2 = mul nsw i32 %A_load, %B_load_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 262 'mul' 'mul_ln99_2' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 263 [3/4] (2.10ns)   --->   "%mul_ln99_3 = mul nsw i32 %A_load, %B_load_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 263 'mul' 'mul_ln99_3' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [4/4] (2.10ns)   --->   "%mul_ln99_4 = mul nsw i32 %A_load, %B_load_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 264 'mul' 'mul_ln99_4' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 265 [4/4] (2.10ns)   --->   "%mul_ln99_5 = mul nsw i32 %A_load, %B_load_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 265 'mul' 'mul_ln99_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/2] (1.15ns)   --->   "%B_load_6 = load i32* %B_addr_7, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 266 'load' 'B_load_6' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 267 [1/2] (1.15ns)   --->   "%B_load_7 = load i32* %B_addr_8, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 267 'load' 'B_load_7' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 268 [2/2] (1.15ns)   --->   "%B_load_8 = load i32* %B_addr_9, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 268 'load' 'B_load_8' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 269 [2/2] (1.15ns)   --->   "%B_load_9 = load i32* %B_addr_10, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 269 'load' 'B_load_9' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 35 <SV = 30> <Delay = 2.10>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln99_9 = or i10 %sext_ln99_1_cast, 10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 270 'or' 'or_ln99_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln99_10 = sext i10 %or_ln99_9 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 271 'sext' 'sext_ln99_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 272 'getelementptr' 'B_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln99_10 = or i10 %sext_ln99_1_cast, 11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 273 'or' 'or_ln99_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln99_11 = sext i10 %or_ln99_10 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 274 'sext' 'sext_ln99_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 275 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 275 'getelementptr' 'B_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_35 : Operation 276 [1/4] (2.10ns)   --->   "%mul_ln99 = mul nsw i32 %B_load, %A_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 276 'mul' 'mul_ln99' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 277 [1/4] (2.10ns)   --->   "%mul_ln99_1 = mul nsw i32 %A_load, %B_load_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 277 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 278 [2/4] (2.10ns)   --->   "%mul_ln99_2 = mul nsw i32 %A_load, %B_load_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 278 'mul' 'mul_ln99_2' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 279 [2/4] (2.10ns)   --->   "%mul_ln99_3 = mul nsw i32 %A_load, %B_load_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 279 'mul' 'mul_ln99_3' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 280 [3/4] (2.10ns)   --->   "%mul_ln99_4 = mul nsw i32 %A_load, %B_load_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 280 'mul' 'mul_ln99_4' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 281 [3/4] (2.10ns)   --->   "%mul_ln99_5 = mul nsw i32 %A_load, %B_load_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 281 'mul' 'mul_ln99_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 282 [4/4] (2.10ns)   --->   "%mul_ln99_6 = mul nsw i32 %A_load, %B_load_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 282 'mul' 'mul_ln99_6' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 283 [4/4] (2.10ns)   --->   "%mul_ln99_7 = mul nsw i32 %A_load, %B_load_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 283 'mul' 'mul_ln99_7' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/2] (1.15ns)   --->   "%B_load_8 = load i32* %B_addr_9, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 284 'load' 'B_load_8' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 285 [1/2] (1.15ns)   --->   "%B_load_9 = load i32* %B_addr_10, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 285 'load' 'B_load_9' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 286 [2/2] (1.15ns)   --->   "%B_load_10 = load i32* %B_addr_11, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 286 'load' 'B_load_10' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 287 [2/2] (1.15ns)   --->   "%B_load_11 = load i32* %B_addr_12, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 287 'load' 'B_load_11' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 36 <SV = 31> <Delay = 2.76>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%temp_sum_0_1_load = load i32* %temp_sum_0_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 288 'load' 'temp_sum_0_1_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_6 = call i35 @_ssdm_op_BitConcatenate.i35.i31.i4(i31 %select_ln89_1, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 289 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i35 %tmp_6 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 290 'zext' 'zext_ln99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [256 x i32]* %C, i64 0, i64 %zext_ln99" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 291 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln102 = or i35 %tmp_6, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 292 'or' 'or_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 293 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 294 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.85ns)   --->   "%icmp_ln98 = icmp eq i32 %select_ln89, 0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 295 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln89)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln99_11 = or i10 %sext_ln99_1_cast, 12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 296 'or' 'or_ln99_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln99_12 = sext i10 %or_ln99_11 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 297 'sext' 'sext_ln99_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 298 'getelementptr' 'B_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln99_12 = or i10 %sext_ln99_1_cast, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 299 'or' 'or_ln99_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln99_13 = sext i10 %or_ln99_12 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 300 'sext' 'sext_ln99_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 301 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 301 'getelementptr' 'B_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_0)   --->   "%select_ln98 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_0_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 302 'select' 'select_ln98' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 303 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_0 = add nsw i32 %mul_ln99, %select_ln98" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 303 'add' 'temp_sum_0' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "store i32 %temp_sum_0, i32* %temp_sum_0_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 304 'store' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 305 [1/1] (1.15ns)   --->   "store i32 %temp_sum_0, i32* %C_addr_1, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 305 'store' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 306 [1/1] (0.00ns)   --->   "br label %._crit_edge3.0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 306 'br' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 0.00>
ST_36 : Operation 307 [1/1] (0.00ns)   --->   "%temp_sum_1_1_load = load i32* %temp_sum_1_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 307 'load' 'temp_sum_1_1_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_1)   --->   "%select_ln98_1 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_1_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 308 'select' 'select_ln98_1' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 309 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_1 = add nsw i32 %select_ln98_1, %mul_ln99_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 309 'add' 'temp_sum_1' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 310 [1/1] (0.00ns)   --->   "store i32 %temp_sum_1, i32* %temp_sum_1_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 310 'store' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 311 [1/1] (1.15ns)   --->   "store i32 %temp_sum_1, i32* %C_addr_2, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 311 'store' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "br label %._crit_edge3.1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 312 'br' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 0.00>
ST_36 : Operation 313 [1/1] (0.00ns)   --->   "%temp_sum_2_1_load = load i32* %temp_sum_2_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 313 'load' 'temp_sum_2_1_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_2)   --->   "%select_ln98_2 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_2_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 314 'select' 'select_ln98_2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 315 [1/4] (2.10ns)   --->   "%mul_ln99_2 = mul nsw i32 %A_load, %B_load_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 315 'mul' 'mul_ln99_2' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 316 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_2 = add nsw i32 %select_ln98_2, %mul_ln99_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 316 'add' 'temp_sum_2' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 317 [1/1] (0.00ns)   --->   "store i32 %temp_sum_2, i32* %temp_sum_2_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 317 'store' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 318 [1/1] (0.00ns)   --->   "%temp_sum_3_1_load = load i32* %temp_sum_3_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 318 'load' 'temp_sum_3_1_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_3)   --->   "%select_ln98_3 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_3_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 319 'select' 'select_ln98_3' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 320 [1/4] (2.10ns)   --->   "%mul_ln99_3 = mul nsw i32 %A_load, %B_load_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 320 'mul' 'mul_ln99_3' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 321 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_3 = add nsw i32 %select_ln98_3, %mul_ln99_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 321 'add' 'temp_sum_3' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "store i32 %temp_sum_3, i32* %temp_sum_3_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 322 'store' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 323 [2/4] (2.10ns)   --->   "%mul_ln99_4 = mul nsw i32 %A_load, %B_load_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 323 'mul' 'mul_ln99_4' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 324 [2/4] (2.10ns)   --->   "%mul_ln99_5 = mul nsw i32 %A_load, %B_load_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 324 'mul' 'mul_ln99_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 325 [3/4] (2.10ns)   --->   "%mul_ln99_6 = mul nsw i32 %A_load, %B_load_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 325 'mul' 'mul_ln99_6' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 326 [3/4] (2.10ns)   --->   "%mul_ln99_7 = mul nsw i32 %A_load, %B_load_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 326 'mul' 'mul_ln99_7' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 327 [4/4] (2.10ns)   --->   "%mul_ln99_8 = mul nsw i32 %A_load, %B_load_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 327 'mul' 'mul_ln99_8' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 328 [4/4] (2.10ns)   --->   "%mul_ln99_9 = mul nsw i32 %A_load, %B_load_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 328 'mul' 'mul_ln99_9' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 329 [1/2] (1.15ns)   --->   "%B_load_10 = load i32* %B_addr_11, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 329 'load' 'B_load_10' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 330 [1/2] (1.15ns)   --->   "%B_load_11 = load i32* %B_addr_12, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 330 'load' 'B_load_11' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 331 [2/2] (1.15ns)   --->   "%B_load_12 = load i32* %B_addr_13, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 331 'load' 'B_load_12' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 332 [2/2] (1.15ns)   --->   "%B_load_13 = load i32* %B_addr_14, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 332 'load' 'B_load_13' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 37 <SV = 32> <Delay = 2.76>
ST_37 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln102_1 = or i35 %tmp_6, 2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 333 'or' 'or_ln102_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 334 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 335 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 335 'getelementptr' 'C_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln102_2 = or i35 %tmp_6, 3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 336 'or' 'or_ln102_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 337 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 338 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 338 'getelementptr' 'C_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str9) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92]   --->   Operation 339 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln99_13 = or i10 %sext_ln99_1_cast, 14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 340 'or' 'or_ln99_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln99_14 = sext i10 %or_ln99_13 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 341 'sext' 'sext_ln99_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 342 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 342 'getelementptr' 'B_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln99_14 = or i10 %sext_ln99_1_cast, 15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 343 'or' 'or_ln99_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln99_15 = sext i10 %or_ln99_14 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 344 'sext' 'sext_ln99_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 345 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr [256 x i32]* %B, i64 0, i64 %sext_ln99_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 345 'getelementptr' 'B_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 346 [1/1] (1.15ns)   --->   "store i32 %temp_sum_2, i32* %C_addr_3, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 346 'store' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 347 [1/1] (0.00ns)   --->   "br label %._crit_edge3.2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 347 'br' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 0.00>
ST_37 : Operation 348 [1/1] (1.15ns)   --->   "store i32 %temp_sum_3, i32* %C_addr_4, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 348 'store' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 349 [1/1] (0.00ns)   --->   "br label %._crit_edge3.3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 349 'br' <Predicate = (!icmp_ln89 & icmp_ln101)> <Delay = 0.00>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%temp_sum_4_1_load = load i32* %temp_sum_4_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 350 'load' 'temp_sum_4_1_load' <Predicate = (!icmp_ln89 & !icmp_ln98)> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_4)   --->   "%select_ln98_4 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_4_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 351 'select' 'select_ln98_4' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 352 [1/4] (2.10ns)   --->   "%mul_ln99_4 = mul nsw i32 %A_load, %B_load_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 352 'mul' 'mul_ln99_4' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 353 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_4 = add nsw i32 %select_ln98_4, %mul_ln99_4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 353 'add' 'temp_sum_4' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 354 [1/1] (0.00ns)   --->   "store i32 %temp_sum_4, i32* %temp_sum_4_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 354 'store' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 355 [1/1] (0.00ns)   --->   "%temp_sum_5_1_load = load i32* %temp_sum_5_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 355 'load' 'temp_sum_5_1_load' <Predicate = (!icmp_ln89 & !icmp_ln98)> <Delay = 0.00>
ST_37 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_5)   --->   "%select_ln98_5 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_5_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 356 'select' 'select_ln98_5' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 357 [1/4] (2.10ns)   --->   "%mul_ln99_5 = mul nsw i32 %A_load, %B_load_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 357 'mul' 'mul_ln99_5' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 358 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_5 = add nsw i32 %select_ln98_5, %mul_ln99_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 358 'add' 'temp_sum_5' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 359 [1/1] (0.00ns)   --->   "store i32 %temp_sum_5, i32* %temp_sum_5_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 359 'store' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 360 [2/4] (2.10ns)   --->   "%mul_ln99_6 = mul nsw i32 %A_load, %B_load_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 360 'mul' 'mul_ln99_6' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 361 [2/4] (2.10ns)   --->   "%mul_ln99_7 = mul nsw i32 %A_load, %B_load_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 361 'mul' 'mul_ln99_7' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 362 [3/4] (2.10ns)   --->   "%mul_ln99_8 = mul nsw i32 %A_load, %B_load_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 362 'mul' 'mul_ln99_8' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 363 [3/4] (2.10ns)   --->   "%mul_ln99_9 = mul nsw i32 %A_load, %B_load_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 363 'mul' 'mul_ln99_9' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 364 [4/4] (2.10ns)   --->   "%mul_ln99_10 = mul nsw i32 %A_load, %B_load_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 364 'mul' 'mul_ln99_10' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 365 [4/4] (2.10ns)   --->   "%mul_ln99_11 = mul nsw i32 %A_load, %B_load_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 365 'mul' 'mul_ln99_11' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 366 [1/2] (1.15ns)   --->   "%B_load_12 = load i32* %B_addr_13, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 366 'load' 'B_load_12' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 367 [1/2] (1.15ns)   --->   "%B_load_13 = load i32* %B_addr_14, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 367 'load' 'B_load_13' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 368 [2/2] (1.15ns)   --->   "%B_load_14 = load i32* %B_addr_15, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 368 'load' 'B_load_14' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 369 [2/2] (1.15ns)   --->   "%B_load_15 = load i32* %B_addr_16, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 369 'load' 'B_load_15' <Predicate = (!icmp_ln89)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 370 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str9, i32 %tmp_4) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:104]   --->   Operation 370 'specregionend' 'empty_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 371 [1/1] (0.66ns)   --->   "%col = add nsw i32 %select_ln89, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92]   --->   Operation 371 'add' 'col' <Predicate = (!icmp_ln89)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 372 [1/1] (0.00ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92]   --->   Operation 372 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 38 <SV = 33> <Delay = 2.76>
ST_38 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln102_3 = or i35 %tmp_6, 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 373 'or' 'or_ln102_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_3)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 374 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 375 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_s" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 375 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln102_4 = or i35 %tmp_6, 5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 376 'or' 'or_ln102_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_4)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 377 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 378 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 378 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 379 [1/1] (1.15ns)   --->   "store i32 %temp_sum_4, i32* %C_addr_5, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 379 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 380 [1/1] (0.00ns)   --->   "br label %._crit_edge3.4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 380 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_38 : Operation 381 [1/1] (1.15ns)   --->   "store i32 %temp_sum_5, i32* %C_addr_6, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 381 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 382 [1/1] (0.00ns)   --->   "br label %._crit_edge3.5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 382 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_38 : Operation 383 [1/1] (0.00ns)   --->   "%temp_sum_6_1_load = load i32* %temp_sum_6_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 383 'load' 'temp_sum_6_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_38 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_6)   --->   "%select_ln98_6 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_6_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 384 'select' 'select_ln98_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 385 [1/4] (2.10ns)   --->   "%mul_ln99_6 = mul nsw i32 %A_load, %B_load_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 385 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 386 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_6 = add nsw i32 %select_ln98_6, %mul_ln99_6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 386 'add' 'temp_sum_6' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 387 [1/1] (0.00ns)   --->   "store i32 %temp_sum_6, i32* %temp_sum_6_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 387 'store' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 388 [1/1] (0.00ns)   --->   "%temp_sum_7_1_load = load i32* %temp_sum_7_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 388 'load' 'temp_sum_7_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_38 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_7)   --->   "%select_ln98_7 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_7_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 389 'select' 'select_ln98_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 390 [1/4] (2.10ns)   --->   "%mul_ln99_7 = mul nsw i32 %A_load, %B_load_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 390 'mul' 'mul_ln99_7' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 391 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_7 = add nsw i32 %select_ln98_7, %mul_ln99_7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 391 'add' 'temp_sum_7' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "store i32 %temp_sum_7, i32* %temp_sum_7_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 392 'store' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 393 [2/4] (2.10ns)   --->   "%mul_ln99_8 = mul nsw i32 %A_load, %B_load_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 393 'mul' 'mul_ln99_8' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 394 [2/4] (2.10ns)   --->   "%mul_ln99_9 = mul nsw i32 %A_load, %B_load_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 394 'mul' 'mul_ln99_9' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 395 [3/4] (2.10ns)   --->   "%mul_ln99_10 = mul nsw i32 %A_load, %B_load_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 395 'mul' 'mul_ln99_10' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 396 [3/4] (2.10ns)   --->   "%mul_ln99_11 = mul nsw i32 %A_load, %B_load_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 396 'mul' 'mul_ln99_11' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 397 [4/4] (2.10ns)   --->   "%mul_ln99_12 = mul nsw i32 %A_load, %B_load_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 397 'mul' 'mul_ln99_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 398 [4/4] (2.10ns)   --->   "%mul_ln99_13 = mul nsw i32 %A_load, %B_load_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 398 'mul' 'mul_ln99_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 399 [1/2] (1.15ns)   --->   "%B_load_14 = load i32* %B_addr_15, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 399 'load' 'B_load_14' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 400 [1/2] (1.15ns)   --->   "%B_load_15 = load i32* %B_addr_16, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 400 'load' 'B_load_15' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 39 <SV = 34> <Delay = 2.76>
ST_39 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln102_5 = or i35 %tmp_6, 6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 401 'or' 'or_ln102_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_5)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 402 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 403 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_5" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 403 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln102_6 = or i35 %tmp_6, 7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 404 'or' 'or_ln102_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_6)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 405 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 406 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 406 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 407 [1/1] (1.15ns)   --->   "store i32 %temp_sum_6, i32* %C_addr_7, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 407 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 408 [1/1] (0.00ns)   --->   "br label %._crit_edge3.6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 408 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_39 : Operation 409 [1/1] (1.15ns)   --->   "store i32 %temp_sum_7, i32* %C_addr_8, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 409 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 410 [1/1] (0.00ns)   --->   "br label %._crit_edge3.7" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 410 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_39 : Operation 411 [1/1] (0.00ns)   --->   "%temp_sum_8_1_load = load i32* %temp_sum_8_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 411 'load' 'temp_sum_8_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_39 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_8)   --->   "%select_ln98_8 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_8_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 412 'select' 'select_ln98_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 413 [1/4] (2.10ns)   --->   "%mul_ln99_8 = mul nsw i32 %A_load, %B_load_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 413 'mul' 'mul_ln99_8' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 414 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_8 = add nsw i32 %select_ln98_8, %mul_ln99_8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 414 'add' 'temp_sum_8' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 415 [1/1] (0.00ns)   --->   "store i32 %temp_sum_8, i32* %temp_sum_8_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 415 'store' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 416 [1/1] (0.00ns)   --->   "%temp_sum_9_1_load = load i32* %temp_sum_9_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 416 'load' 'temp_sum_9_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_39 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_9)   --->   "%select_ln98_9 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_9_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 417 'select' 'select_ln98_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 418 [1/4] (2.10ns)   --->   "%mul_ln99_9 = mul nsw i32 %A_load, %B_load_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 418 'mul' 'mul_ln99_9' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 419 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_9 = add nsw i32 %select_ln98_9, %mul_ln99_9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 419 'add' 'temp_sum_9' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 420 [1/1] (0.00ns)   --->   "store i32 %temp_sum_9, i32* %temp_sum_9_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 420 'store' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 421 [2/4] (2.10ns)   --->   "%mul_ln99_10 = mul nsw i32 %A_load, %B_load_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 421 'mul' 'mul_ln99_10' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 422 [2/4] (2.10ns)   --->   "%mul_ln99_11 = mul nsw i32 %A_load, %B_load_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 422 'mul' 'mul_ln99_11' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 423 [3/4] (2.10ns)   --->   "%mul_ln99_12 = mul nsw i32 %A_load, %B_load_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 423 'mul' 'mul_ln99_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 424 [3/4] (2.10ns)   --->   "%mul_ln99_13 = mul nsw i32 %A_load, %B_load_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 424 'mul' 'mul_ln99_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 425 [4/4] (2.10ns)   --->   "%mul_ln99_14 = mul nsw i32 %A_load, %B_load_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 425 'mul' 'mul_ln99_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 426 [4/4] (2.10ns)   --->   "%mul_ln99_15 = mul nsw i32 %A_load, %B_load_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 426 'mul' 'mul_ln99_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 2.76>
ST_40 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln102_7 = or i35 %tmp_6, 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 427 'or' 'or_ln102_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_7)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 428 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 429 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 429 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln102_8 = or i35 %tmp_6, 9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 430 'or' 'or_ln102_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_8)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 431 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 432 [1/1] (0.00ns)   --->   "%C_addr_10 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 432 'getelementptr' 'C_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 433 [1/1] (1.15ns)   --->   "store i32 %temp_sum_8, i32* %C_addr_9, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 433 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 434 [1/1] (0.00ns)   --->   "br label %._crit_edge3.8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 434 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_40 : Operation 435 [1/1] (1.15ns)   --->   "store i32 %temp_sum_9, i32* %C_addr_10, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 435 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_40 : Operation 436 [1/1] (0.00ns)   --->   "br label %._crit_edge3.9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 436 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_40 : Operation 437 [1/1] (0.00ns)   --->   "%temp_sum_10_1_load = load i32* %temp_sum_10_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 437 'load' 'temp_sum_10_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_40 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_10)   --->   "%select_ln98_10 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_10_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 438 'select' 'select_ln98_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 439 [1/4] (2.10ns)   --->   "%mul_ln99_10 = mul nsw i32 %A_load, %B_load_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 439 'mul' 'mul_ln99_10' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 440 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_10 = add nsw i32 %select_ln98_10, %mul_ln99_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 440 'add' 'temp_sum_10' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "store i32 %temp_sum_10, i32* %temp_sum_10_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 441 'store' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%temp_sum_11_1_load = load i32* %temp_sum_11_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 442 'load' 'temp_sum_11_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_40 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_11)   --->   "%select_ln98_11 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_11_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 443 'select' 'select_ln98_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 444 [1/4] (2.10ns)   --->   "%mul_ln99_11 = mul nsw i32 %A_load, %B_load_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 444 'mul' 'mul_ln99_11' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 445 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_11 = add nsw i32 %select_ln98_11, %mul_ln99_11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 445 'add' 'temp_sum_11' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 446 [1/1] (0.00ns)   --->   "store i32 %temp_sum_11, i32* %temp_sum_11_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 446 'store' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 447 [2/4] (2.10ns)   --->   "%mul_ln99_12 = mul nsw i32 %A_load, %B_load_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 447 'mul' 'mul_ln99_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 448 [2/4] (2.10ns)   --->   "%mul_ln99_13 = mul nsw i32 %A_load, %B_load_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 448 'mul' 'mul_ln99_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 449 [3/4] (2.10ns)   --->   "%mul_ln99_14 = mul nsw i32 %A_load, %B_load_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 449 'mul' 'mul_ln99_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 450 [3/4] (2.10ns)   --->   "%mul_ln99_15 = mul nsw i32 %A_load, %B_load_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 450 'mul' 'mul_ln99_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 2.76>
ST_41 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @nopart1_nopart2_str)"   --->   Operation 451 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 0)"   --->   Operation 452 'speclooptripcount' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln102_9 = or i35 %tmp_6, 10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 453 'or' 'or_ln102_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_9)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 454 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%C_addr_11 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 455 'getelementptr' 'C_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln102_10 = or i35 %tmp_6, 11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 456 'or' 'or_ln102_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_10)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 457 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 458 [1/1] (0.00ns)   --->   "%C_addr_12 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 458 'getelementptr' 'C_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln102_11 = or i35 %tmp_6, 12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 459 'or' 'or_ln102_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_11)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 460 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 461 [1/1] (0.00ns)   --->   "%C_addr_13 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 461 'getelementptr' 'C_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 462 [1/1] (0.00ns)   --->   "%or_ln102_12 = or i35 %tmp_6, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 462 'or' 'or_ln102_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_12)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 463 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 464 [1/1] (0.00ns)   --->   "%C_addr_14 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 464 'getelementptr' 'C_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln102_13 = or i35 %tmp_6, 14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 465 'or' 'or_ln102_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_13)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 466 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 467 [1/1] (0.00ns)   --->   "%C_addr_15 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_17" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 467 'getelementptr' 'C_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln102_14 = or i35 %tmp_6, 15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 468 'or' 'or_ln102_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 0, i35 %or_ln102_14)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 469 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 470 [1/1] (0.00ns)   --->   "%C_addr_16 = getelementptr [256 x i32]* %C, i64 0, i64 %tmp_18" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 470 'getelementptr' 'C_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92]   --->   Operation 471 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 472 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:94]   --->   Operation 472 'specpipeline' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 473 [1/1] (1.15ns)   --->   "store i32 %temp_sum_10, i32* %C_addr_11, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 473 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 474 [1/1] (0.00ns)   --->   "br label %._crit_edge3.10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 474 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_41 : Operation 475 [1/1] (1.15ns)   --->   "store i32 %temp_sum_11, i32* %C_addr_12, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 475 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 476 [1/1] (0.00ns)   --->   "br label %._crit_edge3.11" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 476 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_41 : Operation 477 [1/1] (0.00ns)   --->   "%temp_sum_12_1_load = load i32* %temp_sum_12_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 477 'load' 'temp_sum_12_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_41 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_12)   --->   "%select_ln98_12 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_12_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 478 'select' 'select_ln98_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 479 [1/4] (2.10ns)   --->   "%mul_ln99_12 = mul nsw i32 %A_load, %B_load_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 479 'mul' 'mul_ln99_12' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 480 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_12 = add nsw i32 %select_ln98_12, %mul_ln99_12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 480 'add' 'temp_sum_12' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 481 [1/1] (0.00ns)   --->   "store i32 %temp_sum_12, i32* %temp_sum_12_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 481 'store' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 482 [1/1] (0.00ns)   --->   "%temp_sum_13_1_load = load i32* %temp_sum_13_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 482 'load' 'temp_sum_13_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_41 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_13)   --->   "%select_ln98_13 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_13_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 483 'select' 'select_ln98_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 484 [1/4] (2.10ns)   --->   "%mul_ln99_13 = mul nsw i32 %A_load, %B_load_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 484 'mul' 'mul_ln99_13' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 485 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_13 = add nsw i32 %select_ln98_13, %mul_ln99_13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 485 'add' 'temp_sum_13' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 486 [1/1] (0.00ns)   --->   "store i32 %temp_sum_13, i32* %temp_sum_13_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 486 'store' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 487 [2/4] (2.10ns)   --->   "%mul_ln99_14 = mul nsw i32 %A_load, %B_load_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 487 'mul' 'mul_ln99_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 488 [2/4] (2.10ns)   --->   "%mul_ln99_15 = mul nsw i32 %A_load, %B_load_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 488 'mul' 'mul_ln99_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 2.76>
ST_42 : Operation 489 [1/1] (1.15ns)   --->   "store i32 %temp_sum_12, i32* %C_addr_13, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 489 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 490 [1/1] (0.00ns)   --->   "br label %._crit_edge3.12" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 490 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_42 : Operation 491 [1/1] (1.15ns)   --->   "store i32 %temp_sum_13, i32* %C_addr_14, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 491 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 492 [1/1] (0.00ns)   --->   "br label %._crit_edge3.13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 492 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_42 : Operation 493 [1/1] (0.00ns)   --->   "%temp_sum_14_1_load = load i32* %temp_sum_14_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 493 'load' 'temp_sum_14_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_42 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_14)   --->   "%select_ln98_14 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_14_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 494 'select' 'select_ln98_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 495 [1/4] (2.10ns)   --->   "%mul_ln99_14 = mul nsw i32 %A_load, %B_load_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 495 'mul' 'mul_ln99_14' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 496 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_14 = add nsw i32 %select_ln98_14, %mul_ln99_14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 496 'add' 'temp_sum_14' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 497 [1/1] (0.00ns)   --->   "store i32 %temp_sum_14, i32* %temp_sum_14_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 497 'store' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 498 [1/1] (0.00ns)   --->   "%temp_sum_15_1_load = load i32* %temp_sum_15_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 498 'load' 'temp_sum_15_1_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_42 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node temp_sum_15)   --->   "%select_ln98_15 = select i1 %icmp_ln98, i32 0, i32 %temp_sum_15_1_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98]   --->   Operation 499 'select' 'select_ln98_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 500 [1/4] (2.10ns)   --->   "%mul_ln99_15 = mul nsw i32 %A_load, %B_load_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 500 'mul' 'mul_ln99_15' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 501 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_sum_15 = add nsw i32 %select_ln98_15, %mul_ln99_15" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99]   --->   Operation 501 'add' 'temp_sum_15' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 502 [1/1] (0.00ns)   --->   "store i32 %temp_sum_15, i32* %temp_sum_15_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101]   --->   Operation 502 'store' <Predicate = true> <Delay = 0.00>

State 43 <SV = 38> <Delay = 1.15>
ST_43 : Operation 503 [1/1] (1.15ns)   --->   "store i32 %temp_sum_14, i32* %C_addr_15, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 503 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 504 [1/1] (0.00ns)   --->   "br label %._crit_edge3.14" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 504 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_43 : Operation 505 [1/1] (1.15ns)   --->   "store i32 %temp_sum_15, i32* %C_addr_16, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 505 'store' <Predicate = (icmp_ln101)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 506 [1/1] (0.00ns)   --->   "br label %nopart2_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102]   --->   Operation 506 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 44 <SV = 26> <Delay = 2.92>
ST_44 : Operation 507 [1/1] (2.92ns)   --->   "%gmem_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 %mul_ln65)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 507 'writereq' 'gmem_addr_wr_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 508 [1/1] (0.60ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 508 'br' <Predicate = true> <Delay = 0.60>

State 45 <SV = 27> <Delay = 2.78>
ST_45 : Operation 509 [1/1] (0.00ns)   --->   "%itr5_0 = phi i31 [ %itr_2, %writeC ], [ 0, %.preheader.preheader ]"   --->   Operation 509 'phi' 'itr5_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 510 [1/1] (0.00ns)   --->   "%i6_0 = phi i32 [ %select_ln112, %writeC ], [ 0, %.preheader.preheader ]" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112]   --->   Operation 510 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 511 [1/1] (0.00ns)   --->   "%j7_0 = phi i32 [ %j_2, %writeC ], [ 0, %.preheader.preheader ]"   --->   Operation 511 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i31 %itr5_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 512 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 513 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp slt i32 %zext_ln109, %mul_ln65" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 513 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 514 [1/1] (0.66ns)   --->   "%itr_2 = add i31 %itr5_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 514 'add' 'itr_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 515 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %writeC, label %19" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 515 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 516 [1/1] (0.85ns)   --->   "%icmp_ln112 = icmp eq i32 %j7_0, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112]   --->   Operation 516 'icmp' 'icmp_ln112' <Predicate = (icmp_ln109)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 517 [1/1] (0.66ns)   --->   "%i_2 = add nsw i32 1, %i6_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:114]   --->   Operation 517 'add' 'i_2' <Predicate = (icmp_ln109)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 518 [1/1] (0.22ns)   --->   "%select_ln112 = select i1 %icmp_ln112, i32 %i_2, i32 %i6_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112]   --->   Operation 518 'select' 'select_ln112' <Predicate = (icmp_ln109)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 519 [1/1] (0.22ns)   --->   "%select_ln112_1 = select i1 %icmp_ln112, i32 0, i32 %j7_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112]   --->   Operation 519 'select' 'select_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %select_ln112_1 to i10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 520 'trunc' 'trunc_ln116' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_45 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i32 %select_ln112 to i6" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 521 'trunc' 'trunc_ln116_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_45 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln116_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln116_1, i4 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 522 'bitconcatenate' 'sext_ln116_1_cast' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_45 : Operation 523 [1/1] (0.54ns)   --->   "%add_ln116 = add i10 %sext_ln116_1_cast, %trunc_ln116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 523 'add' 'add_ln116' <Predicate = (icmp_ln109)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i10 %add_ln116 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 524 'sext' 'sext_ln116' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_45 : Operation 525 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [256 x i32]* %C, i64 0, i64 %sext_ln116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 525 'getelementptr' 'C_addr' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_45 : Operation 526 [2/2] (1.15ns)   --->   "%C_load = load i32* %C_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 526 'load' 'C_load' <Predicate = (icmp_ln109)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 527 [1/1] (0.66ns)   --->   "%j_2 = add nsw i32 1, %select_ln112_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 527 'add' 'j_2' <Predicate = (icmp_ln109)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 28> <Delay = 1.15>
ST_46 : Operation 528 [1/2] (1.15ns)   --->   "%C_load = load i32* %C_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 528 'load' 'C_load' <Predicate = (icmp_ln109)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 47 <SV = 29> <Delay = 2.92>
ST_47 : Operation 529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 529 'specloopname' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_47 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 530 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_47 : Operation 531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:110]   --->   Operation 531 'speclooptripcount' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_47 : Operation 532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:111]   --->   Operation 532 'specpipeline' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_47 : Operation 533 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %C_load, i4 -1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 533 'write' <Predicate = (icmp_ln109)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_3) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:117]   --->   Operation 534 'specregionend' 'empty_10' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_47 : Operation 535 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109]   --->   Operation 535 'br' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 48 <SV = 28> <Delay = 2.92>
ST_48 : Operation 536 [5/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 536 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 29> <Delay = 2.92>
ST_49 : Operation 537 [4/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 537 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 30> <Delay = 2.92>
ST_50 : Operation 538 [3/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 538 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 31> <Delay = 2.92>
ST_51 : Operation 539 [2/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 539 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 32> <Delay = 2.92>
ST_52 : Operation 540 [1/5] (2.92ns)   --->   "%gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116]   --->   Operation 540 'writeresp' 'gmem_addr_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 541 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:118]   --->   Operation 541 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'size' [6]  (1 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln65', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65) [31]  (2.1 ns)

 <State 3>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln65', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65) [31]  (2.1 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln65', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65) [31]  (2.1 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln65', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65) [31]  (2.1 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [32]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [32]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [32]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [32]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [32]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [32]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [32]  (2.92 ns)

 <State 13>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65) [35]  (0 ns)
	'icmp' operation ('icmp_ln68', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68) [47]  (0.859 ns)
	'select' operation ('select_ln68', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68) [49]  (0.227 ns)
	'add' operation ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65) [60]  (0.669 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [51]  (2.92 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) [57]  (0 ns)
	'store' operation ('store_ln72', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72) of variable 'gmem_addr_2_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72 on array 'A', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:58 [58]  (1.16 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [63]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [63]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [63]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [63]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [63]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [63]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [63]  (2.92 ns)

 <State 23>: 1.76ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77) [66]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80) [78]  (0.859 ns)
	'select' operation ('select_ln80', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80) [80]  (0.227 ns)
	'add' operation ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77) [91]  (0.669 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [82]  (2.92 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) [88]  (0 ns)
	'store' operation ('store_ln84', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84) of variable 'gmem_addr_1_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84 on array 'B', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:59 [89]  (1.16 ns)

 <State 26>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101) [112]  (2.1 ns)

 <State 27>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101) [112]  (2.1 ns)

 <State 28>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101) [112]  (2.1 ns)

 <State 29>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln101', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101) [112]  (2.1 ns)

 <State 30>: 2.81ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92) [117]  (0 ns)
	'icmp' operation ('icmp_ln92', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92) [126]  (0.859 ns)
	'select' operation ('select_ln89_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89) [128]  (0.251 ns)
	'add' operation ('add_ln99', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [184]  (0.543 ns)
	'getelementptr' operation ('A_addr_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [186]  (0 ns)
	'load' operation ('A_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) on array 'A', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:58 [237]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'or' operation ('or_ln99_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [195]  (0 ns)
	'getelementptr' operation ('B_addr_3', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [197]  (0 ns)
	'load' operation ('B_load_2', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) on array 'B', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:59 [262]  (1.16 ns)

 <State 32>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [241]  (2.1 ns)

 <State 33>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [241]  (2.1 ns)

 <State 34>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [241]  (2.1 ns)

 <State 35>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [241]  (2.1 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_2', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [263]  (2.1 ns)
	'add' operation ('temp_sum[2]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [264]  (0.669 ns)

 <State 37>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_4', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [285]  (2.1 ns)
	'add' operation ('temp_sum[4]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [286]  (0.669 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_6', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [307]  (2.1 ns)
	'add' operation ('temp_sum[6]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [308]  (0.669 ns)

 <State 39>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_8', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [329]  (2.1 ns)
	'add' operation ('temp_sum[8]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [330]  (0.669 ns)

 <State 40>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_10', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [351]  (2.1 ns)
	'add' operation ('temp_sum[10]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [352]  (0.669 ns)

 <State 41>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_12', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [373]  (2.1 ns)
	'add' operation ('temp_sum[12]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [374]  (0.669 ns)

 <State 42>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_14', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [395]  (2.1 ns)
	'add' operation ('temp_sum[14]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99) [396]  (0.669 ns)

 <State 43>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102) of variable 'temp_sum[14]', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99 on array 'C', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:60 [400]  (1.16 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [418]  (2.92 ns)

 <State 45>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109) [423]  (0 ns)
	'icmp' operation ('icmp_ln112', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112) [433]  (0.859 ns)
	'select' operation ('select_ln112_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112) [436]  (0.227 ns)
	'add' operation ('add_ln116', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [440]  (0.543 ns)
	'getelementptr' operation ('C_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [442]  (0 ns)
	'load' operation ('C_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) on array 'C', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:60 [443]  (1.16 ns)

 <State 46>: 1.16ns
The critical path consists of the following:
	'load' operation ('C_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) on array 'C', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:60 [443]  (1.16 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [444]  (2.92 ns)

 <State 48>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [449]  (2.92 ns)

 <State 49>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [449]  (2.92 ns)

 <State 50>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [449]  (2.92 ns)

 <State 51>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [449]  (2.92 ns)

 <State 52>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116) [449]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
