{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731622933662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731622933975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 17:22:13 2024 " "Processing started: Thu Nov 14 17:22:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731622933975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622933975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622933975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731622938907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731622938907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.v 4 4 " "Found 4 design units, including 4 entities, in source file timecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeCounter " "Found entity 1: timeCounter" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622946516 ""} { "Info" "ISGN_ENTITY_NAME" "2 upLoopCounter_29b " "Found entity 2: upLoopCounter_29b" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622946516 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCounter_9b " "Found entity 3: downCounter_9b" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622946516 ""} { "Info" "ISGN_ENTITY_NAME" "4 upLoopCounterVariableBits " "Found entity 4: upLoopCounterVariableBits" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622946516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622946516 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(89) " "Verilog HDL Expression warning at StateHandlers.v(89): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946813 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(90) " "Verilog HDL Expression warning at StateHandlers.v(90): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(91) " "Verilog HDL Expression warning at StateHandlers.v(91): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(92) " "Verilog HDL Expression warning at StateHandlers.v(92): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(93) " "Verilog HDL Expression warning at StateHandlers.v(93): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(94) " "Verilog HDL Expression warning at StateHandlers.v(94): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(95) " "Verilog HDL Expression warning at StateHandlers.v(95): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(96) " "Verilog HDL Expression warning at StateHandlers.v(96): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(138) " "Verilog HDL Expression warning at StateHandlers.v(138): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(139) " "Verilog HDL Expression warning at StateHandlers.v(139): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(140) " "Verilog HDL Expression warning at StateHandlers.v(140): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(141) " "Verilog HDL Expression warning at StateHandlers.v(141): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(142) " "Verilog HDL Expression warning at StateHandlers.v(142): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(143) " "Verilog HDL Expression warning at StateHandlers.v(143): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(144) " "Verilog HDL Expression warning at StateHandlers.v(144): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(145) " "Verilog HDL Expression warning at StateHandlers.v(145): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "doneDrawing DONEDRAWING StateHandlers.v(16) " "Verilog HDL Declaration information at StateHandlers.v(16): object \"doneDrawing\" differs only in case from object \"DONEDRAWING\" in the same scope" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731622946844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statehandlers.v 2 2 " "Found 2 design units, including 2 entities, in source file statehandlers.v" { { "Info" "ISGN_ENTITY_NAME" "1 startScreenHandler " "Found entity 1: startScreenHandler" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622946953 ""} { "Info" "ISGN_ENTITY_NAME" "2 mainStateHandler " "Found entity 2: mainStateHandler" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622946953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622946953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen " "Found entity 1: StartScreen" {  } { { "StartScreen.v" "" { Text "W:/Pianissimo/StartScreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622947266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622947266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianorom.v 1 1 " "Found 1 design units, including 1 entities, in source file pianorom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoROM " "Found entity 1: PianoROM" {  } { { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622947578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622947578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianissimofinalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file pianissimofinalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianissimoFinalProject " "Found entity 1: PianissimoFinalProject" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622947953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622947953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestorage.v 1 1 " "Found 1 design units, including 1 entities, in source file notestorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteStorage " "Found entity 1: NoteStorage" {  } { { "NoteStorage.v" "" { Text "W:/Pianissimo/NoteStorage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622948297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622948297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawtoscreen.v 2 2 " "Found 2 design units, including 2 entities, in source file drawtoscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawToScreen " "Found entity 1: drawToScreen" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622948719 ""} { "Info" "ISGN_ENTITY_NAME" "2 resetScreen " "Found entity 2: resetScreen" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622948719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622948719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622949391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622949391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Pianissimo/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622949719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622949719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/Pianissimo/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622950078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622950078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622950422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622950422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_controller/PS2_Controller.v" "" { Text "W:/Pianissimo/PS2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622950781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622950781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_controller/Altera_UP_PS2_Data_In.v" "" { Text "W:/Pianissimo/PS2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622951109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622951109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "W:/Pianissimo/PS2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622951437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622951437 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MasterFSM.v(12) " "Verilog HDL information at MasterFSM.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731622951734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsms/masterfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsms/masterfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterFSM " "Found entity 1: MasterFSM" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622951859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622951859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PianissimoFinalProject " "Elaborating entity \"PianissimoFinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731622955765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdAddress PianissimoFinalProject.v(102) " "Verilog HDL or VHDL warning at PianissimoFinalProject.v(102): object \"rdAddress\" assigned a value but never read" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731622955765 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "masterResetAddress PianissimoFinalProject.v(104) " "Verilog HDL warning at PianissimoFinalProject.v(104): object masterResetAddress used but never assigned" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 104 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1731622955765 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plotWriteEnable PianissimoFinalProject.v(150) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(150): inferring latch(es) for variable \"plotWriteEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour PianissimoFinalProject.v(150) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(150): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screenX PianissimoFinalProject.v(150) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(150): inferring latch(es) for variable \"screenX\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screenY PianissimoFinalProject.v(150) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(150): inferring latch(es) for variable \"screenY\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "masterResetAddress 0 PianissimoFinalProject.v(104) " "Net \"masterResetAddress\" at PianissimoFinalProject.v(104) has no driver or initial value, using a default initial value '0'" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[0\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[0\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[1\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[1\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[2\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[2\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[3\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[3\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[4\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[4\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[5\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[5\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[6\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[6\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[7\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenY\[7\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[0\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[0\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[1\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[1\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[2\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[2\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[3\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[3\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[4\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[4\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[5\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[5\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[6\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[6\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[7\] PianissimoFinalProject.v(150) " "Inferred latch for \"screenX\[7\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[0\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[1\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[2\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[3\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[3\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[4\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[4\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[5\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[5\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[6\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[6\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[7\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[7\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[8\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[8\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[9\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[9\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[10\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[10\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[11\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[11\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[12\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[12\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[13\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[13\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[14\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[14\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[15\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[15\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[16\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[16\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[17\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[17\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[18\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[18\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[19\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[19\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[20\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[20\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[21\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[21\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[22\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[22\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[23\] PianissimoFinalProject.v(150) " "Inferred latch for \"colour\[23\]\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plotWriteEnable PianissimoFinalProject.v(150) " "Inferred latch for \"plotWriteEnable\" at PianissimoFinalProject.v(150)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622955781 "|PianissimoFinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:ps2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:ps2\"" {  } { { "PianissimoFinalProject.v" "ps2" { Text "W:/Pianissimo/PianissimoFinalProject.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622956171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "W:/Pianissimo/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622956312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "W:/Pianissimo/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622957405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "PianissimoFinalProject.v" "VGA" { Text "W:/Pianissimo/PianissimoFinalProject.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622957562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622957655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622957983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622957999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/StartScreen.mif " "Parameter \"init_file\" = \"./images/StartScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622957999 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731622957999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnn1 " "Found entity 1: altsyncram_fnn1" {  } { { "db/altsyncram_fnn1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622958374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622958374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fnn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated " "Elaborating entity \"altsyncram_fnn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622958483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "W:/Pianissimo/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622959077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622959077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_fnn1.tdf" "decode2" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622959249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/Pianissimo/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622959858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622959858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_fnn1.tdf" "rden_decode_b" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622960014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "W:/Pianissimo/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622960749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622960749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_fnn1.tdf" "mux3" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622960858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622964920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622965561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622965592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622965592 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731622965592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/Pianissimo/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622965967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622965967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622966076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622966295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawToScreen drawToScreen:drawScanner " "Elaborating entity \"drawToScreen\" for hierarchy \"drawToScreen:drawScanner\"" {  } { { "PianissimoFinalProject.v" "drawScanner" { Text "W:/Pianissimo/PianissimoFinalProject.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622966483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DrawToScreen.v(18) " "Verilog HDL assignment warning at DrawToScreen.v(18): truncated value with size 32 to match size of target (8)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622966514 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DrawToScreen.v(21) " "Verilog HDL assignment warning at DrawToScreen.v(21): truncated value with size 32 to match size of target (8)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622966514 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DrawToScreen.v(26) " "Verilog HDL assignment warning at DrawToScreen.v(26): truncated value with size 32 to match size of target (15)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622966514 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetScreen resetScreen:screenReseter " "Elaborating entity \"resetScreen\" for hierarchy \"resetScreen:screenReseter\"" {  } { { "PianissimoFinalProject.v" "screenReseter" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622966623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DrawToScreen.v(60) " "Verilog HDL assignment warning at DrawToScreen.v(60): truncated value with size 32 to match size of target (13)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622966654 "|PianissimoFinalProject|resetScreen:screenReseter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PianoROM resetScreen:screenReseter\|PianoROM:pianoImage " "Elaborating entity \"PianoROM\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\"" {  } { { "DrawToScreen.v" "pianoImage" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622966701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\"" {  } { { "PianoROM.v" "altsyncram_component" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622966826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\"" {  } { { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622966857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Instantiated megafunction \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/Piano.mif " "Parameter \"init_file\" = \"./images/Piano.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4480 " "Parameter \"numwords_a\" = \"4480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622966857 ""}  } { { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731622966857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7g1 " "Found entity 1: altsyncram_m7g1" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622967248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622967248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7g1 resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated " "Elaborating entity \"altsyncram_m7g1\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622967357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterFSM MasterFSM:masterFSM " "Elaborating entity \"MasterFSM\" for hierarchy \"MasterFSM:masterFSM\"" {  } { { "PianissimoFinalProject.v" "masterFSM" { Text "W:/Pianissimo/PianissimoFinalProject.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622969748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreenHandler startScreenHandler:startScreenController " "Elaborating entity \"startScreenHandler\" for hierarchy \"startScreenHandler:startScreenController\"" {  } { { "PianissimoFinalProject.v" "startScreenController" { Text "W:/Pianissimo/PianissimoFinalProject.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622969904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartScreen startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController " "Elaborating entity \"StartScreen\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\"" {  } { { "StateHandlers.v" "startScreenMemoryController" { Text "W:/Pianissimo/StateHandlers.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622969982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\"" {  } { { "StartScreen.v" "altsyncram_component" { Text "W:/Pianissimo/StartScreen.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622970092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\"" {  } { { "StartScreen.v" "" { Text "W:/Pianissimo/StartScreen.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622970138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Instantiated megafunction \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/StartScreen.mif " "Parameter \"init_file\" = \"./images/StartScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622970138 ""}  } { { "StartScreen.v" "" { Text "W:/Pianissimo/StartScreen.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731622970138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtg1 " "Found entity 1: altsyncram_rtg1" {  } { { "db/altsyncram_rtg1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_rtg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622970560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622970560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtg1 startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\|altsyncram_rtg1:auto_generated " "Elaborating entity \"altsyncram_rtg1\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\|altsyncram_rtg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622970670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainStateHandler mainStateHandler:mainStateController " "Elaborating entity \"mainStateHandler\" for hierarchy \"mainStateHandler:mainStateController\"" {  } { { "PianissimoFinalProject.v" "mainStateController" { Text "W:/Pianissimo/PianissimoFinalProject.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622976044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "91 62 StateHandlers.v(102) " "Verilog HDL assignment warning at StateHandlers.v(102): truncated value with size 91 to match size of target (62)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 StateHandlers.v(103) " "Verilog HDL assignment warning at StateHandlers.v(103): truncated value with size 32 to match size of target (7)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 StateHandlers.v(117) " "Verilog HDL assignment warning at StateHandlers.v(117): truncated value with size 32 to match size of target (8)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(138) " "Verilog HDL Case Statement warning at StateHandlers.v(138): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(139) " "Verilog HDL Case Statement warning at StateHandlers.v(139): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 139 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(140) " "Verilog HDL Case Statement warning at StateHandlers.v(140): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 140 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(141) " "Verilog HDL Case Statement warning at StateHandlers.v(141): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(142) " "Verilog HDL Case Statement warning at StateHandlers.v(142): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 142 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(143) " "Verilog HDL Case Statement warning at StateHandlers.v(143): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(144) " "Verilog HDL Case Statement warning at StateHandlers.v(144): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 144 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(145) " "Verilog HDL Case Statement warning at StateHandlers.v(145): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 145 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 StateHandlers.v(149) " "Verilog HDL assignment warning at StateHandlers.v(149): truncated value with size 32 to match size of target (9)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 StateHandlers.v(150) " "Verilog HDL assignment warning at StateHandlers.v(150): truncated value with size 32 to match size of target (8)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 StateHandlers.v(154) " "Verilog HDL assignment warning at StateHandlers.v(154): truncated value with size 32 to match size of target (7)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622976075 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteStorage mainStateHandler:mainStateController\|NoteStorage:noteRamStorage " "Elaborating entity \"NoteStorage\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\"" {  } { { "StateHandlers.v" "noteRamStorage" { Text "W:/Pianissimo/StateHandlers.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622976450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\"" {  } { { "NoteStorage.v" "altsyncram_component" { Text "W:/Pianissimo/NoteStorage.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622976575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\"" {  } { { "NoteStorage.v" "" { Text "W:/Pianissimo/NoteStorage.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622976606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100 " "Parameter \"numwords_a\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 100 " "Parameter \"numwords_b\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 62 " "Parameter \"width_a\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 62 " "Parameter \"width_b\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731622976606 ""}  } { { "NoteStorage.v" "" { Text "W:/Pianissimo/NoteStorage.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731622976606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kot1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kot1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kot1 " "Found entity 1: altsyncram_kot1" {  } { { "db/altsyncram_kot1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_kot1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731622976966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622976966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kot1 mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated " "Elaborating entity \"altsyncram_kot1\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622977059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeCounter mainStateHandler:mainStateController\|timeCounter:timecounter " "Elaborating entity \"timeCounter\" for hierarchy \"mainStateHandler:mainStateController\|timeCounter:timecounter\"" {  } { { "StateHandlers.v" "timecounter" { Text "W:/Pianissimo/StateHandlers.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622977278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upLoopCounter_29b mainStateHandler:mainStateController\|timeCounter:timecounter\|upLoopCounter_29b:clockCount " "Elaborating entity \"upLoopCounter_29b\" for hierarchy \"mainStateHandler:mainStateController\|timeCounter:timecounter\|upLoopCounter_29b:clockCount\"" {  } { { "TimeCounter.v" "clockCount" { Text "W:/Pianissimo/TimeCounter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622977356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 TimeCounter.v(30) " "Verilog HDL assignment warning at TimeCounter.v(30): truncated value with size 32 to match size of target (29)" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622977388 "|PianissimoFinalProject|mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:clockCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upLoopCounterVariableBits upLoopCounterVariableBits:drawScannerCounter " "Elaborating entity \"upLoopCounterVariableBits\" for hierarchy \"upLoopCounterVariableBits:drawScannerCounter\"" {  } { { "PianissimoFinalProject.v" "drawScannerCounter" { Text "W:/Pianissimo/PianissimoFinalProject.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622977481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 24 TimeCounter.v(61) " "Verilog HDL assignment warning at TimeCounter.v(61): truncated value with size 29 to match size of target (24)" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622977544 "|PianissimoFinalProject|upLoopCounterVariableBits:drawScannerCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 24 TimeCounter.v(65) " "Verilog HDL assignment warning at TimeCounter.v(65): truncated value with size 29 to match size of target (24)" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622977544 "|PianissimoFinalProject|upLoopCounterVariableBits:drawScannerCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 TimeCounter.v(67) " "Verilog HDL assignment warning at TimeCounter.v(67): truncated value with size 32 to match size of target (24)" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731622977544 "|PianissimoFinalProject|upLoopCounterVariableBits:drawScannerCounter"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[16\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[17\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[18\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[19\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[20\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[21\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[22\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[23\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[8\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[9\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[10\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[11\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[12\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[13\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[14\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[15\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[0\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[1\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[2\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[3\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[4\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[5\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[6\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[7\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731622982137 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731622982137 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731622982137 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731622984809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[7\] " "Latch screenX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[5\] " "Latch screenX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[6\] " "Latch screenX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[5\] " "Latch screenY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[4\] " "Latch screenY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[3\] " "Latch screenY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[6\] " "Latch screenY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[16\] " "Latch colour\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[0\] " "Latch screenX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[1\] " "Latch screenX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[2\] " "Latch screenX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[3\] " "Latch screenX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[4\] " "Latch screenX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[17\] " "Latch colour\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[18\] " "Latch colour\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[19\] " "Latch colour\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[20\] " "Latch colour\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[21\] " "Latch colour\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[22\] " "Latch colour\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[23\] " "Latch colour\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[8\] " "Latch colour\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[9\] " "Latch colour\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[10\] " "Latch colour\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[11\] " "Latch colour\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[12\] " "Latch colour\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[13\] " "Latch colour\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[14\] " "Latch colour\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984871 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[15\] " "Latch colour\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[0\] " "Latch colour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[1\] " "Latch colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[2\] " "Latch colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[3\] " "Latch colour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[4\] " "Latch colour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[5\] " "Latch colour\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[6\] " "Latch colour\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[7\] " "Latch colour\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[0\] " "Latch screenY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[1\] " "Latch screenY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[2\] " "Latch screenY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731622984887 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731622984887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731622984996 "|PianissimoFinalProject|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731622984996 "|PianissimoFinalProject|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731622984996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731622986340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731622988168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/Pianissimo/output_files/Pianissimo.map.smsg " "Generated suppressed messages file W:/Pianissimo/output_files/Pianissimo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731622990168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731622996480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731622996480 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1731622997136 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/Pianissimo/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1731622997136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "934 " "Implemented 934 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731622999932 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731622999932 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731622999932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "684 " "Implemented 684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731622999932 ""} { "Info" "ICUT_CUT_TM_RAMS" "206 " "Implemented 206 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731622999932 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731622999932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731622999932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731623000229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 17:23:20 2024 " "Processing ended: Thu Nov 14 17:23:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731623000229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731623000229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731623000229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731623000229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731623005225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731623005225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 17:23:24 2024 " "Processing started: Thu Nov 14 17:23:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731623005225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731623005225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pianissimo -c Pianissimo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pianissimo -c Pianissimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731623005225 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731623005272 ""}
{ "Info" "0" "" "Project  = Pianissimo" {  } {  } 0 0 "Project  = Pianissimo" 0 0 "Fitter" 0 0 1731623005272 ""}
{ "Info" "0" "" "Revision = Pianissimo" {  } {  } 0 0 "Revision = Pianissimo" 0 0 "Fitter" 0 0 1731623005272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731623007037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731623007037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pianissimo 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Pianissimo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731623007225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731623007256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731623007256 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1731623007303 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/Pianissimo/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1731623007303 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1731623007334 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731623007584 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731623008897 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731623011450 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1731623016762 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1731623016793 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1731623016793 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 103 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 103 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731623016825 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731623016825 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 550 global CLKCTRL_G0 " "CLOCK_50~inputCLKENA0 with 550 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731623016825 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731623016825 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731623016825 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1731623017434 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pianissimo.sdc " "Synopsys Design Constraints File file not found: 'Pianissimo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731623017434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731623017434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731623017434 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623017450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623017450 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623017450 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1731623017450 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731623017450 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731623017450 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731623017450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731623017481 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731623017481 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731623017481 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731623017481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731623017481 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731623017481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731623017559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731623017574 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731623017574 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1731623017621 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1731623017621 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731623017653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731623020043 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1731623020277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731623027480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731623035994 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731623039025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731623039025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731623039916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+03 ns 3.8% " "7e+03 ns of routing delay (approximately 3.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1731623042072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X22_Y58 X32_Y69 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69" {  } { { "loc" "" { Generic "W:/Pianissimo/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69"} { { 12 { 0 ""} 22 58 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731623044572 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731623044572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731623083373 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731623083373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731623083379 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.82 " "Total time spent on timing analysis during the Fitter is 1.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731623085539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731623085595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731623086153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731623086153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731623086696 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731623089631 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1731623089880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/Pianissimo/output_files/Pianissimo.fit.smsg " "Generated suppressed messages file W:/Pianissimo/output_files/Pianissimo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731623090151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 224 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8077 " "Peak virtual memory: 8077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731623100179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 17:25:00 2024 " "Processing ended: Thu Nov 14 17:25:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731623100179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731623100179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:59 " "Total CPU time (on all processors): 00:04:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731623100179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731623100179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731623104524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731623104531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 17:25:04 2024 " "Processing started: Thu Nov 14 17:25:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731623104531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731623104531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pianissimo -c Pianissimo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pianissimo -c Pianissimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731623104531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731623106588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731623109866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731623113107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 17:25:13 2024 " "Processing ended: Thu Nov 14 17:25:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731623113107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731623113107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731623113107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731623113107 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731623114031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731623115366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731623115372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 17:25:14 2024 " "Processing started: Thu Nov 14 17:25:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731623115372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731623115372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pianissimo -c Pianissimo " "Command: quartus_sta Pianissimo -c Pianissimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731623115372 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1731623115424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731623119545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731623119545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623119576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623119576 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731623119967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pianissimo.sdc " "Synopsys Design Constraints File file not found: 'Pianissimo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731623120280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623120280 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623120280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623120280 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MasterFSM:masterFSM\|currentState\[0\] MasterFSM:masterFSM\|currentState\[0\] " "create_clock -period 1.000 -name MasterFSM:masterFSM\|currentState\[0\] MasterFSM:masterFSM\|currentState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "create_clock -period 1.000 -name PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623120280 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623120280 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731623120280 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731623120298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623120300 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731623120301 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731623120445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731623120577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731623120577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.908 " "Worst-case setup slack is -7.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.908            -267.348 MasterFSM:masterFSM\|currentState\[0\]  " "   -7.908            -267.348 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.532            -166.296 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -6.532            -166.296 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.324           -7786.534 CLOCK_50  " "   -5.324           -7786.534 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.367               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.367               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623120640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.939 " "Worst-case hold slack is -0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939             -24.182 CLOCK_50  " "   -0.939             -24.182 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.439               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.774               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    1.440               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623120698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.935 " "Worst-case recovery slack is 17.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.935               0.000 CLOCK_50  " "   17.935               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623120746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.058 " "Worst-case removal slack is 1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 CLOCK_50  " "    1.058               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623120799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.111 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -0.394             -15.111 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    0.108               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.782               0.000 CLOCK_50  " "    8.782               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.759               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.759               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623120844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623120844 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 29 synchronizer chains. " "Report Metastability: Found 29 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623120876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 29 " "Number of Synchronizer Chains Found: 29" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623120876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623120876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623120876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.615 ns " "Worst Case Available Settling Time: 17.615 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623120876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623120876 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623120876 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731623120922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731623120954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731623121827 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623124317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623124317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623124317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731623124317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623124317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731623125333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731623125333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.987 " "Worst-case setup slack is -7.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623126301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623126301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.987            -270.544 MasterFSM:masterFSM\|currentState\[0\]  " "   -7.987            -270.544 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623126301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.697            -170.105 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -6.697            -170.105 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623126301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.873           -6892.393 CLOCK_50  " "   -4.873           -6892.393 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623126301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.743               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.743               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623126301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623126301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.210 " "Worst-case hold slack is -1.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623127601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623127601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210             -47.760 CLOCK_50  " "   -1.210             -47.760 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623127601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.414               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623127601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.758               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623127601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.330               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    1.330               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623127601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623127601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.008 " "Worst-case recovery slack is 18.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623128583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623128583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.008               0.000 CLOCK_50  " "   18.008               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623128583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623128583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.973 " "Worst-case removal slack is 0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623128931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623128931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 CLOCK_50  " "    0.973               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623128931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623128931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623129601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623129601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.708 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -0.394             -14.708 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623129601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    0.137               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623129601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623129601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.771               0.000 CLOCK_50  " "    8.771               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623129601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.739               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.739               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623129601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623129601 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 29 synchronizer chains. " "Report Metastability: Found 29 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623129651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 29 " "Number of Synchronizer Chains Found: 29" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623129651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623129651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623129651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.773 ns " "Worst Case Available Settling Time: 17.773 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623129651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623129651 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623129651 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731623131262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731623131864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731623132676 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623135735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623135735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623135735 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731623135735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623135737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731623135739 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731623135739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.405 " "Worst-case setup slack is -4.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.405            -139.793 MasterFSM:masterFSM\|currentState\[0\]  " "   -4.405            -139.793 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.772           -5454.787 CLOCK_50  " "   -3.772           -5454.787 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522             -87.350 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -3.522             -87.350 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.635               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.635               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623137025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.616 " "Worst-case hold slack is -0.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616             -23.378 CLOCK_50  " "   -0.616             -23.378 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.242               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.386               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    0.995               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623137390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.589 " "Worst-case recovery slack is 18.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.589               0.000 CLOCK_50  " "   18.589               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623137437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623137437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.578 " "Worst-case removal slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 CLOCK_50  " "    0.578               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623139644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.007 " "Worst-case minimum pulse width slack is -0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.019 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -0.007              -0.019 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    0.178               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 CLOCK_50  " "    8.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.879               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.879               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623139708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623139708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 29 synchronizer chains. " "Report Metastability: Found 29 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623139724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 29 " "Number of Synchronizer Chains Found: 29" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623139724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623139724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623139724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.307 ns " "Worst Case Available Settling Time: 18.307 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623139724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623139724 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623139724 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731623140689 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623141923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623141923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731623141923 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731623141923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623141923 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731623141923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731623141923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.128 " "Worst-case setup slack is -4.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623142282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623142282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.128            -132.495 MasterFSM:masterFSM\|currentState\[0\]  " "   -4.128            -132.495 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623142282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.352             -84.146 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "   -3.352             -84.146 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623142282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.888           -4059.244 CLOCK_50  " "   -2.888           -4059.244 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623142282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.349               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.349               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623142282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623142282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.827 " "Worst-case hold slack is -0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623144219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623144219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827             -38.295 CLOCK_50  " "   -0.827             -38.295 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623144219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.220               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623144219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.352               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623144219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    0.887               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623144219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623144219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.718 " "Worst-case recovery slack is 18.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623146188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623146188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.718               0.000 CLOCK_50  " "   18.718               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623146188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623146188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.516 " "Worst-case removal slack is 0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 CLOCK_50  " "    0.516               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623147157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en  " "    0.033               0.000 PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 MasterFSM:masterFSM\|currentState\[0\]  " "    0.244               0.000 MasterFSM:masterFSM\|currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.817               0.000 CLOCK_50  " "    8.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.881               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.881               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731623147844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731623147844 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 29 synchronizer chains. " "Report Metastability: Found 29 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623147891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 29 " "Number of Synchronizer Chains Found: 29" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623147891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623147891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623147891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.513 ns " "Worst Case Available Settling Time: 18.513 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623147891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1731623147891 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731623147891 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731623149594 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731623149594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5370 " "Peak virtual memory: 5370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731623150203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 17:25:50 2024 " "Processing ended: Thu Nov 14 17:25:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731623150203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731623150203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731623150203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731623150203 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 387 s " "Quartus Prime Full Compilation was successful. 0 errors, 387 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731623152625 ""}
