Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Sep 13 02:17:37 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Counter16Bit_control_sets_placed.rpt
| Design       : Counter16Bit
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              85 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------+--------------------------+------------------+----------------+--------------+
|               Clock Signal              |   Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-------------------+--------------------------+------------------+----------------+--------------+
|  counter/underflow_occurred_reg_i_1_n_0 |                   |                          |                1 |              1 |         1.00 |
|  counter/start_reg_i_1_n_0              |                   | counter/start2_out       |                1 |              1 |         1.00 |
|  CLK100_IBUF_BUFG                       | counter/bit_index | reset                    |                2 |              5 |         2.50 |
|  CLK100_IBUF_BUFG                       | match_set         | reset                    |                4 |             16 |         4.00 |
|  CLK100_IBUF_BUFG                       | counter/MINIMUM   | reset                    |                5 |             16 |         3.20 |
|  CLK100_IBUF_BUFG                       | counter/MAXIMUM   | reset                    |                6 |             16 |         2.67 |
|  CLK100_IBUF_BUFG                       | counter/p_0_in    | reset                    |                9 |             16 |         1.78 |
|  CLK100_IBUF_BUFG                       | counter/remainder | reset                    |                4 |             16 |         4.00 |
| ~counter_mode_BUFG                      |                   |                          |               11 |             16 |         1.45 |
|  counter/overflow_count__0              |                   |                          |                5 |             16 |         3.20 |
|  CLK100_IBUF_BUFG                       |                   | seven_seg_inst/clear     |                5 |             19 |         3.80 |
|  CLK100_IBUF_BUFG                       |                   | counter/ticks[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  CLK100_IBUF_BUFG                       |                   |                          |               14 |             37 |         2.64 |
+-----------------------------------------+-------------------+--------------------------+------------------+----------------+--------------+


