INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim/system_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/verilog/system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
