{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 16:59:36 2011 " "Info: Processing started: Wed Feb 23 16:59:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab06 -c lab06 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab06 -c lab06 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] HEX1\[0\] 11.895 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"HEX1\[0\]\" is 11.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 11; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab06.vhd" "" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.150 ns) 3.521 ns adder_2bitfull:U1\|Cout~0 2 COMB LCCOMB_X30_Y3_N2 3 " "Info: 2: + IC(2.372 ns) + CELL(0.150 ns) = 3.521 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 3; COMB Node = 'adder_2bitfull:U1\|Cout~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { SW[0] adder_2bitfull:U1|Cout~0 } "NODE_NAME" } } { "../lab05/adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.437 ns) 4.776 ns adder_2bitfull:U3\|Cout~2 3 COMB LCCOMB_X29_Y7_N18 2 " "Info: 3: + IC(0.818 ns) + CELL(0.437 ns) = 4.776 ns; Loc. = LCCOMB_X29_Y7_N18; Fanout = 2; COMB Node = 'adder_2bitfull:U3\|Cout~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { adder_2bitfull:U1|Cout~0 adder_2bitfull:U3|Cout~2 } "NODE_NAME" } } { "../lab05/adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 5.450 ns adder_2bitfull:U4\|Cout~0 4 COMB LCCOMB_X29_Y7_N14 11 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 5.450 ns; Loc. = LCCOMB_X29_Y7_N14; Fanout = 11; COMB Node = 'adder_2bitfull:U4\|Cout~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { adder_2bitfull:U3|Cout~2 adder_2bitfull:U4|Cout~0 } "NODE_NAME" } } { "../lab05/adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.438 ns) 6.723 ns Mux12~0 5 COMB LCCOMB_X30_Y3_N28 4 " "Info: 5: + IC(0.835 ns) + CELL(0.438 ns) = 6.723 ns; Loc. = LCCOMB_X30_Y3_N28; Fanout = 4; COMB Node = 'Mux12~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { adder_2bitfull:U4|Cout~0 Mux12~0 } "NODE_NAME" } } { "lab06.vhd" "" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(2.789 ns) 11.895 ns HEX1\[0\] 6 PIN PIN_V20 0 " "Info: 6: + IC(2.383 ns) + CELL(2.789 ns) = 11.895 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { Mux12~0 HEX1[0] } "NODE_NAME" } } { "lab06.vhd" "" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 43.99 % ) " "Info: Total cell delay = 5.233 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.662 ns ( 56.01 % ) " "Info: Total interconnect delay = 6.662 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.895 ns" { SW[0] adder_2bitfull:U1|Cout~0 adder_2bitfull:U3|Cout~2 adder_2bitfull:U4|Cout~0 Mux12~0 HEX1[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "11.895 ns" { SW[0] {} SW[0]~combout {} adder_2bitfull:U1|Cout~0 {} adder_2bitfull:U3|Cout~2 {} adder_2bitfull:U4|Cout~0 {} Mux12~0 {} HEX1[0] {} } { 0.000ns 0.000ns 2.372ns 0.818ns 0.254ns 0.835ns 2.383ns } { 0.000ns 0.999ns 0.150ns 0.437ns 0.420ns 0.438ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 16:59:38 2011 " "Info: Processing ended: Wed Feb 23 16:59:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
