Compiler Command: aoc hist.cl
Compiler Warning: Kernel histogram has barrier(s), but no 'reqd_work_group_size' or 'max_work_group_size' attribute. Inferring a default max_work_group_size of 256. If you require a larger work-group, specify using kernel attribute.

!===========================================================================
! The report below may be inaccurate. A more comprehensive           
! resource usage report can be found at hist/reports/report.html    
!===========================================================================

+--------------------------------------------------------------------+
; Estimated Resource Usage Summary                                   ;
+----------------------------------------+---------------------------+
; Resource                               + Usage                     ;
+----------------------------------------+---------------------------+
; Logic utilization                      ;   10%                     ;
; ALUTs                                  ;    5%                     ;
; Dedicated logic registers              ;    5%                     ;
; Memory blocks                          ;    8%                     ;
; DSP blocks                             ;    0%                     ;
+----------------------------------------+---------------------------;
System name: hist

2020.09.29.21:59:38 Info: Doing: <b>qsys-script --quartus-project=top --script=system.tcl --Xmx512M --XX:+UseSerialGC --system-file=system.qsys</b>
2020.09.29.22:00:31 Info: set_validation_property AUTOMATIC_VALIDATION false
2020.09.29.22:00:31 Info: add_instance hist_system hist_system 
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_clk hist_system.clock_reset
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_clk2x hist_system.clock_reset2x
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_reset hist_system.clock_reset_reset
2020.09.29.22:00:31 Info: add_connection hist_system.avm_mem_gmem0_port_0_0_rw acl_iface.kernel_mem0
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_irq hist_system.kernel_irq
2020.09.29.22:00:31 Info: add_instance cra_root cra_ring_root 
2020.09.29.22:00:31 Info: set_instance_parameter_value cra_root ASYNC_RESET 1
2020.09.29.22:00:31 Info: set_instance_parameter_value cra_root SYNCHRONIZE_RESET 0
2020.09.29.22:00:31 Info: set_instance_parameter_value cra_root DATA_W 64
2020.09.29.22:00:31 Info: set_instance_parameter_value cra_root ADDR_W 4
2020.09.29.22:00:31 Info: set_instance_parameter_value cra_root ID_W 0
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_clk cra_root.clock
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_reset cra_root.reset
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_cra cra_root.cra_slave
2020.09.29.22:00:31 Info: set_connection_parameter_value acl_iface.kernel_cra/cra_root.cra_slave baseAddress 0x0
2020.09.29.22:00:31 Info: add_instance avs_histogram_cra_cra_ring cra_ring_node 
2020.09.29.22:00:31 Info: set_instance_parameter_value avs_histogram_cra_cra_ring ASYNC_RESET 1
2020.09.29.22:00:31 Info: set_instance_parameter_value avs_histogram_cra_cra_ring SYNCHRONIZE_RESET 0
2020.09.29.22:00:31 Info: set_instance_parameter_value avs_histogram_cra_cra_ring DATA_W 64
2020.09.29.22:00:31 Info: set_instance_parameter_value avs_histogram_cra_cra_ring RING_ADDR_W 4
2020.09.29.22:00:31 Info: set_instance_parameter_value avs_histogram_cra_cra_ring CRA_ADDR_W 4
2020.09.29.22:00:31 Info: set_instance_parameter_value avs_histogram_cra_cra_ring ID_W 0
2020.09.29.22:00:31 Info: set_instance_parameter_value avs_histogram_cra_cra_ring ID 0
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_clk avs_histogram_cra_cra_ring.clock
2020.09.29.22:00:31 Info: add_connection acl_iface.kernel_reset avs_histogram_cra_cra_ring.reset
2020.09.29.22:00:31 Info: add_connection cra_root.ring_out avs_histogram_cra_cra_ring.ring_in
2020.09.29.22:00:31 Info: add_connection avs_histogram_cra_cra_ring.cra_master hist_system.avs_histogram_cra
2020.09.29.22:00:31 Info: set_connection_parameter_value avs_histogram_cra_cra_ring.cra_master/hist_system.avs_histogram_cra baseAddress 0x0
2020.09.29.22:00:31 Info: add_connection avs_histogram_cra_cra_ring.ring_out cra_root.ring_in
2020.09.29.22:00:31 Info: save_system 
2020.09.29.22:00:32 Info: 
********************************************************************************************************************

Use qsys-generate for a simpler command-line interface for generating IP.

Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.

********************************************************************************************************************
2020.09.29.22:00:40 Progress: Loading hist/system.qsys
2020.09.29.22:00:41 Progress: Reading input file
2020.09.29.22:00:41 Progress: Adding acl_iface [acl_iface_system 1.0]
2020.09.29.22:00:41 Progress: Reading input file
2020.09.29.22:00:41 Progress: Adding acl_kernel_clk [acl_kernel_clk_noreconfig 1.0]
2020.09.29.22:00:48 Progress: Parameterizing module acl_kernel_clk
2020.09.29.22:00:48 Progress: Adding acl_kernel_interface [acl_kernel_interface_soc 1.0]
2020.09.29.22:00:50 Progress: Parameterizing module acl_kernel_interface
2020.09.29.22:00:50 Progress: Adding address_span_extender_kernel [altera_address_span_extender 18.1]
2020.09.29.22:00:50 Progress: Parameterizing module address_span_extender_kernel
2020.09.29.22:00:50 Progress: Adding clock_bridge [altera_clock_bridge 18.1]
2020.09.29.22:00:50 Progress: Parameterizing module clock_bridge
2020.09.29.22:00:50 Progress: Adding clock_cross_kernel_mem1 [altera_avalon_mm_clock_crossing_bridge 18.1]
2020.09.29.22:00:50 Progress: Parameterizing module clock_cross_kernel_mem1
2020.09.29.22:00:50 Progress: Adding config_clk [altera_clock_bridge 18.1]
2020.09.29.22:00:50 Progress: Parameterizing module config_clk
2020.09.29.22:00:50 Progress: Adding global_reset [altera_reset_bridge 18.1]
2020.09.29.22:00:50 Progress: Parameterizing module global_reset
2020.09.29.22:00:50 Progress: Adding hps [altera_hps 18.1]
2020.09.29.22:00:51 Progress: Parameterizing module hps
2020.09.29.22:00:51 Progress: Adding kernel_clk [clock_source 18.1]
2020.09.29.22:00:51 Progress: Parameterizing module kernel_clk
2020.09.29.22:00:51 Progress: Adding pipe_stage_host_ctrl [altera_avalon_mm_bridge 18.1]
2020.09.29.22:00:51 Progress: Parameterizing module pipe_stage_host_ctrl
2020.09.29.22:00:51 Progress: Adding pll [altera_pll 18.1]
2020.09.29.22:00:51 Progress: Parameterizing module pll
2020.09.29.22:00:51 Progress: Adding version_id [version_id 10.0]
2020.09.29.22:00:51 Progress: Parameterizing module version_id
2020.09.29.22:00:51 Progress: Building connections
2020.09.29.22:00:51 Progress: Parameterizing connections
2020.09.29.22:00:51 Progress: Validating
2020.09.29.22:01:03 Progress: Done reading input file
2020.09.29.22:01:06 Progress: Parameterizing module acl_iface
2020.09.29.22:01:06 Progress: Adding avs_histogram_cra_cra_ring [cra_ring_node 1.0]
2020.09.29.22:01:06 Progress: Parameterizing module avs_histogram_cra_cra_ring
2020.09.29.22:01:06 Progress: Adding cra_root [cra_ring_root 1.0]
2020.09.29.22:01:06 Progress: Parameterizing module cra_root
2020.09.29.22:01:06 Progress: Adding ext_clk_50 [clock_source 18.1]
2020.09.29.22:01:06 Progress: Parameterizing module ext_clk_50
2020.09.29.22:01:06 Progress: Adding hist_system [hist_system 14.0]
2020.09.29.22:01:06 Progress: Parameterizing module hist_system
2020.09.29.22:01:06 Progress: Building connections
2020.09.29.22:01:06 Progress: Parameterizing connections
2020.09.29.22:01:06 Progress: Validating
2020.09.29.22:01:46 Progress: Done reading input file
2020.09.29.22:02:56 Warning: system.acl_iface.acl_kernel_clk.kernel_clk: The input clock frequency must be known or set by the parent if this is a subsystem.
2020.09.29.22:02:56 Info: system.acl_iface.acl_kernel_clk.kernel_pll: The legal reference clock frequency is 50.0 MHz..800.0 MHz
2020.09.29.22:02:56 Info: system.acl_iface.acl_kernel_clk.kernel_pll: Able to implement PLL with user settings
2020.09.29.22:02:56 Warning: system.acl_iface.acl_kernel_clk.kernel_pll: kernel_pll.reconfig_to_pll must be exported, or connected to a matching conduit.
2020.09.29.22:02:56 Warning: system.acl_iface.acl_kernel_clk.kernel_pll: kernel_pll.reconfig_from_pll must be exported, or connected to a matching conduit.
2020.09.29.22:02:56 Info: system.acl_iface.hps: HPS Main PLL counter settings: n = 0  m = 63
2020.09.29.22:02:56 Info: system.acl_iface.hps: HPS peripherial PLL counter settings: n = 0  m = 39
2020.09.29.22:02:56 Info: system.acl_iface.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2020.09.29.22:02:56 Info: system.acl_iface.pll: Able to implement PLL with user settings
2020.09.29.22:02:56 Warning: system.acl_iface.acl_kernel_clk.kernel_clk/kernel_clk.clk_in: kernel_clk.clk_in requires 50000000Hz, but source has frequency of 0Hz
2020.09.29.22:02:56 Warning: system.acl_iface.acl_kernel_interface: acl_kernel_interface.acl_bsp_memorg_host0x018 must be exported, or connected to a matching conduit.
2020.09.29.22:02:56 Warning: system.acl_iface.acl_kernel_clk: acl_kernel_clk.ctrl must be connected to an Avalon-MM master
2020.09.29.22:02:56 Warning: system.acl_iface: acl_iface.acl_internal_memorg_kernel must be exported, or connected to a matching conduit.
2020.09.29.22:02:56 Warning: system.acl_iface: acl_iface.acl_kernel_clk_kernel_pll_locked must be exported, or connected to a matching conduit.
2020.09.29.22:02:56 Info: system: Generating system "system" for QUARTUS_SYNTH
2020.09.29.22:03:06 Info: Interconnect is inserted between master hist_system.avm_mem_gmem0_port_0_0_rw and slave acl_iface.kernel_mem0 because the master has address signal 30 bit wide, but the slave is 25 bit wide.
2020.09.29.22:03:06 Info: Interconnect is inserted between master acl_iface.kernel_cra and slave cra_root.cra_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2020.09.29.22:03:06 Info: Interconnect is inserted between master acl_iface.kernel_cra and slave cra_root.cra_slave because the master has address signal 30 bit wide, but the slave is 4 bit wide.
2020.09.29.22:03:06 Info: Interconnect is inserted between master acl_iface.kernel_cra and slave cra_root.cra_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2020.09.29.22:03:18 Info: Interconnect is inserted between master address_span_extender_kernel.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
2020.09.29.22:03:18 Info: Interconnect is inserted between master address_span_extender_kernel.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 5 bit wide, but the slave is 8 bit wide.
2020.09.29.22:03:19 Info: Interconnect is inserted between master hps.h2f_lw_axi_master and slave pipe_stage_host_ctrl.s0 because the master is of type axi and the slave is of type avalon.
2020.09.29.22:03:19 Info: Interconnect is inserted between master clock_cross_kernel_mem1.m0 and slave address_span_extender_kernel.windowed_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2020.09.29.22:03:19 Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
2020.09.29.22:03:19 Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
2020.09.29.22:03:19 Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
2020.09.29.22:03:19 Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
2020.09.29.22:03:24 Info: acl_iface: "system" instantiated acl_iface_system "acl_iface"
2020.09.29.22:03:24 Info: avs_histogram_cra_cra_ring: "system" instantiated cra_ring_node "avs_histogram_cra_cra_ring"
2020.09.29.22:03:24 Info: cra_root: "system" instantiated cra_ring_root "cra_root"
2020.09.29.22:03:24 Info: hist_system: "system" instantiated hist_system "hist_system"
2020.09.29.22:03:24 Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
2020.09.29.22:03:24 Info: mm_interconnect_2: "system" instantiated altera_mm_interconnect "mm_interconnect_2"
2020.09.29.22:03:24 Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
2020.09.29.22:03:24 Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
2020.09.29.22:03:25 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
2020.09.29.22:03:25 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
2020.09.29.22:03:26 Info: acl_kernel_clk: "acl_iface" instantiated acl_kernel_clk_noreconfig "acl_kernel_clk"
2020.09.29.22:03:26 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because the master has readdata signal 32 bit wide, but the slave is 64 bit wide.
2020.09.29.22:03:26 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because the master has writedata signal 32 bit wide, but the slave is 64 bit wide.
2020.09.29.22:03:26 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because the master has byteenable signal 4 bit wide, but the slave is 8 bit wide.
2020.09.29.22:03:27 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2020.09.29.22:03:27 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
2020.09.29.22:03:27 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2020.09.29.22:03:27 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
2020.09.29.22:03:28 Warning: irq_ena_0.my_irq_in: Cannot connect clock for irq_mapper.sender
2020.09.29.22:03:28 Warning: irq_ena_0.my_irq_in: Cannot connect reset for irq_mapper.sender
2020.09.29.22:03:29 Info: acl_kernel_interface: "acl_iface" instantiated acl_kernel_interface_soc "acl_kernel_interface"
2020.09.29.22:03:29 Info: address_span_extender_kernel: "acl_iface" instantiated altera_address_span_extender "address_span_extender_kernel"
2020.09.29.22:03:29 Info: clock_cross_kernel_mem1: "acl_iface" instantiated altera_avalon_mm_clock_crossing_bridge "clock_cross_kernel_mem1"
2020.09.29.22:03:29 Info: hps: "Running  for module: hps"
2020.09.29.22:03:30 Info: hps: HPS Main PLL counter settings: n = 0  m = 63
2020.09.29.22:03:31 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
2020.09.29.22:03:32 Info: hps: "acl_iface" instantiated altera_hps "hps"
2020.09.29.22:03:32 Info: pipe_stage_host_ctrl: "acl_iface" instantiated altera_avalon_mm_bridge "pipe_stage_host_ctrl"
2020.09.29.22:03:32 Info: pll: "acl_iface" instantiated altera_pll "pll"
2020.09.29.22:03:32 Info: version_id: "acl_iface" instantiated version_id "version_id"
2020.09.29.22:03:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:32 Info: mm_interconnect_0: "acl_iface" instantiated altera_mm_interconnect "mm_interconnect_0"
2020.09.29.22:03:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:32 Info: mm_interconnect_1: "acl_iface" instantiated altera_mm_interconnect "mm_interconnect_1"
2020.09.29.22:03:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:33 Info: mm_interconnect_2: "acl_iface" instantiated altera_mm_interconnect "mm_interconnect_2"
2020.09.29.22:03:33 Info: mm_interconnect_3: "acl_iface" instantiated altera_mm_interconnect "mm_interconnect_3"
2020.09.29.22:03:33 Info: irq_mapper: "acl_iface" instantiated altera_irq_mapper "irq_mapper"
2020.09.29.22:03:33 Info: irq_mapper_001: "acl_iface" instantiated altera_irq_mapper "irq_mapper_001"
2020.09.29.22:03:33 Info: hist_system_avm_mem_gmem0_port_0_0_rw_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "hist_system_avm_mem_gmem0_port_0_0_rw_translator"
2020.09.29.22:03:33 Info: acl_iface_kernel_mem0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "acl_iface_kernel_mem0_translator"
2020.09.29.22:03:33 Info: kernel_pll: "acl_kernel_clk" instantiated altera_pll "kernel_pll"
2020.09.29.22:03:33 Info: counter: "acl_kernel_clk" instantiated acl_timer "counter"
2020.09.29.22:03:33 Info: global_routing_kernel_clk: "acl_kernel_clk" instantiated global_routing_clk "global_routing_kernel_clk"
2020.09.29.22:03:33 Info: pll_sw_reset: "acl_kernel_clk" instantiated sw_reset "pll_sw_reset"
2020.09.29.22:03:33 Info: pll_lock_avs_0: "acl_kernel_clk" instantiated pll_lock_avs "pll_lock_avs_0"
2020.09.29.22:03:33 Info: pll_rom: Starting RTL generation for module 'system_acl_iface_acl_kernel_clk_pll_rom'
2020.09.29.22:03:33 Info: pll_rom:   Generation command is [exec /home/diego/EDA/fpga/altera/18.1std/quartus/linux64/perl/bin/perl -I /home/diego/EDA/fpga/altera/18.1std/quartus/linux64/perl/lib -I /home/diego/EDA/fpga/altera/18.1std/quartus/sopc_builder/bin/europa -I /home/diego/EDA/fpga/altera/18.1std/quartus/sopc_builder/bin/perl_lib -I /home/diego/EDA/fpga/altera/18.1std/quartus/sopc_builder/bin -I /home/diego/EDA/fpga/altera/18.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/diego/EDA/fpga/altera/18.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/diego/EDA/fpga/altera/18.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_acl_iface_acl_kernel_clk_pll_rom --dir=/tmp/alt8535_528155883886053105.dir/0017_pll_rom_gen/ --quartus_dir=/home/diego/EDA/fpga/altera/18.1std/quartus --verilog --config=/tmp/alt8535_528155883886053105.dir/0017_pll_rom_gen//system_acl_iface_acl_kernel_clk_pll_rom_component_configuration.pl  --do_build_sim=0  ]
2020.09.29.22:03:33 Info: pll_rom: Done RTL generation for module 'system_acl_iface_acl_kernel_clk_pll_rom'
2020.09.29.22:03:33 Info: pll_rom: "acl_kernel_clk" instantiated altera_avalon_onchip_memory2 "pll_rom"
2020.09.29.22:03:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:35 Info: mm_interconnect_0: "acl_kernel_clk" instantiated altera_mm_interconnect "mm_interconnect_0"
2020.09.29.22:03:35 Info: sys_description_rom: Starting RTL generation for module 'system_acl_iface_acl_kernel_interface_sys_description_rom'
2020.09.29.22:03:35 Info: sys_description_rom:   Generation command is [exec /home/diego/EDA/fpga/altera/18.1std/quartus/linux64/perl/bin/perl -I /home/diego/EDA/fpga/altera/18.1std/quartus/linux64/perl/lib -I /home/diego/EDA/fpga/altera/18.1std/quartus/sopc_builder/bin/europa -I /home/diego/EDA/fpga/altera/18.1std/quartus/sopc_builder/bin/perl_lib -I /home/diego/EDA/fpga/altera/18.1std/quartus/sopc_builder/bin -I /home/diego/EDA/fpga/altera/18.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/diego/EDA/fpga/altera/18.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/diego/EDA/fpga/altera/18.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_acl_iface_acl_kernel_interface_sys_description_rom --dir=/tmp/alt8535_528155883886053105.dir/0018_sys_description_rom_gen/ --quartus_dir=/home/diego/EDA/fpga/altera/18.1std/quartus --verilog --config=/tmp/alt8535_528155883886053105.dir/0018_sys_description_rom_gen//system_acl_iface_acl_kernel_interface_sys_description_rom_component_configuration.pl  --do_build_sim=0  ]
2020.09.29.22:03:35 Info: sys_description_rom: Done RTL generation for module 'system_acl_iface_acl_kernel_interface_sys_description_rom'
2020.09.29.22:03:35 Info: sys_description_rom: "acl_kernel_interface" instantiated altera_avalon_onchip_memory2 "sys_description_rom"
2020.09.29.22:03:35 Info: mem_org_mode: "acl_kernel_interface" instantiated mem_org_mode "mem_org_mode"
2020.09.29.22:03:35 Info: irq_bridge_0: "acl_kernel_interface" instantiated altera_irq_bridge "irq_bridge_0"
2020.09.29.22:03:35 Info: irq_ena_0: "acl_kernel_interface" instantiated acl_irq_ena "irq_ena_0"
2020.09.29.22:03:35 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:35 Info: mm_interconnect_0: "acl_kernel_interface" instantiated altera_mm_interconnect "mm_interconnect_0"
2020.09.29.22:03:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:36 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:36 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:36 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:36 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2020.09.29.22:03:37 Info: mm_interconnect_1: "acl_kernel_interface" instantiated altera_mm_interconnect "mm_interconnect_1"
2020.09.29.22:03:37 Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
2020.09.29.22:03:37 Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
2020.09.29.22:03:37 Info: address_span_extender_kernel_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "address_span_extender_kernel_expanded_master_agent"
2020.09.29.22:03:37 Info: hps_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_f2h_sdram0_data_agent"
2020.09.29.22:03:37 Info: hps_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hps_f2h_sdram0_data_agent_rsp_fifo"
2020.09.29.22:03:37 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2020.09.29.22:03:37 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2020.09.29.22:03:37 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2020.09.29.22:03:37 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2020.09.29.22:03:37 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
2020.09.29.22:03:37 Info: hps_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_h2f_lw_axi_master_agent"
2020.09.29.22:03:37 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
2020.09.29.22:03:37 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
2020.09.29.22:03:37 Info: pipe_stage_host_ctrl_s0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "pipe_stage_host_ctrl_s0_burst_adapter"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_address_alignment.sv
2020.09.29.22:03:37 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
2020.09.29.22:03:37 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
2020.09.29.22:03:37 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
2020.09.29.22:03:37 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
2020.09.29.22:03:37 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
2020.09.29.22:03:37 Info: pipe_stage_host_ctrl_m0_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "pipe_stage_host_ctrl_m0_limiter"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_sc_fifo.v
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
2020.09.29.22:03:37 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
2020.09.29.22:03:37 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
2020.09.29.22:03:37 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2020.09.29.22:03:37 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2020.09.29.22:03:37 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2020.09.29.22:03:37 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
2020.09.29.22:03:37 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
2020.09.29.22:03:37 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: async_fifo: "mm_interconnect_0" instantiated altera_avalon_dc_fifo "async_fifo"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_dc_fifo.v
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_std_synchronizer_nocut.v
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_dc_fifo.sdc
2020.09.29.22:03:37 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2020.09.29.22:03:37 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2020.09.29.22:03:37 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2020.09.29.22:03:37 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: kernel_cra_s0_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "kernel_cra_s0_cmd_width_adapter"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_address_alignment.sv
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
2020.09.29.22:03:37 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
2020.09.29.22:03:37 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
2020.09.29.22:03:37 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
2020.09.29.22:03:37 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
2020.09.29.22:03:37 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
2020.09.29.22:03:37 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
2020.09.29.22:03:37 Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
2020.09.29.22:03:37 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_merlin_arbitrator.sv
2020.09.29.22:03:37 Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
2020.09.29.22:03:37 Info: Reusing file /home/diego/vitis_opencl/hist/hist/system/synthesis/submodules/altera_std_synchronizer_nocut.v
2020.09.29.22:04:08 Info: border: "hps_io" instantiated altera_interface_generator "border"
2020.09.29.22:04:08 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
2020.09.29.22:04:08 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
2020.09.29.22:04:08 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
2020.09.29.22:04:08 Info: system: Done "system" with 93 modules, 306 files
