// Seed: 3735200751
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3
    , id_5,
    input logic id_4
);
  assign id_6 = 1;
endmodule
