{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670626243894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 16:50:43 2022 " "Processing started: Fri Dec  9 16:50:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670626243896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626243896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626243896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670626244078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670626244078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/EX_MEM_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/EX_MEM_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_reg-structural " "Found design unit 1: EX_MEM_reg-structural" {  } { { "../../proj/src/EX_MEM_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/EX_MEM_reg.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245677 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_reg " "Found entity 1: EX_MEM_reg" {  } { { "../../proj/src/EX_MEM_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/EX_MEM_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/ID_EX_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/ID_EX_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_reg-structural " "Found design unit 1: ID_EX_reg-structural" {  } { { "../../proj/src/ID_EX_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/ID_EX_reg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245679 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_reg " "Found entity 1: ID_EX_reg" {  } { { "../../proj/src/ID_EX_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/ID_EX_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/IF_ID_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/IF_ID_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_reg-structural " "Found design unit 1: IF_ID_reg-structural" {  } { { "../../proj/src/IF_ID_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/IF_ID_reg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245680 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "../../proj/src/IF_ID_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/IF_ID_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MEM_WB_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MEM_WB_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_reg-structural " "Found design unit 1: MEM_WB_reg-structural" {  } { { "../../proj/src/MEM_WB_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MEM_WB_reg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245681 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_reg " "Found entity 1: MEM_WB_reg" {  } { { "../../proj/src/MEM_WB_reg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MEM_WB_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pc-structural " "Found design unit 1: MIPS_pc-structural" {  } { { "../../proj/src/MIPS_pc.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245682 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_pc " "Found entity 1: MIPS_pc" {  } { { "../../proj/src/MIPS_pc.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pc_dffg-mixed " "Found design unit 1: MIPS_pc_dffg-mixed" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc_dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245683 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_pc_dffg " "Found entity 1: MIPS_pc_dffg" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc_dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245683 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_types.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_processor-structure " "Found design unit 1: MIPS_processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245685 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_processor " "Found entity 1: MIPS_processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245686 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addersubtractor-structural " "Found design unit 1: addersubtractor-structural" {  } { { "../../proj/src/addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/addersubtractor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245687 ""} { "Info" "ISGN_ENTITY_NAME" "1 addersubtractor " "Found entity 1: addersubtractor" {  } { { "../../proj/src/addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/addersubtractor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-mixed " "Found design unit 1: alu-mixed" {  } { { "../../proj/src/alu.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245688 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/alu.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu_addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu_addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_addersubtractor-structural " "Found design unit 1: alu_addersubtractor-structural" {  } { { "../../proj/src/alu_addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu_addersubtractor.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_addersubtractor " "Found entity 1: alu_addersubtractor" {  } { { "../../proj/src/alu_addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu_addersubtractor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245690 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structural " "Found design unit 1: barrel_shifter-structural" {  } { { "../../proj/src/barrel_shifter.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/barrel_shifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245691 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../proj/src/barrel_shifter.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/barrel_shifter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/beq_bne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/beq_bne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beq_bne-structural " "Found design unit 1: beq_bne-structural" {  } { { "../../proj/src/beq_bne.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/beq_bne.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245692 ""} { "Info" "ISGN_ENTITY_NAME" "1 beq_bne " "Found entity 1: beq_bne" {  } { { "../../proj/src/beq_bne.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/beq_bne.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-dataflow " "Found design unit 1: control_unit-dataflow" {  } { { "../../proj/src/control_unit.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/control_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245693 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../proj/src/control_unit.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/control_unit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-behavior " "Found design unit 1: decoder5t32-behavior" {  } { { "../../proj/src/decoder5t32.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/decoder5t32.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245694 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/decoder5t32.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/decoder5t32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245695 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-structural " "Found design unit 1: dffg_N-structural" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245696 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-behavior " "Found design unit 1: extender-behavior" {  } { { "../../proj/src/extender.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/extender.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245697 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../../proj/src/extender.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/extender.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structural " "Found design unit 1: fullAdder-structural" {  } { { "../../proj/src/fullAdder.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/fullAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245698 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/fullAdder.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/fullAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245699 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245699 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245700 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-behavior " "Found design unit 1: mux32t1-behavior" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux32t1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245701 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux32t1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structural " "Found design unit 1: onesComp-structural" {  } { { "../../proj/src/onesComp.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/onesComp.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245702 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/onesComp.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/onesComp.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245703 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structural " "Found design unit 1: regfile-structural" {  } { { "../../proj/src/regfile.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/regfile.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245704 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../proj/src/regfile.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/regfile.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245705 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626245705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626245705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670626245776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(50) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670626245778 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(53) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670626245778 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 MIPS_Processor.vhd(138) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(138): object \"s1\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670626245779 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2 MIPS_Processor.vhd(138) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(138): object \"s2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670626245779 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_pc MIPS_pc:pcReg " "Elaborating entity \"MIPS_pc\" for hierarchy \"MIPS_pc:pcReg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "pcReg" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245831 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_RST_data MIPS_pc.vhd(39) " "VHDL Signal Declaration warning at MIPS_pc.vhd(39): used explicit default value for signal \"s_RST_data\" because signal was never assigned a value" {  } { { "../../proj/src/MIPS_pc.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670626245832 "|MIPS_Processor|MIPS_pc:pcReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_pc_dffg MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:0:ONESCOMPI " "Elaborating entity \"MIPS_pc_dffg\" for hierarchy \"MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:0:ONESCOMPI\"" {  } { { "../../proj/src/MIPS_pc.vhd" "\\G_NBit_DFFG:0:ONESCOMPI" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245844 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST_data MIPS_pc_dffg.vhd(51) " "VHDL Process Statement warning at MIPS_pc_dffg.vhd(51): signal \"i_RST_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc_dffg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670626245845 "|MIPS_Processor|MIPS_pc:pcReg|MIPS_pc_dffg:\G_NBit_DFFG:0:ONESCOMPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubtractor addersubtractor:addFour " "Elaborating entity \"addersubtractor\" for hierarchy \"addersubtractor:addFour\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "addFour" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp addersubtractor:addFour\|onesComp:inverter " "Elaborating entity \"onesComp\" for hierarchy \"addersubtractor:addFour\|onesComp:inverter\"" {  } { { "../../proj/src/addersubtractor.vhd" "inverter" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/addersubtractor.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg addersubtractor:addFour\|onesComp:inverter\|invg:\\G_OnesComp:0:idk " "Elaborating entity \"invg\" for hierarchy \"addersubtractor:addFour\|onesComp:inverter\|invg:\\G_OnesComp:0:idk\"" {  } { { "../../proj/src/onesComp.vhd" "\\G_OnesComp:0:idk" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/onesComp.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N addersubtractor:addFour\|mux2t1_N:addsubctrl " "Elaborating entity \"mux2t1_N\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\"" {  } { { "../../proj/src/addersubtractor.vhd" "addsubctrl" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/addersubtractor.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:x2 " "Elaborating entity \"andg2\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:x2\"" {  } { { "../../proj/src/mux2t1.vhd" "x2" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:x4 " "Elaborating entity \"org2\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:x4\"" {  } { { "../../proj/src/mux2t1.vhd" "x4" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/mux2t1.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626245956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist " "Elaborating entity \"fullAdder\" for hierarchy \"addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist\"" {  } { { "../../proj/src/addersubtractor.vhd" "\\G_fullAdder:0:fullAdderlist" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/addersubtractor.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist\|xorg2:xor1\"" {  } { { "../../proj/src/fullAdder.vhd" "xor1" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/fullAdder.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg IF_ID_reg:IF_ID " "Elaborating entity \"IF_ID_reg\" for hierarchy \"IF_ID_reg:IF_ID\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IF_ID" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N IF_ID_reg:IF_ID\|dffg_N:x1 " "Elaborating entity \"dffg_N\" for hierarchy \"IF_ID_reg:IF_ID\|dffg_N:x1\"" {  } { { "../../proj/src/IF_ID_reg.vhd" "x1" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/IF_ID_reg.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IF_ID_reg:IF_ID\|dffg_N:x1\|dffg:\\G_NBit_DFFG:0:ONESCOMPI " "Elaborating entity \"dffg\" for hierarchy \"IF_ID_reg:IF_ID\|dffg_N:x1\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\"" {  } { { "../../proj/src/dffg_N.vhd" "\\G_NBit_DFFG:0:ONESCOMPI" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/dffg_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"regfile:registers\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "registers" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 regfile:registers\|decoder5t32:writeDecoder " "Elaborating entity \"decoder5t32\" for hierarchy \"regfile:registers\|decoder5t32:writeDecoder\"" {  } { { "../../proj/src/regfile.vhd" "writeDecoder" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/regfile.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N regfile:registers\|dffg_N:REG0 " "Elaborating entity \"dffg_N\" for hierarchy \"regfile:registers\|dffg_N:REG0\"" {  } { { "../../proj/src/regfile.vhd" "REG0" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/regfile.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 regfile:registers\|mux32t1:Read1 " "Elaborating entity \"mux32t1\" for hierarchy \"regfile:registers\|mux32t1:Read1\"" {  } { { "../../proj/src/regfile.vhd" "Read1" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/regfile.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:signExtender " "Elaborating entity \"extender\" for hierarchy \"extender:signExtender\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "signExtender" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_reg ID_EX_reg:ID_EX " "Elaborating entity \"ID_EX_reg\" for hierarchy \"ID_EX_reg:ID_EX\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ID_EX" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N ID_EX_reg:ID_EX\|dffg_N:x5 " "Elaborating entity \"dffg_N\" for hierarchy \"ID_EX_reg:ID_EX\|dffg_N:x5\"" {  } { { "../../proj/src/ID_EX_reg.vhd" "x5" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/ID_EX_reg.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N ID_EX_reg:ID_EX\|dffg_N:x7 " "Elaborating entity \"dffg_N\" for hierarchy \"ID_EX_reg:ID_EX\|dffg_N:x7\"" {  } { { "../../proj/src/ID_EX_reg.vhd" "x7" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/ID_EX_reg.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626246891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:mainALU " "Elaborating entity \"alu\" for hierarchy \"alu:mainALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mainALU" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626247153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu:mainALU\|barrel_shifter:shifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu:mainALU\|barrel_shifter:shifter\"" {  } { { "../../proj/src/alu.vhd" "shifter" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626247171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beq_bne alu:mainALU\|beq_bne:beq_bne_block " "Elaborating entity \"beq_bne\" for hierarchy \"alu:mainALU\|beq_bne:beq_bne_block\"" {  } { { "../../proj/src/alu.vhd" "beq_bne_block" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626247809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_addersubtractor alu:mainALU\|alu_addersubtractor:addsub " "Elaborating entity \"alu_addersubtractor\" for hierarchy \"alu:mainALU\|alu_addersubtractor:addsub\"" {  } { { "../../proj/src/alu.vhd" "addsub" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/alu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626247837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:RegDst " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:RegDst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "RegDst" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626248121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_reg EX_MEM_reg:EX_MEM " "Elaborating entity \"EX_MEM_reg\" for hierarchy \"EX_MEM_reg:EX_MEM\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EX_MEM" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626248151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_reg MEM_WB_reg:MEM_WB " "Elaborating entity \"MEM_WB_reg\" for hierarchy \"MEM_WB_reg:MEM_WB\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEM_WB" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626248241 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670626251405 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670626251405 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670626251405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626251504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670626251505 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670626251505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670626251556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626251556 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/proj/src/MIPS_pc_dffg.vhd" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670626252171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670626252171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670626253315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670626261265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670626261265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3756 " "Implemented 3756 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670626261645 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670626261645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3593 " "Implemented 3593 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670626261645 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670626261645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670626261645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670626261711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 16:51:01 2022 " "Processing ended: Fri Dec  9 16:51:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670626261711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670626261711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670626261711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670626261711 ""}
