# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
vsim work.cordiccitb
# vsim work.cordiccitb 
# Start time: 04:05:08 on Nov 14,2019
# Loading work.cordiccitb
# Loading work.cordicci
add wave -r /*
run
run
run
run
run
run
run
run
# ** Note: $finish    : cordiccitb.v(92)
#    Time: 710 ps  Iteration: 1  Instance: /cordiccitb
# 1
# Break in Module cordiccitb at cordiccitb.v line 92
vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:36 on Nov 14,2019
# vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v 
# -- Compiling module cordicci
# 
# Top level modules:
# 	cordicci
# End time: 04:17:36 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.cordicci
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:19:33 on Nov 14,2019
# vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v 
# -- Compiling module cordicci
# 
# Top level modules:
# 	cordicci
# End time: 04:19:33 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.cordicci
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:29:20 on Nov 14,2019
# vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v 
# -- Compiling module cordicci
# 
# Top level modules:
# 	cordicci
# End time: 04:29:20 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.cordicci
run
run
vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:19 on Nov 14,2019
# vlog -reportprogress 300 -work work C:/cygwin/home/ece4530f19/example-nios-sdram/cordicci.v 
# -- Compiling module cordicci
# 
# Top level modules:
# 	cordicci
# End time: 04:31:19 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.cordicci
run
run
run
run
run
run
run
quit
# End time: 04:32:09 on Nov 14,2019, Elapsed time: 0:27:01
# Errors: 0, Warnings: 0
