#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Feb 19 19:15:27 2021
# Process ID: 27478
# Current directory: /home/seba/Workspace/EBAZ4205/led_test/fpga
# Command line: vivado
# Log file: /home/seba/Workspace/EBAZ4205/led_test/fpga/vivado.log
# Journal file: /home/seba/Workspace/EBAZ4205/led_test/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 6560.363 ; gain = 185.445 ; free physical = 1202 ; free virtual = 6547
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_inst/system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_inst/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_inst/system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_inst/system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_inst/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_inst/system_i/processing_system7_0/inst'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga.xdc]
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6899.316 ; gain = 0.000 ; free physical = 892 ; free virtual = 6231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 7068.672 ; gain = 336.289 ; free physical = 812 ; free virtual = 6153
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 19:33:53 2021...
