{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685633635385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685633635394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 23:33:55 2023 " "Processing started: Thu Jun 01 23:33:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685633635394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633635394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music -c music " "Command: quartus_map --read_settings_files=on --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633635394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685633635790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685633635790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/mux2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/mux2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_2 " "Found entity 1: mux2_2" {  } { { "core/piano/mux2_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/mux2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/tone.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "core/piano/tone.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/tone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "core/piano/PWM.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/electric_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/electric_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 Electric_Piano " "Found entity 1: Electric_Piano" {  } { { "core/piano/Electric_Piano.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/beeper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beeper " "Found entity 1: Beeper" {  } { { "core/piano/Beeper.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/array_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/array_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Array_KeyBoard " "Found entity 1: Array_KeyBoard" {  } { { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decl7s.v 1 1 " "Found 1 design units, including 1 entities, in source file core/decl7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECL7S " "Found entity 1: DECL7S" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram78_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram78_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM78_2 " "Found entity 1: RAM78_2" {  } { { "RAM78_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram78.v 1 1 " "Found 1 design units, including 1 entities, in source file ram78.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM78 " "Found entity 1: RAM78" {  } { { "RAM78.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643351 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPKER.v(7) " "Verilog HDL information at SPKER.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "core/SPKER.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/SPKER.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685633643354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/spker.v 1 1 " "Found 1 design units, including 1 entities, in source file core/spker.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPKER " "Found entity 1: SPKER" {  } { { "core/SPKER.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/SPKER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/f_code.v 1 1 " "Found 1 design units, including 1 entities, in source file core/f_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_CODE " "Found entity 1: F_CODE" {  } { { "core/F_CODE.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/F_CODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cnt138t.v 1 1 " "Found 1 design units, including 1 entities, in source file core/cnt138t.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT138T " "Found entity 1: CNT138T" {  } { { "core/CNT138T.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/CNT138T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pll20.v 1 1 " "Found 1 design units, including 1 entities, in source file core/pll20.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20 " "Found entity 1: PLL20" {  } { { "core/PLL20.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file core/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "core/mux2_1.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decl7s_2.v 1 1 " "Found 1 design units, including 1 entities, in source file core/decl7s_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECL7S_2 " "Found entity 1: DECL7S_2" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DOUT FDIV.v(14) " "Verilog HDL Implicit Net warning at FDIV.v(14): created implicit net for \"DOUT\"" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "music " "Elaborating entity \"music\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685633643418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_2 mux2_2:inst15 " "Elaborating entity \"mux2_2\" for hierarchy \"mux2_2:inst15\"" {  } { { "music.bdf" "inst15" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 104 1432 1544 216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Electric_Piano Electric_Piano:inst1 " "Elaborating entity \"Electric_Piano\" for hierarchy \"Electric_Piano:inst1\"" {  } { { "music.bdf" "inst1" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 88 1064 1232 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_KeyBoard Electric_Piano:inst1\|Array_KeyBoard:u1 " "Elaborating entity \"Array_KeyBoard\" for hierarchy \"Electric_Piano:inst1\|Array_KeyBoard:u1\"" {  } { { "core/piano/Electric_Piano.v" "u1" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beeper Electric_Piano:inst1\|Beeper:u2 " "Elaborating entity \"Beeper\" for hierarchy \"Electric_Piano:inst1\|Beeper:u2\"" {  } { { "core/piano/Electric_Piano.v" "u2" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone Electric_Piano:inst1\|Beeper:u2\|tone:u1 " "Elaborating entity \"tone\" for hierarchy \"Electric_Piano:inst1\|Beeper:u2\|tone:u1\"" {  } { { "core/piano/Beeper.v" "u1" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643433 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tone.v(12) " "Verilog HDL Case Statement information at tone.v(12): all case item expressions in this case statement are onehot" {  } { { "core/piano/tone.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/tone.v" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685633643434 "|Electric_Piano|Beeper:u2|tone:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Electric_Piano:inst1\|Beeper:u2\|PWM:u2 " "Elaborating entity \"PWM\" for hierarchy \"Electric_Piano:inst1\|Beeper:u2\|PWM:u2\"" {  } { { "core/piano/Beeper.v" "u2" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPKER SPKER:inst9 " "Elaborating entity \"SPKER\" for hierarchy \"SPKER:inst9\"" {  } { { "music.bdf" "inst9" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 416 936 1096 496 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SPKER.v(10) " "Verilog HDL assignment warning at SPKER.v(10): truncated value with size 32 to match size of target (11)" {  } { { "core/SPKER.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/SPKER.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685633643438 "|music|SPKER:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20 PLL20:inst " "Elaborating entity \"PLL20\" for hierarchy \"PLL20:inst\"" {  } { { "music.bdf" "inst" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 128 272 592 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL20:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\"" {  } { { "core/PLL20.v" "altpll_component" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL20:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL20:inst\|altpll:altpll_component\"" {  } { { "core/PLL20.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL20:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL20:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6000 " "Parameter \"clk0_divide_by\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL20 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685633643502 ""}  } { { "core/PLL20.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685633643502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll20_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll20_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20_altpll " "Found entity 1: PLL20_altpll" {  } { { "db/pll20_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685633643553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633643553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20_altpll PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated " "Elaborating entity \"PLL20_altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_CODE F_CODE:inst4 " "Elaborating entity \"F_CODE\" for hierarchy \"F_CODE:inst4\"" {  } { { "music.bdf" "inst4" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 480 672 856 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst13 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst13\"" {  } { { "music.bdf" "inst13" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 480 456 608 592 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM78 RAM78:inst11 " "Elaborating entity \"RAM78\" for hierarchy \"RAM78:inst11\"" {  } { { "music.bdf" "inst11" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 480 264 424 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643562 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem RAM78.v(6) " "Verilog HDL warning at RAM78.v(6): object mem used but never assigned" {  } { { "RAM78.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685633643563 "|music|RAM78:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV FDIV:inst3 " "Elaborating entity \"FDIV\" for hierarchy \"FDIV:inst3\"" {  } { { "music.bdf" "inst3" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 168 712 848 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT FDIV.v(14) " "Verilog HDL or VHDL warning at FDIV.v(14): object \"DOUT\" assigned a value but never read" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685633643565 "|music|FDIV:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FDIV.v(10) " "Verilog HDL assignment warning at FDIV.v(10): truncated value with size 32 to match size of target (9)" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685633643565 "|music|FDIV:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 FDIV.v(14) " "Verilog HDL assignment warning at FDIV.v(14): truncated value with size 9 to match size of target (1)" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685633643565 "|music|FDIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT138T CNT138T:inst6 " "Elaborating entity \"CNT138T\" for hierarchy \"CNT138T:inst6\"" {  } { { "music.bdf" "inst6" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 496 40 208 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CNT138T.v(9) " "Verilog HDL assignment warning at CNT138T.v(9): truncated value with size 32 to match size of target (8)" {  } { { "core/CNT138T.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/CNT138T.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685633643567 "|music|CNT138T:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM78_2 RAM78_2:inst12 " "Elaborating entity \"RAM78_2\" for hierarchy \"RAM78_2:inst12\"" {  } { { "music.bdf" "inst12" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 568 264 424 648 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643568 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem RAM78_2.v(6) " "Verilog HDL warning at RAM78_2.v(6): object mem used but never assigned" {  } { { "RAM78_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78_2.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685633643571 "|music|RAM78_2:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECL7S_2 DECL7S_2:inst14 " "Elaborating entity \"DECL7S_2\" for hierarchy \"DECL7S_2:inst14\"" {  } { { "music.bdf" "inst14" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 632 976 1144 712 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643588 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 DECL7S_2.v(4) " "Net \"seg.data_a\" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685633643589 "|music|DECL7S_2:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 DECL7S_2.v(4) " "Net \"seg.waddr_a\" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685633643589 "|music|DECL7S_2:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 DECL7S_2.v(4) " "Net \"seg.we_a\" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685633643589 "|music|DECL7S_2:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECL7S DECL7S:inst10 " "Elaborating entity \"DECL7S\" for hierarchy \"DECL7S:inst10\"" {  } { { "music.bdf" "inst10" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 528 944 1176 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633643590 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 DECL7S.v(4) " "Net \"seg.data_a\" at DECL7S.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685633643590 "|music|DECL7S:inst10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 DECL7S.v(4) " "Net \"seg.waddr_a\" at DECL7S.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685633643590 "|music|DECL7S:inst10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 DECL7S.v(4) " "Net \"seg.we_a\" at DECL7S.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685633643590 "|music|DECL7S:inst10"}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "MXBC_music.mif 0 " "Width of data items in \"MXBC_music.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" 7 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1685633643784 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "127 256 0 1 1 " "127 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "129 255 " "Addresses ranging from 129 to 255 are not initialized" {  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1685633643784 ""}  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1685633643784 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "Outer_Wilds.mif " "Width of data items in \"Outer_Wilds.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/intelFPGA_lite/18.1/code/music/Outer_Wilds.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/Outer_Wilds.mif" 23 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1685633643785 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 128 D:/intelFPGA_lite/18.1/code/music/Outer_Wilds.mif " "Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File \"D:/intelFPGA_lite/18.1/code/music/Outer_Wilds.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685633643785 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DECL7S_2:inst14\|seg " "RAM logic \"DECL7S_2:inst14\|seg\" is uninferred because MIF is not supported for the selected family" {  } { { "core/DECL7S_2.v" "seg" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685633643798 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DECL7S:inst10\|seg " "RAM logic \"DECL7S:inst10\|seg\" is uninferred because MIF is not supported for the selected family" {  } { { "core/DECL7S.v" "seg" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685633643798 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM78_2:inst12\|mem " "RAM logic \"RAM78_2:inst12\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "RAM78_2.v" "mem" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78_2.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685633643798 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM78:inst11\|mem " "RAM logic \"RAM78:inst11\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "RAM78.v" "mem" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685633643798 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685633643798 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "core/piano/PWM.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/PWM.v" 11 -1 0 } } { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 51 -1 0 } } { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 68 -1 0 } } { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685633644002 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685633644002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[8\] GND " "Pin \"LED_0\[8\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685633644057 "|music|LED_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[7\] GND " "Pin \"LED_0\[7\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685633644057 "|music|LED_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[6\] GND " "Pin \"LED_0\[6\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685633644057 "|music|LED_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[2\] VCC " "Pin \"LED_0\[2\]\" is stuck at VCC" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685633644057 "|music|LED_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[1\] VCC " "Pin \"LED_0\[1\]\" is stuck at VCC" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685633644057 "|music|LED_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1\[8\] GND " "Pin \"LED_1\[8\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 552 1232 1408 568 "LED_1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685633644057 "|music|LED_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1\[7\] GND " "Pin \"LED_1\[7\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 552 1232 1408 568 "LED_1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685633644057 "|music|LED_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685633644057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685633644116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685633644619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/code/music/output_files/music.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/code/music/output_files/music.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633644663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685633644781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685633644781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685633644855 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685633644855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685633644855 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685633644855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685633644855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685633644870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 23:34:04 2023 " "Processing ended: Thu Jun 01 23:34:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685633644870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685633644870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685633644870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685633644870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685633646061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685633646070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 23:34:05 2023 " "Processing started: Thu Jun 01 23:34:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685633646070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685633646070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off music -c music " "Command: quartus_fit --read_settings_files=off --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685633646071 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685633646182 ""}
{ "Info" "0" "" "Project  = music" {  } {  } 0 0 "Project  = music" 0 0 "Fitter" 0 0 1685633646182 ""}
{ "Info" "0" "" "Revision = music" {  } {  } 0 0 "Revision = music" 0 0 "Fitter" 0 0 1685633646182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685633646255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685633646256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "music 10M02SCM153I7G " "Selected device 10M02SCM153I7G for design \"music\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685633646263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685633646298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685633646298 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] 1 6000 0 0 " "Implementing clock multiplication of 1, clock division of 6000, and phase shift of 0 degrees (0 ps) for PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll20_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685633646348 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll20_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685633646348 ""}  } { { "db/pll20_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1685633646348 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685633646386 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685633646402 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1685633646548 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCM153I7G " "Device 10M08SCM153I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685633646560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCM153I7G " "Device 10M04SCM153I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685633646560 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685633646560 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685633646570 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685633646570 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685633646571 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685633646571 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685633646571 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685633646571 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685633646574 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "music.sdc " "Synopsys Design Constraints File file not found: 'music.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685633647007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685633647007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685633647008 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685633647011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685633647012 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685633647012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_12~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L14p, DIFFOUT_L14p, High_Speed)) " "Automatically promoted node CLK_12~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L14p, DIFFOUT_L14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685633647034 ""}  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 192 64 232 208 "CLK_12" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685633647034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685633647034 ""}  } { { "db/pll20_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685633647034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685633647034 ""}  } { { "db/pll20_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685633647034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "Automatically promoted node Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685633647034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz~0 " "Destination node Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz~0" {  } { { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685633647034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685633647034 ""}  } { { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685633647034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDIV:inst3\|FULL  " "Automatically promoted node FDIV:inst3\|FULL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685633647035 ""}  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685633647035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685633647331 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685633647332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685633647332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685633647333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685633647333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685633647334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685633647334 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685633647334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685633647352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685633647352 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685633647352 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685633647379 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685633647389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685633647736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685633647798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685633647812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685633648500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685633648500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685633648861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/18.1/code/music/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685633649112 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685633649112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685633649643 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685633649643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685633649646 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685633649791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685633649800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685633649986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685633649986 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685633650170 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685633650501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/code/music/output_files/music.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/code/music/output_files/music.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685633650623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6495 " "Peak virtual memory: 6495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685633650896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 23:34:10 2023 " "Processing ended: Thu Jun 01 23:34:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685633650896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685633650896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685633650896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685633650896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685633651939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685633651948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 23:34:11 2023 " "Processing started: Thu Jun 01 23:34:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685633651948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685633651948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off music -c music " "Command: quartus_asm --read_settings_files=off --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685633651948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685633652210 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685633652316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685633652328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685633652456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 23:34:12 2023 " "Processing ended: Thu Jun 01 23:34:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685633652456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685633652456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685633652456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685633652456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685633653414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685633653423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 23:34:13 2023 " "Processing started: Thu Jun 01 23:34:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685633653423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1685633653423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off music -c music " "Command: quartus_pow --read_settings_files=off --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1685633653423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1685633653675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1685633653677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1685633653677 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "music.sdc " "Synopsys Design Constraints File file not found: 'music.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1685633653894 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_12 " "Node: CLK_12 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Electric_Piano:inst1\|Beeper:u2\|PWM:u2\|cnt\[14\] CLK_12 " "Register Electric_Piano:inst1\|Beeper:u2\|PWM:u2\|cnt\[14\] is being clocked by CLK_12" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685633653895 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1685633653895 "|music|CLK_12"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " "Node: Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Electric_Piano:inst1\|Array_KeyBoard:u1\|key_out\[13\] Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " "Register Electric_Piano:inst1\|Array_KeyBoard:u1\|key_out\[13\] is being clocked by Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685633653895 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1685633653895 "|music|Electric_Piano:inst1|Array_KeyBoard:u1|clk_200hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FDIV:inst3\|FULL " "Node: FDIV:inst3\|FULL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CNT138T:inst6\|CNT\[4\] FDIV:inst3\|FULL " "Register CNT138T:inst6\|CNT\[4\] is being clocked by FDIV:inst3\|FULL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685633653895 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1685633653895 "|music|FDIV:inst3|FULL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPKER:inst9\|SPKS " "Node: SPKER:inst9\|SPKS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst5 SPKER:inst9\|SPKS " "Register inst5 is being clocked by SPKER:inst9\|SPKS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685633653895 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1685633653895 "|music|SPKER:inst9|SPKS"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1685633653896 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685633653897 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685633653897 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1685633653897 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1685633653901 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1685633653902 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1685633653905 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1685633654035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1685633654080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1685633654285 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1685633654603 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "83.05 mW " "Total thermal power estimate for the design is 83.05 mW" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1685633654707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685633654809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 23:34:14 2023 " "Processing ended: Thu Jun 01 23:34:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685633654809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685633654809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685633654809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1685633654809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1685633655972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685633655981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 23:34:15 2023 " "Processing started: Thu Jun 01 23:34:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685633655981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685633655981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta music -c music " "Command: quartus_sta music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685633655981 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685633656095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685633656261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685633656261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "music.sdc " "Synopsys Design Constraints File file not found: 'music.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685633656378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656378 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK_12 CLK_12 " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK_12 CLK_12" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685633656379 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6000 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6000 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685633656379 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685633656379 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656379 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656379 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " "create_clock -period 1.000 -name Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685633656379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FDIV:inst3\|FULL FDIV:inst3\|FULL " "create_clock -period 1.000 -name FDIV:inst3\|FULL FDIV:inst3\|FULL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685633656379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPKER:inst9\|SPKS SPKER:inst9\|SPKS " "create_clock -period 1.000 -name SPKER:inst9\|SPKS SPKER:inst9\|SPKS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685633656379 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656379 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656381 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685633656382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1685633656388 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1685633656391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685633656393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.454 " "Worst-case setup slack is -9.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.454            -159.134 CLK_12  " "   -9.454            -159.134 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.374             -45.753 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.374             -45.753 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.391             -24.109 FDIV:inst3\|FULL  " "   -2.391             -24.109 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599             -61.583 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "   -1.599             -61.583 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 SPKER:inst9\|SPKS  " "    0.299               0.000 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499995.755               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499995.755               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 FDIV:inst3\|FULL  " "    0.363               0.000 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.367               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 SPKER:inst9\|SPKS  " "    0.393               0.000 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "    0.432               0.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 CLK_12  " "    0.652               0.000 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.652               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.776 " "Worst-case recovery slack is -1.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.776             -14.208 FDIV:inst3\|FULL  " "   -1.776             -14.208 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499994.663               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499994.663               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.419 " "Worst-case removal slack is 1.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.419               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.419               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.680               0.000 FDIV:inst3\|FULL  " "    1.680               0.000 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -78.568 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "   -1.403             -78.568 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 FDIV:inst3\|FULL  " "   -1.403             -21.045 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 SPKER:inst9\|SPKS  " "   -1.403              -1.403 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.369               0.000 CLK_12  " "   41.369               0.000 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.739               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.739               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "249998.753               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "249998.753               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656402 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.299 ns " "Worst Case Available Settling Time: 0.299 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656408 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656408 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656408 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1685633656412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685633656429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685633656638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685633656675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.224 " "Worst-case setup slack is -8.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.224            -138.411 CLK_12  " "   -8.224            -138.411 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.461             -35.898 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.461             -35.898 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951             -18.853 FDIV:inst3\|FULL  " "   -1.951             -18.853 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466             -55.469 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "   -1.466             -55.469 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 SPKER:inst9\|SPKS  " "    0.384               0.000 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499996.083               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499996.083               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.317 " "Worst-case hold slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.317               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 FDIV:inst3\|FULL  " "    0.318               0.000 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 SPKER:inst9\|SPKS  " "    0.339               0.000 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "    0.389               0.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 CLK_12  " "    0.566               0.000 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.569               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.408 " "Worst-case recovery slack is -1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408             -11.264 FDIV:inst3\|FULL  " "   -1.408             -11.264 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499995.113               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499995.113               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.265 " "Worst-case removal slack is 1.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.265               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.265               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 FDIV:inst3\|FULL  " "    1.478               0.000 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -78.568 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "   -1.403             -78.568 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 FDIV:inst3\|FULL  " "   -1.403             -21.045 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 SPKER:inst9\|SPKS  " "   -1.403              -1.403 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.407               0.000 CLK_12  " "   41.407               0.000 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.719               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.719               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "249998.751               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "249998.751               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656685 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.384 ns " "Worst Case Available Settling Time: 0.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656692 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656692 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1685633656695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685633656778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.923 " "Worst-case setup slack is -3.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.923             -66.410 CLK_12  " "   -3.923             -66.410 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437             -14.627 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.437             -14.627 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -9.632 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "   -0.399              -9.632 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.007 FDIV:inst3\|FULL  " "   -0.394              -2.007 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 SPKER:inst9\|SPKS  " "    0.709               0.000 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499997.138               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499997.138               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 FDIV:inst3\|FULL  " "    0.149               0.000 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.150               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "    0.159               0.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 SPKER:inst9\|SPKS  " "    0.161               0.000 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.231               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 CLK_12  " "    0.232               0.000 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.170 " "Worst-case recovery slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -1.360 FDIV:inst3\|FULL  " "   -0.170              -1.360 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499996.579               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "499996.579               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.570 " "Worst-case removal slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.570               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 FDIV:inst3\|FULL  " "    0.691               0.000 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -56.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz  " "   -1.000             -56.000 Electric_Piano:inst1\|Array_KeyBoard:u1\|clk_200hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 FDIV:inst3\|FULL  " "   -1.000             -15.000 FDIV:inst3\|FULL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 SPKER:inst9\|SPKS  " "   -1.000              -1.000 SPKER:inst9\|SPKS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.130               0.000 CLK_12  " "   41.130               0.000 CLK_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.767               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.767               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "249998.775               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "249998.775               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685633656789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685633656789 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.709 ns " "Worst Case Available Settling Time: 0.709 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685633656794 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685633656794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685633657399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685633657399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685633657433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 23:34:17 2023 " "Processing ended: Thu Jun 01 23:34:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685633657433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685633657433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685633657433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685633657433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1685633658421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685633658431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 23:34:18 2023 " "Processing started: Thu Jun 01 23:34:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685633658431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685633658431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off music -c music " "Command: quartus_eda --read_settings_files=off --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685633658431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1685633658845 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1685633658861 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "music.vo D:/intelFPGA_lite/18.1/code/music/simulation/modelsim/ simulation " "Generated file music.vo in folder \"D:/intelFPGA_lite/18.1/code/music/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685633658958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685633658983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 23:34:18 2023 " "Processing ended: Thu Jun 01 23:34:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685633658983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685633658983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685633658983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685633658983 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685633659612 ""}
