{"Source Block": ["oh/embox/hdl/embox.v@77:87@HdlIdDef", "   /*****************************/\n   wire               embox_w0_access;\n   wire               embox_w1_access;\n   wire               embox_status_access;\n   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n   wire \t      embox_w1_read;\n   wire \t      embox_status_read;\n"], "Clone Blocks": [["oh/embox/hdl/embox.v@74:84", "   reg \t\t      mi_data_sel;\n   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire               embox_w0_access;\n   wire               embox_w1_access;\n   wire               embox_status_access;\n   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n"], ["oh/embox/hdl/embox.v@76:86", "   /*WIRES                      */\n   /*****************************/\n   wire               embox_w0_access;\n   wire               embox_w1_access;\n   wire               embox_status_access;\n   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n   wire \t      embox_w1_read;\n"], ["oh/embox/hdl/embox.v@81:91", "   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n   wire \t      embox_w1_read;\n   wire \t      embox_status_read;\n   wire [DW-1:0]      embox_read_data;\n   wire [2*DW-1:0]    embox_fifo_data;\n   wire               embox_empty;\n   \n"], ["oh/embox/hdl/embox.v@78:88", "   wire               embox_w0_access;\n   wire               embox_w1_access;\n   wire               embox_status_access;\n   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n   wire \t      embox_w1_read;\n   wire \t      embox_status_read;\n   wire [DW-1:0]      embox_read_data;\n"], ["oh/embox/hdl/embox.v@82:92", "   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n   wire \t      embox_w1_read;\n   wire \t      embox_status_read;\n   wire [DW-1:0]      embox_read_data;\n   wire [2*DW-1:0]    embox_fifo_data;\n   wire               embox_empty;\n   \n   /*****************************/\n"], ["oh/embox/hdl/embox.v@79:89", "   wire               embox_w1_access;\n   wire               embox_status_access;\n   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n   wire \t      embox_w1_read;\n   wire \t      embox_status_read;\n   wire [DW-1:0]      embox_read_data;\n   wire [2*DW-1:0]    embox_fifo_data;\n"], ["oh/embox/hdl/embox.v@80:90", "   wire               embox_status_access;\n   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n   wire \t      embox_w1_read;\n   wire \t      embox_status_read;\n   wire [DW-1:0]      embox_read_data;\n   wire [2*DW-1:0]    embox_fifo_data;\n   wire               embox_empty;\n"], ["oh/embox/hdl/embox.v@75:85", "   /*****************************/\n   /*WIRES                      */\n   /*****************************/\n   wire               embox_w0_access;\n   wire               embox_w1_access;\n   wire               embox_status_access;\n   wire \t      embox_write;\n   wire \t      embox_w0_write;\n   wire \t      embox_w1_write;\n   wire \t      embox_read;\n   wire \t      embox_w0_read;\n"]], "Diff Content": {"Delete": [[82, "   wire \t      embox_w0_write;\n"]], "Add": []}}