<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="14770pt" height="680pt"
 viewBox="0.00 0.00 14770.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 14766,-676 14766,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 14742,-8 14742,-8 14748,-8 14754,-14 14754,-20 14754,-20 14754,-652 14754,-652 14754,-658 14748,-664 14742,-664 14742,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="7381" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="7381" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 14734,-16 14734,-16 14740,-16 14746,-22 14746,-28 14746,-28 14746,-606 14746,-606 14746,-612 14740,-618 14734,-618 14734,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="7381" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="7381" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu00</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu00.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu00.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu00.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu00.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu00.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu00.interrupts&#10;isa=system.cpu00.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu00.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu00.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu00.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M13861,-24C13861,-24 14726,-24 14726,-24 14732,-24 14738,-30 14738,-36 14738,-36 14738,-378 14738,-378 14738,-384 14732,-390 14726,-390 14726,-390 13861,-390 13861,-390 13855,-390 13849,-384 13849,-378 13849,-378 13849,-36 13849,-36 13849,-30 13855,-24 13861,-24"/>
<text text-anchor="middle" x="14293.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu00 </text>
<text text-anchor="middle" x="14293.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu00_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu00.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu00.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M14384,-146C14384,-146 14718,-146 14718,-146 14724,-146 14730,-152 14730,-158 14730,-158 14730,-332 14730,-332 14730,-338 14724,-344 14718,-344 14718,-344 14384,-344 14384,-344 14378,-344 14372,-338 14372,-332 14372,-332 14372,-158 14372,-158 14372,-152 14378,-146 14384,-146"/>
<text text-anchor="middle" x="14551" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="14551" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu00_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14392,-154C14392,-154 14535,-154 14535,-154 14541,-154 14547,-160 14547,-166 14547,-166 14547,-286 14547,-286 14547,-292 14541,-298 14535,-298 14535,-298 14392,-298 14392,-298 14386,-298 14380,-292 14380,-286 14380,-286 14380,-166 14380,-166 14380,-160 14386,-154 14392,-154"/>
<text text-anchor="middle" x="14463.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="14463.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu00_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14400,-162C14400,-162 14527,-162 14527,-162 14533,-162 14539,-168 14539,-174 14539,-174 14539,-240 14539,-240 14539,-246 14533,-252 14527,-252 14527,-252 14400,-252 14400,-252 14394,-252 14388,-246 14388,-240 14388,-240 14388,-174 14388,-174 14388,-168 14394,-162 14400,-162"/>
<text text-anchor="middle" x="14463.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14463.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu00_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14567,-154C14567,-154 14710,-154 14710,-154 14716,-154 14722,-160 14722,-166 14722,-166 14722,-286 14722,-286 14722,-292 14716,-298 14710,-298 14710,-298 14567,-298 14567,-298 14561,-298 14555,-292 14555,-286 14555,-286 14555,-166 14555,-166 14555,-160 14561,-154 14567,-154"/>
<text text-anchor="middle" x="14638.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="14638.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu00_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14575,-162C14575,-162 14702,-162 14702,-162 14708,-162 14714,-168 14714,-174 14714,-174 14714,-240 14714,-240 14714,-246 14708,-252 14702,-252 14702,-252 14575,-252 14575,-252 14569,-252 14563,-246 14563,-240 14563,-240 14563,-174 14563,-174 14563,-168 14569,-162 14575,-162"/>
<text text-anchor="middle" x="14638.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14638.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu00_icache</title>
<g id="a_clust130"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu00.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M14063,-32C14063,-32 14225,-32 14225,-32 14231,-32 14237,-38 14237,-44 14237,-44 14237,-110 14237,-110 14237,-116 14231,-122 14225,-122 14225,-122 14063,-122 14063,-122 14057,-122 14051,-116 14051,-110 14051,-110 14051,-44 14051,-44 14051,-38 14057,-32 14063,-32"/>
<text text-anchor="middle" x="14144" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="14144" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_system_cpu00_dcache</title>
<g id="a_clust136"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu00.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13869,-32C13869,-32 14031,-32 14031,-32 14037,-32 14043,-38 14043,-44 14043,-44 14043,-110 14043,-110 14043,-116 14037,-122 14031,-122 14031,-122 13869,-122 13869,-122 13863,-122 13857,-116 13857,-110 13857,-110 13857,-44 13857,-44 13857,-38 13863,-32 13869,-32"/>
<text text-anchor="middle" x="13950" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="13950" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_system_cpu00_itb_walker_cache</title>
<g id="a_clust142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu00.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14265,-32C14265,-32 14427,-32 14427,-32 14433,-32 14439,-38 14439,-44 14439,-44 14439,-110 14439,-110 14439,-116 14433,-122 14427,-122 14427,-122 14265,-122 14265,-122 14259,-122 14253,-116 14253,-110 14253,-110 14253,-44 14253,-44 14253,-38 14259,-32 14265,-32"/>
<text text-anchor="middle" x="14346" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="14346" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_system_cpu00_dtb_walker_cache</title>
<g id="a_clust148"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu00.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14463,-32C14463,-32 14625,-32 14625,-32 14631,-32 14637,-38 14637,-44 14637,-44 14637,-110 14637,-110 14637,-116 14631,-122 14625,-122 14625,-122 14463,-122 14463,-122 14457,-122 14451,-116 14451,-110 14451,-110 14451,-44 14451,-44 14451,-38 14457,-32 14463,-32"/>
<text text-anchor="middle" x="14544" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="14544" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_system_cpu00_interrupts</title>
<g id="a_clust154"><a xlink:title="clk_domain=system.cpu00.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M14075,-162C14075,-162 14352,-162 14352,-162 14358,-162 14364,-168 14364,-174 14364,-174 14364,-240 14364,-240 14364,-246 14358,-252 14352,-252 14352,-252 14075,-252 14075,-252 14069,-252 14063,-246 14063,-240 14063,-240 14063,-174 14063,-174 14063,-168 14069,-162 14075,-162"/>
<text text-anchor="middle" x="14213.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="14213.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust156" class="cluster">
<title>cluster_system_cpu01</title>
<g id="a_clust156"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu01.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu01.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu01.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu01.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu01.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu01.interrupts&#10;isa=system.cpu01.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu01.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu01.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu01.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M12067,-24C12067,-24 12932,-24 12932,-24 12938,-24 12944,-30 12944,-36 12944,-36 12944,-378 12944,-378 12944,-384 12938,-390 12932,-390 12932,-390 12067,-390 12067,-390 12061,-390 12055,-384 12055,-378 12055,-378 12055,-36 12055,-36 12055,-30 12061,-24 12067,-24"/>
<text text-anchor="middle" x="12499.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu01 </text>
<text text-anchor="middle" x="12499.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust157" class="cluster">
<title>cluster_system_cpu01_mmu</title>
<g id="a_clust157"><a xlink:title="dtb=system.cpu01.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu01.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M12590,-146C12590,-146 12924,-146 12924,-146 12930,-146 12936,-152 12936,-158 12936,-158 12936,-332 12936,-332 12936,-338 12930,-344 12924,-344 12924,-344 12590,-344 12590,-344 12584,-344 12578,-338 12578,-332 12578,-332 12578,-158 12578,-158 12578,-152 12584,-146 12590,-146"/>
<text text-anchor="middle" x="12757" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="12757" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust158" class="cluster">
<title>cluster_system_cpu01_mmu_itb</title>
<g id="a_clust158"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12598,-154C12598,-154 12741,-154 12741,-154 12747,-154 12753,-160 12753,-166 12753,-166 12753,-286 12753,-286 12753,-292 12747,-298 12741,-298 12741,-298 12598,-298 12598,-298 12592,-298 12586,-292 12586,-286 12586,-286 12586,-166 12586,-166 12586,-160 12592,-154 12598,-154"/>
<text text-anchor="middle" x="12669.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="12669.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu01_mmu_itb_walker</title>
<g id="a_clust159"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12606,-162C12606,-162 12733,-162 12733,-162 12739,-162 12745,-168 12745,-174 12745,-174 12745,-240 12745,-240 12745,-246 12739,-252 12733,-252 12733,-252 12606,-252 12606,-252 12600,-252 12594,-246 12594,-240 12594,-240 12594,-174 12594,-174 12594,-168 12600,-162 12606,-162"/>
<text text-anchor="middle" x="12669.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12669.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_system_cpu01_mmu_dtb</title>
<g id="a_clust161"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12773,-154C12773,-154 12916,-154 12916,-154 12922,-154 12928,-160 12928,-166 12928,-166 12928,-286 12928,-286 12928,-292 12922,-298 12916,-298 12916,-298 12773,-298 12773,-298 12767,-298 12761,-292 12761,-286 12761,-286 12761,-166 12761,-166 12761,-160 12767,-154 12773,-154"/>
<text text-anchor="middle" x="12844.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="12844.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_system_cpu01_mmu_dtb_walker</title>
<g id="a_clust162"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12781,-162C12781,-162 12908,-162 12908,-162 12914,-162 12920,-168 12920,-174 12920,-174 12920,-240 12920,-240 12920,-246 12914,-252 12908,-252 12908,-252 12781,-252 12781,-252 12775,-252 12769,-246 12769,-240 12769,-240 12769,-174 12769,-174 12769,-168 12775,-162 12781,-162"/>
<text text-anchor="middle" x="12844.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12844.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust281" class="cluster">
<title>cluster_system_cpu01_icache</title>
<g id="a_clust281"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu01.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M12269,-32C12269,-32 12431,-32 12431,-32 12437,-32 12443,-38 12443,-44 12443,-44 12443,-110 12443,-110 12443,-116 12437,-122 12431,-122 12431,-122 12269,-122 12269,-122 12263,-122 12257,-116 12257,-110 12257,-110 12257,-44 12257,-44 12257,-38 12263,-32 12269,-32"/>
<text text-anchor="middle" x="12350" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="12350" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust287" class="cluster">
<title>cluster_system_cpu01_dcache</title>
<g id="a_clust287"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu01.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12075,-32C12075,-32 12237,-32 12237,-32 12243,-32 12249,-38 12249,-44 12249,-44 12249,-110 12249,-110 12249,-116 12243,-122 12237,-122 12237,-122 12075,-122 12075,-122 12069,-122 12063,-116 12063,-110 12063,-110 12063,-44 12063,-44 12063,-38 12069,-32 12075,-32"/>
<text text-anchor="middle" x="12156" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="12156" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust293" class="cluster">
<title>cluster_system_cpu01_itb_walker_cache</title>
<g id="a_clust293"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu01.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12471,-32C12471,-32 12633,-32 12633,-32 12639,-32 12645,-38 12645,-44 12645,-44 12645,-110 12645,-110 12645,-116 12639,-122 12633,-122 12633,-122 12471,-122 12471,-122 12465,-122 12459,-116 12459,-110 12459,-110 12459,-44 12459,-44 12459,-38 12465,-32 12471,-32"/>
<text text-anchor="middle" x="12552" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="12552" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu01_dtb_walker_cache</title>
<g id="a_clust299"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu01.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12669,-32C12669,-32 12831,-32 12831,-32 12837,-32 12843,-38 12843,-44 12843,-44 12843,-110 12843,-110 12843,-116 12837,-122 12831,-122 12831,-122 12669,-122 12669,-122 12663,-122 12657,-116 12657,-110 12657,-110 12657,-44 12657,-44 12657,-38 12663,-32 12669,-32"/>
<text text-anchor="middle" x="12750" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="12750" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu01_interrupts</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu01.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M12281,-162C12281,-162 12558,-162 12558,-162 12564,-162 12570,-168 12570,-174 12570,-174 12570,-240 12570,-240 12570,-246 12564,-252 12558,-252 12558,-252 12281,-252 12281,-252 12275,-252 12269,-246 12269,-240 12269,-240 12269,-174 12269,-174 12269,-168 12275,-162 12281,-162"/>
<text text-anchor="middle" x="12419.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="12419.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust307" class="cluster">
<title>cluster_system_cpu02</title>
<g id="a_clust307"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu02.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu02.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu02.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu02.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu02.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu02.interrupts&#10;isa=system.cpu02.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu02.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu02.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu02.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M12964,-24C12964,-24 13829,-24 13829,-24 13835,-24 13841,-30 13841,-36 13841,-36 13841,-378 13841,-378 13841,-384 13835,-390 13829,-390 13829,-390 12964,-390 12964,-390 12958,-390 12952,-384 12952,-378 12952,-378 12952,-36 12952,-36 12952,-30 12958,-24 12964,-24"/>
<text text-anchor="middle" x="13396.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu02 </text>
<text text-anchor="middle" x="13396.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust308" class="cluster">
<title>cluster_system_cpu02_mmu</title>
<g id="a_clust308"><a xlink:title="dtb=system.cpu02.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu02.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M13487,-146C13487,-146 13821,-146 13821,-146 13827,-146 13833,-152 13833,-158 13833,-158 13833,-332 13833,-332 13833,-338 13827,-344 13821,-344 13821,-344 13487,-344 13487,-344 13481,-344 13475,-338 13475,-332 13475,-332 13475,-158 13475,-158 13475,-152 13481,-146 13487,-146"/>
<text text-anchor="middle" x="13654" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="13654" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust309" class="cluster">
<title>cluster_system_cpu02_mmu_itb</title>
<g id="a_clust309"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13495,-154C13495,-154 13638,-154 13638,-154 13644,-154 13650,-160 13650,-166 13650,-166 13650,-286 13650,-286 13650,-292 13644,-298 13638,-298 13638,-298 13495,-298 13495,-298 13489,-298 13483,-292 13483,-286 13483,-286 13483,-166 13483,-166 13483,-160 13489,-154 13495,-154"/>
<text text-anchor="middle" x="13566.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="13566.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust310" class="cluster">
<title>cluster_system_cpu02_mmu_itb_walker</title>
<g id="a_clust310"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13503,-162C13503,-162 13630,-162 13630,-162 13636,-162 13642,-168 13642,-174 13642,-174 13642,-240 13642,-240 13642,-246 13636,-252 13630,-252 13630,-252 13503,-252 13503,-252 13497,-252 13491,-246 13491,-240 13491,-240 13491,-174 13491,-174 13491,-168 13497,-162 13503,-162"/>
<text text-anchor="middle" x="13566.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13566.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust312" class="cluster">
<title>cluster_system_cpu02_mmu_dtb</title>
<g id="a_clust312"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13670,-154C13670,-154 13813,-154 13813,-154 13819,-154 13825,-160 13825,-166 13825,-166 13825,-286 13825,-286 13825,-292 13819,-298 13813,-298 13813,-298 13670,-298 13670,-298 13664,-298 13658,-292 13658,-286 13658,-286 13658,-166 13658,-166 13658,-160 13664,-154 13670,-154"/>
<text text-anchor="middle" x="13741.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="13741.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust313" class="cluster">
<title>cluster_system_cpu02_mmu_dtb_walker</title>
<g id="a_clust313"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13678,-162C13678,-162 13805,-162 13805,-162 13811,-162 13817,-168 13817,-174 13817,-174 13817,-240 13817,-240 13817,-246 13811,-252 13805,-252 13805,-252 13678,-252 13678,-252 13672,-252 13666,-246 13666,-240 13666,-240 13666,-174 13666,-174 13666,-168 13672,-162 13678,-162"/>
<text text-anchor="middle" x="13741.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13741.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust432" class="cluster">
<title>cluster_system_cpu02_icache</title>
<g id="a_clust432"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu02.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M13166,-32C13166,-32 13328,-32 13328,-32 13334,-32 13340,-38 13340,-44 13340,-44 13340,-110 13340,-110 13340,-116 13334,-122 13328,-122 13328,-122 13166,-122 13166,-122 13160,-122 13154,-116 13154,-110 13154,-110 13154,-44 13154,-44 13154,-38 13160,-32 13166,-32"/>
<text text-anchor="middle" x="13247" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="13247" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust438" class="cluster">
<title>cluster_system_cpu02_dcache</title>
<g id="a_clust438"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu02.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12972,-32C12972,-32 13134,-32 13134,-32 13140,-32 13146,-38 13146,-44 13146,-44 13146,-110 13146,-110 13146,-116 13140,-122 13134,-122 13134,-122 12972,-122 12972,-122 12966,-122 12960,-116 12960,-110 12960,-110 12960,-44 12960,-44 12960,-38 12966,-32 12972,-32"/>
<text text-anchor="middle" x="13053" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="13053" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust444" class="cluster">
<title>cluster_system_cpu02_itb_walker_cache</title>
<g id="a_clust444"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu02.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13368,-32C13368,-32 13530,-32 13530,-32 13536,-32 13542,-38 13542,-44 13542,-44 13542,-110 13542,-110 13542,-116 13536,-122 13530,-122 13530,-122 13368,-122 13368,-122 13362,-122 13356,-116 13356,-110 13356,-110 13356,-44 13356,-44 13356,-38 13362,-32 13368,-32"/>
<text text-anchor="middle" x="13449" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="13449" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust450" class="cluster">
<title>cluster_system_cpu02_dtb_walker_cache</title>
<g id="a_clust450"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu02.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13566,-32C13566,-32 13728,-32 13728,-32 13734,-32 13740,-38 13740,-44 13740,-44 13740,-110 13740,-110 13740,-116 13734,-122 13728,-122 13728,-122 13566,-122 13566,-122 13560,-122 13554,-116 13554,-110 13554,-110 13554,-44 13554,-44 13554,-38 13560,-32 13566,-32"/>
<text text-anchor="middle" x="13647" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="13647" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust456" class="cluster">
<title>cluster_system_cpu02_interrupts</title>
<g id="a_clust456"><a xlink:title="clk_domain=system.cpu02.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M13178,-162C13178,-162 13455,-162 13455,-162 13461,-162 13467,-168 13467,-174 13467,-174 13467,-240 13467,-240 13467,-246 13461,-252 13455,-252 13455,-252 13178,-252 13178,-252 13172,-252 13166,-246 13166,-240 13166,-240 13166,-174 13166,-174 13166,-168 13172,-162 13178,-162"/>
<text text-anchor="middle" x="13316.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="13316.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust458" class="cluster">
<title>cluster_system_cpu03</title>
<g id="a_clust458"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu03.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu03.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu03.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu03.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu03.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu03.interrupts&#10;isa=system.cpu03.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu03.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu03.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu03.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8479,-24C8479,-24 9344,-24 9344,-24 9350,-24 9356,-30 9356,-36 9356,-36 9356,-378 9356,-378 9356,-384 9350,-390 9344,-390 9344,-390 8479,-390 8479,-390 8473,-390 8467,-384 8467,-378 8467,-378 8467,-36 8467,-36 8467,-30 8473,-24 8479,-24"/>
<text text-anchor="middle" x="8911.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu03 </text>
<text text-anchor="middle" x="8911.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust459" class="cluster">
<title>cluster_system_cpu03_mmu</title>
<g id="a_clust459"><a xlink:title="dtb=system.cpu03.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu03.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9002,-146C9002,-146 9336,-146 9336,-146 9342,-146 9348,-152 9348,-158 9348,-158 9348,-332 9348,-332 9348,-338 9342,-344 9336,-344 9336,-344 9002,-344 9002,-344 8996,-344 8990,-338 8990,-332 8990,-332 8990,-158 8990,-158 8990,-152 8996,-146 9002,-146"/>
<text text-anchor="middle" x="9169" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9169" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust460" class="cluster">
<title>cluster_system_cpu03_mmu_itb</title>
<g id="a_clust460"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9010,-154C9010,-154 9153,-154 9153,-154 9159,-154 9165,-160 9165,-166 9165,-166 9165,-286 9165,-286 9165,-292 9159,-298 9153,-298 9153,-298 9010,-298 9010,-298 9004,-298 8998,-292 8998,-286 8998,-286 8998,-166 8998,-166 8998,-160 9004,-154 9010,-154"/>
<text text-anchor="middle" x="9081.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9081.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust461" class="cluster">
<title>cluster_system_cpu03_mmu_itb_walker</title>
<g id="a_clust461"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9018,-162C9018,-162 9145,-162 9145,-162 9151,-162 9157,-168 9157,-174 9157,-174 9157,-240 9157,-240 9157,-246 9151,-252 9145,-252 9145,-252 9018,-252 9018,-252 9012,-252 9006,-246 9006,-240 9006,-240 9006,-174 9006,-174 9006,-168 9012,-162 9018,-162"/>
<text text-anchor="middle" x="9081.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9081.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust463" class="cluster">
<title>cluster_system_cpu03_mmu_dtb</title>
<g id="a_clust463"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9185,-154C9185,-154 9328,-154 9328,-154 9334,-154 9340,-160 9340,-166 9340,-166 9340,-286 9340,-286 9340,-292 9334,-298 9328,-298 9328,-298 9185,-298 9185,-298 9179,-298 9173,-292 9173,-286 9173,-286 9173,-166 9173,-166 9173,-160 9179,-154 9185,-154"/>
<text text-anchor="middle" x="9256.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9256.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust464" class="cluster">
<title>cluster_system_cpu03_mmu_dtb_walker</title>
<g id="a_clust464"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9193,-162C9193,-162 9320,-162 9320,-162 9326,-162 9332,-168 9332,-174 9332,-174 9332,-240 9332,-240 9332,-246 9326,-252 9320,-252 9320,-252 9193,-252 9193,-252 9187,-252 9181,-246 9181,-240 9181,-240 9181,-174 9181,-174 9181,-168 9187,-162 9193,-162"/>
<text text-anchor="middle" x="9256.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9256.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust583" class="cluster">
<title>cluster_system_cpu03_icache</title>
<g id="a_clust583"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu03.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8681,-32C8681,-32 8843,-32 8843,-32 8849,-32 8855,-38 8855,-44 8855,-44 8855,-110 8855,-110 8855,-116 8849,-122 8843,-122 8843,-122 8681,-122 8681,-122 8675,-122 8669,-116 8669,-110 8669,-110 8669,-44 8669,-44 8669,-38 8675,-32 8681,-32"/>
<text text-anchor="middle" x="8762" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="8762" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust589" class="cluster">
<title>cluster_system_cpu03_dcache</title>
<g id="a_clust589"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu03.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8487,-32C8487,-32 8649,-32 8649,-32 8655,-32 8661,-38 8661,-44 8661,-44 8661,-110 8661,-110 8661,-116 8655,-122 8649,-122 8649,-122 8487,-122 8487,-122 8481,-122 8475,-116 8475,-110 8475,-110 8475,-44 8475,-44 8475,-38 8481,-32 8487,-32"/>
<text text-anchor="middle" x="8568" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="8568" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu03_itb_walker_cache</title>
<g id="a_clust595"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu03.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8883,-32C8883,-32 9045,-32 9045,-32 9051,-32 9057,-38 9057,-44 9057,-44 9057,-110 9057,-110 9057,-116 9051,-122 9045,-122 9045,-122 8883,-122 8883,-122 8877,-122 8871,-116 8871,-110 8871,-110 8871,-44 8871,-44 8871,-38 8877,-32 8883,-32"/>
<text text-anchor="middle" x="8964" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="8964" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust601" class="cluster">
<title>cluster_system_cpu03_dtb_walker_cache</title>
<g id="a_clust601"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu03.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9081,-32C9081,-32 9243,-32 9243,-32 9249,-32 9255,-38 9255,-44 9255,-44 9255,-110 9255,-110 9255,-116 9249,-122 9243,-122 9243,-122 9081,-122 9081,-122 9075,-122 9069,-116 9069,-110 9069,-110 9069,-44 9069,-44 9069,-38 9075,-32 9081,-32"/>
<text text-anchor="middle" x="9162" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="9162" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust607" class="cluster">
<title>cluster_system_cpu03_interrupts</title>
<g id="a_clust607"><a xlink:title="clk_domain=system.cpu03.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M8693,-162C8693,-162 8970,-162 8970,-162 8976,-162 8982,-168 8982,-174 8982,-174 8982,-240 8982,-240 8982,-246 8976,-252 8970,-252 8970,-252 8693,-252 8693,-252 8687,-252 8681,-246 8681,-240 8681,-240 8681,-174 8681,-174 8681,-168 8687,-162 8693,-162"/>
<text text-anchor="middle" x="8831.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8831.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust609" class="cluster">
<title>cluster_system_cpu04</title>
<g id="a_clust609"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu04.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu04.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu04.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu04.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu04.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu04.interrupts&#10;isa=system.cpu04.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu04.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu04.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu04.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9376,-24C9376,-24 10241,-24 10241,-24 10247,-24 10253,-30 10253,-36 10253,-36 10253,-378 10253,-378 10253,-384 10247,-390 10241,-390 10241,-390 9376,-390 9376,-390 9370,-390 9364,-384 9364,-378 9364,-378 9364,-36 9364,-36 9364,-30 9370,-24 9376,-24"/>
<text text-anchor="middle" x="9808.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu04 </text>
<text text-anchor="middle" x="9808.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust610" class="cluster">
<title>cluster_system_cpu04_mmu</title>
<g id="a_clust610"><a xlink:title="dtb=system.cpu04.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu04.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9899,-146C9899,-146 10233,-146 10233,-146 10239,-146 10245,-152 10245,-158 10245,-158 10245,-332 10245,-332 10245,-338 10239,-344 10233,-344 10233,-344 9899,-344 9899,-344 9893,-344 9887,-338 9887,-332 9887,-332 9887,-158 9887,-158 9887,-152 9893,-146 9899,-146"/>
<text text-anchor="middle" x="10066" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10066" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust611" class="cluster">
<title>cluster_system_cpu04_mmu_itb</title>
<g id="a_clust611"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9907,-154C9907,-154 10050,-154 10050,-154 10056,-154 10062,-160 10062,-166 10062,-166 10062,-286 10062,-286 10062,-292 10056,-298 10050,-298 10050,-298 9907,-298 9907,-298 9901,-298 9895,-292 9895,-286 9895,-286 9895,-166 9895,-166 9895,-160 9901,-154 9907,-154"/>
<text text-anchor="middle" x="9978.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9978.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust612" class="cluster">
<title>cluster_system_cpu04_mmu_itb_walker</title>
<g id="a_clust612"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9915,-162C9915,-162 10042,-162 10042,-162 10048,-162 10054,-168 10054,-174 10054,-174 10054,-240 10054,-240 10054,-246 10048,-252 10042,-252 10042,-252 9915,-252 9915,-252 9909,-252 9903,-246 9903,-240 9903,-240 9903,-174 9903,-174 9903,-168 9909,-162 9915,-162"/>
<text text-anchor="middle" x="9978.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9978.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust614" class="cluster">
<title>cluster_system_cpu04_mmu_dtb</title>
<g id="a_clust614"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10082,-154C10082,-154 10225,-154 10225,-154 10231,-154 10237,-160 10237,-166 10237,-166 10237,-286 10237,-286 10237,-292 10231,-298 10225,-298 10225,-298 10082,-298 10082,-298 10076,-298 10070,-292 10070,-286 10070,-286 10070,-166 10070,-166 10070,-160 10076,-154 10082,-154"/>
<text text-anchor="middle" x="10153.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10153.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust615" class="cluster">
<title>cluster_system_cpu04_mmu_dtb_walker</title>
<g id="a_clust615"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10090,-162C10090,-162 10217,-162 10217,-162 10223,-162 10229,-168 10229,-174 10229,-174 10229,-240 10229,-240 10229,-246 10223,-252 10217,-252 10217,-252 10090,-252 10090,-252 10084,-252 10078,-246 10078,-240 10078,-240 10078,-174 10078,-174 10078,-168 10084,-162 10090,-162"/>
<text text-anchor="middle" x="10153.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10153.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust734" class="cluster">
<title>cluster_system_cpu04_icache</title>
<g id="a_clust734"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu04.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9578,-32C9578,-32 9740,-32 9740,-32 9746,-32 9752,-38 9752,-44 9752,-44 9752,-110 9752,-110 9752,-116 9746,-122 9740,-122 9740,-122 9578,-122 9578,-122 9572,-122 9566,-116 9566,-110 9566,-110 9566,-44 9566,-44 9566,-38 9572,-32 9578,-32"/>
<text text-anchor="middle" x="9659" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9659" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust740" class="cluster">
<title>cluster_system_cpu04_dcache</title>
<g id="a_clust740"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu04.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9384,-32C9384,-32 9546,-32 9546,-32 9552,-32 9558,-38 9558,-44 9558,-44 9558,-110 9558,-110 9558,-116 9552,-122 9546,-122 9546,-122 9384,-122 9384,-122 9378,-122 9372,-116 9372,-110 9372,-110 9372,-44 9372,-44 9372,-38 9378,-32 9384,-32"/>
<text text-anchor="middle" x="9465" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="9465" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust746" class="cluster">
<title>cluster_system_cpu04_itb_walker_cache</title>
<g id="a_clust746"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu04.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9780,-32C9780,-32 9942,-32 9942,-32 9948,-32 9954,-38 9954,-44 9954,-44 9954,-110 9954,-110 9954,-116 9948,-122 9942,-122 9942,-122 9780,-122 9780,-122 9774,-122 9768,-116 9768,-110 9768,-110 9768,-44 9768,-44 9768,-38 9774,-32 9780,-32"/>
<text text-anchor="middle" x="9861" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9861" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust752" class="cluster">
<title>cluster_system_cpu04_dtb_walker_cache</title>
<g id="a_clust752"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu04.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9978,-32C9978,-32 10140,-32 10140,-32 10146,-32 10152,-38 10152,-44 10152,-44 10152,-110 10152,-110 10152,-116 10146,-122 10140,-122 10140,-122 9978,-122 9978,-122 9972,-122 9966,-116 9966,-110 9966,-110 9966,-44 9966,-44 9966,-38 9972,-32 9978,-32"/>
<text text-anchor="middle" x="10059" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="10059" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust758" class="cluster">
<title>cluster_system_cpu04_interrupts</title>
<g id="a_clust758"><a xlink:title="clk_domain=system.cpu04.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M9590,-162C9590,-162 9867,-162 9867,-162 9873,-162 9879,-168 9879,-174 9879,-174 9879,-240 9879,-240 9879,-246 9873,-252 9867,-252 9867,-252 9590,-252 9590,-252 9584,-252 9578,-246 9578,-240 9578,-240 9578,-174 9578,-174 9578,-168 9584,-162 9590,-162"/>
<text text-anchor="middle" x="9728.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="9728.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust760" class="cluster">
<title>cluster_system_cpu05</title>
<g id="a_clust760"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu05.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu05.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu05.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu05.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu05.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu05.interrupts&#10;isa=system.cpu05.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu05.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu05.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu05.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10273,-24C10273,-24 11138,-24 11138,-24 11144,-24 11150,-30 11150,-36 11150,-36 11150,-378 11150,-378 11150,-384 11144,-390 11138,-390 11138,-390 10273,-390 10273,-390 10267,-390 10261,-384 10261,-378 10261,-378 10261,-36 10261,-36 10261,-30 10267,-24 10273,-24"/>
<text text-anchor="middle" x="10705.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu05 </text>
<text text-anchor="middle" x="10705.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust761" class="cluster">
<title>cluster_system_cpu05_mmu</title>
<g id="a_clust761"><a xlink:title="dtb=system.cpu05.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu05.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10796,-146C10796,-146 11130,-146 11130,-146 11136,-146 11142,-152 11142,-158 11142,-158 11142,-332 11142,-332 11142,-338 11136,-344 11130,-344 11130,-344 10796,-344 10796,-344 10790,-344 10784,-338 10784,-332 10784,-332 10784,-158 10784,-158 10784,-152 10790,-146 10796,-146"/>
<text text-anchor="middle" x="10963" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10963" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust762" class="cluster">
<title>cluster_system_cpu05_mmu_itb</title>
<g id="a_clust762"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10804,-154C10804,-154 10947,-154 10947,-154 10953,-154 10959,-160 10959,-166 10959,-166 10959,-286 10959,-286 10959,-292 10953,-298 10947,-298 10947,-298 10804,-298 10804,-298 10798,-298 10792,-292 10792,-286 10792,-286 10792,-166 10792,-166 10792,-160 10798,-154 10804,-154"/>
<text text-anchor="middle" x="10875.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10875.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu05_mmu_itb_walker</title>
<g id="a_clust763"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10812,-162C10812,-162 10939,-162 10939,-162 10945,-162 10951,-168 10951,-174 10951,-174 10951,-240 10951,-240 10951,-246 10945,-252 10939,-252 10939,-252 10812,-252 10812,-252 10806,-252 10800,-246 10800,-240 10800,-240 10800,-174 10800,-174 10800,-168 10806,-162 10812,-162"/>
<text text-anchor="middle" x="10875.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10875.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust765" class="cluster">
<title>cluster_system_cpu05_mmu_dtb</title>
<g id="a_clust765"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10979,-154C10979,-154 11122,-154 11122,-154 11128,-154 11134,-160 11134,-166 11134,-166 11134,-286 11134,-286 11134,-292 11128,-298 11122,-298 11122,-298 10979,-298 10979,-298 10973,-298 10967,-292 10967,-286 10967,-286 10967,-166 10967,-166 10967,-160 10973,-154 10979,-154"/>
<text text-anchor="middle" x="11050.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11050.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust766" class="cluster">
<title>cluster_system_cpu05_mmu_dtb_walker</title>
<g id="a_clust766"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10987,-162C10987,-162 11114,-162 11114,-162 11120,-162 11126,-168 11126,-174 11126,-174 11126,-240 11126,-240 11126,-246 11120,-252 11114,-252 11114,-252 10987,-252 10987,-252 10981,-252 10975,-246 10975,-240 10975,-240 10975,-174 10975,-174 10975,-168 10981,-162 10987,-162"/>
<text text-anchor="middle" x="11050.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11050.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust885" class="cluster">
<title>cluster_system_cpu05_icache</title>
<g id="a_clust885"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu05.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M10475,-32C10475,-32 10637,-32 10637,-32 10643,-32 10649,-38 10649,-44 10649,-44 10649,-110 10649,-110 10649,-116 10643,-122 10637,-122 10637,-122 10475,-122 10475,-122 10469,-122 10463,-116 10463,-110 10463,-110 10463,-44 10463,-44 10463,-38 10469,-32 10475,-32"/>
<text text-anchor="middle" x="10556" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="10556" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust891" class="cluster">
<title>cluster_system_cpu05_dcache</title>
<g id="a_clust891"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu05.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10281,-32C10281,-32 10443,-32 10443,-32 10449,-32 10455,-38 10455,-44 10455,-44 10455,-110 10455,-110 10455,-116 10449,-122 10443,-122 10443,-122 10281,-122 10281,-122 10275,-122 10269,-116 10269,-110 10269,-110 10269,-44 10269,-44 10269,-38 10275,-32 10281,-32"/>
<text text-anchor="middle" x="10362" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="10362" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust897" class="cluster">
<title>cluster_system_cpu05_itb_walker_cache</title>
<g id="a_clust897"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu05.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10677,-32C10677,-32 10839,-32 10839,-32 10845,-32 10851,-38 10851,-44 10851,-44 10851,-110 10851,-110 10851,-116 10845,-122 10839,-122 10839,-122 10677,-122 10677,-122 10671,-122 10665,-116 10665,-110 10665,-110 10665,-44 10665,-44 10665,-38 10671,-32 10677,-32"/>
<text text-anchor="middle" x="10758" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="10758" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust903" class="cluster">
<title>cluster_system_cpu05_dtb_walker_cache</title>
<g id="a_clust903"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu05.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10875,-32C10875,-32 11037,-32 11037,-32 11043,-32 11049,-38 11049,-44 11049,-44 11049,-110 11049,-110 11049,-116 11043,-122 11037,-122 11037,-122 10875,-122 10875,-122 10869,-122 10863,-116 10863,-110 10863,-110 10863,-44 10863,-44 10863,-38 10869,-32 10875,-32"/>
<text text-anchor="middle" x="10956" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="10956" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust909" class="cluster">
<title>cluster_system_cpu05_interrupts</title>
<g id="a_clust909"><a xlink:title="clk_domain=system.cpu05.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M10487,-162C10487,-162 10764,-162 10764,-162 10770,-162 10776,-168 10776,-174 10776,-174 10776,-240 10776,-240 10776,-246 10770,-252 10764,-252 10764,-252 10487,-252 10487,-252 10481,-252 10475,-246 10475,-240 10475,-240 10475,-174 10475,-174 10475,-168 10481,-162 10487,-162"/>
<text text-anchor="middle" x="10625.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10625.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust911" class="cluster">
<title>cluster_system_cpu06</title>
<g id="a_clust911"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu06.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu06.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu06.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu06.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu06.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu06.interrupts&#10;isa=system.cpu06.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu06.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu06.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu06.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M11170,-24C11170,-24 12035,-24 12035,-24 12041,-24 12047,-30 12047,-36 12047,-36 12047,-378 12047,-378 12047,-384 12041,-390 12035,-390 12035,-390 11170,-390 11170,-390 11164,-390 11158,-384 11158,-378 11158,-378 11158,-36 11158,-36 11158,-30 11164,-24 11170,-24"/>
<text text-anchor="middle" x="11602.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu06 </text>
<text text-anchor="middle" x="11602.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust912" class="cluster">
<title>cluster_system_cpu06_mmu</title>
<g id="a_clust912"><a xlink:title="dtb=system.cpu06.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu06.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M11693,-146C11693,-146 12027,-146 12027,-146 12033,-146 12039,-152 12039,-158 12039,-158 12039,-332 12039,-332 12039,-338 12033,-344 12027,-344 12027,-344 11693,-344 11693,-344 11687,-344 11681,-338 11681,-332 11681,-332 11681,-158 11681,-158 11681,-152 11687,-146 11693,-146"/>
<text text-anchor="middle" x="11860" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11860" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust913" class="cluster">
<title>cluster_system_cpu06_mmu_itb</title>
<g id="a_clust913"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11701,-154C11701,-154 11844,-154 11844,-154 11850,-154 11856,-160 11856,-166 11856,-166 11856,-286 11856,-286 11856,-292 11850,-298 11844,-298 11844,-298 11701,-298 11701,-298 11695,-298 11689,-292 11689,-286 11689,-286 11689,-166 11689,-166 11689,-160 11695,-154 11701,-154"/>
<text text-anchor="middle" x="11772.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11772.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust914" class="cluster">
<title>cluster_system_cpu06_mmu_itb_walker</title>
<g id="a_clust914"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11709,-162C11709,-162 11836,-162 11836,-162 11842,-162 11848,-168 11848,-174 11848,-174 11848,-240 11848,-240 11848,-246 11842,-252 11836,-252 11836,-252 11709,-252 11709,-252 11703,-252 11697,-246 11697,-240 11697,-240 11697,-174 11697,-174 11697,-168 11703,-162 11709,-162"/>
<text text-anchor="middle" x="11772.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11772.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust916" class="cluster">
<title>cluster_system_cpu06_mmu_dtb</title>
<g id="a_clust916"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11876,-154C11876,-154 12019,-154 12019,-154 12025,-154 12031,-160 12031,-166 12031,-166 12031,-286 12031,-286 12031,-292 12025,-298 12019,-298 12019,-298 11876,-298 11876,-298 11870,-298 11864,-292 11864,-286 11864,-286 11864,-166 11864,-166 11864,-160 11870,-154 11876,-154"/>
<text text-anchor="middle" x="11947.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11947.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust917" class="cluster">
<title>cluster_system_cpu06_mmu_dtb_walker</title>
<g id="a_clust917"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11884,-162C11884,-162 12011,-162 12011,-162 12017,-162 12023,-168 12023,-174 12023,-174 12023,-240 12023,-240 12023,-246 12017,-252 12011,-252 12011,-252 11884,-252 11884,-252 11878,-252 11872,-246 11872,-240 11872,-240 11872,-174 11872,-174 11872,-168 11878,-162 11884,-162"/>
<text text-anchor="middle" x="11947.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11947.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1036" class="cluster">
<title>cluster_system_cpu06_icache</title>
<g id="a_clust1036"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu06.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M11372,-32C11372,-32 11534,-32 11534,-32 11540,-32 11546,-38 11546,-44 11546,-44 11546,-110 11546,-110 11546,-116 11540,-122 11534,-122 11534,-122 11372,-122 11372,-122 11366,-122 11360,-116 11360,-110 11360,-110 11360,-44 11360,-44 11360,-38 11366,-32 11372,-32"/>
<text text-anchor="middle" x="11453" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="11453" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1042" class="cluster">
<title>cluster_system_cpu06_dcache</title>
<g id="a_clust1042"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu06.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11178,-32C11178,-32 11340,-32 11340,-32 11346,-32 11352,-38 11352,-44 11352,-44 11352,-110 11352,-110 11352,-116 11346,-122 11340,-122 11340,-122 11178,-122 11178,-122 11172,-122 11166,-116 11166,-110 11166,-110 11166,-44 11166,-44 11166,-38 11172,-32 11178,-32"/>
<text text-anchor="middle" x="11259" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="11259" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1048" class="cluster">
<title>cluster_system_cpu06_itb_walker_cache</title>
<g id="a_clust1048"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu06.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11574,-32C11574,-32 11736,-32 11736,-32 11742,-32 11748,-38 11748,-44 11748,-44 11748,-110 11748,-110 11748,-116 11742,-122 11736,-122 11736,-122 11574,-122 11574,-122 11568,-122 11562,-116 11562,-110 11562,-110 11562,-44 11562,-44 11562,-38 11568,-32 11574,-32"/>
<text text-anchor="middle" x="11655" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="11655" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1054" class="cluster">
<title>cluster_system_cpu06_dtb_walker_cache</title>
<g id="a_clust1054"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu06.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11772,-32C11772,-32 11934,-32 11934,-32 11940,-32 11946,-38 11946,-44 11946,-44 11946,-110 11946,-110 11946,-116 11940,-122 11934,-122 11934,-122 11772,-122 11772,-122 11766,-122 11760,-116 11760,-110 11760,-110 11760,-44 11760,-44 11760,-38 11766,-32 11772,-32"/>
<text text-anchor="middle" x="11853" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="11853" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1060" class="cluster">
<title>cluster_system_cpu06_interrupts</title>
<g id="a_clust1060"><a xlink:title="clk_domain=system.cpu06.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M11384,-162C11384,-162 11661,-162 11661,-162 11667,-162 11673,-168 11673,-174 11673,-174 11673,-240 11673,-240 11673,-246 11667,-252 11661,-252 11661,-252 11384,-252 11384,-252 11378,-252 11372,-246 11372,-240 11372,-240 11372,-174 11372,-174 11372,-168 11378,-162 11384,-162"/>
<text text-anchor="middle" x="11522.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="11522.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1062" class="cluster">
<title>cluster_system_cpu07</title>
<g id="a_clust1062"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu07.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu07.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu07.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu07.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu07.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu07.interrupts&#10;isa=system.cpu07.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu07.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu07.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu07.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-378 913,-378 913,-384 907,-390 901,-390 901,-390 36,-390 36,-390 30,-390 24,-384 24,-378 24,-378 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu07 </text>
<text text-anchor="middle" x="468.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1063" class="cluster">
<title>cluster_system_cpu07_mmu</title>
<g id="a_clust1063"><a xlink:title="dtb=system.cpu07.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu07.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-146C559,-146 893,-146 893,-146 899,-146 905,-152 905,-158 905,-158 905,-332 905,-332 905,-338 899,-344 893,-344 893,-344 559,-344 559,-344 553,-344 547,-338 547,-332 547,-332 547,-158 547,-158 547,-152 553,-146 559,-146"/>
<text text-anchor="middle" x="726" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1064" class="cluster">
<title>cluster_system_cpu07_mmu_itb</title>
<g id="a_clust1064"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-154C567,-154 710,-154 710,-154 716,-154 722,-160 722,-166 722,-166 722,-286 722,-286 722,-292 716,-298 710,-298 710,-298 567,-298 567,-298 561,-298 555,-292 555,-286 555,-286 555,-166 555,-166 555,-160 561,-154 567,-154"/>
<text text-anchor="middle" x="638.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1065" class="cluster">
<title>cluster_system_cpu07_mmu_itb_walker</title>
<g id="a_clust1065"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-162C575,-162 702,-162 702,-162 708,-162 714,-168 714,-174 714,-174 714,-240 714,-240 714,-246 708,-252 702,-252 702,-252 575,-252 575,-252 569,-252 563,-246 563,-240 563,-240 563,-174 563,-174 563,-168 569,-162 575,-162"/>
<text text-anchor="middle" x="638.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1067" class="cluster">
<title>cluster_system_cpu07_mmu_dtb</title>
<g id="a_clust1067"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-154C742,-154 885,-154 885,-154 891,-154 897,-160 897,-166 897,-166 897,-286 897,-286 897,-292 891,-298 885,-298 885,-298 742,-298 742,-298 736,-298 730,-292 730,-286 730,-286 730,-166 730,-166 730,-160 736,-154 742,-154"/>
<text text-anchor="middle" x="813.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1068" class="cluster">
<title>cluster_system_cpu07_mmu_dtb_walker</title>
<g id="a_clust1068"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-162C750,-162 877,-162 877,-162 883,-162 889,-168 889,-174 889,-174 889,-240 889,-240 889,-246 883,-252 877,-252 877,-252 750,-252 750,-252 744,-252 738,-246 738,-240 738,-240 738,-174 738,-174 738,-168 744,-162 750,-162"/>
<text text-anchor="middle" x="813.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1187" class="cluster">
<title>cluster_system_cpu07_icache</title>
<g id="a_clust1187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu07.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M317,-32C317,-32 479,-32 479,-32 485,-32 491,-38 491,-44 491,-44 491,-110 491,-110 491,-116 485,-122 479,-122 479,-122 317,-122 317,-122 311,-122 305,-116 305,-110 305,-110 305,-44 305,-44 305,-38 311,-32 317,-32"/>
<text text-anchor="middle" x="398" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="398" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1193" class="cluster">
<title>cluster_system_cpu07_dcache</title>
<g id="a_clust1193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu07.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-110 246,-110 246,-116 240,-122 234,-122 234,-122 72,-122 72,-122 66,-122 60,-116 60,-110 60,-110 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1199" class="cluster">
<title>cluster_system_cpu07_itb_walker_cache</title>
<g id="a_clust1199"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu07.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-110 711,-110 711,-116 705,-122 699,-122 699,-122 537,-122 537,-122 531,-122 525,-116 525,-110 525,-110 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1205" class="cluster">
<title>cluster_system_cpu07_dtb_walker_cache</title>
<g id="a_clust1205"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu07.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-110 905,-110 905,-116 899,-122 893,-122 893,-122 731,-122 731,-122 725,-122 719,-116 719,-110 719,-110 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1211" class="cluster">
<title>cluster_system_cpu07_interrupts</title>
<g id="a_clust1211"><a xlink:title="clk_domain=system.cpu07.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-162C250,-162 527,-162 527,-162 533,-162 539,-168 539,-174 539,-174 539,-240 539,-240 539,-246 533,-252 527,-252 527,-252 250,-252 250,-252 244,-252 238,-246 238,-240 238,-240 238,-174 238,-174 238,-168 244,-162 250,-162"/>
<text text-anchor="middle" x="388.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1213" class="cluster">
<title>cluster_system_cpu08</title>
<g id="a_clust1213"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu08.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu08.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu08.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=8&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu08.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu08.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu08.interrupts&#10;isa=system.cpu08.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu08.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu08.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu08.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-378 1810,-378 1810,-384 1804,-390 1798,-390 1798,-390 933,-390 933,-390 927,-390 921,-384 921,-378 921,-378 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu08 </text>
<text text-anchor="middle" x="1365.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1214" class="cluster">
<title>cluster_system_cpu08_mmu</title>
<g id="a_clust1214"><a xlink:title="dtb=system.cpu08.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu08.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-146C1456,-146 1790,-146 1790,-146 1796,-146 1802,-152 1802,-158 1802,-158 1802,-332 1802,-332 1802,-338 1796,-344 1790,-344 1790,-344 1456,-344 1456,-344 1450,-344 1444,-338 1444,-332 1444,-332 1444,-158 1444,-158 1444,-152 1450,-146 1456,-146"/>
<text text-anchor="middle" x="1623" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1215" class="cluster">
<title>cluster_system_cpu08_mmu_itb</title>
<g id="a_clust1215"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-154C1464,-154 1607,-154 1607,-154 1613,-154 1619,-160 1619,-166 1619,-166 1619,-286 1619,-286 1619,-292 1613,-298 1607,-298 1607,-298 1464,-298 1464,-298 1458,-298 1452,-292 1452,-286 1452,-286 1452,-166 1452,-166 1452,-160 1458,-154 1464,-154"/>
<text text-anchor="middle" x="1535.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1216" class="cluster">
<title>cluster_system_cpu08_mmu_itb_walker</title>
<g id="a_clust1216"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-162C1472,-162 1599,-162 1599,-162 1605,-162 1611,-168 1611,-174 1611,-174 1611,-240 1611,-240 1611,-246 1605,-252 1599,-252 1599,-252 1472,-252 1472,-252 1466,-252 1460,-246 1460,-240 1460,-240 1460,-174 1460,-174 1460,-168 1466,-162 1472,-162"/>
<text text-anchor="middle" x="1535.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1218" class="cluster">
<title>cluster_system_cpu08_mmu_dtb</title>
<g id="a_clust1218"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-154C1639,-154 1782,-154 1782,-154 1788,-154 1794,-160 1794,-166 1794,-166 1794,-286 1794,-286 1794,-292 1788,-298 1782,-298 1782,-298 1639,-298 1639,-298 1633,-298 1627,-292 1627,-286 1627,-286 1627,-166 1627,-166 1627,-160 1633,-154 1639,-154"/>
<text text-anchor="middle" x="1710.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1219" class="cluster">
<title>cluster_system_cpu08_mmu_dtb_walker</title>
<g id="a_clust1219"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-162C1647,-162 1774,-162 1774,-162 1780,-162 1786,-168 1786,-174 1786,-174 1786,-240 1786,-240 1786,-246 1780,-252 1774,-252 1774,-252 1647,-252 1647,-252 1641,-252 1635,-246 1635,-240 1635,-240 1635,-174 1635,-174 1635,-168 1641,-162 1647,-162"/>
<text text-anchor="middle" x="1710.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1338" class="cluster">
<title>cluster_system_cpu08_icache</title>
<g id="a_clust1338"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu08.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1214,-32C1214,-32 1376,-32 1376,-32 1382,-32 1388,-38 1388,-44 1388,-44 1388,-110 1388,-110 1388,-116 1382,-122 1376,-122 1376,-122 1214,-122 1214,-122 1208,-122 1202,-116 1202,-110 1202,-110 1202,-44 1202,-44 1202,-38 1208,-32 1214,-32"/>
<text text-anchor="middle" x="1295" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1295" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1344" class="cluster">
<title>cluster_system_cpu08_dcache</title>
<g id="a_clust1344"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu08.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-110 1143,-110 1143,-116 1137,-122 1131,-122 1131,-122 969,-122 969,-122 963,-122 957,-116 957,-110 957,-110 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1350" class="cluster">
<title>cluster_system_cpu08_itb_walker_cache</title>
<g id="a_clust1350"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu08.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-110 1608,-110 1608,-116 1602,-122 1596,-122 1596,-122 1434,-122 1434,-122 1428,-122 1422,-116 1422,-110 1422,-110 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1356" class="cluster">
<title>cluster_system_cpu08_dtb_walker_cache</title>
<g id="a_clust1356"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu08.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-110 1802,-110 1802,-116 1796,-122 1790,-122 1790,-122 1628,-122 1628,-122 1622,-122 1616,-116 1616,-110 1616,-110 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1362" class="cluster">
<title>cluster_system_cpu08_interrupts</title>
<g id="a_clust1362"><a xlink:title="clk_domain=system.cpu08.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-162C1147,-162 1424,-162 1424,-162 1430,-162 1436,-168 1436,-174 1436,-174 1436,-240 1436,-240 1436,-246 1430,-252 1424,-252 1424,-252 1147,-252 1147,-252 1141,-252 1135,-246 1135,-240 1135,-240 1135,-174 1135,-174 1135,-168 1141,-162 1147,-162"/>
<text text-anchor="middle" x="1285.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1364" class="cluster">
<title>cluster_system_cpu09</title>
<g id="a_clust1364"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu09.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu09.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu09.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=9&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu09.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu09.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu09.interrupts&#10;isa=system.cpu09.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu09.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu09.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu09.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1830,-24C1830,-24 2695,-24 2695,-24 2701,-24 2707,-30 2707,-36 2707,-36 2707,-378 2707,-378 2707,-384 2701,-390 2695,-390 2695,-390 1830,-390 1830,-390 1824,-390 1818,-384 1818,-378 1818,-378 1818,-36 1818,-36 1818,-30 1824,-24 1830,-24"/>
<text text-anchor="middle" x="2262.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu09 </text>
<text text-anchor="middle" x="2262.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1365" class="cluster">
<title>cluster_system_cpu09_mmu</title>
<g id="a_clust1365"><a xlink:title="dtb=system.cpu09.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu09.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2353,-146C2353,-146 2687,-146 2687,-146 2693,-146 2699,-152 2699,-158 2699,-158 2699,-332 2699,-332 2699,-338 2693,-344 2687,-344 2687,-344 2353,-344 2353,-344 2347,-344 2341,-338 2341,-332 2341,-332 2341,-158 2341,-158 2341,-152 2347,-146 2353,-146"/>
<text text-anchor="middle" x="2520" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2520" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1366" class="cluster">
<title>cluster_system_cpu09_mmu_itb</title>
<g id="a_clust1366"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2361,-154C2361,-154 2504,-154 2504,-154 2510,-154 2516,-160 2516,-166 2516,-166 2516,-286 2516,-286 2516,-292 2510,-298 2504,-298 2504,-298 2361,-298 2361,-298 2355,-298 2349,-292 2349,-286 2349,-286 2349,-166 2349,-166 2349,-160 2355,-154 2361,-154"/>
<text text-anchor="middle" x="2432.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2432.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1367" class="cluster">
<title>cluster_system_cpu09_mmu_itb_walker</title>
<g id="a_clust1367"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2369,-162C2369,-162 2496,-162 2496,-162 2502,-162 2508,-168 2508,-174 2508,-174 2508,-240 2508,-240 2508,-246 2502,-252 2496,-252 2496,-252 2369,-252 2369,-252 2363,-252 2357,-246 2357,-240 2357,-240 2357,-174 2357,-174 2357,-168 2363,-162 2369,-162"/>
<text text-anchor="middle" x="2432.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1369" class="cluster">
<title>cluster_system_cpu09_mmu_dtb</title>
<g id="a_clust1369"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2536,-154C2536,-154 2679,-154 2679,-154 2685,-154 2691,-160 2691,-166 2691,-166 2691,-286 2691,-286 2691,-292 2685,-298 2679,-298 2679,-298 2536,-298 2536,-298 2530,-298 2524,-292 2524,-286 2524,-286 2524,-166 2524,-166 2524,-160 2530,-154 2536,-154"/>
<text text-anchor="middle" x="2607.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2607.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1370" class="cluster">
<title>cluster_system_cpu09_mmu_dtb_walker</title>
<g id="a_clust1370"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2544,-162C2544,-162 2671,-162 2671,-162 2677,-162 2683,-168 2683,-174 2683,-174 2683,-240 2683,-240 2683,-246 2677,-252 2671,-252 2671,-252 2544,-252 2544,-252 2538,-252 2532,-246 2532,-240 2532,-240 2532,-174 2532,-174 2532,-168 2538,-162 2544,-162"/>
<text text-anchor="middle" x="2607.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2607.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1489" class="cluster">
<title>cluster_system_cpu09_icache</title>
<g id="a_clust1489"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu09.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2086,-32C2086,-32 2248,-32 2248,-32 2254,-32 2260,-38 2260,-44 2260,-44 2260,-110 2260,-110 2260,-116 2254,-122 2248,-122 2248,-122 2086,-122 2086,-122 2080,-122 2074,-116 2074,-110 2074,-110 2074,-44 2074,-44 2074,-38 2080,-32 2086,-32"/>
<text text-anchor="middle" x="2167" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2167" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1495" class="cluster">
<title>cluster_system_cpu09_dcache</title>
<g id="a_clust1495"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu09.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1866,-32C1866,-32 2028,-32 2028,-32 2034,-32 2040,-38 2040,-44 2040,-44 2040,-110 2040,-110 2040,-116 2034,-122 2028,-122 2028,-122 1866,-122 1866,-122 1860,-122 1854,-116 1854,-110 1854,-110 1854,-44 1854,-44 1854,-38 1860,-32 1866,-32"/>
<text text-anchor="middle" x="1947" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1947" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1501" class="cluster">
<title>cluster_system_cpu09_itb_walker_cache</title>
<g id="a_clust1501"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu09.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2331,-32C2331,-32 2493,-32 2493,-32 2499,-32 2505,-38 2505,-44 2505,-44 2505,-110 2505,-110 2505,-116 2499,-122 2493,-122 2493,-122 2331,-122 2331,-122 2325,-122 2319,-116 2319,-110 2319,-110 2319,-44 2319,-44 2319,-38 2325,-32 2331,-32"/>
<text text-anchor="middle" x="2412" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2412" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1507" class="cluster">
<title>cluster_system_cpu09_dtb_walker_cache</title>
<g id="a_clust1507"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu09.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2525,-32C2525,-32 2687,-32 2687,-32 2693,-32 2699,-38 2699,-44 2699,-44 2699,-110 2699,-110 2699,-116 2693,-122 2687,-122 2687,-122 2525,-122 2525,-122 2519,-122 2513,-116 2513,-110 2513,-110 2513,-44 2513,-44 2513,-38 2519,-32 2525,-32"/>
<text text-anchor="middle" x="2606" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2606" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1513" class="cluster">
<title>cluster_system_cpu09_interrupts</title>
<g id="a_clust1513"><a xlink:title="clk_domain=system.cpu09.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2044,-162C2044,-162 2321,-162 2321,-162 2327,-162 2333,-168 2333,-174 2333,-174 2333,-240 2333,-240 2333,-246 2327,-252 2321,-252 2321,-252 2044,-252 2044,-252 2038,-252 2032,-246 2032,-240 2032,-240 2032,-174 2032,-174 2032,-168 2038,-162 2044,-162"/>
<text text-anchor="middle" x="2182.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2182.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1515" class="cluster">
<title>cluster_system_cpu10</title>
<g id="a_clust1515"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu10.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu10.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu10.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=10&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu10.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu10.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu10.interrupts&#10;isa=system.cpu10.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu10.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu10.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu10.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2727,-24C2727,-24 3592,-24 3592,-24 3598,-24 3604,-30 3604,-36 3604,-36 3604,-378 3604,-378 3604,-384 3598,-390 3592,-390 3592,-390 2727,-390 2727,-390 2721,-390 2715,-384 2715,-378 2715,-378 2715,-36 2715,-36 2715,-30 2721,-24 2727,-24"/>
<text text-anchor="middle" x="3159.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu10 </text>
<text text-anchor="middle" x="3159.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1516" class="cluster">
<title>cluster_system_cpu10_mmu</title>
<g id="a_clust1516"><a xlink:title="dtb=system.cpu10.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu10.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3250,-146C3250,-146 3584,-146 3584,-146 3590,-146 3596,-152 3596,-158 3596,-158 3596,-332 3596,-332 3596,-338 3590,-344 3584,-344 3584,-344 3250,-344 3250,-344 3244,-344 3238,-338 3238,-332 3238,-332 3238,-158 3238,-158 3238,-152 3244,-146 3250,-146"/>
<text text-anchor="middle" x="3417" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3417" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1517" class="cluster">
<title>cluster_system_cpu10_mmu_itb</title>
<g id="a_clust1517"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3258,-154C3258,-154 3401,-154 3401,-154 3407,-154 3413,-160 3413,-166 3413,-166 3413,-286 3413,-286 3413,-292 3407,-298 3401,-298 3401,-298 3258,-298 3258,-298 3252,-298 3246,-292 3246,-286 3246,-286 3246,-166 3246,-166 3246,-160 3252,-154 3258,-154"/>
<text text-anchor="middle" x="3329.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3329.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1518" class="cluster">
<title>cluster_system_cpu10_mmu_itb_walker</title>
<g id="a_clust1518"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3266,-162C3266,-162 3393,-162 3393,-162 3399,-162 3405,-168 3405,-174 3405,-174 3405,-240 3405,-240 3405,-246 3399,-252 3393,-252 3393,-252 3266,-252 3266,-252 3260,-252 3254,-246 3254,-240 3254,-240 3254,-174 3254,-174 3254,-168 3260,-162 3266,-162"/>
<text text-anchor="middle" x="3329.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3329.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1520" class="cluster">
<title>cluster_system_cpu10_mmu_dtb</title>
<g id="a_clust1520"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3433,-154C3433,-154 3576,-154 3576,-154 3582,-154 3588,-160 3588,-166 3588,-166 3588,-286 3588,-286 3588,-292 3582,-298 3576,-298 3576,-298 3433,-298 3433,-298 3427,-298 3421,-292 3421,-286 3421,-286 3421,-166 3421,-166 3421,-160 3427,-154 3433,-154"/>
<text text-anchor="middle" x="3504.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3504.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1521" class="cluster">
<title>cluster_system_cpu10_mmu_dtb_walker</title>
<g id="a_clust1521"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3441,-162C3441,-162 3568,-162 3568,-162 3574,-162 3580,-168 3580,-174 3580,-174 3580,-240 3580,-240 3580,-246 3574,-252 3568,-252 3568,-252 3441,-252 3441,-252 3435,-252 3429,-246 3429,-240 3429,-240 3429,-174 3429,-174 3429,-168 3435,-162 3441,-162"/>
<text text-anchor="middle" x="3504.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3504.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1640" class="cluster">
<title>cluster_system_cpu10_icache</title>
<g id="a_clust1640"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu10.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2983,-32C2983,-32 3145,-32 3145,-32 3151,-32 3157,-38 3157,-44 3157,-44 3157,-110 3157,-110 3157,-116 3151,-122 3145,-122 3145,-122 2983,-122 2983,-122 2977,-122 2971,-116 2971,-110 2971,-110 2971,-44 2971,-44 2971,-38 2977,-32 2983,-32"/>
<text text-anchor="middle" x="3064" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3064" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1646" class="cluster">
<title>cluster_system_cpu10_dcache</title>
<g id="a_clust1646"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu10.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2763,-32C2763,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-110 2937,-110 2937,-116 2931,-122 2925,-122 2925,-122 2763,-122 2763,-122 2757,-122 2751,-116 2751,-110 2751,-110 2751,-44 2751,-44 2751,-38 2757,-32 2763,-32"/>
<text text-anchor="middle" x="2844" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2844" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1652" class="cluster">
<title>cluster_system_cpu10_itb_walker_cache</title>
<g id="a_clust1652"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu10.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3228,-32C3228,-32 3390,-32 3390,-32 3396,-32 3402,-38 3402,-44 3402,-44 3402,-110 3402,-110 3402,-116 3396,-122 3390,-122 3390,-122 3228,-122 3228,-122 3222,-122 3216,-116 3216,-110 3216,-110 3216,-44 3216,-44 3216,-38 3222,-32 3228,-32"/>
<text text-anchor="middle" x="3309" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3309" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1658" class="cluster">
<title>cluster_system_cpu10_dtb_walker_cache</title>
<g id="a_clust1658"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu10.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3422,-32C3422,-32 3584,-32 3584,-32 3590,-32 3596,-38 3596,-44 3596,-44 3596,-110 3596,-110 3596,-116 3590,-122 3584,-122 3584,-122 3422,-122 3422,-122 3416,-122 3410,-116 3410,-110 3410,-110 3410,-44 3410,-44 3410,-38 3416,-32 3422,-32"/>
<text text-anchor="middle" x="3503" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3503" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1664" class="cluster">
<title>cluster_system_cpu10_interrupts</title>
<g id="a_clust1664"><a xlink:title="clk_domain=system.cpu10.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2941,-162C2941,-162 3218,-162 3218,-162 3224,-162 3230,-168 3230,-174 3230,-174 3230,-240 3230,-240 3230,-246 3224,-252 3218,-252 3218,-252 2941,-252 2941,-252 2935,-252 2929,-246 2929,-240 2929,-240 2929,-174 2929,-174 2929,-168 2935,-162 2941,-162"/>
<text text-anchor="middle" x="3079.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3079.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1666" class="cluster">
<title>cluster_system_cpu11</title>
<g id="a_clust1666"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu11.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu11.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu11.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=11&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu11.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu11.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu11.interrupts&#10;isa=system.cpu11.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu11.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu11.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu11.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3624,-24C3624,-24 4489,-24 4489,-24 4495,-24 4501,-30 4501,-36 4501,-36 4501,-378 4501,-378 4501,-384 4495,-390 4489,-390 4489,-390 3624,-390 3624,-390 3618,-390 3612,-384 3612,-378 3612,-378 3612,-36 3612,-36 3612,-30 3618,-24 3624,-24"/>
<text text-anchor="middle" x="4056.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu11 </text>
<text text-anchor="middle" x="4056.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1667" class="cluster">
<title>cluster_system_cpu11_mmu</title>
<g id="a_clust1667"><a xlink:title="dtb=system.cpu11.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu11.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4147,-146C4147,-146 4481,-146 4481,-146 4487,-146 4493,-152 4493,-158 4493,-158 4493,-332 4493,-332 4493,-338 4487,-344 4481,-344 4481,-344 4147,-344 4147,-344 4141,-344 4135,-338 4135,-332 4135,-332 4135,-158 4135,-158 4135,-152 4141,-146 4147,-146"/>
<text text-anchor="middle" x="4314" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4314" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1668" class="cluster">
<title>cluster_system_cpu11_mmu_itb</title>
<g id="a_clust1668"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4155,-154C4155,-154 4298,-154 4298,-154 4304,-154 4310,-160 4310,-166 4310,-166 4310,-286 4310,-286 4310,-292 4304,-298 4298,-298 4298,-298 4155,-298 4155,-298 4149,-298 4143,-292 4143,-286 4143,-286 4143,-166 4143,-166 4143,-160 4149,-154 4155,-154"/>
<text text-anchor="middle" x="4226.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4226.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1669" class="cluster">
<title>cluster_system_cpu11_mmu_itb_walker</title>
<g id="a_clust1669"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4163,-162C4163,-162 4290,-162 4290,-162 4296,-162 4302,-168 4302,-174 4302,-174 4302,-240 4302,-240 4302,-246 4296,-252 4290,-252 4290,-252 4163,-252 4163,-252 4157,-252 4151,-246 4151,-240 4151,-240 4151,-174 4151,-174 4151,-168 4157,-162 4163,-162"/>
<text text-anchor="middle" x="4226.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4226.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1671" class="cluster">
<title>cluster_system_cpu11_mmu_dtb</title>
<g id="a_clust1671"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4330,-154C4330,-154 4473,-154 4473,-154 4479,-154 4485,-160 4485,-166 4485,-166 4485,-286 4485,-286 4485,-292 4479,-298 4473,-298 4473,-298 4330,-298 4330,-298 4324,-298 4318,-292 4318,-286 4318,-286 4318,-166 4318,-166 4318,-160 4324,-154 4330,-154"/>
<text text-anchor="middle" x="4401.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4401.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1672" class="cluster">
<title>cluster_system_cpu11_mmu_dtb_walker</title>
<g id="a_clust1672"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4338,-162C4338,-162 4465,-162 4465,-162 4471,-162 4477,-168 4477,-174 4477,-174 4477,-240 4477,-240 4477,-246 4471,-252 4465,-252 4465,-252 4338,-252 4338,-252 4332,-252 4326,-246 4326,-240 4326,-240 4326,-174 4326,-174 4326,-168 4332,-162 4338,-162"/>
<text text-anchor="middle" x="4401.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4401.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1791" class="cluster">
<title>cluster_system_cpu11_icache</title>
<g id="a_clust1791"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu11.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3880,-32C3880,-32 4042,-32 4042,-32 4048,-32 4054,-38 4054,-44 4054,-44 4054,-110 4054,-110 4054,-116 4048,-122 4042,-122 4042,-122 3880,-122 3880,-122 3874,-122 3868,-116 3868,-110 3868,-110 3868,-44 3868,-44 3868,-38 3874,-32 3880,-32"/>
<text text-anchor="middle" x="3961" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3961" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1797" class="cluster">
<title>cluster_system_cpu11_dcache</title>
<g id="a_clust1797"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu11.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3660,-32C3660,-32 3822,-32 3822,-32 3828,-32 3834,-38 3834,-44 3834,-44 3834,-110 3834,-110 3834,-116 3828,-122 3822,-122 3822,-122 3660,-122 3660,-122 3654,-122 3648,-116 3648,-110 3648,-110 3648,-44 3648,-44 3648,-38 3654,-32 3660,-32"/>
<text text-anchor="middle" x="3741" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3741" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1803" class="cluster">
<title>cluster_system_cpu11_itb_walker_cache</title>
<g id="a_clust1803"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu11.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4125,-32C4125,-32 4287,-32 4287,-32 4293,-32 4299,-38 4299,-44 4299,-44 4299,-110 4299,-110 4299,-116 4293,-122 4287,-122 4287,-122 4125,-122 4125,-122 4119,-122 4113,-116 4113,-110 4113,-110 4113,-44 4113,-44 4113,-38 4119,-32 4125,-32"/>
<text text-anchor="middle" x="4206" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4206" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1809" class="cluster">
<title>cluster_system_cpu11_dtb_walker_cache</title>
<g id="a_clust1809"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu11.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4319,-32C4319,-32 4481,-32 4481,-32 4487,-32 4493,-38 4493,-44 4493,-44 4493,-110 4493,-110 4493,-116 4487,-122 4481,-122 4481,-122 4319,-122 4319,-122 4313,-122 4307,-116 4307,-110 4307,-110 4307,-44 4307,-44 4307,-38 4313,-32 4319,-32"/>
<text text-anchor="middle" x="4400" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4400" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1815" class="cluster">
<title>cluster_system_cpu11_interrupts</title>
<g id="a_clust1815"><a xlink:title="clk_domain=system.cpu11.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3838,-162C3838,-162 4115,-162 4115,-162 4121,-162 4127,-168 4127,-174 4127,-174 4127,-240 4127,-240 4127,-246 4121,-252 4115,-252 4115,-252 3838,-252 3838,-252 3832,-252 3826,-246 3826,-240 3826,-240 3826,-174 3826,-174 3826,-168 3832,-162 3838,-162"/>
<text text-anchor="middle" x="3976.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3976.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1817" class="cluster">
<title>cluster_system_cpu12</title>
<g id="a_clust1817"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu12.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu12.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu12.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=12&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu12.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu12.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu12.interrupts&#10;isa=system.cpu12.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu12.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu12.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu12.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4521,-24C4521,-24 5386,-24 5386,-24 5392,-24 5398,-30 5398,-36 5398,-36 5398,-378 5398,-378 5398,-384 5392,-390 5386,-390 5386,-390 4521,-390 4521,-390 4515,-390 4509,-384 4509,-378 4509,-378 4509,-36 4509,-36 4509,-30 4515,-24 4521,-24"/>
<text text-anchor="middle" x="4953.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu12 </text>
<text text-anchor="middle" x="4953.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1818" class="cluster">
<title>cluster_system_cpu12_mmu</title>
<g id="a_clust1818"><a xlink:title="dtb=system.cpu12.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu12.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5044,-146C5044,-146 5378,-146 5378,-146 5384,-146 5390,-152 5390,-158 5390,-158 5390,-332 5390,-332 5390,-338 5384,-344 5378,-344 5378,-344 5044,-344 5044,-344 5038,-344 5032,-338 5032,-332 5032,-332 5032,-158 5032,-158 5032,-152 5038,-146 5044,-146"/>
<text text-anchor="middle" x="5211" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5211" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1819" class="cluster">
<title>cluster_system_cpu12_mmu_itb</title>
<g id="a_clust1819"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5052,-154C5052,-154 5195,-154 5195,-154 5201,-154 5207,-160 5207,-166 5207,-166 5207,-286 5207,-286 5207,-292 5201,-298 5195,-298 5195,-298 5052,-298 5052,-298 5046,-298 5040,-292 5040,-286 5040,-286 5040,-166 5040,-166 5040,-160 5046,-154 5052,-154"/>
<text text-anchor="middle" x="5123.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5123.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1820" class="cluster">
<title>cluster_system_cpu12_mmu_itb_walker</title>
<g id="a_clust1820"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5060,-162C5060,-162 5187,-162 5187,-162 5193,-162 5199,-168 5199,-174 5199,-174 5199,-240 5199,-240 5199,-246 5193,-252 5187,-252 5187,-252 5060,-252 5060,-252 5054,-252 5048,-246 5048,-240 5048,-240 5048,-174 5048,-174 5048,-168 5054,-162 5060,-162"/>
<text text-anchor="middle" x="5123.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5123.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1822" class="cluster">
<title>cluster_system_cpu12_mmu_dtb</title>
<g id="a_clust1822"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5227,-154C5227,-154 5370,-154 5370,-154 5376,-154 5382,-160 5382,-166 5382,-166 5382,-286 5382,-286 5382,-292 5376,-298 5370,-298 5370,-298 5227,-298 5227,-298 5221,-298 5215,-292 5215,-286 5215,-286 5215,-166 5215,-166 5215,-160 5221,-154 5227,-154"/>
<text text-anchor="middle" x="5298.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5298.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1823" class="cluster">
<title>cluster_system_cpu12_mmu_dtb_walker</title>
<g id="a_clust1823"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5235,-162C5235,-162 5362,-162 5362,-162 5368,-162 5374,-168 5374,-174 5374,-174 5374,-240 5374,-240 5374,-246 5368,-252 5362,-252 5362,-252 5235,-252 5235,-252 5229,-252 5223,-246 5223,-240 5223,-240 5223,-174 5223,-174 5223,-168 5229,-162 5235,-162"/>
<text text-anchor="middle" x="5298.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5298.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1942" class="cluster">
<title>cluster_system_cpu12_icache</title>
<g id="a_clust1942"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu12.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4802,-32C4802,-32 4964,-32 4964,-32 4970,-32 4976,-38 4976,-44 4976,-44 4976,-110 4976,-110 4976,-116 4970,-122 4964,-122 4964,-122 4802,-122 4802,-122 4796,-122 4790,-116 4790,-110 4790,-110 4790,-44 4790,-44 4790,-38 4796,-32 4802,-32"/>
<text text-anchor="middle" x="4883" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4883" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1948" class="cluster">
<title>cluster_system_cpu12_dcache</title>
<g id="a_clust1948"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu12.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4557,-32C4557,-32 4719,-32 4719,-32 4725,-32 4731,-38 4731,-44 4731,-44 4731,-110 4731,-110 4731,-116 4725,-122 4719,-122 4719,-122 4557,-122 4557,-122 4551,-122 4545,-116 4545,-110 4545,-110 4545,-44 4545,-44 4545,-38 4551,-32 4557,-32"/>
<text text-anchor="middle" x="4638" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4638" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1954" class="cluster">
<title>cluster_system_cpu12_itb_walker_cache</title>
<g id="a_clust1954"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu12.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5022,-32C5022,-32 5184,-32 5184,-32 5190,-32 5196,-38 5196,-44 5196,-44 5196,-110 5196,-110 5196,-116 5190,-122 5184,-122 5184,-122 5022,-122 5022,-122 5016,-122 5010,-116 5010,-110 5010,-110 5010,-44 5010,-44 5010,-38 5016,-32 5022,-32"/>
<text text-anchor="middle" x="5103" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5103" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1960" class="cluster">
<title>cluster_system_cpu12_dtb_walker_cache</title>
<g id="a_clust1960"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu12.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5216,-32C5216,-32 5378,-32 5378,-32 5384,-32 5390,-38 5390,-44 5390,-44 5390,-110 5390,-110 5390,-116 5384,-122 5378,-122 5378,-122 5216,-122 5216,-122 5210,-122 5204,-116 5204,-110 5204,-110 5204,-44 5204,-44 5204,-38 5210,-32 5216,-32"/>
<text text-anchor="middle" x="5297" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5297" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1966" class="cluster">
<title>cluster_system_cpu12_interrupts</title>
<g id="a_clust1966"><a xlink:title="clk_domain=system.cpu12.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4735,-162C4735,-162 5012,-162 5012,-162 5018,-162 5024,-168 5024,-174 5024,-174 5024,-240 5024,-240 5024,-246 5018,-252 5012,-252 5012,-252 4735,-252 4735,-252 4729,-252 4723,-246 4723,-240 4723,-240 4723,-174 4723,-174 4723,-168 4729,-162 4735,-162"/>
<text text-anchor="middle" x="4873.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4873.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1968" class="cluster">
<title>cluster_system_cpu13</title>
<g id="a_clust1968"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu13.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu13.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu13.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=13&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu13.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu13.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu13.interrupts&#10;isa=system.cpu13.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu13.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu13.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu13.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5418,-24C5418,-24 6283,-24 6283,-24 6289,-24 6295,-30 6295,-36 6295,-36 6295,-378 6295,-378 6295,-384 6289,-390 6283,-390 6283,-390 5418,-390 5418,-390 5412,-390 5406,-384 5406,-378 5406,-378 5406,-36 5406,-36 5406,-30 5412,-24 5418,-24"/>
<text text-anchor="middle" x="5850.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu13 </text>
<text text-anchor="middle" x="5850.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1969" class="cluster">
<title>cluster_system_cpu13_mmu</title>
<g id="a_clust1969"><a xlink:title="dtb=system.cpu13.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu13.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5941,-146C5941,-146 6275,-146 6275,-146 6281,-146 6287,-152 6287,-158 6287,-158 6287,-332 6287,-332 6287,-338 6281,-344 6275,-344 6275,-344 5941,-344 5941,-344 5935,-344 5929,-338 5929,-332 5929,-332 5929,-158 5929,-158 5929,-152 5935,-146 5941,-146"/>
<text text-anchor="middle" x="6108" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6108" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1970" class="cluster">
<title>cluster_system_cpu13_mmu_itb</title>
<g id="a_clust1970"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5949,-154C5949,-154 6092,-154 6092,-154 6098,-154 6104,-160 6104,-166 6104,-166 6104,-286 6104,-286 6104,-292 6098,-298 6092,-298 6092,-298 5949,-298 5949,-298 5943,-298 5937,-292 5937,-286 5937,-286 5937,-166 5937,-166 5937,-160 5943,-154 5949,-154"/>
<text text-anchor="middle" x="6020.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6020.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1971" class="cluster">
<title>cluster_system_cpu13_mmu_itb_walker</title>
<g id="a_clust1971"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5957,-162C5957,-162 6084,-162 6084,-162 6090,-162 6096,-168 6096,-174 6096,-174 6096,-240 6096,-240 6096,-246 6090,-252 6084,-252 6084,-252 5957,-252 5957,-252 5951,-252 5945,-246 5945,-240 5945,-240 5945,-174 5945,-174 5945,-168 5951,-162 5957,-162"/>
<text text-anchor="middle" x="6020.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6020.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1973" class="cluster">
<title>cluster_system_cpu13_mmu_dtb</title>
<g id="a_clust1973"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6124,-154C6124,-154 6267,-154 6267,-154 6273,-154 6279,-160 6279,-166 6279,-166 6279,-286 6279,-286 6279,-292 6273,-298 6267,-298 6267,-298 6124,-298 6124,-298 6118,-298 6112,-292 6112,-286 6112,-286 6112,-166 6112,-166 6112,-160 6118,-154 6124,-154"/>
<text text-anchor="middle" x="6195.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6195.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1974" class="cluster">
<title>cluster_system_cpu13_mmu_dtb_walker</title>
<g id="a_clust1974"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6132,-162C6132,-162 6259,-162 6259,-162 6265,-162 6271,-168 6271,-174 6271,-174 6271,-240 6271,-240 6271,-246 6265,-252 6259,-252 6259,-252 6132,-252 6132,-252 6126,-252 6120,-246 6120,-240 6120,-240 6120,-174 6120,-174 6120,-168 6126,-162 6132,-162"/>
<text text-anchor="middle" x="6195.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6195.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust2093" class="cluster">
<title>cluster_system_cpu13_icache</title>
<g id="a_clust2093"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu13.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5674,-32C5674,-32 5836,-32 5836,-32 5842,-32 5848,-38 5848,-44 5848,-44 5848,-110 5848,-110 5848,-116 5842,-122 5836,-122 5836,-122 5674,-122 5674,-122 5668,-122 5662,-116 5662,-110 5662,-110 5662,-44 5662,-44 5662,-38 5668,-32 5674,-32"/>
<text text-anchor="middle" x="5755" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5755" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust2099" class="cluster">
<title>cluster_system_cpu13_dcache</title>
<g id="a_clust2099"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu13.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5454,-32C5454,-32 5616,-32 5616,-32 5622,-32 5628,-38 5628,-44 5628,-44 5628,-110 5628,-110 5628,-116 5622,-122 5616,-122 5616,-122 5454,-122 5454,-122 5448,-122 5442,-116 5442,-110 5442,-110 5442,-44 5442,-44 5442,-38 5448,-32 5454,-32"/>
<text text-anchor="middle" x="5535" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5535" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust2105" class="cluster">
<title>cluster_system_cpu13_itb_walker_cache</title>
<g id="a_clust2105"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu13.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5919,-32C5919,-32 6081,-32 6081,-32 6087,-32 6093,-38 6093,-44 6093,-44 6093,-110 6093,-110 6093,-116 6087,-122 6081,-122 6081,-122 5919,-122 5919,-122 5913,-122 5907,-116 5907,-110 5907,-110 5907,-44 5907,-44 5907,-38 5913,-32 5919,-32"/>
<text text-anchor="middle" x="6000" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6000" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust2111" class="cluster">
<title>cluster_system_cpu13_dtb_walker_cache</title>
<g id="a_clust2111"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu13.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6113,-32C6113,-32 6275,-32 6275,-32 6281,-32 6287,-38 6287,-44 6287,-44 6287,-110 6287,-110 6287,-116 6281,-122 6275,-122 6275,-122 6113,-122 6113,-122 6107,-122 6101,-116 6101,-110 6101,-110 6101,-44 6101,-44 6101,-38 6107,-32 6113,-32"/>
<text text-anchor="middle" x="6194" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6194" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust2117" class="cluster">
<title>cluster_system_cpu13_interrupts</title>
<g id="a_clust2117"><a xlink:title="clk_domain=system.cpu13.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5632,-162C5632,-162 5909,-162 5909,-162 5915,-162 5921,-168 5921,-174 5921,-174 5921,-240 5921,-240 5921,-246 5915,-252 5909,-252 5909,-252 5632,-252 5632,-252 5626,-252 5620,-246 5620,-240 5620,-240 5620,-174 5620,-174 5620,-168 5626,-162 5632,-162"/>
<text text-anchor="middle" x="5770.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5770.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust2119" class="cluster">
<title>cluster_system_cpu14</title>
<g id="a_clust2119"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu14.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu14.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu14.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=14&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu14.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu14.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu14.interrupts&#10;isa=system.cpu14.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu14.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu14.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu14.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6315,-24C6315,-24 7180,-24 7180,-24 7186,-24 7192,-30 7192,-36 7192,-36 7192,-378 7192,-378 7192,-384 7186,-390 7180,-390 7180,-390 6315,-390 6315,-390 6309,-390 6303,-384 6303,-378 6303,-378 6303,-36 6303,-36 6303,-30 6309,-24 6315,-24"/>
<text text-anchor="middle" x="6747.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu14 </text>
<text text-anchor="middle" x="6747.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust2120" class="cluster">
<title>cluster_system_cpu14_mmu</title>
<g id="a_clust2120"><a xlink:title="dtb=system.cpu14.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu14.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6838,-146C6838,-146 7172,-146 7172,-146 7178,-146 7184,-152 7184,-158 7184,-158 7184,-332 7184,-332 7184,-338 7178,-344 7172,-344 7172,-344 6838,-344 6838,-344 6832,-344 6826,-338 6826,-332 6826,-332 6826,-158 6826,-158 6826,-152 6832,-146 6838,-146"/>
<text text-anchor="middle" x="7005" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7005" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust2121" class="cluster">
<title>cluster_system_cpu14_mmu_itb</title>
<g id="a_clust2121"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6846,-154C6846,-154 6989,-154 6989,-154 6995,-154 7001,-160 7001,-166 7001,-166 7001,-286 7001,-286 7001,-292 6995,-298 6989,-298 6989,-298 6846,-298 6846,-298 6840,-298 6834,-292 6834,-286 6834,-286 6834,-166 6834,-166 6834,-160 6840,-154 6846,-154"/>
<text text-anchor="middle" x="6917.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6917.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust2122" class="cluster">
<title>cluster_system_cpu14_mmu_itb_walker</title>
<g id="a_clust2122"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6854,-162C6854,-162 6981,-162 6981,-162 6987,-162 6993,-168 6993,-174 6993,-174 6993,-240 6993,-240 6993,-246 6987,-252 6981,-252 6981,-252 6854,-252 6854,-252 6848,-252 6842,-246 6842,-240 6842,-240 6842,-174 6842,-174 6842,-168 6848,-162 6854,-162"/>
<text text-anchor="middle" x="6917.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6917.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust2124" class="cluster">
<title>cluster_system_cpu14_mmu_dtb</title>
<g id="a_clust2124"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7021,-154C7021,-154 7164,-154 7164,-154 7170,-154 7176,-160 7176,-166 7176,-166 7176,-286 7176,-286 7176,-292 7170,-298 7164,-298 7164,-298 7021,-298 7021,-298 7015,-298 7009,-292 7009,-286 7009,-286 7009,-166 7009,-166 7009,-160 7015,-154 7021,-154"/>
<text text-anchor="middle" x="7092.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7092.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust2125" class="cluster">
<title>cluster_system_cpu14_mmu_dtb_walker</title>
<g id="a_clust2125"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7029,-162C7029,-162 7156,-162 7156,-162 7162,-162 7168,-168 7168,-174 7168,-174 7168,-240 7168,-240 7168,-246 7162,-252 7156,-252 7156,-252 7029,-252 7029,-252 7023,-252 7017,-246 7017,-240 7017,-240 7017,-174 7017,-174 7017,-168 7023,-162 7029,-162"/>
<text text-anchor="middle" x="7092.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7092.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust2244" class="cluster">
<title>cluster_system_cpu14_icache</title>
<g id="a_clust2244"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu14.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6571,-32C6571,-32 6733,-32 6733,-32 6739,-32 6745,-38 6745,-44 6745,-44 6745,-110 6745,-110 6745,-116 6739,-122 6733,-122 6733,-122 6571,-122 6571,-122 6565,-122 6559,-116 6559,-110 6559,-110 6559,-44 6559,-44 6559,-38 6565,-32 6571,-32"/>
<text text-anchor="middle" x="6652" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6652" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust2250" class="cluster">
<title>cluster_system_cpu14_dcache</title>
<g id="a_clust2250"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu14.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6351,-32C6351,-32 6513,-32 6513,-32 6519,-32 6525,-38 6525,-44 6525,-44 6525,-110 6525,-110 6525,-116 6519,-122 6513,-122 6513,-122 6351,-122 6351,-122 6345,-122 6339,-116 6339,-110 6339,-110 6339,-44 6339,-44 6339,-38 6345,-32 6351,-32"/>
<text text-anchor="middle" x="6432" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6432" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust2256" class="cluster">
<title>cluster_system_cpu14_itb_walker_cache</title>
<g id="a_clust2256"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu14.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6816,-32C6816,-32 6978,-32 6978,-32 6984,-32 6990,-38 6990,-44 6990,-44 6990,-110 6990,-110 6990,-116 6984,-122 6978,-122 6978,-122 6816,-122 6816,-122 6810,-122 6804,-116 6804,-110 6804,-110 6804,-44 6804,-44 6804,-38 6810,-32 6816,-32"/>
<text text-anchor="middle" x="6897" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6897" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust2262" class="cluster">
<title>cluster_system_cpu14_dtb_walker_cache</title>
<g id="a_clust2262"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu14.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7010,-32C7010,-32 7172,-32 7172,-32 7178,-32 7184,-38 7184,-44 7184,-44 7184,-110 7184,-110 7184,-116 7178,-122 7172,-122 7172,-122 7010,-122 7010,-122 7004,-122 6998,-116 6998,-110 6998,-110 6998,-44 6998,-44 6998,-38 7004,-32 7010,-32"/>
<text text-anchor="middle" x="7091" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7091" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust2268" class="cluster">
<title>cluster_system_cpu14_interrupts</title>
<g id="a_clust2268"><a xlink:title="clk_domain=system.cpu14.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6529,-162C6529,-162 6806,-162 6806,-162 6812,-162 6818,-168 6818,-174 6818,-174 6818,-240 6818,-240 6818,-246 6812,-252 6806,-252 6806,-252 6529,-252 6529,-252 6523,-252 6517,-246 6517,-240 6517,-240 6517,-174 6517,-174 6517,-168 6523,-162 6529,-162"/>
<text text-anchor="middle" x="6667.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6667.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust2270" class="cluster">
<title>cluster_system_cpu15</title>
<g id="a_clust2270"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu15.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu15.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu15.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=15&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu15.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu15.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu15.interrupts&#10;isa=system.cpu15.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu15.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu15.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu15.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7212,-24C7212,-24 8077,-24 8077,-24 8083,-24 8089,-30 8089,-36 8089,-36 8089,-378 8089,-378 8089,-384 8083,-390 8077,-390 8077,-390 7212,-390 7212,-390 7206,-390 7200,-384 7200,-378 7200,-378 7200,-36 7200,-36 7200,-30 7206,-24 7212,-24"/>
<text text-anchor="middle" x="7644.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu15 </text>
<text text-anchor="middle" x="7644.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust2271" class="cluster">
<title>cluster_system_cpu15_mmu</title>
<g id="a_clust2271"><a xlink:title="dtb=system.cpu15.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu15.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7735,-146C7735,-146 8069,-146 8069,-146 8075,-146 8081,-152 8081,-158 8081,-158 8081,-332 8081,-332 8081,-338 8075,-344 8069,-344 8069,-344 7735,-344 7735,-344 7729,-344 7723,-338 7723,-332 7723,-332 7723,-158 7723,-158 7723,-152 7729,-146 7735,-146"/>
<text text-anchor="middle" x="7902" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7902" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust2272" class="cluster">
<title>cluster_system_cpu15_mmu_itb</title>
<g id="a_clust2272"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7743,-154C7743,-154 7886,-154 7886,-154 7892,-154 7898,-160 7898,-166 7898,-166 7898,-286 7898,-286 7898,-292 7892,-298 7886,-298 7886,-298 7743,-298 7743,-298 7737,-298 7731,-292 7731,-286 7731,-286 7731,-166 7731,-166 7731,-160 7737,-154 7743,-154"/>
<text text-anchor="middle" x="7814.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7814.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust2273" class="cluster">
<title>cluster_system_cpu15_mmu_itb_walker</title>
<g id="a_clust2273"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7751,-162C7751,-162 7878,-162 7878,-162 7884,-162 7890,-168 7890,-174 7890,-174 7890,-240 7890,-240 7890,-246 7884,-252 7878,-252 7878,-252 7751,-252 7751,-252 7745,-252 7739,-246 7739,-240 7739,-240 7739,-174 7739,-174 7739,-168 7745,-162 7751,-162"/>
<text text-anchor="middle" x="7814.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7814.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust2275" class="cluster">
<title>cluster_system_cpu15_mmu_dtb</title>
<g id="a_clust2275"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7918,-154C7918,-154 8061,-154 8061,-154 8067,-154 8073,-160 8073,-166 8073,-166 8073,-286 8073,-286 8073,-292 8067,-298 8061,-298 8061,-298 7918,-298 7918,-298 7912,-298 7906,-292 7906,-286 7906,-286 7906,-166 7906,-166 7906,-160 7912,-154 7918,-154"/>
<text text-anchor="middle" x="7989.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7989.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust2276" class="cluster">
<title>cluster_system_cpu15_mmu_dtb_walker</title>
<g id="a_clust2276"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7926,-162C7926,-162 8053,-162 8053,-162 8059,-162 8065,-168 8065,-174 8065,-174 8065,-240 8065,-240 8065,-246 8059,-252 8053,-252 8053,-252 7926,-252 7926,-252 7920,-252 7914,-246 7914,-240 7914,-240 7914,-174 7914,-174 7914,-168 7920,-162 7926,-162"/>
<text text-anchor="middle" x="7989.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7989.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust2395" class="cluster">
<title>cluster_system_cpu15_icache</title>
<g id="a_clust2395"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu15.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7468,-32C7468,-32 7630,-32 7630,-32 7636,-32 7642,-38 7642,-44 7642,-44 7642,-110 7642,-110 7642,-116 7636,-122 7630,-122 7630,-122 7468,-122 7468,-122 7462,-122 7456,-116 7456,-110 7456,-110 7456,-44 7456,-44 7456,-38 7462,-32 7468,-32"/>
<text text-anchor="middle" x="7549" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7549" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust2401" class="cluster">
<title>cluster_system_cpu15_dcache</title>
<g id="a_clust2401"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu15.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7248,-32C7248,-32 7410,-32 7410,-32 7416,-32 7422,-38 7422,-44 7422,-44 7422,-110 7422,-110 7422,-116 7416,-122 7410,-122 7410,-122 7248,-122 7248,-122 7242,-122 7236,-116 7236,-110 7236,-110 7236,-44 7236,-44 7236,-38 7242,-32 7248,-32"/>
<text text-anchor="middle" x="7329" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7329" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust2407" class="cluster">
<title>cluster_system_cpu15_itb_walker_cache</title>
<g id="a_clust2407"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu15.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7713,-32C7713,-32 7875,-32 7875,-32 7881,-32 7887,-38 7887,-44 7887,-44 7887,-110 7887,-110 7887,-116 7881,-122 7875,-122 7875,-122 7713,-122 7713,-122 7707,-122 7701,-116 7701,-110 7701,-110 7701,-44 7701,-44 7701,-38 7707,-32 7713,-32"/>
<text text-anchor="middle" x="7794" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7794" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust2413" class="cluster">
<title>cluster_system_cpu15_dtb_walker_cache</title>
<g id="a_clust2413"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu15.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7907,-32C7907,-32 8069,-32 8069,-32 8075,-32 8081,-38 8081,-44 8081,-44 8081,-110 8081,-110 8081,-116 8075,-122 8069,-122 8069,-122 7907,-122 7907,-122 7901,-122 7895,-116 7895,-110 7895,-110 7895,-44 7895,-44 7895,-38 7901,-32 7907,-32"/>
<text text-anchor="middle" x="7988" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7988" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust2419" class="cluster">
<title>cluster_system_cpu15_interrupts</title>
<g id="a_clust2419"><a xlink:title="clk_domain=system.cpu15.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7426,-162C7426,-162 7703,-162 7703,-162 7709,-162 7715,-168 7715,-174 7715,-174 7715,-240 7715,-240 7715,-246 7709,-252 7703,-252 7703,-252 7426,-252 7426,-252 7420,-252 7414,-246 7414,-240 7414,-240 7414,-174 7414,-174 7414,-168 7420,-162 7426,-162"/>
<text text-anchor="middle" x="7564.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7564.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust2425" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust2425"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M7433,-398C7433,-398 7669,-398 7669,-398 7675,-398 7681,-404 7681,-410 7681,-410 7681,-476 7681,-476 7681,-482 7675,-488 7669,-488 7669,-488 7433,-488 7433,-488 7427,-488 7421,-482 7421,-476 7421,-476 7421,-410 7421,-410 7421,-404 7427,-398 7433,-398"/>
<text text-anchor="middle" x="7551" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="7551" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust2428" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust2428"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=262144&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8185,-32C8185,-32 8347,-32 8347,-32 8353,-32 8359,-38 8359,-44 8359,-44 8359,-110 8359,-110 8359,-116 8353,-122 8347,-122 8347,-122 8185,-122 8185,-122 8179,-122 8173,-116 8173,-110 8173,-110 8173,-44 8173,-44 8173,-38 8179,-32 8185,-32"/>
<text text-anchor="middle" x="8266" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="8266" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2434" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust2434"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M8211,-162C8211,-162 8447,-162 8447,-162 8453,-162 8459,-168 8459,-174 8459,-174 8459,-240 8459,-240 8459,-246 8453,-252 8447,-252 8447,-252 8211,-252 8211,-252 8205,-252 8199,-246 8199,-240 8199,-240 8199,-174 8199,-174 8199,-168 8205,-162 8211,-162"/>
<text text-anchor="middle" x="8329" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="8329" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2437" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust2437"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8119,-162C8119,-162 8179,-162 8179,-162 8185,-162 8191,-168 8191,-174 8191,-174 8191,-240 8191,-240 8191,-246 8185,-252 8179,-252 8179,-252 8119,-252 8119,-252 8113,-252 8107,-246 8107,-240 8107,-240 8107,-174 8107,-174 8107,-168 8113,-162 8119,-162"/>
<text text-anchor="middle" x="8149" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="8149" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M7652.5,-572C7652.5,-572 7585.5,-572 7585.5,-572 7579.5,-572 7573.5,-566 7573.5,-560 7573.5,-560 7573.5,-548 7573.5,-548 7573.5,-542 7579.5,-536 7585.5,-536 7585.5,-536 7652.5,-536 7652.5,-536 7658.5,-536 7664.5,-542 7664.5,-548 7664.5,-548 7664.5,-560 7664.5,-560 7664.5,-566 7658.5,-572 7652.5,-572"/>
<text text-anchor="middle" x="7619" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node242" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7661,-442C7661,-442 7577,-442 7577,-442 7571,-442 7565,-436 7565,-430 7565,-430 7565,-418 7565,-418 7565,-412 7571,-406 7577,-406 7577,-406 7661,-406 7661,-406 7667,-406 7673,-412 7673,-418 7673,-418 7673,-430 7673,-430 7673,-436 7667,-442 7661,-442"/>
<text text-anchor="middle" x="7619" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M7619,-535.74C7619,-514.36 7619,-477.69 7619,-452.44"/>
<polygon fill="black" stroke="black" points="7622.5,-452.4 7619,-442.4 7615.5,-452.4 7622.5,-452.4"/>
</g>
<!-- system_cpu00_icache_port -->
<g id="node2" class="node">
<title>system_cpu00_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M14041,-206C14041,-206 13979,-206 13979,-206 13973,-206 13967,-200 13967,-194 13967,-194 13967,-182 13967,-182 13967,-176 13973,-170 13979,-170 13979,-170 14041,-170 14041,-170 14047,-170 14053,-176 14053,-182 14053,-182 14053,-194 14053,-194 14053,-200 14047,-206 14041,-206"/>
<text text-anchor="middle" x="14010" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu00_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu00_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14216.5,-76C14216.5,-76 14169.5,-76 14169.5,-76 14163.5,-76 14157.5,-70 14157.5,-64 14157.5,-64 14157.5,-52 14157.5,-52 14157.5,-46 14163.5,-40 14169.5,-40 14169.5,-40 14216.5,-40 14216.5,-40 14222.5,-40 14228.5,-46 14228.5,-52 14228.5,-52 14228.5,-64 14228.5,-64 14228.5,-70 14222.5,-76 14216.5,-76"/>
<text text-anchor="middle" x="14193" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side</title>
<path fill="none" stroke="black" d="M14026.8,-169.79C14035.69,-161.54 14047.19,-152.15 14059,-146 14095.34,-127.08 14114.35,-145.37 14148,-122 14161.41,-112.68 14172.23,-98.02 14179.9,-85.18"/>
<polygon fill="black" stroke="black" points="14183.06,-86.69 14184.91,-76.26 14176.96,-83.26 14183.06,-86.69"/>
</g>
<!-- system_cpu00_dcache_port -->
<g id="node3" class="node">
<title>system_cpu00_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M13936.5,-206C13936.5,-206 13869.5,-206 13869.5,-206 13863.5,-206 13857.5,-200 13857.5,-194 13857.5,-194 13857.5,-182 13857.5,-182 13857.5,-176 13863.5,-170 13869.5,-170 13869.5,-170 13936.5,-170 13936.5,-170 13942.5,-170 13948.5,-176 13948.5,-182 13948.5,-182 13948.5,-194 13948.5,-194 13948.5,-200 13942.5,-206 13936.5,-206"/>
<text text-anchor="middle" x="13903" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu00_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu00_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14022.5,-76C14022.5,-76 13975.5,-76 13975.5,-76 13969.5,-76 13963.5,-70 13963.5,-64 13963.5,-64 13963.5,-52 13963.5,-52 13963.5,-46 13969.5,-40 13975.5,-40 13975.5,-40 14022.5,-40 14022.5,-40 14028.5,-40 14034.5,-46 14034.5,-52 14034.5,-52 14034.5,-64 14034.5,-64 14034.5,-70 14028.5,-76 14022.5,-76"/>
<text text-anchor="middle" x="13999" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M13916.85,-169.78C13927.23,-156.78 13941.71,-138.42 13954,-122 13963.12,-109.83 13972.97,-96.11 13981.12,-84.58"/>
<polygon fill="black" stroke="black" points="13984.08,-86.45 13986.98,-76.26 13978.36,-82.42 13984.08,-86.45"/>
</g>
<!-- system_cpu00_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu00_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14438,-206C14438,-206 14408,-206 14408,-206 14402,-206 14396,-200 14396,-194 14396,-194 14396,-182 14396,-182 14396,-176 14402,-170 14408,-170 14408,-170 14438,-170 14438,-170 14444,-170 14450,-176 14450,-182 14450,-182 14450,-194 14450,-194 14450,-200 14444,-206 14438,-206"/>
<text text-anchor="middle" x="14423" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14418.5,-76C14418.5,-76 14371.5,-76 14371.5,-76 14365.5,-76 14359.5,-70 14359.5,-64 14359.5,-64 14359.5,-52 14359.5,-52 14359.5,-46 14365.5,-40 14371.5,-40 14371.5,-40 14418.5,-40 14418.5,-40 14424.5,-40 14430.5,-46 14430.5,-52 14430.5,-52 14430.5,-64 14430.5,-64 14430.5,-70 14424.5,-76 14418.5,-76"/>
<text text-anchor="middle" x="14395" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14419.22,-169.74C14414.55,-148.36 14406.53,-111.69 14401,-86.44"/>
<polygon fill="black" stroke="black" points="14404.36,-85.42 14398.81,-76.4 14397.52,-86.91 14404.36,-85.42"/>
</g>
<!-- system_cpu00_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu00_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14613,-206C14613,-206 14583,-206 14583,-206 14577,-206 14571,-200 14571,-194 14571,-194 14571,-182 14571,-182 14571,-176 14577,-170 14583,-170 14583,-170 14613,-170 14613,-170 14619,-170 14625,-176 14625,-182 14625,-182 14625,-194 14625,-194 14625,-200 14619,-206 14613,-206"/>
<text text-anchor="middle" x="14598" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14616.5,-76C14616.5,-76 14569.5,-76 14569.5,-76 14563.5,-76 14557.5,-70 14557.5,-64 14557.5,-64 14557.5,-52 14557.5,-52 14557.5,-46 14563.5,-40 14569.5,-40 14569.5,-40 14616.5,-40 14616.5,-40 14622.5,-40 14628.5,-46 14628.5,-52 14628.5,-52 14628.5,-64 14628.5,-64 14628.5,-70 14622.5,-76 14616.5,-76"/>
<text text-anchor="middle" x="14593" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14597.33,-169.74C14596.49,-148.36 14595.06,-111.69 14594.07,-86.44"/>
<polygon fill="black" stroke="black" points="14597.57,-86.25 14593.68,-76.4 14590.57,-86.53 14597.57,-86.25"/>
</g>
<!-- system_cpu00_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu00_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14127,-76C14127,-76 14071,-76 14071,-76 14065,-76 14059,-70 14059,-64 14059,-64 14059,-52 14059,-52 14059,-46 14065,-40 14071,-40 14071,-40 14127,-40 14127,-40 14133,-40 14139,-46 14139,-52 14139,-52 14139,-64 14139,-64 14139,-70 14133,-76 14127,-76"/>
<text text-anchor="middle" x="14099" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu00_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13933,-76C13933,-76 13877,-76 13877,-76 13871,-76 13865,-70 13865,-64 13865,-64 13865,-52 13865,-52 13865,-46 13871,-40 13877,-40 13877,-40 13933,-40 13933,-40 13939,-40 13945,-46 13945,-52 13945,-52 13945,-64 13945,-64 13945,-70 13939,-76 13933,-76"/>
<text text-anchor="middle" x="13905" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu00_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14329,-76C14329,-76 14273,-76 14273,-76 14267,-76 14261,-70 14261,-64 14261,-64 14261,-52 14261,-52 14261,-46 14267,-40 14273,-40 14273,-40 14329,-40 14329,-40 14335,-40 14341,-46 14341,-52 14341,-52 14341,-64 14341,-64 14341,-70 14335,-76 14329,-76"/>
<text text-anchor="middle" x="14301" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14527,-76C14527,-76 14471,-76 14471,-76 14465,-76 14459,-70 14459,-64 14459,-64 14459,-52 14459,-52 14459,-46 14465,-40 14471,-40 14471,-40 14527,-40 14527,-40 14533,-40 14539,-46 14539,-52 14539,-52 14539,-64 14539,-64 14539,-70 14533,-76 14527,-76"/>
<text text-anchor="middle" x="14499" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu00_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M14343.5,-206C14343.5,-206 14272.5,-206 14272.5,-206 14266.5,-206 14260.5,-200 14260.5,-194 14260.5,-194 14260.5,-182 14260.5,-182 14260.5,-176 14266.5,-170 14272.5,-170 14272.5,-170 14343.5,-170 14343.5,-170 14349.5,-170 14355.5,-176 14355.5,-182 14355.5,-182 14355.5,-194 14355.5,-194 14355.5,-200 14349.5,-206 14343.5,-206"/>
<text text-anchor="middle" x="14308" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu00_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu00_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M14230.5,-206C14230.5,-206 14155.5,-206 14155.5,-206 14149.5,-206 14143.5,-200 14143.5,-194 14143.5,-194 14143.5,-182 14143.5,-182 14143.5,-176 14149.5,-170 14155.5,-170 14155.5,-170 14230.5,-170 14230.5,-170 14236.5,-170 14242.5,-176 14242.5,-182 14242.5,-182 14242.5,-194 14242.5,-194 14242.5,-200 14236.5,-206 14230.5,-206"/>
<text text-anchor="middle" x="14193" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu00_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu00_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M14113,-206C14113,-206 14083,-206 14083,-206 14077,-206 14071,-200 14071,-194 14071,-194 14071,-182 14071,-182 14071,-176 14077,-170 14083,-170 14083,-170 14113,-170 14113,-170 14119,-170 14125,-176 14125,-182 14125,-182 14125,-194 14125,-194 14125,-200 14119,-206 14113,-206"/>
<text text-anchor="middle" x="14098" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu01_icache_port -->
<g id="node17" class="node">
<title>system_cpu01_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M12247,-206C12247,-206 12185,-206 12185,-206 12179,-206 12173,-200 12173,-194 12173,-194 12173,-182 12173,-182 12173,-176 12179,-170 12185,-170 12185,-170 12247,-170 12247,-170 12253,-170 12259,-176 12259,-182 12259,-182 12259,-194 12259,-194 12259,-200 12253,-206 12247,-206"/>
<text text-anchor="middle" x="12216" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu01_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu01_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12422.5,-76C12422.5,-76 12375.5,-76 12375.5,-76 12369.5,-76 12363.5,-70 12363.5,-64 12363.5,-64 12363.5,-52 12363.5,-52 12363.5,-46 12369.5,-40 12375.5,-40 12375.5,-40 12422.5,-40 12422.5,-40 12428.5,-40 12434.5,-46 12434.5,-52 12434.5,-52 12434.5,-64 12434.5,-64 12434.5,-70 12428.5,-76 12422.5,-76"/>
<text text-anchor="middle" x="12399" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side</title>
<path fill="none" stroke="black" d="M12232.8,-169.79C12241.69,-161.54 12253.19,-152.15 12265,-146 12301.34,-127.08 12320.35,-145.37 12354,-122 12367.41,-112.68 12378.23,-98.02 12385.9,-85.18"/>
<polygon fill="black" stroke="black" points="12389.06,-86.69 12390.91,-76.26 12382.96,-83.26 12389.06,-86.69"/>
</g>
<!-- system_cpu01_dcache_port -->
<g id="node18" class="node">
<title>system_cpu01_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M12142.5,-206C12142.5,-206 12075.5,-206 12075.5,-206 12069.5,-206 12063.5,-200 12063.5,-194 12063.5,-194 12063.5,-182 12063.5,-182 12063.5,-176 12069.5,-170 12075.5,-170 12075.5,-170 12142.5,-170 12142.5,-170 12148.5,-170 12154.5,-176 12154.5,-182 12154.5,-182 12154.5,-194 12154.5,-194 12154.5,-200 12148.5,-206 12142.5,-206"/>
<text text-anchor="middle" x="12109" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu01_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu01_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12228.5,-76C12228.5,-76 12181.5,-76 12181.5,-76 12175.5,-76 12169.5,-70 12169.5,-64 12169.5,-64 12169.5,-52 12169.5,-52 12169.5,-46 12175.5,-40 12181.5,-40 12181.5,-40 12228.5,-40 12228.5,-40 12234.5,-40 12240.5,-46 12240.5,-52 12240.5,-52 12240.5,-64 12240.5,-64 12240.5,-70 12234.5,-76 12228.5,-76"/>
<text text-anchor="middle" x="12205" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M12122.85,-169.78C12133.23,-156.78 12147.71,-138.42 12160,-122 12169.12,-109.83 12178.97,-96.11 12187.12,-84.58"/>
<polygon fill="black" stroke="black" points="12190.08,-86.45 12192.98,-76.26 12184.36,-82.42 12190.08,-86.45"/>
</g>
<!-- system_cpu01_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu01_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12644,-206C12644,-206 12614,-206 12614,-206 12608,-206 12602,-200 12602,-194 12602,-194 12602,-182 12602,-182 12602,-176 12608,-170 12614,-170 12614,-170 12644,-170 12644,-170 12650,-170 12656,-176 12656,-182 12656,-182 12656,-194 12656,-194 12656,-200 12650,-206 12644,-206"/>
<text text-anchor="middle" x="12629" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12624.5,-76C12624.5,-76 12577.5,-76 12577.5,-76 12571.5,-76 12565.5,-70 12565.5,-64 12565.5,-64 12565.5,-52 12565.5,-52 12565.5,-46 12571.5,-40 12577.5,-40 12577.5,-40 12624.5,-40 12624.5,-40 12630.5,-40 12636.5,-46 12636.5,-52 12636.5,-52 12636.5,-64 12636.5,-64 12636.5,-70 12630.5,-76 12624.5,-76"/>
<text text-anchor="middle" x="12601" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12625.22,-169.74C12620.55,-148.36 12612.53,-111.69 12607,-86.44"/>
<polygon fill="black" stroke="black" points="12610.36,-85.42 12604.81,-76.4 12603.52,-86.91 12610.36,-85.42"/>
</g>
<!-- system_cpu01_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu01_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12819,-206C12819,-206 12789,-206 12789,-206 12783,-206 12777,-200 12777,-194 12777,-194 12777,-182 12777,-182 12777,-176 12783,-170 12789,-170 12789,-170 12819,-170 12819,-170 12825,-170 12831,-176 12831,-182 12831,-182 12831,-194 12831,-194 12831,-200 12825,-206 12819,-206"/>
<text text-anchor="middle" x="12804" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12822.5,-76C12822.5,-76 12775.5,-76 12775.5,-76 12769.5,-76 12763.5,-70 12763.5,-64 12763.5,-64 12763.5,-52 12763.5,-52 12763.5,-46 12769.5,-40 12775.5,-40 12775.5,-40 12822.5,-40 12822.5,-40 12828.5,-40 12834.5,-46 12834.5,-52 12834.5,-52 12834.5,-64 12834.5,-64 12834.5,-70 12828.5,-76 12822.5,-76"/>
<text text-anchor="middle" x="12799" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12803.33,-169.74C12802.49,-148.36 12801.06,-111.69 12800.07,-86.44"/>
<polygon fill="black" stroke="black" points="12803.57,-86.25 12799.68,-76.4 12796.57,-86.53 12803.57,-86.25"/>
</g>
<!-- system_cpu01_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu01_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12333,-76C12333,-76 12277,-76 12277,-76 12271,-76 12265,-70 12265,-64 12265,-64 12265,-52 12265,-52 12265,-46 12271,-40 12277,-40 12277,-40 12333,-40 12333,-40 12339,-40 12345,-46 12345,-52 12345,-52 12345,-64 12345,-64 12345,-70 12339,-76 12333,-76"/>
<text text-anchor="middle" x="12305" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu01_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12139,-76C12139,-76 12083,-76 12083,-76 12077,-76 12071,-70 12071,-64 12071,-64 12071,-52 12071,-52 12071,-46 12077,-40 12083,-40 12083,-40 12139,-40 12139,-40 12145,-40 12151,-46 12151,-52 12151,-52 12151,-64 12151,-64 12151,-70 12145,-76 12139,-76"/>
<text text-anchor="middle" x="12111" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu01_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12535,-76C12535,-76 12479,-76 12479,-76 12473,-76 12467,-70 12467,-64 12467,-64 12467,-52 12467,-52 12467,-46 12473,-40 12479,-40 12479,-40 12535,-40 12535,-40 12541,-40 12547,-46 12547,-52 12547,-52 12547,-64 12547,-64 12547,-70 12541,-76 12535,-76"/>
<text text-anchor="middle" x="12507" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12733,-76C12733,-76 12677,-76 12677,-76 12671,-76 12665,-70 12665,-64 12665,-64 12665,-52 12665,-52 12665,-46 12671,-40 12677,-40 12677,-40 12733,-40 12733,-40 12739,-40 12745,-46 12745,-52 12745,-52 12745,-64 12745,-64 12745,-70 12739,-76 12733,-76"/>
<text text-anchor="middle" x="12705" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu01_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M12549.5,-206C12549.5,-206 12478.5,-206 12478.5,-206 12472.5,-206 12466.5,-200 12466.5,-194 12466.5,-194 12466.5,-182 12466.5,-182 12466.5,-176 12472.5,-170 12478.5,-170 12478.5,-170 12549.5,-170 12549.5,-170 12555.5,-170 12561.5,-176 12561.5,-182 12561.5,-182 12561.5,-194 12561.5,-194 12561.5,-200 12555.5,-206 12549.5,-206"/>
<text text-anchor="middle" x="12514" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu01_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu01_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M12436.5,-206C12436.5,-206 12361.5,-206 12361.5,-206 12355.5,-206 12349.5,-200 12349.5,-194 12349.5,-194 12349.5,-182 12349.5,-182 12349.5,-176 12355.5,-170 12361.5,-170 12361.5,-170 12436.5,-170 12436.5,-170 12442.5,-170 12448.5,-176 12448.5,-182 12448.5,-182 12448.5,-194 12448.5,-194 12448.5,-200 12442.5,-206 12436.5,-206"/>
<text text-anchor="middle" x="12399" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu01_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu01_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M12319,-206C12319,-206 12289,-206 12289,-206 12283,-206 12277,-200 12277,-194 12277,-194 12277,-182 12277,-182 12277,-176 12283,-170 12289,-170 12289,-170 12319,-170 12319,-170 12325,-170 12331,-176 12331,-182 12331,-182 12331,-194 12331,-194 12331,-200 12325,-206 12319,-206"/>
<text text-anchor="middle" x="12304" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu02_icache_port -->
<g id="node32" class="node">
<title>system_cpu02_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M13144,-206C13144,-206 13082,-206 13082,-206 13076,-206 13070,-200 13070,-194 13070,-194 13070,-182 13070,-182 13070,-176 13076,-170 13082,-170 13082,-170 13144,-170 13144,-170 13150,-170 13156,-176 13156,-182 13156,-182 13156,-194 13156,-194 13156,-200 13150,-206 13144,-206"/>
<text text-anchor="middle" x="13113" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu02_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu02_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13319.5,-76C13319.5,-76 13272.5,-76 13272.5,-76 13266.5,-76 13260.5,-70 13260.5,-64 13260.5,-64 13260.5,-52 13260.5,-52 13260.5,-46 13266.5,-40 13272.5,-40 13272.5,-40 13319.5,-40 13319.5,-40 13325.5,-40 13331.5,-46 13331.5,-52 13331.5,-52 13331.5,-64 13331.5,-64 13331.5,-70 13325.5,-76 13319.5,-76"/>
<text text-anchor="middle" x="13296" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side</title>
<path fill="none" stroke="black" d="M13129.8,-169.79C13138.69,-161.54 13150.19,-152.15 13162,-146 13198.34,-127.08 13217.35,-145.37 13251,-122 13264.41,-112.68 13275.23,-98.02 13282.9,-85.18"/>
<polygon fill="black" stroke="black" points="13286.06,-86.69 13287.91,-76.26 13279.96,-83.26 13286.06,-86.69"/>
</g>
<!-- system_cpu02_dcache_port -->
<g id="node33" class="node">
<title>system_cpu02_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M13039.5,-206C13039.5,-206 12972.5,-206 12972.5,-206 12966.5,-206 12960.5,-200 12960.5,-194 12960.5,-194 12960.5,-182 12960.5,-182 12960.5,-176 12966.5,-170 12972.5,-170 12972.5,-170 13039.5,-170 13039.5,-170 13045.5,-170 13051.5,-176 13051.5,-182 13051.5,-182 13051.5,-194 13051.5,-194 13051.5,-200 13045.5,-206 13039.5,-206"/>
<text text-anchor="middle" x="13006" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu02_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu02_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13125.5,-76C13125.5,-76 13078.5,-76 13078.5,-76 13072.5,-76 13066.5,-70 13066.5,-64 13066.5,-64 13066.5,-52 13066.5,-52 13066.5,-46 13072.5,-40 13078.5,-40 13078.5,-40 13125.5,-40 13125.5,-40 13131.5,-40 13137.5,-46 13137.5,-52 13137.5,-52 13137.5,-64 13137.5,-64 13137.5,-70 13131.5,-76 13125.5,-76"/>
<text text-anchor="middle" x="13102" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M13019.85,-169.78C13030.23,-156.78 13044.71,-138.42 13057,-122 13066.12,-109.83 13075.97,-96.11 13084.12,-84.58"/>
<polygon fill="black" stroke="black" points="13087.08,-86.45 13089.98,-76.26 13081.36,-82.42 13087.08,-86.45"/>
</g>
<!-- system_cpu02_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu02_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13541,-206C13541,-206 13511,-206 13511,-206 13505,-206 13499,-200 13499,-194 13499,-194 13499,-182 13499,-182 13499,-176 13505,-170 13511,-170 13511,-170 13541,-170 13541,-170 13547,-170 13553,-176 13553,-182 13553,-182 13553,-194 13553,-194 13553,-200 13547,-206 13541,-206"/>
<text text-anchor="middle" x="13526" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13521.5,-76C13521.5,-76 13474.5,-76 13474.5,-76 13468.5,-76 13462.5,-70 13462.5,-64 13462.5,-64 13462.5,-52 13462.5,-52 13462.5,-46 13468.5,-40 13474.5,-40 13474.5,-40 13521.5,-40 13521.5,-40 13527.5,-40 13533.5,-46 13533.5,-52 13533.5,-52 13533.5,-64 13533.5,-64 13533.5,-70 13527.5,-76 13521.5,-76"/>
<text text-anchor="middle" x="13498" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13522.22,-169.74C13517.55,-148.36 13509.53,-111.69 13504,-86.44"/>
<polygon fill="black" stroke="black" points="13507.36,-85.42 13501.81,-76.4 13500.52,-86.91 13507.36,-85.42"/>
</g>
<!-- system_cpu02_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu02_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13716,-206C13716,-206 13686,-206 13686,-206 13680,-206 13674,-200 13674,-194 13674,-194 13674,-182 13674,-182 13674,-176 13680,-170 13686,-170 13686,-170 13716,-170 13716,-170 13722,-170 13728,-176 13728,-182 13728,-182 13728,-194 13728,-194 13728,-200 13722,-206 13716,-206"/>
<text text-anchor="middle" x="13701" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13719.5,-76C13719.5,-76 13672.5,-76 13672.5,-76 13666.5,-76 13660.5,-70 13660.5,-64 13660.5,-64 13660.5,-52 13660.5,-52 13660.5,-46 13666.5,-40 13672.5,-40 13672.5,-40 13719.5,-40 13719.5,-40 13725.5,-40 13731.5,-46 13731.5,-52 13731.5,-52 13731.5,-64 13731.5,-64 13731.5,-70 13725.5,-76 13719.5,-76"/>
<text text-anchor="middle" x="13696" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13700.33,-169.74C13699.49,-148.36 13698.06,-111.69 13697.07,-86.44"/>
<polygon fill="black" stroke="black" points="13700.57,-86.25 13696.68,-76.4 13693.57,-86.53 13700.57,-86.25"/>
</g>
<!-- system_cpu02_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu02_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13230,-76C13230,-76 13174,-76 13174,-76 13168,-76 13162,-70 13162,-64 13162,-64 13162,-52 13162,-52 13162,-46 13168,-40 13174,-40 13174,-40 13230,-40 13230,-40 13236,-40 13242,-46 13242,-52 13242,-52 13242,-64 13242,-64 13242,-70 13236,-76 13230,-76"/>
<text text-anchor="middle" x="13202" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu02_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13036,-76C13036,-76 12980,-76 12980,-76 12974,-76 12968,-70 12968,-64 12968,-64 12968,-52 12968,-52 12968,-46 12974,-40 12980,-40 12980,-40 13036,-40 13036,-40 13042,-40 13048,-46 13048,-52 13048,-52 13048,-64 13048,-64 13048,-70 13042,-76 13036,-76"/>
<text text-anchor="middle" x="13008" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu02_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13432,-76C13432,-76 13376,-76 13376,-76 13370,-76 13364,-70 13364,-64 13364,-64 13364,-52 13364,-52 13364,-46 13370,-40 13376,-40 13376,-40 13432,-40 13432,-40 13438,-40 13444,-46 13444,-52 13444,-52 13444,-64 13444,-64 13444,-70 13438,-76 13432,-76"/>
<text text-anchor="middle" x="13404" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13630,-76C13630,-76 13574,-76 13574,-76 13568,-76 13562,-70 13562,-64 13562,-64 13562,-52 13562,-52 13562,-46 13568,-40 13574,-40 13574,-40 13630,-40 13630,-40 13636,-40 13642,-46 13642,-52 13642,-52 13642,-64 13642,-64 13642,-70 13636,-76 13630,-76"/>
<text text-anchor="middle" x="13602" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu02_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M13446.5,-206C13446.5,-206 13375.5,-206 13375.5,-206 13369.5,-206 13363.5,-200 13363.5,-194 13363.5,-194 13363.5,-182 13363.5,-182 13363.5,-176 13369.5,-170 13375.5,-170 13375.5,-170 13446.5,-170 13446.5,-170 13452.5,-170 13458.5,-176 13458.5,-182 13458.5,-182 13458.5,-194 13458.5,-194 13458.5,-200 13452.5,-206 13446.5,-206"/>
<text text-anchor="middle" x="13411" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu02_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu02_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M13333.5,-206C13333.5,-206 13258.5,-206 13258.5,-206 13252.5,-206 13246.5,-200 13246.5,-194 13246.5,-194 13246.5,-182 13246.5,-182 13246.5,-176 13252.5,-170 13258.5,-170 13258.5,-170 13333.5,-170 13333.5,-170 13339.5,-170 13345.5,-176 13345.5,-182 13345.5,-182 13345.5,-194 13345.5,-194 13345.5,-200 13339.5,-206 13333.5,-206"/>
<text text-anchor="middle" x="13296" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu02_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu02_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M13216,-206C13216,-206 13186,-206 13186,-206 13180,-206 13174,-200 13174,-194 13174,-194 13174,-182 13174,-182 13174,-176 13180,-170 13186,-170 13186,-170 13216,-170 13216,-170 13222,-170 13228,-176 13228,-182 13228,-182 13228,-194 13228,-194 13228,-200 13222,-206 13216,-206"/>
<text text-anchor="middle" x="13201" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu03_icache_port -->
<g id="node47" class="node">
<title>system_cpu03_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8659,-206C8659,-206 8597,-206 8597,-206 8591,-206 8585,-200 8585,-194 8585,-194 8585,-182 8585,-182 8585,-176 8591,-170 8597,-170 8597,-170 8659,-170 8659,-170 8665,-170 8671,-176 8671,-182 8671,-182 8671,-194 8671,-194 8671,-200 8665,-206 8659,-206"/>
<text text-anchor="middle" x="8628" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu03_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu03_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8834.5,-76C8834.5,-76 8787.5,-76 8787.5,-76 8781.5,-76 8775.5,-70 8775.5,-64 8775.5,-64 8775.5,-52 8775.5,-52 8775.5,-46 8781.5,-40 8787.5,-40 8787.5,-40 8834.5,-40 8834.5,-40 8840.5,-40 8846.5,-46 8846.5,-52 8846.5,-52 8846.5,-64 8846.5,-64 8846.5,-70 8840.5,-76 8834.5,-76"/>
<text text-anchor="middle" x="8811" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side</title>
<path fill="none" stroke="black" d="M8644.8,-169.79C8653.69,-161.54 8665.19,-152.15 8677,-146 8713.34,-127.08 8732.35,-145.37 8766,-122 8779.41,-112.68 8790.23,-98.02 8797.9,-85.18"/>
<polygon fill="black" stroke="black" points="8801.06,-86.69 8802.91,-76.26 8794.96,-83.26 8801.06,-86.69"/>
</g>
<!-- system_cpu03_dcache_port -->
<g id="node48" class="node">
<title>system_cpu03_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8554.5,-206C8554.5,-206 8487.5,-206 8487.5,-206 8481.5,-206 8475.5,-200 8475.5,-194 8475.5,-194 8475.5,-182 8475.5,-182 8475.5,-176 8481.5,-170 8487.5,-170 8487.5,-170 8554.5,-170 8554.5,-170 8560.5,-170 8566.5,-176 8566.5,-182 8566.5,-182 8566.5,-194 8566.5,-194 8566.5,-200 8560.5,-206 8554.5,-206"/>
<text text-anchor="middle" x="8521" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu03_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu03_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8640.5,-76C8640.5,-76 8593.5,-76 8593.5,-76 8587.5,-76 8581.5,-70 8581.5,-64 8581.5,-64 8581.5,-52 8581.5,-52 8581.5,-46 8587.5,-40 8593.5,-40 8593.5,-40 8640.5,-40 8640.5,-40 8646.5,-40 8652.5,-46 8652.5,-52 8652.5,-52 8652.5,-64 8652.5,-64 8652.5,-70 8646.5,-76 8640.5,-76"/>
<text text-anchor="middle" x="8617" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M8534.85,-169.78C8545.23,-156.78 8559.71,-138.42 8572,-122 8581.12,-109.83 8590.97,-96.11 8599.12,-84.58"/>
<polygon fill="black" stroke="black" points="8602.08,-86.45 8604.98,-76.26 8596.36,-82.42 8602.08,-86.45"/>
</g>
<!-- system_cpu03_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu03_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9056,-206C9056,-206 9026,-206 9026,-206 9020,-206 9014,-200 9014,-194 9014,-194 9014,-182 9014,-182 9014,-176 9020,-170 9026,-170 9026,-170 9056,-170 9056,-170 9062,-170 9068,-176 9068,-182 9068,-182 9068,-194 9068,-194 9068,-200 9062,-206 9056,-206"/>
<text text-anchor="middle" x="9041" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9036.5,-76C9036.5,-76 8989.5,-76 8989.5,-76 8983.5,-76 8977.5,-70 8977.5,-64 8977.5,-64 8977.5,-52 8977.5,-52 8977.5,-46 8983.5,-40 8989.5,-40 8989.5,-40 9036.5,-40 9036.5,-40 9042.5,-40 9048.5,-46 9048.5,-52 9048.5,-52 9048.5,-64 9048.5,-64 9048.5,-70 9042.5,-76 9036.5,-76"/>
<text text-anchor="middle" x="9013" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9037.22,-169.74C9032.55,-148.36 9024.53,-111.69 9019,-86.44"/>
<polygon fill="black" stroke="black" points="9022.36,-85.42 9016.81,-76.4 9015.52,-86.91 9022.36,-85.42"/>
</g>
<!-- system_cpu03_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu03_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9231,-206C9231,-206 9201,-206 9201,-206 9195,-206 9189,-200 9189,-194 9189,-194 9189,-182 9189,-182 9189,-176 9195,-170 9201,-170 9201,-170 9231,-170 9231,-170 9237,-170 9243,-176 9243,-182 9243,-182 9243,-194 9243,-194 9243,-200 9237,-206 9231,-206"/>
<text text-anchor="middle" x="9216" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9234.5,-76C9234.5,-76 9187.5,-76 9187.5,-76 9181.5,-76 9175.5,-70 9175.5,-64 9175.5,-64 9175.5,-52 9175.5,-52 9175.5,-46 9181.5,-40 9187.5,-40 9187.5,-40 9234.5,-40 9234.5,-40 9240.5,-40 9246.5,-46 9246.5,-52 9246.5,-52 9246.5,-64 9246.5,-64 9246.5,-70 9240.5,-76 9234.5,-76"/>
<text text-anchor="middle" x="9211" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9215.33,-169.74C9214.49,-148.36 9213.06,-111.69 9212.07,-86.44"/>
<polygon fill="black" stroke="black" points="9215.57,-86.25 9211.68,-76.4 9208.57,-86.53 9215.57,-86.25"/>
</g>
<!-- system_cpu03_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu03_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8745,-76C8745,-76 8689,-76 8689,-76 8683,-76 8677,-70 8677,-64 8677,-64 8677,-52 8677,-52 8677,-46 8683,-40 8689,-40 8689,-40 8745,-40 8745,-40 8751,-40 8757,-46 8757,-52 8757,-52 8757,-64 8757,-64 8757,-70 8751,-76 8745,-76"/>
<text text-anchor="middle" x="8717" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu03_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8551,-76C8551,-76 8495,-76 8495,-76 8489,-76 8483,-70 8483,-64 8483,-64 8483,-52 8483,-52 8483,-46 8489,-40 8495,-40 8495,-40 8551,-40 8551,-40 8557,-40 8563,-46 8563,-52 8563,-52 8563,-64 8563,-64 8563,-70 8557,-76 8551,-76"/>
<text text-anchor="middle" x="8523" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu03_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8947,-76C8947,-76 8891,-76 8891,-76 8885,-76 8879,-70 8879,-64 8879,-64 8879,-52 8879,-52 8879,-46 8885,-40 8891,-40 8891,-40 8947,-40 8947,-40 8953,-40 8959,-46 8959,-52 8959,-52 8959,-64 8959,-64 8959,-70 8953,-76 8947,-76"/>
<text text-anchor="middle" x="8919" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9145,-76C9145,-76 9089,-76 9089,-76 9083,-76 9077,-70 9077,-64 9077,-64 9077,-52 9077,-52 9077,-46 9083,-40 9089,-40 9089,-40 9145,-40 9145,-40 9151,-40 9157,-46 9157,-52 9157,-52 9157,-64 9157,-64 9157,-70 9151,-76 9145,-76"/>
<text text-anchor="middle" x="9117" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu03_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8961.5,-206C8961.5,-206 8890.5,-206 8890.5,-206 8884.5,-206 8878.5,-200 8878.5,-194 8878.5,-194 8878.5,-182 8878.5,-182 8878.5,-176 8884.5,-170 8890.5,-170 8890.5,-170 8961.5,-170 8961.5,-170 8967.5,-170 8973.5,-176 8973.5,-182 8973.5,-182 8973.5,-194 8973.5,-194 8973.5,-200 8967.5,-206 8961.5,-206"/>
<text text-anchor="middle" x="8926" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu03_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu03_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8848.5,-206C8848.5,-206 8773.5,-206 8773.5,-206 8767.5,-206 8761.5,-200 8761.5,-194 8761.5,-194 8761.5,-182 8761.5,-182 8761.5,-176 8767.5,-170 8773.5,-170 8773.5,-170 8848.5,-170 8848.5,-170 8854.5,-170 8860.5,-176 8860.5,-182 8860.5,-182 8860.5,-194 8860.5,-194 8860.5,-200 8854.5,-206 8848.5,-206"/>
<text text-anchor="middle" x="8811" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu03_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu03_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8731,-206C8731,-206 8701,-206 8701,-206 8695,-206 8689,-200 8689,-194 8689,-194 8689,-182 8689,-182 8689,-176 8695,-170 8701,-170 8701,-170 8731,-170 8731,-170 8737,-170 8743,-176 8743,-182 8743,-182 8743,-194 8743,-194 8743,-200 8737,-206 8731,-206"/>
<text text-anchor="middle" x="8716" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu04_icache_port -->
<g id="node62" class="node">
<title>system_cpu04_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9556,-206C9556,-206 9494,-206 9494,-206 9488,-206 9482,-200 9482,-194 9482,-194 9482,-182 9482,-182 9482,-176 9488,-170 9494,-170 9494,-170 9556,-170 9556,-170 9562,-170 9568,-176 9568,-182 9568,-182 9568,-194 9568,-194 9568,-200 9562,-206 9556,-206"/>
<text text-anchor="middle" x="9525" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu04_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu04_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9731.5,-76C9731.5,-76 9684.5,-76 9684.5,-76 9678.5,-76 9672.5,-70 9672.5,-64 9672.5,-64 9672.5,-52 9672.5,-52 9672.5,-46 9678.5,-40 9684.5,-40 9684.5,-40 9731.5,-40 9731.5,-40 9737.5,-40 9743.5,-46 9743.5,-52 9743.5,-52 9743.5,-64 9743.5,-64 9743.5,-70 9737.5,-76 9731.5,-76"/>
<text text-anchor="middle" x="9708" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side</title>
<path fill="none" stroke="black" d="M9541.8,-169.79C9550.69,-161.54 9562.19,-152.15 9574,-146 9610.34,-127.08 9629.35,-145.37 9663,-122 9676.41,-112.68 9687.23,-98.02 9694.9,-85.18"/>
<polygon fill="black" stroke="black" points="9698.06,-86.69 9699.91,-76.26 9691.96,-83.26 9698.06,-86.69"/>
</g>
<!-- system_cpu04_dcache_port -->
<g id="node63" class="node">
<title>system_cpu04_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9451.5,-206C9451.5,-206 9384.5,-206 9384.5,-206 9378.5,-206 9372.5,-200 9372.5,-194 9372.5,-194 9372.5,-182 9372.5,-182 9372.5,-176 9378.5,-170 9384.5,-170 9384.5,-170 9451.5,-170 9451.5,-170 9457.5,-170 9463.5,-176 9463.5,-182 9463.5,-182 9463.5,-194 9463.5,-194 9463.5,-200 9457.5,-206 9451.5,-206"/>
<text text-anchor="middle" x="9418" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu04_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu04_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9537.5,-76C9537.5,-76 9490.5,-76 9490.5,-76 9484.5,-76 9478.5,-70 9478.5,-64 9478.5,-64 9478.5,-52 9478.5,-52 9478.5,-46 9484.5,-40 9490.5,-40 9490.5,-40 9537.5,-40 9537.5,-40 9543.5,-40 9549.5,-46 9549.5,-52 9549.5,-52 9549.5,-64 9549.5,-64 9549.5,-70 9543.5,-76 9537.5,-76"/>
<text text-anchor="middle" x="9514" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M9431.85,-169.78C9442.23,-156.78 9456.71,-138.42 9469,-122 9478.12,-109.83 9487.97,-96.11 9496.12,-84.58"/>
<polygon fill="black" stroke="black" points="9499.08,-86.45 9501.98,-76.26 9493.36,-82.42 9499.08,-86.45"/>
</g>
<!-- system_cpu04_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu04_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9953,-206C9953,-206 9923,-206 9923,-206 9917,-206 9911,-200 9911,-194 9911,-194 9911,-182 9911,-182 9911,-176 9917,-170 9923,-170 9923,-170 9953,-170 9953,-170 9959,-170 9965,-176 9965,-182 9965,-182 9965,-194 9965,-194 9965,-200 9959,-206 9953,-206"/>
<text text-anchor="middle" x="9938" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9933.5,-76C9933.5,-76 9886.5,-76 9886.5,-76 9880.5,-76 9874.5,-70 9874.5,-64 9874.5,-64 9874.5,-52 9874.5,-52 9874.5,-46 9880.5,-40 9886.5,-40 9886.5,-40 9933.5,-40 9933.5,-40 9939.5,-40 9945.5,-46 9945.5,-52 9945.5,-52 9945.5,-64 9945.5,-64 9945.5,-70 9939.5,-76 9933.5,-76"/>
<text text-anchor="middle" x="9910" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9934.22,-169.74C9929.55,-148.36 9921.53,-111.69 9916,-86.44"/>
<polygon fill="black" stroke="black" points="9919.36,-85.42 9913.81,-76.4 9912.52,-86.91 9919.36,-85.42"/>
</g>
<!-- system_cpu04_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu04_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10128,-206C10128,-206 10098,-206 10098,-206 10092,-206 10086,-200 10086,-194 10086,-194 10086,-182 10086,-182 10086,-176 10092,-170 10098,-170 10098,-170 10128,-170 10128,-170 10134,-170 10140,-176 10140,-182 10140,-182 10140,-194 10140,-194 10140,-200 10134,-206 10128,-206"/>
<text text-anchor="middle" x="10113" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10131.5,-76C10131.5,-76 10084.5,-76 10084.5,-76 10078.5,-76 10072.5,-70 10072.5,-64 10072.5,-64 10072.5,-52 10072.5,-52 10072.5,-46 10078.5,-40 10084.5,-40 10084.5,-40 10131.5,-40 10131.5,-40 10137.5,-40 10143.5,-46 10143.5,-52 10143.5,-52 10143.5,-64 10143.5,-64 10143.5,-70 10137.5,-76 10131.5,-76"/>
<text text-anchor="middle" x="10108" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10112.33,-169.74C10111.49,-148.36 10110.06,-111.69 10109.07,-86.44"/>
<polygon fill="black" stroke="black" points="10112.57,-86.25 10108.68,-76.4 10105.57,-86.53 10112.57,-86.25"/>
</g>
<!-- system_cpu04_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu04_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9642,-76C9642,-76 9586,-76 9586,-76 9580,-76 9574,-70 9574,-64 9574,-64 9574,-52 9574,-52 9574,-46 9580,-40 9586,-40 9586,-40 9642,-40 9642,-40 9648,-40 9654,-46 9654,-52 9654,-52 9654,-64 9654,-64 9654,-70 9648,-76 9642,-76"/>
<text text-anchor="middle" x="9614" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu04_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9448,-76C9448,-76 9392,-76 9392,-76 9386,-76 9380,-70 9380,-64 9380,-64 9380,-52 9380,-52 9380,-46 9386,-40 9392,-40 9392,-40 9448,-40 9448,-40 9454,-40 9460,-46 9460,-52 9460,-52 9460,-64 9460,-64 9460,-70 9454,-76 9448,-76"/>
<text text-anchor="middle" x="9420" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu04_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9844,-76C9844,-76 9788,-76 9788,-76 9782,-76 9776,-70 9776,-64 9776,-64 9776,-52 9776,-52 9776,-46 9782,-40 9788,-40 9788,-40 9844,-40 9844,-40 9850,-40 9856,-46 9856,-52 9856,-52 9856,-64 9856,-64 9856,-70 9850,-76 9844,-76"/>
<text text-anchor="middle" x="9816" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10042,-76C10042,-76 9986,-76 9986,-76 9980,-76 9974,-70 9974,-64 9974,-64 9974,-52 9974,-52 9974,-46 9980,-40 9986,-40 9986,-40 10042,-40 10042,-40 10048,-40 10054,-46 10054,-52 10054,-52 10054,-64 10054,-64 10054,-70 10048,-76 10042,-76"/>
<text text-anchor="middle" x="10014" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu04_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9858.5,-206C9858.5,-206 9787.5,-206 9787.5,-206 9781.5,-206 9775.5,-200 9775.5,-194 9775.5,-194 9775.5,-182 9775.5,-182 9775.5,-176 9781.5,-170 9787.5,-170 9787.5,-170 9858.5,-170 9858.5,-170 9864.5,-170 9870.5,-176 9870.5,-182 9870.5,-182 9870.5,-194 9870.5,-194 9870.5,-200 9864.5,-206 9858.5,-206"/>
<text text-anchor="middle" x="9823" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu04_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu04_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9745.5,-206C9745.5,-206 9670.5,-206 9670.5,-206 9664.5,-206 9658.5,-200 9658.5,-194 9658.5,-194 9658.5,-182 9658.5,-182 9658.5,-176 9664.5,-170 9670.5,-170 9670.5,-170 9745.5,-170 9745.5,-170 9751.5,-170 9757.5,-176 9757.5,-182 9757.5,-182 9757.5,-194 9757.5,-194 9757.5,-200 9751.5,-206 9745.5,-206"/>
<text text-anchor="middle" x="9708" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu04_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu04_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9628,-206C9628,-206 9598,-206 9598,-206 9592,-206 9586,-200 9586,-194 9586,-194 9586,-182 9586,-182 9586,-176 9592,-170 9598,-170 9598,-170 9628,-170 9628,-170 9634,-170 9640,-176 9640,-182 9640,-182 9640,-194 9640,-194 9640,-200 9634,-206 9628,-206"/>
<text text-anchor="middle" x="9613" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu05_icache_port -->
<g id="node77" class="node">
<title>system_cpu05_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M10453,-206C10453,-206 10391,-206 10391,-206 10385,-206 10379,-200 10379,-194 10379,-194 10379,-182 10379,-182 10379,-176 10385,-170 10391,-170 10391,-170 10453,-170 10453,-170 10459,-170 10465,-176 10465,-182 10465,-182 10465,-194 10465,-194 10465,-200 10459,-206 10453,-206"/>
<text text-anchor="middle" x="10422" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu05_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu05_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10628.5,-76C10628.5,-76 10581.5,-76 10581.5,-76 10575.5,-76 10569.5,-70 10569.5,-64 10569.5,-64 10569.5,-52 10569.5,-52 10569.5,-46 10575.5,-40 10581.5,-40 10581.5,-40 10628.5,-40 10628.5,-40 10634.5,-40 10640.5,-46 10640.5,-52 10640.5,-52 10640.5,-64 10640.5,-64 10640.5,-70 10634.5,-76 10628.5,-76"/>
<text text-anchor="middle" x="10605" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side</title>
<path fill="none" stroke="black" d="M10438.8,-169.79C10447.69,-161.54 10459.19,-152.15 10471,-146 10507.34,-127.08 10526.35,-145.37 10560,-122 10573.41,-112.68 10584.23,-98.02 10591.9,-85.18"/>
<polygon fill="black" stroke="black" points="10595.06,-86.69 10596.91,-76.26 10588.96,-83.26 10595.06,-86.69"/>
</g>
<!-- system_cpu05_dcache_port -->
<g id="node78" class="node">
<title>system_cpu05_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10348.5,-206C10348.5,-206 10281.5,-206 10281.5,-206 10275.5,-206 10269.5,-200 10269.5,-194 10269.5,-194 10269.5,-182 10269.5,-182 10269.5,-176 10275.5,-170 10281.5,-170 10281.5,-170 10348.5,-170 10348.5,-170 10354.5,-170 10360.5,-176 10360.5,-182 10360.5,-182 10360.5,-194 10360.5,-194 10360.5,-200 10354.5,-206 10348.5,-206"/>
<text text-anchor="middle" x="10315" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu05_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu05_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10434.5,-76C10434.5,-76 10387.5,-76 10387.5,-76 10381.5,-76 10375.5,-70 10375.5,-64 10375.5,-64 10375.5,-52 10375.5,-52 10375.5,-46 10381.5,-40 10387.5,-40 10387.5,-40 10434.5,-40 10434.5,-40 10440.5,-40 10446.5,-46 10446.5,-52 10446.5,-52 10446.5,-64 10446.5,-64 10446.5,-70 10440.5,-76 10434.5,-76"/>
<text text-anchor="middle" x="10411" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M10328.85,-169.78C10339.23,-156.78 10353.71,-138.42 10366,-122 10375.12,-109.83 10384.97,-96.11 10393.12,-84.58"/>
<polygon fill="black" stroke="black" points="10396.08,-86.45 10398.98,-76.26 10390.36,-82.42 10396.08,-86.45"/>
</g>
<!-- system_cpu05_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu05_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10850,-206C10850,-206 10820,-206 10820,-206 10814,-206 10808,-200 10808,-194 10808,-194 10808,-182 10808,-182 10808,-176 10814,-170 10820,-170 10820,-170 10850,-170 10850,-170 10856,-170 10862,-176 10862,-182 10862,-182 10862,-194 10862,-194 10862,-200 10856,-206 10850,-206"/>
<text text-anchor="middle" x="10835" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10830.5,-76C10830.5,-76 10783.5,-76 10783.5,-76 10777.5,-76 10771.5,-70 10771.5,-64 10771.5,-64 10771.5,-52 10771.5,-52 10771.5,-46 10777.5,-40 10783.5,-40 10783.5,-40 10830.5,-40 10830.5,-40 10836.5,-40 10842.5,-46 10842.5,-52 10842.5,-52 10842.5,-64 10842.5,-64 10842.5,-70 10836.5,-76 10830.5,-76"/>
<text text-anchor="middle" x="10807" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10831.22,-169.74C10826.55,-148.36 10818.53,-111.69 10813,-86.44"/>
<polygon fill="black" stroke="black" points="10816.36,-85.42 10810.81,-76.4 10809.52,-86.91 10816.36,-85.42"/>
</g>
<!-- system_cpu05_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu05_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11025,-206C11025,-206 10995,-206 10995,-206 10989,-206 10983,-200 10983,-194 10983,-194 10983,-182 10983,-182 10983,-176 10989,-170 10995,-170 10995,-170 11025,-170 11025,-170 11031,-170 11037,-176 11037,-182 11037,-182 11037,-194 11037,-194 11037,-200 11031,-206 11025,-206"/>
<text text-anchor="middle" x="11010" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11028.5,-76C11028.5,-76 10981.5,-76 10981.5,-76 10975.5,-76 10969.5,-70 10969.5,-64 10969.5,-64 10969.5,-52 10969.5,-52 10969.5,-46 10975.5,-40 10981.5,-40 10981.5,-40 11028.5,-40 11028.5,-40 11034.5,-40 11040.5,-46 11040.5,-52 11040.5,-52 11040.5,-64 11040.5,-64 11040.5,-70 11034.5,-76 11028.5,-76"/>
<text text-anchor="middle" x="11005" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11009.33,-169.74C11008.49,-148.36 11007.06,-111.69 11006.07,-86.44"/>
<polygon fill="black" stroke="black" points="11009.57,-86.25 11005.68,-76.4 11002.57,-86.53 11009.57,-86.25"/>
</g>
<!-- system_cpu05_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu05_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10539,-76C10539,-76 10483,-76 10483,-76 10477,-76 10471,-70 10471,-64 10471,-64 10471,-52 10471,-52 10471,-46 10477,-40 10483,-40 10483,-40 10539,-40 10539,-40 10545,-40 10551,-46 10551,-52 10551,-52 10551,-64 10551,-64 10551,-70 10545,-76 10539,-76"/>
<text text-anchor="middle" x="10511" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu05_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10345,-76C10345,-76 10289,-76 10289,-76 10283,-76 10277,-70 10277,-64 10277,-64 10277,-52 10277,-52 10277,-46 10283,-40 10289,-40 10289,-40 10345,-40 10345,-40 10351,-40 10357,-46 10357,-52 10357,-52 10357,-64 10357,-64 10357,-70 10351,-76 10345,-76"/>
<text text-anchor="middle" x="10317" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu05_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10741,-76C10741,-76 10685,-76 10685,-76 10679,-76 10673,-70 10673,-64 10673,-64 10673,-52 10673,-52 10673,-46 10679,-40 10685,-40 10685,-40 10741,-40 10741,-40 10747,-40 10753,-46 10753,-52 10753,-52 10753,-64 10753,-64 10753,-70 10747,-76 10741,-76"/>
<text text-anchor="middle" x="10713" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10939,-76C10939,-76 10883,-76 10883,-76 10877,-76 10871,-70 10871,-64 10871,-64 10871,-52 10871,-52 10871,-46 10877,-40 10883,-40 10883,-40 10939,-40 10939,-40 10945,-40 10951,-46 10951,-52 10951,-52 10951,-64 10951,-64 10951,-70 10945,-76 10939,-76"/>
<text text-anchor="middle" x="10911" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu05_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10755.5,-206C10755.5,-206 10684.5,-206 10684.5,-206 10678.5,-206 10672.5,-200 10672.5,-194 10672.5,-194 10672.5,-182 10672.5,-182 10672.5,-176 10678.5,-170 10684.5,-170 10684.5,-170 10755.5,-170 10755.5,-170 10761.5,-170 10767.5,-176 10767.5,-182 10767.5,-182 10767.5,-194 10767.5,-194 10767.5,-200 10761.5,-206 10755.5,-206"/>
<text text-anchor="middle" x="10720" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu05_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu05_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M10642.5,-206C10642.5,-206 10567.5,-206 10567.5,-206 10561.5,-206 10555.5,-200 10555.5,-194 10555.5,-194 10555.5,-182 10555.5,-182 10555.5,-176 10561.5,-170 10567.5,-170 10567.5,-170 10642.5,-170 10642.5,-170 10648.5,-170 10654.5,-176 10654.5,-182 10654.5,-182 10654.5,-194 10654.5,-194 10654.5,-200 10648.5,-206 10642.5,-206"/>
<text text-anchor="middle" x="10605" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu05_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu05_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M10525,-206C10525,-206 10495,-206 10495,-206 10489,-206 10483,-200 10483,-194 10483,-194 10483,-182 10483,-182 10483,-176 10489,-170 10495,-170 10495,-170 10525,-170 10525,-170 10531,-170 10537,-176 10537,-182 10537,-182 10537,-194 10537,-194 10537,-200 10531,-206 10525,-206"/>
<text text-anchor="middle" x="10510" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu06_icache_port -->
<g id="node92" class="node">
<title>system_cpu06_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M11350,-206C11350,-206 11288,-206 11288,-206 11282,-206 11276,-200 11276,-194 11276,-194 11276,-182 11276,-182 11276,-176 11282,-170 11288,-170 11288,-170 11350,-170 11350,-170 11356,-170 11362,-176 11362,-182 11362,-182 11362,-194 11362,-194 11362,-200 11356,-206 11350,-206"/>
<text text-anchor="middle" x="11319" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu06_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu06_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11525.5,-76C11525.5,-76 11478.5,-76 11478.5,-76 11472.5,-76 11466.5,-70 11466.5,-64 11466.5,-64 11466.5,-52 11466.5,-52 11466.5,-46 11472.5,-40 11478.5,-40 11478.5,-40 11525.5,-40 11525.5,-40 11531.5,-40 11537.5,-46 11537.5,-52 11537.5,-52 11537.5,-64 11537.5,-64 11537.5,-70 11531.5,-76 11525.5,-76"/>
<text text-anchor="middle" x="11502" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side</title>
<path fill="none" stroke="black" d="M11335.8,-169.79C11344.69,-161.54 11356.19,-152.15 11368,-146 11404.34,-127.08 11423.35,-145.37 11457,-122 11470.41,-112.68 11481.23,-98.02 11488.9,-85.18"/>
<polygon fill="black" stroke="black" points="11492.06,-86.69 11493.91,-76.26 11485.96,-83.26 11492.06,-86.69"/>
</g>
<!-- system_cpu06_dcache_port -->
<g id="node93" class="node">
<title>system_cpu06_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M11245.5,-206C11245.5,-206 11178.5,-206 11178.5,-206 11172.5,-206 11166.5,-200 11166.5,-194 11166.5,-194 11166.5,-182 11166.5,-182 11166.5,-176 11172.5,-170 11178.5,-170 11178.5,-170 11245.5,-170 11245.5,-170 11251.5,-170 11257.5,-176 11257.5,-182 11257.5,-182 11257.5,-194 11257.5,-194 11257.5,-200 11251.5,-206 11245.5,-206"/>
<text text-anchor="middle" x="11212" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu06_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu06_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11331.5,-76C11331.5,-76 11284.5,-76 11284.5,-76 11278.5,-76 11272.5,-70 11272.5,-64 11272.5,-64 11272.5,-52 11272.5,-52 11272.5,-46 11278.5,-40 11284.5,-40 11284.5,-40 11331.5,-40 11331.5,-40 11337.5,-40 11343.5,-46 11343.5,-52 11343.5,-52 11343.5,-64 11343.5,-64 11343.5,-70 11337.5,-76 11331.5,-76"/>
<text text-anchor="middle" x="11308" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M11225.85,-169.78C11236.23,-156.78 11250.71,-138.42 11263,-122 11272.12,-109.83 11281.97,-96.11 11290.12,-84.58"/>
<polygon fill="black" stroke="black" points="11293.08,-86.45 11295.98,-76.26 11287.36,-82.42 11293.08,-86.45"/>
</g>
<!-- system_cpu06_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu06_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11747,-206C11747,-206 11717,-206 11717,-206 11711,-206 11705,-200 11705,-194 11705,-194 11705,-182 11705,-182 11705,-176 11711,-170 11717,-170 11717,-170 11747,-170 11747,-170 11753,-170 11759,-176 11759,-182 11759,-182 11759,-194 11759,-194 11759,-200 11753,-206 11747,-206"/>
<text text-anchor="middle" x="11732" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11727.5,-76C11727.5,-76 11680.5,-76 11680.5,-76 11674.5,-76 11668.5,-70 11668.5,-64 11668.5,-64 11668.5,-52 11668.5,-52 11668.5,-46 11674.5,-40 11680.5,-40 11680.5,-40 11727.5,-40 11727.5,-40 11733.5,-40 11739.5,-46 11739.5,-52 11739.5,-52 11739.5,-64 11739.5,-64 11739.5,-70 11733.5,-76 11727.5,-76"/>
<text text-anchor="middle" x="11704" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11728.22,-169.74C11723.55,-148.36 11715.53,-111.69 11710,-86.44"/>
<polygon fill="black" stroke="black" points="11713.36,-85.42 11707.81,-76.4 11706.52,-86.91 11713.36,-85.42"/>
</g>
<!-- system_cpu06_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu06_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11922,-206C11922,-206 11892,-206 11892,-206 11886,-206 11880,-200 11880,-194 11880,-194 11880,-182 11880,-182 11880,-176 11886,-170 11892,-170 11892,-170 11922,-170 11922,-170 11928,-170 11934,-176 11934,-182 11934,-182 11934,-194 11934,-194 11934,-200 11928,-206 11922,-206"/>
<text text-anchor="middle" x="11907" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11925.5,-76C11925.5,-76 11878.5,-76 11878.5,-76 11872.5,-76 11866.5,-70 11866.5,-64 11866.5,-64 11866.5,-52 11866.5,-52 11866.5,-46 11872.5,-40 11878.5,-40 11878.5,-40 11925.5,-40 11925.5,-40 11931.5,-40 11937.5,-46 11937.5,-52 11937.5,-52 11937.5,-64 11937.5,-64 11937.5,-70 11931.5,-76 11925.5,-76"/>
<text text-anchor="middle" x="11902" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11906.33,-169.74C11905.49,-148.36 11904.06,-111.69 11903.07,-86.44"/>
<polygon fill="black" stroke="black" points="11906.57,-86.25 11902.68,-76.4 11899.57,-86.53 11906.57,-86.25"/>
</g>
<!-- system_cpu06_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu06_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11436,-76C11436,-76 11380,-76 11380,-76 11374,-76 11368,-70 11368,-64 11368,-64 11368,-52 11368,-52 11368,-46 11374,-40 11380,-40 11380,-40 11436,-40 11436,-40 11442,-40 11448,-46 11448,-52 11448,-52 11448,-64 11448,-64 11448,-70 11442,-76 11436,-76"/>
<text text-anchor="middle" x="11408" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu06_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11242,-76C11242,-76 11186,-76 11186,-76 11180,-76 11174,-70 11174,-64 11174,-64 11174,-52 11174,-52 11174,-46 11180,-40 11186,-40 11186,-40 11242,-40 11242,-40 11248,-40 11254,-46 11254,-52 11254,-52 11254,-64 11254,-64 11254,-70 11248,-76 11242,-76"/>
<text text-anchor="middle" x="11214" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu06_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11638,-76C11638,-76 11582,-76 11582,-76 11576,-76 11570,-70 11570,-64 11570,-64 11570,-52 11570,-52 11570,-46 11576,-40 11582,-40 11582,-40 11638,-40 11638,-40 11644,-40 11650,-46 11650,-52 11650,-52 11650,-64 11650,-64 11650,-70 11644,-76 11638,-76"/>
<text text-anchor="middle" x="11610" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11836,-76C11836,-76 11780,-76 11780,-76 11774,-76 11768,-70 11768,-64 11768,-64 11768,-52 11768,-52 11768,-46 11774,-40 11780,-40 11780,-40 11836,-40 11836,-40 11842,-40 11848,-46 11848,-52 11848,-52 11848,-64 11848,-64 11848,-70 11842,-76 11836,-76"/>
<text text-anchor="middle" x="11808" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu06_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M11652.5,-206C11652.5,-206 11581.5,-206 11581.5,-206 11575.5,-206 11569.5,-200 11569.5,-194 11569.5,-194 11569.5,-182 11569.5,-182 11569.5,-176 11575.5,-170 11581.5,-170 11581.5,-170 11652.5,-170 11652.5,-170 11658.5,-170 11664.5,-176 11664.5,-182 11664.5,-182 11664.5,-194 11664.5,-194 11664.5,-200 11658.5,-206 11652.5,-206"/>
<text text-anchor="middle" x="11617" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu06_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu06_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M11539.5,-206C11539.5,-206 11464.5,-206 11464.5,-206 11458.5,-206 11452.5,-200 11452.5,-194 11452.5,-194 11452.5,-182 11452.5,-182 11452.5,-176 11458.5,-170 11464.5,-170 11464.5,-170 11539.5,-170 11539.5,-170 11545.5,-170 11551.5,-176 11551.5,-182 11551.5,-182 11551.5,-194 11551.5,-194 11551.5,-200 11545.5,-206 11539.5,-206"/>
<text text-anchor="middle" x="11502" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu06_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu06_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M11422,-206C11422,-206 11392,-206 11392,-206 11386,-206 11380,-200 11380,-194 11380,-194 11380,-182 11380,-182 11380,-176 11386,-170 11392,-170 11392,-170 11422,-170 11422,-170 11428,-170 11434,-176 11434,-182 11434,-182 11434,-194 11434,-194 11434,-200 11428,-206 11422,-206"/>
<text text-anchor="middle" x="11407" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu07_icache_port -->
<g id="node107" class="node">
<title>system_cpu07_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M216,-206C216,-206 154,-206 154,-206 148,-206 142,-200 142,-194 142,-194 142,-182 142,-182 142,-176 148,-170 154,-170 154,-170 216,-170 216,-170 222,-170 228,-176 228,-182 228,-182 228,-194 228,-194 228,-200 222,-206 216,-206"/>
<text text-anchor="middle" x="185" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu07_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu07_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M372.5,-76C372.5,-76 325.5,-76 325.5,-76 319.5,-76 313.5,-70 313.5,-64 313.5,-64 313.5,-52 313.5,-52 313.5,-46 319.5,-40 325.5,-40 325.5,-40 372.5,-40 372.5,-40 378.5,-40 384.5,-46 384.5,-52 384.5,-52 384.5,-64 384.5,-64 384.5,-70 378.5,-76 372.5,-76"/>
<text text-anchor="middle" x="349" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side</title>
<path fill="none" stroke="black" d="M205.32,-169.62C214.06,-162.24 224.45,-153.6 234,-146 261.91,-123.78 294.38,-99.34 317.69,-82.04"/>
<polygon fill="black" stroke="black" points="319.88,-84.77 325.84,-76 315.72,-79.15 319.88,-84.77"/>
</g>
<!-- system_cpu07_dcache_port -->
<g id="node108" class="node">
<title>system_cpu07_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M111.5,-206C111.5,-206 44.5,-206 44.5,-206 38.5,-206 32.5,-200 32.5,-194 32.5,-194 32.5,-182 32.5,-182 32.5,-176 38.5,-170 44.5,-170 44.5,-170 111.5,-170 111.5,-170 117.5,-170 123.5,-176 123.5,-182 123.5,-182 123.5,-194 123.5,-194 123.5,-200 117.5,-206 111.5,-206"/>
<text text-anchor="middle" x="78" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu07_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu07_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M127.5,-76C127.5,-76 80.5,-76 80.5,-76 74.5,-76 68.5,-70 68.5,-64 68.5,-64 68.5,-52 68.5,-52 68.5,-46 74.5,-40 80.5,-40 80.5,-40 127.5,-40 127.5,-40 133.5,-40 139.5,-46 139.5,-52 139.5,-52 139.5,-64 139.5,-64 139.5,-70 133.5,-76 127.5,-76"/>
<text text-anchor="middle" x="104" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.51,-169.74C85.85,-148.36 93.3,-111.69 98.43,-86.44"/>
<polygon fill="black" stroke="black" points="101.91,-86.89 100.47,-76.4 95.05,-85.5 101.91,-86.89"/>
</g>
<!-- system_cpu07_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu07_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M613,-206C613,-206 583,-206 583,-206 577,-206 571,-200 571,-194 571,-194 571,-182 571,-182 571,-176 577,-170 583,-170 583,-170 613,-170 613,-170 619,-170 625,-176 625,-182 625,-182 625,-194 625,-194 625,-200 619,-206 613,-206"/>
<text text-anchor="middle" x="598" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M592.5,-76C592.5,-76 545.5,-76 545.5,-76 539.5,-76 533.5,-70 533.5,-64 533.5,-64 533.5,-52 533.5,-52 533.5,-46 539.5,-40 545.5,-40 545.5,-40 592.5,-40 592.5,-40 598.5,-40 604.5,-46 604.5,-52 604.5,-52 604.5,-64 604.5,-64 604.5,-70 598.5,-76 592.5,-76"/>
<text text-anchor="middle" x="569" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.09,-169.74C589.25,-148.36 580.94,-111.69 575.22,-86.44"/>
<polygon fill="black" stroke="black" points="578.56,-85.38 572.94,-76.4 571.74,-86.92 578.56,-85.38"/>
</g>
<!-- system_cpu07_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu07_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M788,-206C788,-206 758,-206 758,-206 752,-206 746,-200 746,-194 746,-194 746,-182 746,-182 746,-176 752,-170 758,-170 758,-170 788,-170 788,-170 794,-170 800,-176 800,-182 800,-182 800,-194 800,-194 800,-200 794,-206 788,-206"/>
<text text-anchor="middle" x="773" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M786.5,-76C786.5,-76 739.5,-76 739.5,-76 733.5,-76 727.5,-70 727.5,-64 727.5,-64 727.5,-52 727.5,-52 727.5,-46 733.5,-40 739.5,-40 739.5,-40 786.5,-40 786.5,-40 792.5,-40 798.5,-46 798.5,-52 798.5,-52 798.5,-64 798.5,-64 798.5,-70 792.5,-76 786.5,-76"/>
<text text-anchor="middle" x="763" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.65,-169.74C769.98,-148.36 767.12,-111.69 765.14,-86.44"/>
<polygon fill="black" stroke="black" points="768.63,-86.09 764.36,-76.4 761.65,-86.64 768.63,-86.09"/>
</g>
<!-- system_cpu07_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu07_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M471,-76C471,-76 415,-76 415,-76 409,-76 403,-70 403,-64 403,-64 403,-52 403,-52 403,-46 409,-40 415,-40 415,-40 471,-40 471,-40 477,-40 483,-46 483,-52 483,-52 483,-64 483,-64 483,-70 477,-76 471,-76"/>
<text text-anchor="middle" x="443" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu07_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M226,-76C226,-76 170,-76 170,-76 164,-76 158,-70 158,-64 158,-64 158,-52 158,-52 158,-46 164,-40 170,-40 170,-40 226,-40 226,-40 232,-40 238,-46 238,-52 238,-52 238,-64 238,-64 238,-70 232,-76 226,-76"/>
<text text-anchor="middle" x="198" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu07_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M691,-76C691,-76 635,-76 635,-76 629,-76 623,-70 623,-64 623,-64 623,-52 623,-52 623,-46 629,-40 635,-40 635,-40 691,-40 691,-40 697,-40 703,-46 703,-52 703,-52 703,-64 703,-64 703,-70 697,-76 691,-76"/>
<text text-anchor="middle" x="663" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M885,-76C885,-76 829,-76 829,-76 823,-76 817,-70 817,-64 817,-64 817,-52 817,-52 817,-46 823,-40 829,-40 829,-40 885,-40 885,-40 891,-40 897,-46 897,-52 897,-52 897,-64 897,-64 897,-70 891,-76 885,-76"/>
<text text-anchor="middle" x="857" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu07_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M518.5,-206C518.5,-206 447.5,-206 447.5,-206 441.5,-206 435.5,-200 435.5,-194 435.5,-194 435.5,-182 435.5,-182 435.5,-176 441.5,-170 447.5,-170 447.5,-170 518.5,-170 518.5,-170 524.5,-170 530.5,-176 530.5,-182 530.5,-182 530.5,-194 530.5,-194 530.5,-200 524.5,-206 518.5,-206"/>
<text text-anchor="middle" x="483" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu07_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu07_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M405.5,-206C405.5,-206 330.5,-206 330.5,-206 324.5,-206 318.5,-200 318.5,-194 318.5,-194 318.5,-182 318.5,-182 318.5,-176 324.5,-170 330.5,-170 330.5,-170 405.5,-170 405.5,-170 411.5,-170 417.5,-176 417.5,-182 417.5,-182 417.5,-194 417.5,-194 417.5,-200 411.5,-206 405.5,-206"/>
<text text-anchor="middle" x="368" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu07_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu07_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M288,-206C288,-206 258,-206 258,-206 252,-206 246,-200 246,-194 246,-194 246,-182 246,-182 246,-176 252,-170 258,-170 258,-170 288,-170 288,-170 294,-170 300,-176 300,-182 300,-182 300,-194 300,-194 300,-200 294,-206 288,-206"/>
<text text-anchor="middle" x="273" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu08_icache_port -->
<g id="node122" class="node">
<title>system_cpu08_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1113,-206C1113,-206 1051,-206 1051,-206 1045,-206 1039,-200 1039,-194 1039,-194 1039,-182 1039,-182 1039,-176 1045,-170 1051,-170 1051,-170 1113,-170 1113,-170 1119,-170 1125,-176 1125,-182 1125,-182 1125,-194 1125,-194 1125,-200 1119,-206 1113,-206"/>
<text text-anchor="middle" x="1082" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu08_icache_cpu_side -->
<g id="node126" class="node">
<title>system_cpu08_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1269.5,-76C1269.5,-76 1222.5,-76 1222.5,-76 1216.5,-76 1210.5,-70 1210.5,-64 1210.5,-64 1210.5,-52 1210.5,-52 1210.5,-46 1216.5,-40 1222.5,-40 1222.5,-40 1269.5,-40 1269.5,-40 1275.5,-40 1281.5,-46 1281.5,-52 1281.5,-52 1281.5,-64 1281.5,-64 1281.5,-70 1275.5,-76 1269.5,-76"/>
<text text-anchor="middle" x="1246" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side -->
<g id="edge34" class="edge">
<title>system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1102.32,-169.62C1111.06,-162.24 1121.45,-153.6 1131,-146 1158.91,-123.78 1191.38,-99.34 1214.69,-82.04"/>
<polygon fill="black" stroke="black" points="1216.88,-84.77 1222.84,-76 1212.72,-79.15 1216.88,-84.77"/>
</g>
<!-- system_cpu08_dcache_port -->
<g id="node123" class="node">
<title>system_cpu08_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1008.5,-206C1008.5,-206 941.5,-206 941.5,-206 935.5,-206 929.5,-200 929.5,-194 929.5,-194 929.5,-182 929.5,-182 929.5,-176 935.5,-170 941.5,-170 941.5,-170 1008.5,-170 1008.5,-170 1014.5,-170 1020.5,-176 1020.5,-182 1020.5,-182 1020.5,-194 1020.5,-194 1020.5,-200 1014.5,-206 1008.5,-206"/>
<text text-anchor="middle" x="975" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu08_dcache_cpu_side -->
<g id="node128" class="node">
<title>system_cpu08_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1024.5,-76C1024.5,-76 977.5,-76 977.5,-76 971.5,-76 965.5,-70 965.5,-64 965.5,-64 965.5,-52 965.5,-52 965.5,-46 971.5,-40 977.5,-40 977.5,-40 1024.5,-40 1024.5,-40 1030.5,-40 1036.5,-46 1036.5,-52 1036.5,-52 1036.5,-64 1036.5,-64 1036.5,-70 1030.5,-76 1024.5,-76"/>
<text text-anchor="middle" x="1001" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side -->
<g id="edge35" class="edge">
<title>system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.51,-169.74C982.85,-148.36 990.3,-111.69 995.43,-86.44"/>
<polygon fill="black" stroke="black" points="998.91,-86.89 997.47,-76.4 992.05,-85.5 998.91,-86.89"/>
</g>
<!-- system_cpu08_mmu_itb_walker_port -->
<g id="node124" class="node">
<title>system_cpu08_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1510,-206C1510,-206 1480,-206 1480,-206 1474,-206 1468,-200 1468,-194 1468,-194 1468,-182 1468,-182 1468,-176 1474,-170 1480,-170 1480,-170 1510,-170 1510,-170 1516,-170 1522,-176 1522,-182 1522,-182 1522,-194 1522,-194 1522,-200 1516,-206 1510,-206"/>
<text text-anchor="middle" x="1495" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_itb_walker_cache_cpu_side -->
<g id="node130" class="node">
<title>system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1489.5,-76C1489.5,-76 1442.5,-76 1442.5,-76 1436.5,-76 1430.5,-70 1430.5,-64 1430.5,-64 1430.5,-52 1430.5,-52 1430.5,-46 1436.5,-40 1442.5,-40 1442.5,-40 1489.5,-40 1489.5,-40 1495.5,-40 1501.5,-46 1501.5,-52 1501.5,-52 1501.5,-64 1501.5,-64 1501.5,-70 1495.5,-76 1489.5,-76"/>
<text text-anchor="middle" x="1466" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side -->
<g id="edge36" class="edge">
<title>system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.09,-169.74C1486.25,-148.36 1477.94,-111.69 1472.22,-86.44"/>
<polygon fill="black" stroke="black" points="1475.56,-85.38 1469.94,-76.4 1468.74,-86.92 1475.56,-85.38"/>
</g>
<!-- system_cpu08_mmu_dtb_walker_port -->
<g id="node125" class="node">
<title>system_cpu08_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1685,-206C1685,-206 1655,-206 1655,-206 1649,-206 1643,-200 1643,-194 1643,-194 1643,-182 1643,-182 1643,-176 1649,-170 1655,-170 1655,-170 1685,-170 1685,-170 1691,-170 1697,-176 1697,-182 1697,-182 1697,-194 1697,-194 1697,-200 1691,-206 1685,-206"/>
<text text-anchor="middle" x="1670" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_dtb_walker_cache_cpu_side -->
<g id="node132" class="node">
<title>system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1683.5,-76C1683.5,-76 1636.5,-76 1636.5,-76 1630.5,-76 1624.5,-70 1624.5,-64 1624.5,-64 1624.5,-52 1624.5,-52 1624.5,-46 1630.5,-40 1636.5,-40 1636.5,-40 1683.5,-40 1683.5,-40 1689.5,-40 1695.5,-46 1695.5,-52 1695.5,-52 1695.5,-64 1695.5,-64 1695.5,-70 1689.5,-76 1683.5,-76"/>
<text text-anchor="middle" x="1660" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side -->
<g id="edge37" class="edge">
<title>system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.65,-169.74C1666.98,-148.36 1664.12,-111.69 1662.14,-86.44"/>
<polygon fill="black" stroke="black" points="1665.63,-86.09 1661.36,-76.4 1658.65,-86.64 1665.63,-86.09"/>
</g>
<!-- system_cpu08_icache_mem_side -->
<g id="node127" class="node">
<title>system_cpu08_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1368,-76C1368,-76 1312,-76 1312,-76 1306,-76 1300,-70 1300,-64 1300,-64 1300,-52 1300,-52 1300,-46 1306,-40 1312,-40 1312,-40 1368,-40 1368,-40 1374,-40 1380,-46 1380,-52 1380,-52 1380,-64 1380,-64 1380,-70 1374,-76 1368,-76"/>
<text text-anchor="middle" x="1340" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dcache_mem_side -->
<g id="node129" class="node">
<title>system_cpu08_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1123,-76C1123,-76 1067,-76 1067,-76 1061,-76 1055,-70 1055,-64 1055,-64 1055,-52 1055,-52 1055,-46 1061,-40 1067,-40 1067,-40 1123,-40 1123,-40 1129,-40 1135,-46 1135,-52 1135,-52 1135,-64 1135,-64 1135,-70 1129,-76 1123,-76"/>
<text text-anchor="middle" x="1095" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_itb_walker_cache_mem_side -->
<g id="node131" class="node">
<title>system_cpu08_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1588,-76C1588,-76 1532,-76 1532,-76 1526,-76 1520,-70 1520,-64 1520,-64 1520,-52 1520,-52 1520,-46 1526,-40 1532,-40 1532,-40 1588,-40 1588,-40 1594,-40 1600,-46 1600,-52 1600,-52 1600,-64 1600,-64 1600,-70 1594,-76 1588,-76"/>
<text text-anchor="middle" x="1560" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dtb_walker_cache_mem_side -->
<g id="node133" class="node">
<title>system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1782,-76C1782,-76 1726,-76 1726,-76 1720,-76 1714,-70 1714,-64 1714,-64 1714,-52 1714,-52 1714,-46 1720,-40 1726,-40 1726,-40 1782,-40 1782,-40 1788,-40 1794,-46 1794,-52 1794,-52 1794,-64 1794,-64 1794,-70 1788,-76 1782,-76"/>
<text text-anchor="middle" x="1754" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_interrupts_int_requestor -->
<g id="node134" class="node">
<title>system_cpu08_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1415.5,-206C1415.5,-206 1344.5,-206 1344.5,-206 1338.5,-206 1332.5,-200 1332.5,-194 1332.5,-194 1332.5,-182 1332.5,-182 1332.5,-176 1338.5,-170 1344.5,-170 1344.5,-170 1415.5,-170 1415.5,-170 1421.5,-170 1427.5,-176 1427.5,-182 1427.5,-182 1427.5,-194 1427.5,-194 1427.5,-200 1421.5,-206 1415.5,-206"/>
<text text-anchor="middle" x="1380" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu08_interrupts_int_responder -->
<g id="node135" class="node">
<title>system_cpu08_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1302.5,-206C1302.5,-206 1227.5,-206 1227.5,-206 1221.5,-206 1215.5,-200 1215.5,-194 1215.5,-194 1215.5,-182 1215.5,-182 1215.5,-176 1221.5,-170 1227.5,-170 1227.5,-170 1302.5,-170 1302.5,-170 1308.5,-170 1314.5,-176 1314.5,-182 1314.5,-182 1314.5,-194 1314.5,-194 1314.5,-200 1308.5,-206 1302.5,-206"/>
<text text-anchor="middle" x="1265" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu08_interrupts_pio -->
<g id="node136" class="node">
<title>system_cpu08_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1185,-206C1185,-206 1155,-206 1155,-206 1149,-206 1143,-200 1143,-194 1143,-194 1143,-182 1143,-182 1143,-176 1149,-170 1155,-170 1155,-170 1185,-170 1185,-170 1191,-170 1197,-176 1197,-182 1197,-182 1197,-194 1197,-194 1197,-200 1191,-206 1185,-206"/>
<text text-anchor="middle" x="1170" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu09_icache_port -->
<g id="node137" class="node">
<title>system_cpu09_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2010,-206C2010,-206 1948,-206 1948,-206 1942,-206 1936,-200 1936,-194 1936,-194 1936,-182 1936,-182 1936,-176 1942,-170 1948,-170 1948,-170 2010,-170 2010,-170 2016,-170 2022,-176 2022,-182 2022,-182 2022,-194 2022,-194 2022,-200 2016,-206 2010,-206"/>
<text text-anchor="middle" x="1979" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu09_icache_cpu_side -->
<g id="node141" class="node">
<title>system_cpu09_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2141.5,-76C2141.5,-76 2094.5,-76 2094.5,-76 2088.5,-76 2082.5,-70 2082.5,-64 2082.5,-64 2082.5,-52 2082.5,-52 2082.5,-46 2088.5,-40 2094.5,-40 2094.5,-40 2141.5,-40 2141.5,-40 2147.5,-40 2153.5,-46 2153.5,-52 2153.5,-52 2153.5,-64 2153.5,-64 2153.5,-70 2147.5,-76 2141.5,-76"/>
<text text-anchor="middle" x="2118" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side -->
<g id="edge38" class="edge">
<title>system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1997.75,-169.74C2021.89,-147.5 2064.01,-108.72 2091.44,-83.46"/>
<polygon fill="black" stroke="black" points="2094.12,-85.75 2099.11,-76.4 2089.38,-80.6 2094.12,-85.75"/>
</g>
<!-- system_cpu09_dcache_port -->
<g id="node138" class="node">
<title>system_cpu09_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1905.5,-206C1905.5,-206 1838.5,-206 1838.5,-206 1832.5,-206 1826.5,-200 1826.5,-194 1826.5,-194 1826.5,-182 1826.5,-182 1826.5,-176 1832.5,-170 1838.5,-170 1838.5,-170 1905.5,-170 1905.5,-170 1911.5,-170 1917.5,-176 1917.5,-182 1917.5,-182 1917.5,-194 1917.5,-194 1917.5,-200 1911.5,-206 1905.5,-206"/>
<text text-anchor="middle" x="1872" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu09_dcache_cpu_side -->
<g id="node143" class="node">
<title>system_cpu09_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1921.5,-76C1921.5,-76 1874.5,-76 1874.5,-76 1868.5,-76 1862.5,-70 1862.5,-64 1862.5,-64 1862.5,-52 1862.5,-52 1862.5,-46 1868.5,-40 1874.5,-40 1874.5,-40 1921.5,-40 1921.5,-40 1927.5,-40 1933.5,-46 1933.5,-52 1933.5,-52 1933.5,-64 1933.5,-64 1933.5,-70 1927.5,-76 1921.5,-76"/>
<text text-anchor="middle" x="1898" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side -->
<g id="edge39" class="edge">
<title>system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1875.51,-169.74C1879.85,-148.36 1887.3,-111.69 1892.43,-86.44"/>
<polygon fill="black" stroke="black" points="1895.91,-86.89 1894.47,-76.4 1889.05,-85.5 1895.91,-86.89"/>
</g>
<!-- system_cpu09_mmu_itb_walker_port -->
<g id="node139" class="node">
<title>system_cpu09_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2407,-206C2407,-206 2377,-206 2377,-206 2371,-206 2365,-200 2365,-194 2365,-194 2365,-182 2365,-182 2365,-176 2371,-170 2377,-170 2377,-170 2407,-170 2407,-170 2413,-170 2419,-176 2419,-182 2419,-182 2419,-194 2419,-194 2419,-200 2413,-206 2407,-206"/>
<text text-anchor="middle" x="2392" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_itb_walker_cache_cpu_side -->
<g id="node145" class="node">
<title>system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2386.5,-76C2386.5,-76 2339.5,-76 2339.5,-76 2333.5,-76 2327.5,-70 2327.5,-64 2327.5,-64 2327.5,-52 2327.5,-52 2327.5,-46 2333.5,-40 2339.5,-40 2339.5,-40 2386.5,-40 2386.5,-40 2392.5,-40 2398.5,-46 2398.5,-52 2398.5,-52 2398.5,-64 2398.5,-64 2398.5,-70 2392.5,-76 2386.5,-76"/>
<text text-anchor="middle" x="2363" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side -->
<g id="edge40" class="edge">
<title>system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2388.09,-169.74C2383.25,-148.36 2374.94,-111.69 2369.22,-86.44"/>
<polygon fill="black" stroke="black" points="2372.56,-85.38 2366.94,-76.4 2365.74,-86.92 2372.56,-85.38"/>
</g>
<!-- system_cpu09_mmu_dtb_walker_port -->
<g id="node140" class="node">
<title>system_cpu09_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2582,-206C2582,-206 2552,-206 2552,-206 2546,-206 2540,-200 2540,-194 2540,-194 2540,-182 2540,-182 2540,-176 2546,-170 2552,-170 2552,-170 2582,-170 2582,-170 2588,-170 2594,-176 2594,-182 2594,-182 2594,-194 2594,-194 2594,-200 2588,-206 2582,-206"/>
<text text-anchor="middle" x="2567" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_dtb_walker_cache_cpu_side -->
<g id="node147" class="node">
<title>system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2580.5,-76C2580.5,-76 2533.5,-76 2533.5,-76 2527.5,-76 2521.5,-70 2521.5,-64 2521.5,-64 2521.5,-52 2521.5,-52 2521.5,-46 2527.5,-40 2533.5,-40 2533.5,-40 2580.5,-40 2580.5,-40 2586.5,-40 2592.5,-46 2592.5,-52 2592.5,-52 2592.5,-64 2592.5,-64 2592.5,-70 2586.5,-76 2580.5,-76"/>
<text text-anchor="middle" x="2557" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side -->
<g id="edge41" class="edge">
<title>system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2565.65,-169.74C2563.98,-148.36 2561.12,-111.69 2559.14,-86.44"/>
<polygon fill="black" stroke="black" points="2562.63,-86.09 2558.36,-76.4 2555.65,-86.64 2562.63,-86.09"/>
</g>
<!-- system_cpu09_icache_mem_side -->
<g id="node142" class="node">
<title>system_cpu09_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2240,-76C2240,-76 2184,-76 2184,-76 2178,-76 2172,-70 2172,-64 2172,-64 2172,-52 2172,-52 2172,-46 2178,-40 2184,-40 2184,-40 2240,-40 2240,-40 2246,-40 2252,-46 2252,-52 2252,-52 2252,-64 2252,-64 2252,-70 2246,-76 2240,-76"/>
<text text-anchor="middle" x="2212" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dcache_mem_side -->
<g id="node144" class="node">
<title>system_cpu09_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2020,-76C2020,-76 1964,-76 1964,-76 1958,-76 1952,-70 1952,-64 1952,-64 1952,-52 1952,-52 1952,-46 1958,-40 1964,-40 1964,-40 2020,-40 2020,-40 2026,-40 2032,-46 2032,-52 2032,-52 2032,-64 2032,-64 2032,-70 2026,-76 2020,-76"/>
<text text-anchor="middle" x="1992" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_itb_walker_cache_mem_side -->
<g id="node146" class="node">
<title>system_cpu09_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2485,-76C2485,-76 2429,-76 2429,-76 2423,-76 2417,-70 2417,-64 2417,-64 2417,-52 2417,-52 2417,-46 2423,-40 2429,-40 2429,-40 2485,-40 2485,-40 2491,-40 2497,-46 2497,-52 2497,-52 2497,-64 2497,-64 2497,-70 2491,-76 2485,-76"/>
<text text-anchor="middle" x="2457" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dtb_walker_cache_mem_side -->
<g id="node148" class="node">
<title>system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2679,-76C2679,-76 2623,-76 2623,-76 2617,-76 2611,-70 2611,-64 2611,-64 2611,-52 2611,-52 2611,-46 2617,-40 2623,-40 2623,-40 2679,-40 2679,-40 2685,-40 2691,-46 2691,-52 2691,-52 2691,-64 2691,-64 2691,-70 2685,-76 2679,-76"/>
<text text-anchor="middle" x="2651" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_interrupts_int_requestor -->
<g id="node149" class="node">
<title>system_cpu09_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2312.5,-206C2312.5,-206 2241.5,-206 2241.5,-206 2235.5,-206 2229.5,-200 2229.5,-194 2229.5,-194 2229.5,-182 2229.5,-182 2229.5,-176 2235.5,-170 2241.5,-170 2241.5,-170 2312.5,-170 2312.5,-170 2318.5,-170 2324.5,-176 2324.5,-182 2324.5,-182 2324.5,-194 2324.5,-194 2324.5,-200 2318.5,-206 2312.5,-206"/>
<text text-anchor="middle" x="2277" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu09_interrupts_int_responder -->
<g id="node150" class="node">
<title>system_cpu09_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2199.5,-206C2199.5,-206 2124.5,-206 2124.5,-206 2118.5,-206 2112.5,-200 2112.5,-194 2112.5,-194 2112.5,-182 2112.5,-182 2112.5,-176 2118.5,-170 2124.5,-170 2124.5,-170 2199.5,-170 2199.5,-170 2205.5,-170 2211.5,-176 2211.5,-182 2211.5,-182 2211.5,-194 2211.5,-194 2211.5,-200 2205.5,-206 2199.5,-206"/>
<text text-anchor="middle" x="2162" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu09_interrupts_pio -->
<g id="node151" class="node">
<title>system_cpu09_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2082,-206C2082,-206 2052,-206 2052,-206 2046,-206 2040,-200 2040,-194 2040,-194 2040,-182 2040,-182 2040,-176 2046,-170 2052,-170 2052,-170 2082,-170 2082,-170 2088,-170 2094,-176 2094,-182 2094,-182 2094,-194 2094,-194 2094,-200 2088,-206 2082,-206"/>
<text text-anchor="middle" x="2067" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu10_icache_port -->
<g id="node152" class="node">
<title>system_cpu10_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2907,-206C2907,-206 2845,-206 2845,-206 2839,-206 2833,-200 2833,-194 2833,-194 2833,-182 2833,-182 2833,-176 2839,-170 2845,-170 2845,-170 2907,-170 2907,-170 2913,-170 2919,-176 2919,-182 2919,-182 2919,-194 2919,-194 2919,-200 2913,-206 2907,-206"/>
<text text-anchor="middle" x="2876" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu10_icache_cpu_side -->
<g id="node156" class="node">
<title>system_cpu10_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3038.5,-76C3038.5,-76 2991.5,-76 2991.5,-76 2985.5,-76 2979.5,-70 2979.5,-64 2979.5,-64 2979.5,-52 2979.5,-52 2979.5,-46 2985.5,-40 2991.5,-40 2991.5,-40 3038.5,-40 3038.5,-40 3044.5,-40 3050.5,-46 3050.5,-52 3050.5,-52 3050.5,-64 3050.5,-64 3050.5,-70 3044.5,-76 3038.5,-76"/>
<text text-anchor="middle" x="3015" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side -->
<g id="edge42" class="edge">
<title>system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2894.75,-169.74C2918.89,-147.5 2961.01,-108.72 2988.44,-83.46"/>
<polygon fill="black" stroke="black" points="2991.12,-85.75 2996.11,-76.4 2986.38,-80.6 2991.12,-85.75"/>
</g>
<!-- system_cpu10_dcache_port -->
<g id="node153" class="node">
<title>system_cpu10_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2802.5,-206C2802.5,-206 2735.5,-206 2735.5,-206 2729.5,-206 2723.5,-200 2723.5,-194 2723.5,-194 2723.5,-182 2723.5,-182 2723.5,-176 2729.5,-170 2735.5,-170 2735.5,-170 2802.5,-170 2802.5,-170 2808.5,-170 2814.5,-176 2814.5,-182 2814.5,-182 2814.5,-194 2814.5,-194 2814.5,-200 2808.5,-206 2802.5,-206"/>
<text text-anchor="middle" x="2769" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu10_dcache_cpu_side -->
<g id="node158" class="node">
<title>system_cpu10_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2818.5,-76C2818.5,-76 2771.5,-76 2771.5,-76 2765.5,-76 2759.5,-70 2759.5,-64 2759.5,-64 2759.5,-52 2759.5,-52 2759.5,-46 2765.5,-40 2771.5,-40 2771.5,-40 2818.5,-40 2818.5,-40 2824.5,-40 2830.5,-46 2830.5,-52 2830.5,-52 2830.5,-64 2830.5,-64 2830.5,-70 2824.5,-76 2818.5,-76"/>
<text text-anchor="middle" x="2795" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side -->
<g id="edge43" class="edge">
<title>system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2772.51,-169.74C2776.85,-148.36 2784.3,-111.69 2789.43,-86.44"/>
<polygon fill="black" stroke="black" points="2792.91,-86.89 2791.47,-76.4 2786.05,-85.5 2792.91,-86.89"/>
</g>
<!-- system_cpu10_mmu_itb_walker_port -->
<g id="node154" class="node">
<title>system_cpu10_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3304,-206C3304,-206 3274,-206 3274,-206 3268,-206 3262,-200 3262,-194 3262,-194 3262,-182 3262,-182 3262,-176 3268,-170 3274,-170 3274,-170 3304,-170 3304,-170 3310,-170 3316,-176 3316,-182 3316,-182 3316,-194 3316,-194 3316,-200 3310,-206 3304,-206"/>
<text text-anchor="middle" x="3289" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_itb_walker_cache_cpu_side -->
<g id="node160" class="node">
<title>system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3283.5,-76C3283.5,-76 3236.5,-76 3236.5,-76 3230.5,-76 3224.5,-70 3224.5,-64 3224.5,-64 3224.5,-52 3224.5,-52 3224.5,-46 3230.5,-40 3236.5,-40 3236.5,-40 3283.5,-40 3283.5,-40 3289.5,-40 3295.5,-46 3295.5,-52 3295.5,-52 3295.5,-64 3295.5,-64 3295.5,-70 3289.5,-76 3283.5,-76"/>
<text text-anchor="middle" x="3260" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side -->
<g id="edge44" class="edge">
<title>system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3285.09,-169.74C3280.25,-148.36 3271.94,-111.69 3266.22,-86.44"/>
<polygon fill="black" stroke="black" points="3269.56,-85.38 3263.94,-76.4 3262.74,-86.92 3269.56,-85.38"/>
</g>
<!-- system_cpu10_mmu_dtb_walker_port -->
<g id="node155" class="node">
<title>system_cpu10_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3479,-206C3479,-206 3449,-206 3449,-206 3443,-206 3437,-200 3437,-194 3437,-194 3437,-182 3437,-182 3437,-176 3443,-170 3449,-170 3449,-170 3479,-170 3479,-170 3485,-170 3491,-176 3491,-182 3491,-182 3491,-194 3491,-194 3491,-200 3485,-206 3479,-206"/>
<text text-anchor="middle" x="3464" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_dtb_walker_cache_cpu_side -->
<g id="node162" class="node">
<title>system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3477.5,-76C3477.5,-76 3430.5,-76 3430.5,-76 3424.5,-76 3418.5,-70 3418.5,-64 3418.5,-64 3418.5,-52 3418.5,-52 3418.5,-46 3424.5,-40 3430.5,-40 3430.5,-40 3477.5,-40 3477.5,-40 3483.5,-40 3489.5,-46 3489.5,-52 3489.5,-52 3489.5,-64 3489.5,-64 3489.5,-70 3483.5,-76 3477.5,-76"/>
<text text-anchor="middle" x="3454" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side -->
<g id="edge45" class="edge">
<title>system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3462.65,-169.74C3460.98,-148.36 3458.12,-111.69 3456.14,-86.44"/>
<polygon fill="black" stroke="black" points="3459.63,-86.09 3455.36,-76.4 3452.65,-86.64 3459.63,-86.09"/>
</g>
<!-- system_cpu10_icache_mem_side -->
<g id="node157" class="node">
<title>system_cpu10_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3137,-76C3137,-76 3081,-76 3081,-76 3075,-76 3069,-70 3069,-64 3069,-64 3069,-52 3069,-52 3069,-46 3075,-40 3081,-40 3081,-40 3137,-40 3137,-40 3143,-40 3149,-46 3149,-52 3149,-52 3149,-64 3149,-64 3149,-70 3143,-76 3137,-76"/>
<text text-anchor="middle" x="3109" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dcache_mem_side -->
<g id="node159" class="node">
<title>system_cpu10_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2917,-76C2917,-76 2861,-76 2861,-76 2855,-76 2849,-70 2849,-64 2849,-64 2849,-52 2849,-52 2849,-46 2855,-40 2861,-40 2861,-40 2917,-40 2917,-40 2923,-40 2929,-46 2929,-52 2929,-52 2929,-64 2929,-64 2929,-70 2923,-76 2917,-76"/>
<text text-anchor="middle" x="2889" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_itb_walker_cache_mem_side -->
<g id="node161" class="node">
<title>system_cpu10_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3382,-76C3382,-76 3326,-76 3326,-76 3320,-76 3314,-70 3314,-64 3314,-64 3314,-52 3314,-52 3314,-46 3320,-40 3326,-40 3326,-40 3382,-40 3382,-40 3388,-40 3394,-46 3394,-52 3394,-52 3394,-64 3394,-64 3394,-70 3388,-76 3382,-76"/>
<text text-anchor="middle" x="3354" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dtb_walker_cache_mem_side -->
<g id="node163" class="node">
<title>system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3576,-76C3576,-76 3520,-76 3520,-76 3514,-76 3508,-70 3508,-64 3508,-64 3508,-52 3508,-52 3508,-46 3514,-40 3520,-40 3520,-40 3576,-40 3576,-40 3582,-40 3588,-46 3588,-52 3588,-52 3588,-64 3588,-64 3588,-70 3582,-76 3576,-76"/>
<text text-anchor="middle" x="3548" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_interrupts_int_requestor -->
<g id="node164" class="node">
<title>system_cpu10_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3209.5,-206C3209.5,-206 3138.5,-206 3138.5,-206 3132.5,-206 3126.5,-200 3126.5,-194 3126.5,-194 3126.5,-182 3126.5,-182 3126.5,-176 3132.5,-170 3138.5,-170 3138.5,-170 3209.5,-170 3209.5,-170 3215.5,-170 3221.5,-176 3221.5,-182 3221.5,-182 3221.5,-194 3221.5,-194 3221.5,-200 3215.5,-206 3209.5,-206"/>
<text text-anchor="middle" x="3174" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu10_interrupts_int_responder -->
<g id="node165" class="node">
<title>system_cpu10_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3096.5,-206C3096.5,-206 3021.5,-206 3021.5,-206 3015.5,-206 3009.5,-200 3009.5,-194 3009.5,-194 3009.5,-182 3009.5,-182 3009.5,-176 3015.5,-170 3021.5,-170 3021.5,-170 3096.5,-170 3096.5,-170 3102.5,-170 3108.5,-176 3108.5,-182 3108.5,-182 3108.5,-194 3108.5,-194 3108.5,-200 3102.5,-206 3096.5,-206"/>
<text text-anchor="middle" x="3059" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu10_interrupts_pio -->
<g id="node166" class="node">
<title>system_cpu10_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2979,-206C2979,-206 2949,-206 2949,-206 2943,-206 2937,-200 2937,-194 2937,-194 2937,-182 2937,-182 2937,-176 2943,-170 2949,-170 2949,-170 2979,-170 2979,-170 2985,-170 2991,-176 2991,-182 2991,-182 2991,-194 2991,-194 2991,-200 2985,-206 2979,-206"/>
<text text-anchor="middle" x="2964" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu11_icache_port -->
<g id="node167" class="node">
<title>system_cpu11_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3804,-206C3804,-206 3742,-206 3742,-206 3736,-206 3730,-200 3730,-194 3730,-194 3730,-182 3730,-182 3730,-176 3736,-170 3742,-170 3742,-170 3804,-170 3804,-170 3810,-170 3816,-176 3816,-182 3816,-182 3816,-194 3816,-194 3816,-200 3810,-206 3804,-206"/>
<text text-anchor="middle" x="3773" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu11_icache_cpu_side -->
<g id="node171" class="node">
<title>system_cpu11_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3935.5,-76C3935.5,-76 3888.5,-76 3888.5,-76 3882.5,-76 3876.5,-70 3876.5,-64 3876.5,-64 3876.5,-52 3876.5,-52 3876.5,-46 3882.5,-40 3888.5,-40 3888.5,-40 3935.5,-40 3935.5,-40 3941.5,-40 3947.5,-46 3947.5,-52 3947.5,-52 3947.5,-64 3947.5,-64 3947.5,-70 3941.5,-76 3935.5,-76"/>
<text text-anchor="middle" x="3912" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side -->
<g id="edge46" class="edge">
<title>system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3791.75,-169.74C3815.89,-147.5 3858.01,-108.72 3885.44,-83.46"/>
<polygon fill="black" stroke="black" points="3888.12,-85.75 3893.11,-76.4 3883.38,-80.6 3888.12,-85.75"/>
</g>
<!-- system_cpu11_dcache_port -->
<g id="node168" class="node">
<title>system_cpu11_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3699.5,-206C3699.5,-206 3632.5,-206 3632.5,-206 3626.5,-206 3620.5,-200 3620.5,-194 3620.5,-194 3620.5,-182 3620.5,-182 3620.5,-176 3626.5,-170 3632.5,-170 3632.5,-170 3699.5,-170 3699.5,-170 3705.5,-170 3711.5,-176 3711.5,-182 3711.5,-182 3711.5,-194 3711.5,-194 3711.5,-200 3705.5,-206 3699.5,-206"/>
<text text-anchor="middle" x="3666" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu11_dcache_cpu_side -->
<g id="node173" class="node">
<title>system_cpu11_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3715.5,-76C3715.5,-76 3668.5,-76 3668.5,-76 3662.5,-76 3656.5,-70 3656.5,-64 3656.5,-64 3656.5,-52 3656.5,-52 3656.5,-46 3662.5,-40 3668.5,-40 3668.5,-40 3715.5,-40 3715.5,-40 3721.5,-40 3727.5,-46 3727.5,-52 3727.5,-52 3727.5,-64 3727.5,-64 3727.5,-70 3721.5,-76 3715.5,-76"/>
<text text-anchor="middle" x="3692" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side -->
<g id="edge47" class="edge">
<title>system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3669.51,-169.74C3673.85,-148.36 3681.3,-111.69 3686.43,-86.44"/>
<polygon fill="black" stroke="black" points="3689.91,-86.89 3688.47,-76.4 3683.05,-85.5 3689.91,-86.89"/>
</g>
<!-- system_cpu11_mmu_itb_walker_port -->
<g id="node169" class="node">
<title>system_cpu11_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4201,-206C4201,-206 4171,-206 4171,-206 4165,-206 4159,-200 4159,-194 4159,-194 4159,-182 4159,-182 4159,-176 4165,-170 4171,-170 4171,-170 4201,-170 4201,-170 4207,-170 4213,-176 4213,-182 4213,-182 4213,-194 4213,-194 4213,-200 4207,-206 4201,-206"/>
<text text-anchor="middle" x="4186" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_itb_walker_cache_cpu_side -->
<g id="node175" class="node">
<title>system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4180.5,-76C4180.5,-76 4133.5,-76 4133.5,-76 4127.5,-76 4121.5,-70 4121.5,-64 4121.5,-64 4121.5,-52 4121.5,-52 4121.5,-46 4127.5,-40 4133.5,-40 4133.5,-40 4180.5,-40 4180.5,-40 4186.5,-40 4192.5,-46 4192.5,-52 4192.5,-52 4192.5,-64 4192.5,-64 4192.5,-70 4186.5,-76 4180.5,-76"/>
<text text-anchor="middle" x="4157" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side -->
<g id="edge48" class="edge">
<title>system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4182.09,-169.74C4177.25,-148.36 4168.94,-111.69 4163.22,-86.44"/>
<polygon fill="black" stroke="black" points="4166.56,-85.38 4160.94,-76.4 4159.74,-86.92 4166.56,-85.38"/>
</g>
<!-- system_cpu11_mmu_dtb_walker_port -->
<g id="node170" class="node">
<title>system_cpu11_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4376,-206C4376,-206 4346,-206 4346,-206 4340,-206 4334,-200 4334,-194 4334,-194 4334,-182 4334,-182 4334,-176 4340,-170 4346,-170 4346,-170 4376,-170 4376,-170 4382,-170 4388,-176 4388,-182 4388,-182 4388,-194 4388,-194 4388,-200 4382,-206 4376,-206"/>
<text text-anchor="middle" x="4361" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_dtb_walker_cache_cpu_side -->
<g id="node177" class="node">
<title>system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4374.5,-76C4374.5,-76 4327.5,-76 4327.5,-76 4321.5,-76 4315.5,-70 4315.5,-64 4315.5,-64 4315.5,-52 4315.5,-52 4315.5,-46 4321.5,-40 4327.5,-40 4327.5,-40 4374.5,-40 4374.5,-40 4380.5,-40 4386.5,-46 4386.5,-52 4386.5,-52 4386.5,-64 4386.5,-64 4386.5,-70 4380.5,-76 4374.5,-76"/>
<text text-anchor="middle" x="4351" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side -->
<g id="edge49" class="edge">
<title>system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4359.65,-169.74C4357.98,-148.36 4355.12,-111.69 4353.14,-86.44"/>
<polygon fill="black" stroke="black" points="4356.63,-86.09 4352.36,-76.4 4349.65,-86.64 4356.63,-86.09"/>
</g>
<!-- system_cpu11_icache_mem_side -->
<g id="node172" class="node">
<title>system_cpu11_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4034,-76C4034,-76 3978,-76 3978,-76 3972,-76 3966,-70 3966,-64 3966,-64 3966,-52 3966,-52 3966,-46 3972,-40 3978,-40 3978,-40 4034,-40 4034,-40 4040,-40 4046,-46 4046,-52 4046,-52 4046,-64 4046,-64 4046,-70 4040,-76 4034,-76"/>
<text text-anchor="middle" x="4006" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dcache_mem_side -->
<g id="node174" class="node">
<title>system_cpu11_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3814,-76C3814,-76 3758,-76 3758,-76 3752,-76 3746,-70 3746,-64 3746,-64 3746,-52 3746,-52 3746,-46 3752,-40 3758,-40 3758,-40 3814,-40 3814,-40 3820,-40 3826,-46 3826,-52 3826,-52 3826,-64 3826,-64 3826,-70 3820,-76 3814,-76"/>
<text text-anchor="middle" x="3786" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_itb_walker_cache_mem_side -->
<g id="node176" class="node">
<title>system_cpu11_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4279,-76C4279,-76 4223,-76 4223,-76 4217,-76 4211,-70 4211,-64 4211,-64 4211,-52 4211,-52 4211,-46 4217,-40 4223,-40 4223,-40 4279,-40 4279,-40 4285,-40 4291,-46 4291,-52 4291,-52 4291,-64 4291,-64 4291,-70 4285,-76 4279,-76"/>
<text text-anchor="middle" x="4251" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dtb_walker_cache_mem_side -->
<g id="node178" class="node">
<title>system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4473,-76C4473,-76 4417,-76 4417,-76 4411,-76 4405,-70 4405,-64 4405,-64 4405,-52 4405,-52 4405,-46 4411,-40 4417,-40 4417,-40 4473,-40 4473,-40 4479,-40 4485,-46 4485,-52 4485,-52 4485,-64 4485,-64 4485,-70 4479,-76 4473,-76"/>
<text text-anchor="middle" x="4445" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_interrupts_int_requestor -->
<g id="node179" class="node">
<title>system_cpu11_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4106.5,-206C4106.5,-206 4035.5,-206 4035.5,-206 4029.5,-206 4023.5,-200 4023.5,-194 4023.5,-194 4023.5,-182 4023.5,-182 4023.5,-176 4029.5,-170 4035.5,-170 4035.5,-170 4106.5,-170 4106.5,-170 4112.5,-170 4118.5,-176 4118.5,-182 4118.5,-182 4118.5,-194 4118.5,-194 4118.5,-200 4112.5,-206 4106.5,-206"/>
<text text-anchor="middle" x="4071" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu11_interrupts_int_responder -->
<g id="node180" class="node">
<title>system_cpu11_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3993.5,-206C3993.5,-206 3918.5,-206 3918.5,-206 3912.5,-206 3906.5,-200 3906.5,-194 3906.5,-194 3906.5,-182 3906.5,-182 3906.5,-176 3912.5,-170 3918.5,-170 3918.5,-170 3993.5,-170 3993.5,-170 3999.5,-170 4005.5,-176 4005.5,-182 4005.5,-182 4005.5,-194 4005.5,-194 4005.5,-200 3999.5,-206 3993.5,-206"/>
<text text-anchor="middle" x="3956" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu11_interrupts_pio -->
<g id="node181" class="node">
<title>system_cpu11_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3876,-206C3876,-206 3846,-206 3846,-206 3840,-206 3834,-200 3834,-194 3834,-194 3834,-182 3834,-182 3834,-176 3840,-170 3846,-170 3846,-170 3876,-170 3876,-170 3882,-170 3888,-176 3888,-182 3888,-182 3888,-194 3888,-194 3888,-200 3882,-206 3876,-206"/>
<text text-anchor="middle" x="3861" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu12_icache_port -->
<g id="node182" class="node">
<title>system_cpu12_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4701,-206C4701,-206 4639,-206 4639,-206 4633,-206 4627,-200 4627,-194 4627,-194 4627,-182 4627,-182 4627,-176 4633,-170 4639,-170 4639,-170 4701,-170 4701,-170 4707,-170 4713,-176 4713,-182 4713,-182 4713,-194 4713,-194 4713,-200 4707,-206 4701,-206"/>
<text text-anchor="middle" x="4670" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu12_icache_cpu_side -->
<g id="node186" class="node">
<title>system_cpu12_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4857.5,-76C4857.5,-76 4810.5,-76 4810.5,-76 4804.5,-76 4798.5,-70 4798.5,-64 4798.5,-64 4798.5,-52 4798.5,-52 4798.5,-46 4804.5,-40 4810.5,-40 4810.5,-40 4857.5,-40 4857.5,-40 4863.5,-40 4869.5,-46 4869.5,-52 4869.5,-52 4869.5,-64 4869.5,-64 4869.5,-70 4863.5,-76 4857.5,-76"/>
<text text-anchor="middle" x="4834" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side -->
<g id="edge50" class="edge">
<title>system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4690.32,-169.62C4699.06,-162.24 4709.45,-153.6 4719,-146 4746.91,-123.78 4779.38,-99.34 4802.69,-82.04"/>
<polygon fill="black" stroke="black" points="4804.88,-84.77 4810.84,-76 4800.72,-79.15 4804.88,-84.77"/>
</g>
<!-- system_cpu12_dcache_port -->
<g id="node183" class="node">
<title>system_cpu12_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4596.5,-206C4596.5,-206 4529.5,-206 4529.5,-206 4523.5,-206 4517.5,-200 4517.5,-194 4517.5,-194 4517.5,-182 4517.5,-182 4517.5,-176 4523.5,-170 4529.5,-170 4529.5,-170 4596.5,-170 4596.5,-170 4602.5,-170 4608.5,-176 4608.5,-182 4608.5,-182 4608.5,-194 4608.5,-194 4608.5,-200 4602.5,-206 4596.5,-206"/>
<text text-anchor="middle" x="4563" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu12_dcache_cpu_side -->
<g id="node188" class="node">
<title>system_cpu12_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4612.5,-76C4612.5,-76 4565.5,-76 4565.5,-76 4559.5,-76 4553.5,-70 4553.5,-64 4553.5,-64 4553.5,-52 4553.5,-52 4553.5,-46 4559.5,-40 4565.5,-40 4565.5,-40 4612.5,-40 4612.5,-40 4618.5,-40 4624.5,-46 4624.5,-52 4624.5,-52 4624.5,-64 4624.5,-64 4624.5,-70 4618.5,-76 4612.5,-76"/>
<text text-anchor="middle" x="4589" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side -->
<g id="edge51" class="edge">
<title>system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4566.51,-169.74C4570.85,-148.36 4578.3,-111.69 4583.43,-86.44"/>
<polygon fill="black" stroke="black" points="4586.91,-86.89 4585.47,-76.4 4580.05,-85.5 4586.91,-86.89"/>
</g>
<!-- system_cpu12_mmu_itb_walker_port -->
<g id="node184" class="node">
<title>system_cpu12_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5098,-206C5098,-206 5068,-206 5068,-206 5062,-206 5056,-200 5056,-194 5056,-194 5056,-182 5056,-182 5056,-176 5062,-170 5068,-170 5068,-170 5098,-170 5098,-170 5104,-170 5110,-176 5110,-182 5110,-182 5110,-194 5110,-194 5110,-200 5104,-206 5098,-206"/>
<text text-anchor="middle" x="5083" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_itb_walker_cache_cpu_side -->
<g id="node190" class="node">
<title>system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5077.5,-76C5077.5,-76 5030.5,-76 5030.5,-76 5024.5,-76 5018.5,-70 5018.5,-64 5018.5,-64 5018.5,-52 5018.5,-52 5018.5,-46 5024.5,-40 5030.5,-40 5030.5,-40 5077.5,-40 5077.5,-40 5083.5,-40 5089.5,-46 5089.5,-52 5089.5,-52 5089.5,-64 5089.5,-64 5089.5,-70 5083.5,-76 5077.5,-76"/>
<text text-anchor="middle" x="5054" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side -->
<g id="edge52" class="edge">
<title>system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5079.09,-169.74C5074.25,-148.36 5065.94,-111.69 5060.22,-86.44"/>
<polygon fill="black" stroke="black" points="5063.56,-85.38 5057.94,-76.4 5056.74,-86.92 5063.56,-85.38"/>
</g>
<!-- system_cpu12_mmu_dtb_walker_port -->
<g id="node185" class="node">
<title>system_cpu12_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5273,-206C5273,-206 5243,-206 5243,-206 5237,-206 5231,-200 5231,-194 5231,-194 5231,-182 5231,-182 5231,-176 5237,-170 5243,-170 5243,-170 5273,-170 5273,-170 5279,-170 5285,-176 5285,-182 5285,-182 5285,-194 5285,-194 5285,-200 5279,-206 5273,-206"/>
<text text-anchor="middle" x="5258" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_dtb_walker_cache_cpu_side -->
<g id="node192" class="node">
<title>system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5271.5,-76C5271.5,-76 5224.5,-76 5224.5,-76 5218.5,-76 5212.5,-70 5212.5,-64 5212.5,-64 5212.5,-52 5212.5,-52 5212.5,-46 5218.5,-40 5224.5,-40 5224.5,-40 5271.5,-40 5271.5,-40 5277.5,-40 5283.5,-46 5283.5,-52 5283.5,-52 5283.5,-64 5283.5,-64 5283.5,-70 5277.5,-76 5271.5,-76"/>
<text text-anchor="middle" x="5248" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side -->
<g id="edge53" class="edge">
<title>system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5256.65,-169.74C5254.98,-148.36 5252.12,-111.69 5250.14,-86.44"/>
<polygon fill="black" stroke="black" points="5253.63,-86.09 5249.36,-76.4 5246.65,-86.64 5253.63,-86.09"/>
</g>
<!-- system_cpu12_icache_mem_side -->
<g id="node187" class="node">
<title>system_cpu12_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4956,-76C4956,-76 4900,-76 4900,-76 4894,-76 4888,-70 4888,-64 4888,-64 4888,-52 4888,-52 4888,-46 4894,-40 4900,-40 4900,-40 4956,-40 4956,-40 4962,-40 4968,-46 4968,-52 4968,-52 4968,-64 4968,-64 4968,-70 4962,-76 4956,-76"/>
<text text-anchor="middle" x="4928" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dcache_mem_side -->
<g id="node189" class="node">
<title>system_cpu12_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4711,-76C4711,-76 4655,-76 4655,-76 4649,-76 4643,-70 4643,-64 4643,-64 4643,-52 4643,-52 4643,-46 4649,-40 4655,-40 4655,-40 4711,-40 4711,-40 4717,-40 4723,-46 4723,-52 4723,-52 4723,-64 4723,-64 4723,-70 4717,-76 4711,-76"/>
<text text-anchor="middle" x="4683" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_itb_walker_cache_mem_side -->
<g id="node191" class="node">
<title>system_cpu12_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5176,-76C5176,-76 5120,-76 5120,-76 5114,-76 5108,-70 5108,-64 5108,-64 5108,-52 5108,-52 5108,-46 5114,-40 5120,-40 5120,-40 5176,-40 5176,-40 5182,-40 5188,-46 5188,-52 5188,-52 5188,-64 5188,-64 5188,-70 5182,-76 5176,-76"/>
<text text-anchor="middle" x="5148" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dtb_walker_cache_mem_side -->
<g id="node193" class="node">
<title>system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5370,-76C5370,-76 5314,-76 5314,-76 5308,-76 5302,-70 5302,-64 5302,-64 5302,-52 5302,-52 5302,-46 5308,-40 5314,-40 5314,-40 5370,-40 5370,-40 5376,-40 5382,-46 5382,-52 5382,-52 5382,-64 5382,-64 5382,-70 5376,-76 5370,-76"/>
<text text-anchor="middle" x="5342" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_interrupts_int_requestor -->
<g id="node194" class="node">
<title>system_cpu12_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5003.5,-206C5003.5,-206 4932.5,-206 4932.5,-206 4926.5,-206 4920.5,-200 4920.5,-194 4920.5,-194 4920.5,-182 4920.5,-182 4920.5,-176 4926.5,-170 4932.5,-170 4932.5,-170 5003.5,-170 5003.5,-170 5009.5,-170 5015.5,-176 5015.5,-182 5015.5,-182 5015.5,-194 5015.5,-194 5015.5,-200 5009.5,-206 5003.5,-206"/>
<text text-anchor="middle" x="4968" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu12_interrupts_int_responder -->
<g id="node195" class="node">
<title>system_cpu12_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4890.5,-206C4890.5,-206 4815.5,-206 4815.5,-206 4809.5,-206 4803.5,-200 4803.5,-194 4803.5,-194 4803.5,-182 4803.5,-182 4803.5,-176 4809.5,-170 4815.5,-170 4815.5,-170 4890.5,-170 4890.5,-170 4896.5,-170 4902.5,-176 4902.5,-182 4902.5,-182 4902.5,-194 4902.5,-194 4902.5,-200 4896.5,-206 4890.5,-206"/>
<text text-anchor="middle" x="4853" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu12_interrupts_pio -->
<g id="node196" class="node">
<title>system_cpu12_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4773,-206C4773,-206 4743,-206 4743,-206 4737,-206 4731,-200 4731,-194 4731,-194 4731,-182 4731,-182 4731,-176 4737,-170 4743,-170 4743,-170 4773,-170 4773,-170 4779,-170 4785,-176 4785,-182 4785,-182 4785,-194 4785,-194 4785,-200 4779,-206 4773,-206"/>
<text text-anchor="middle" x="4758" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu13_icache_port -->
<g id="node197" class="node">
<title>system_cpu13_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5598,-206C5598,-206 5536,-206 5536,-206 5530,-206 5524,-200 5524,-194 5524,-194 5524,-182 5524,-182 5524,-176 5530,-170 5536,-170 5536,-170 5598,-170 5598,-170 5604,-170 5610,-176 5610,-182 5610,-182 5610,-194 5610,-194 5610,-200 5604,-206 5598,-206"/>
<text text-anchor="middle" x="5567" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu13_icache_cpu_side -->
<g id="node201" class="node">
<title>system_cpu13_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5729.5,-76C5729.5,-76 5682.5,-76 5682.5,-76 5676.5,-76 5670.5,-70 5670.5,-64 5670.5,-64 5670.5,-52 5670.5,-52 5670.5,-46 5676.5,-40 5682.5,-40 5682.5,-40 5729.5,-40 5729.5,-40 5735.5,-40 5741.5,-46 5741.5,-52 5741.5,-52 5741.5,-64 5741.5,-64 5741.5,-70 5735.5,-76 5729.5,-76"/>
<text text-anchor="middle" x="5706" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side -->
<g id="edge54" class="edge">
<title>system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5585.75,-169.74C5609.89,-147.5 5652.01,-108.72 5679.44,-83.46"/>
<polygon fill="black" stroke="black" points="5682.12,-85.75 5687.11,-76.4 5677.38,-80.6 5682.12,-85.75"/>
</g>
<!-- system_cpu13_dcache_port -->
<g id="node198" class="node">
<title>system_cpu13_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5493.5,-206C5493.5,-206 5426.5,-206 5426.5,-206 5420.5,-206 5414.5,-200 5414.5,-194 5414.5,-194 5414.5,-182 5414.5,-182 5414.5,-176 5420.5,-170 5426.5,-170 5426.5,-170 5493.5,-170 5493.5,-170 5499.5,-170 5505.5,-176 5505.5,-182 5505.5,-182 5505.5,-194 5505.5,-194 5505.5,-200 5499.5,-206 5493.5,-206"/>
<text text-anchor="middle" x="5460" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu13_dcache_cpu_side -->
<g id="node203" class="node">
<title>system_cpu13_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5509.5,-76C5509.5,-76 5462.5,-76 5462.5,-76 5456.5,-76 5450.5,-70 5450.5,-64 5450.5,-64 5450.5,-52 5450.5,-52 5450.5,-46 5456.5,-40 5462.5,-40 5462.5,-40 5509.5,-40 5509.5,-40 5515.5,-40 5521.5,-46 5521.5,-52 5521.5,-52 5521.5,-64 5521.5,-64 5521.5,-70 5515.5,-76 5509.5,-76"/>
<text text-anchor="middle" x="5486" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side -->
<g id="edge55" class="edge">
<title>system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5463.51,-169.74C5467.85,-148.36 5475.3,-111.69 5480.43,-86.44"/>
<polygon fill="black" stroke="black" points="5483.91,-86.89 5482.47,-76.4 5477.05,-85.5 5483.91,-86.89"/>
</g>
<!-- system_cpu13_mmu_itb_walker_port -->
<g id="node199" class="node">
<title>system_cpu13_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5995,-206C5995,-206 5965,-206 5965,-206 5959,-206 5953,-200 5953,-194 5953,-194 5953,-182 5953,-182 5953,-176 5959,-170 5965,-170 5965,-170 5995,-170 5995,-170 6001,-170 6007,-176 6007,-182 6007,-182 6007,-194 6007,-194 6007,-200 6001,-206 5995,-206"/>
<text text-anchor="middle" x="5980" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_itb_walker_cache_cpu_side -->
<g id="node205" class="node">
<title>system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5974.5,-76C5974.5,-76 5927.5,-76 5927.5,-76 5921.5,-76 5915.5,-70 5915.5,-64 5915.5,-64 5915.5,-52 5915.5,-52 5915.5,-46 5921.5,-40 5927.5,-40 5927.5,-40 5974.5,-40 5974.5,-40 5980.5,-40 5986.5,-46 5986.5,-52 5986.5,-52 5986.5,-64 5986.5,-64 5986.5,-70 5980.5,-76 5974.5,-76"/>
<text text-anchor="middle" x="5951" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side -->
<g id="edge56" class="edge">
<title>system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5976.09,-169.74C5971.25,-148.36 5962.94,-111.69 5957.22,-86.44"/>
<polygon fill="black" stroke="black" points="5960.56,-85.38 5954.94,-76.4 5953.74,-86.92 5960.56,-85.38"/>
</g>
<!-- system_cpu13_mmu_dtb_walker_port -->
<g id="node200" class="node">
<title>system_cpu13_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6170,-206C6170,-206 6140,-206 6140,-206 6134,-206 6128,-200 6128,-194 6128,-194 6128,-182 6128,-182 6128,-176 6134,-170 6140,-170 6140,-170 6170,-170 6170,-170 6176,-170 6182,-176 6182,-182 6182,-182 6182,-194 6182,-194 6182,-200 6176,-206 6170,-206"/>
<text text-anchor="middle" x="6155" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_dtb_walker_cache_cpu_side -->
<g id="node207" class="node">
<title>system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6168.5,-76C6168.5,-76 6121.5,-76 6121.5,-76 6115.5,-76 6109.5,-70 6109.5,-64 6109.5,-64 6109.5,-52 6109.5,-52 6109.5,-46 6115.5,-40 6121.5,-40 6121.5,-40 6168.5,-40 6168.5,-40 6174.5,-40 6180.5,-46 6180.5,-52 6180.5,-52 6180.5,-64 6180.5,-64 6180.5,-70 6174.5,-76 6168.5,-76"/>
<text text-anchor="middle" x="6145" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side -->
<g id="edge57" class="edge">
<title>system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6153.65,-169.74C6151.98,-148.36 6149.12,-111.69 6147.14,-86.44"/>
<polygon fill="black" stroke="black" points="6150.63,-86.09 6146.36,-76.4 6143.65,-86.64 6150.63,-86.09"/>
</g>
<!-- system_cpu13_icache_mem_side -->
<g id="node202" class="node">
<title>system_cpu13_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5828,-76C5828,-76 5772,-76 5772,-76 5766,-76 5760,-70 5760,-64 5760,-64 5760,-52 5760,-52 5760,-46 5766,-40 5772,-40 5772,-40 5828,-40 5828,-40 5834,-40 5840,-46 5840,-52 5840,-52 5840,-64 5840,-64 5840,-70 5834,-76 5828,-76"/>
<text text-anchor="middle" x="5800" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dcache_mem_side -->
<g id="node204" class="node">
<title>system_cpu13_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5608,-76C5608,-76 5552,-76 5552,-76 5546,-76 5540,-70 5540,-64 5540,-64 5540,-52 5540,-52 5540,-46 5546,-40 5552,-40 5552,-40 5608,-40 5608,-40 5614,-40 5620,-46 5620,-52 5620,-52 5620,-64 5620,-64 5620,-70 5614,-76 5608,-76"/>
<text text-anchor="middle" x="5580" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_itb_walker_cache_mem_side -->
<g id="node206" class="node">
<title>system_cpu13_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6073,-76C6073,-76 6017,-76 6017,-76 6011,-76 6005,-70 6005,-64 6005,-64 6005,-52 6005,-52 6005,-46 6011,-40 6017,-40 6017,-40 6073,-40 6073,-40 6079,-40 6085,-46 6085,-52 6085,-52 6085,-64 6085,-64 6085,-70 6079,-76 6073,-76"/>
<text text-anchor="middle" x="6045" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dtb_walker_cache_mem_side -->
<g id="node208" class="node">
<title>system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6267,-76C6267,-76 6211,-76 6211,-76 6205,-76 6199,-70 6199,-64 6199,-64 6199,-52 6199,-52 6199,-46 6205,-40 6211,-40 6211,-40 6267,-40 6267,-40 6273,-40 6279,-46 6279,-52 6279,-52 6279,-64 6279,-64 6279,-70 6273,-76 6267,-76"/>
<text text-anchor="middle" x="6239" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_interrupts_int_requestor -->
<g id="node209" class="node">
<title>system_cpu13_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5900.5,-206C5900.5,-206 5829.5,-206 5829.5,-206 5823.5,-206 5817.5,-200 5817.5,-194 5817.5,-194 5817.5,-182 5817.5,-182 5817.5,-176 5823.5,-170 5829.5,-170 5829.5,-170 5900.5,-170 5900.5,-170 5906.5,-170 5912.5,-176 5912.5,-182 5912.5,-182 5912.5,-194 5912.5,-194 5912.5,-200 5906.5,-206 5900.5,-206"/>
<text text-anchor="middle" x="5865" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu13_interrupts_int_responder -->
<g id="node210" class="node">
<title>system_cpu13_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5787.5,-206C5787.5,-206 5712.5,-206 5712.5,-206 5706.5,-206 5700.5,-200 5700.5,-194 5700.5,-194 5700.5,-182 5700.5,-182 5700.5,-176 5706.5,-170 5712.5,-170 5712.5,-170 5787.5,-170 5787.5,-170 5793.5,-170 5799.5,-176 5799.5,-182 5799.5,-182 5799.5,-194 5799.5,-194 5799.5,-200 5793.5,-206 5787.5,-206"/>
<text text-anchor="middle" x="5750" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu13_interrupts_pio -->
<g id="node211" class="node">
<title>system_cpu13_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5670,-206C5670,-206 5640,-206 5640,-206 5634,-206 5628,-200 5628,-194 5628,-194 5628,-182 5628,-182 5628,-176 5634,-170 5640,-170 5640,-170 5670,-170 5670,-170 5676,-170 5682,-176 5682,-182 5682,-182 5682,-194 5682,-194 5682,-200 5676,-206 5670,-206"/>
<text text-anchor="middle" x="5655" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu14_icache_port -->
<g id="node212" class="node">
<title>system_cpu14_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6495,-206C6495,-206 6433,-206 6433,-206 6427,-206 6421,-200 6421,-194 6421,-194 6421,-182 6421,-182 6421,-176 6427,-170 6433,-170 6433,-170 6495,-170 6495,-170 6501,-170 6507,-176 6507,-182 6507,-182 6507,-194 6507,-194 6507,-200 6501,-206 6495,-206"/>
<text text-anchor="middle" x="6464" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu14_icache_cpu_side -->
<g id="node216" class="node">
<title>system_cpu14_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6626.5,-76C6626.5,-76 6579.5,-76 6579.5,-76 6573.5,-76 6567.5,-70 6567.5,-64 6567.5,-64 6567.5,-52 6567.5,-52 6567.5,-46 6573.5,-40 6579.5,-40 6579.5,-40 6626.5,-40 6626.5,-40 6632.5,-40 6638.5,-46 6638.5,-52 6638.5,-52 6638.5,-64 6638.5,-64 6638.5,-70 6632.5,-76 6626.5,-76"/>
<text text-anchor="middle" x="6603" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side -->
<g id="edge58" class="edge">
<title>system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6482.75,-169.74C6506.89,-147.5 6549.01,-108.72 6576.44,-83.46"/>
<polygon fill="black" stroke="black" points="6579.12,-85.75 6584.11,-76.4 6574.38,-80.6 6579.12,-85.75"/>
</g>
<!-- system_cpu14_dcache_port -->
<g id="node213" class="node">
<title>system_cpu14_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6390.5,-206C6390.5,-206 6323.5,-206 6323.5,-206 6317.5,-206 6311.5,-200 6311.5,-194 6311.5,-194 6311.5,-182 6311.5,-182 6311.5,-176 6317.5,-170 6323.5,-170 6323.5,-170 6390.5,-170 6390.5,-170 6396.5,-170 6402.5,-176 6402.5,-182 6402.5,-182 6402.5,-194 6402.5,-194 6402.5,-200 6396.5,-206 6390.5,-206"/>
<text text-anchor="middle" x="6357" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu14_dcache_cpu_side -->
<g id="node218" class="node">
<title>system_cpu14_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6406.5,-76C6406.5,-76 6359.5,-76 6359.5,-76 6353.5,-76 6347.5,-70 6347.5,-64 6347.5,-64 6347.5,-52 6347.5,-52 6347.5,-46 6353.5,-40 6359.5,-40 6359.5,-40 6406.5,-40 6406.5,-40 6412.5,-40 6418.5,-46 6418.5,-52 6418.5,-52 6418.5,-64 6418.5,-64 6418.5,-70 6412.5,-76 6406.5,-76"/>
<text text-anchor="middle" x="6383" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side -->
<g id="edge59" class="edge">
<title>system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6360.51,-169.74C6364.85,-148.36 6372.3,-111.69 6377.43,-86.44"/>
<polygon fill="black" stroke="black" points="6380.91,-86.89 6379.47,-76.4 6374.05,-85.5 6380.91,-86.89"/>
</g>
<!-- system_cpu14_mmu_itb_walker_port -->
<g id="node214" class="node">
<title>system_cpu14_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6892,-206C6892,-206 6862,-206 6862,-206 6856,-206 6850,-200 6850,-194 6850,-194 6850,-182 6850,-182 6850,-176 6856,-170 6862,-170 6862,-170 6892,-170 6892,-170 6898,-170 6904,-176 6904,-182 6904,-182 6904,-194 6904,-194 6904,-200 6898,-206 6892,-206"/>
<text text-anchor="middle" x="6877" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_itb_walker_cache_cpu_side -->
<g id="node220" class="node">
<title>system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6871.5,-76C6871.5,-76 6824.5,-76 6824.5,-76 6818.5,-76 6812.5,-70 6812.5,-64 6812.5,-64 6812.5,-52 6812.5,-52 6812.5,-46 6818.5,-40 6824.5,-40 6824.5,-40 6871.5,-40 6871.5,-40 6877.5,-40 6883.5,-46 6883.5,-52 6883.5,-52 6883.5,-64 6883.5,-64 6883.5,-70 6877.5,-76 6871.5,-76"/>
<text text-anchor="middle" x="6848" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side -->
<g id="edge60" class="edge">
<title>system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6873.09,-169.74C6868.25,-148.36 6859.94,-111.69 6854.22,-86.44"/>
<polygon fill="black" stroke="black" points="6857.56,-85.38 6851.94,-76.4 6850.74,-86.92 6857.56,-85.38"/>
</g>
<!-- system_cpu14_mmu_dtb_walker_port -->
<g id="node215" class="node">
<title>system_cpu14_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7067,-206C7067,-206 7037,-206 7037,-206 7031,-206 7025,-200 7025,-194 7025,-194 7025,-182 7025,-182 7025,-176 7031,-170 7037,-170 7037,-170 7067,-170 7067,-170 7073,-170 7079,-176 7079,-182 7079,-182 7079,-194 7079,-194 7079,-200 7073,-206 7067,-206"/>
<text text-anchor="middle" x="7052" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_dtb_walker_cache_cpu_side -->
<g id="node222" class="node">
<title>system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7065.5,-76C7065.5,-76 7018.5,-76 7018.5,-76 7012.5,-76 7006.5,-70 7006.5,-64 7006.5,-64 7006.5,-52 7006.5,-52 7006.5,-46 7012.5,-40 7018.5,-40 7018.5,-40 7065.5,-40 7065.5,-40 7071.5,-40 7077.5,-46 7077.5,-52 7077.5,-52 7077.5,-64 7077.5,-64 7077.5,-70 7071.5,-76 7065.5,-76"/>
<text text-anchor="middle" x="7042" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side -->
<g id="edge61" class="edge">
<title>system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7050.65,-169.74C7048.98,-148.36 7046.12,-111.69 7044.14,-86.44"/>
<polygon fill="black" stroke="black" points="7047.63,-86.09 7043.36,-76.4 7040.65,-86.64 7047.63,-86.09"/>
</g>
<!-- system_cpu14_icache_mem_side -->
<g id="node217" class="node">
<title>system_cpu14_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6725,-76C6725,-76 6669,-76 6669,-76 6663,-76 6657,-70 6657,-64 6657,-64 6657,-52 6657,-52 6657,-46 6663,-40 6669,-40 6669,-40 6725,-40 6725,-40 6731,-40 6737,-46 6737,-52 6737,-52 6737,-64 6737,-64 6737,-70 6731,-76 6725,-76"/>
<text text-anchor="middle" x="6697" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dcache_mem_side -->
<g id="node219" class="node">
<title>system_cpu14_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6505,-76C6505,-76 6449,-76 6449,-76 6443,-76 6437,-70 6437,-64 6437,-64 6437,-52 6437,-52 6437,-46 6443,-40 6449,-40 6449,-40 6505,-40 6505,-40 6511,-40 6517,-46 6517,-52 6517,-52 6517,-64 6517,-64 6517,-70 6511,-76 6505,-76"/>
<text text-anchor="middle" x="6477" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_itb_walker_cache_mem_side -->
<g id="node221" class="node">
<title>system_cpu14_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6970,-76C6970,-76 6914,-76 6914,-76 6908,-76 6902,-70 6902,-64 6902,-64 6902,-52 6902,-52 6902,-46 6908,-40 6914,-40 6914,-40 6970,-40 6970,-40 6976,-40 6982,-46 6982,-52 6982,-52 6982,-64 6982,-64 6982,-70 6976,-76 6970,-76"/>
<text text-anchor="middle" x="6942" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dtb_walker_cache_mem_side -->
<g id="node223" class="node">
<title>system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7164,-76C7164,-76 7108,-76 7108,-76 7102,-76 7096,-70 7096,-64 7096,-64 7096,-52 7096,-52 7096,-46 7102,-40 7108,-40 7108,-40 7164,-40 7164,-40 7170,-40 7176,-46 7176,-52 7176,-52 7176,-64 7176,-64 7176,-70 7170,-76 7164,-76"/>
<text text-anchor="middle" x="7136" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_interrupts_int_requestor -->
<g id="node224" class="node">
<title>system_cpu14_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6797.5,-206C6797.5,-206 6726.5,-206 6726.5,-206 6720.5,-206 6714.5,-200 6714.5,-194 6714.5,-194 6714.5,-182 6714.5,-182 6714.5,-176 6720.5,-170 6726.5,-170 6726.5,-170 6797.5,-170 6797.5,-170 6803.5,-170 6809.5,-176 6809.5,-182 6809.5,-182 6809.5,-194 6809.5,-194 6809.5,-200 6803.5,-206 6797.5,-206"/>
<text text-anchor="middle" x="6762" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu14_interrupts_int_responder -->
<g id="node225" class="node">
<title>system_cpu14_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6684.5,-206C6684.5,-206 6609.5,-206 6609.5,-206 6603.5,-206 6597.5,-200 6597.5,-194 6597.5,-194 6597.5,-182 6597.5,-182 6597.5,-176 6603.5,-170 6609.5,-170 6609.5,-170 6684.5,-170 6684.5,-170 6690.5,-170 6696.5,-176 6696.5,-182 6696.5,-182 6696.5,-194 6696.5,-194 6696.5,-200 6690.5,-206 6684.5,-206"/>
<text text-anchor="middle" x="6647" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu14_interrupts_pio -->
<g id="node226" class="node">
<title>system_cpu14_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6567,-206C6567,-206 6537,-206 6537,-206 6531,-206 6525,-200 6525,-194 6525,-194 6525,-182 6525,-182 6525,-176 6531,-170 6537,-170 6537,-170 6567,-170 6567,-170 6573,-170 6579,-176 6579,-182 6579,-182 6579,-194 6579,-194 6579,-200 6573,-206 6567,-206"/>
<text text-anchor="middle" x="6552" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu15_icache_port -->
<g id="node227" class="node">
<title>system_cpu15_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7392,-206C7392,-206 7330,-206 7330,-206 7324,-206 7318,-200 7318,-194 7318,-194 7318,-182 7318,-182 7318,-176 7324,-170 7330,-170 7330,-170 7392,-170 7392,-170 7398,-170 7404,-176 7404,-182 7404,-182 7404,-194 7404,-194 7404,-200 7398,-206 7392,-206"/>
<text text-anchor="middle" x="7361" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu15_icache_cpu_side -->
<g id="node231" class="node">
<title>system_cpu15_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7523.5,-76C7523.5,-76 7476.5,-76 7476.5,-76 7470.5,-76 7464.5,-70 7464.5,-64 7464.5,-64 7464.5,-52 7464.5,-52 7464.5,-46 7470.5,-40 7476.5,-40 7476.5,-40 7523.5,-40 7523.5,-40 7529.5,-40 7535.5,-46 7535.5,-52 7535.5,-52 7535.5,-64 7535.5,-64 7535.5,-70 7529.5,-76 7523.5,-76"/>
<text text-anchor="middle" x="7500" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side -->
<g id="edge62" class="edge">
<title>system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side</title>
<path fill="none" stroke="black" d="M7379.75,-169.74C7403.89,-147.5 7446.01,-108.72 7473.44,-83.46"/>
<polygon fill="black" stroke="black" points="7476.12,-85.75 7481.11,-76.4 7471.38,-80.6 7476.12,-85.75"/>
</g>
<!-- system_cpu15_dcache_port -->
<g id="node228" class="node">
<title>system_cpu15_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7287.5,-206C7287.5,-206 7220.5,-206 7220.5,-206 7214.5,-206 7208.5,-200 7208.5,-194 7208.5,-194 7208.5,-182 7208.5,-182 7208.5,-176 7214.5,-170 7220.5,-170 7220.5,-170 7287.5,-170 7287.5,-170 7293.5,-170 7299.5,-176 7299.5,-182 7299.5,-182 7299.5,-194 7299.5,-194 7299.5,-200 7293.5,-206 7287.5,-206"/>
<text text-anchor="middle" x="7254" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu15_dcache_cpu_side -->
<g id="node233" class="node">
<title>system_cpu15_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7303.5,-76C7303.5,-76 7256.5,-76 7256.5,-76 7250.5,-76 7244.5,-70 7244.5,-64 7244.5,-64 7244.5,-52 7244.5,-52 7244.5,-46 7250.5,-40 7256.5,-40 7256.5,-40 7303.5,-40 7303.5,-40 7309.5,-40 7315.5,-46 7315.5,-52 7315.5,-52 7315.5,-64 7315.5,-64 7315.5,-70 7309.5,-76 7303.5,-76"/>
<text text-anchor="middle" x="7280" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side -->
<g id="edge63" class="edge">
<title>system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M7257.51,-169.74C7261.85,-148.36 7269.3,-111.69 7274.43,-86.44"/>
<polygon fill="black" stroke="black" points="7277.91,-86.89 7276.47,-76.4 7271.05,-85.5 7277.91,-86.89"/>
</g>
<!-- system_cpu15_mmu_itb_walker_port -->
<g id="node229" class="node">
<title>system_cpu15_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7789,-206C7789,-206 7759,-206 7759,-206 7753,-206 7747,-200 7747,-194 7747,-194 7747,-182 7747,-182 7747,-176 7753,-170 7759,-170 7759,-170 7789,-170 7789,-170 7795,-170 7801,-176 7801,-182 7801,-182 7801,-194 7801,-194 7801,-200 7795,-206 7789,-206"/>
<text text-anchor="middle" x="7774" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_itb_walker_cache_cpu_side -->
<g id="node235" class="node">
<title>system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7768.5,-76C7768.5,-76 7721.5,-76 7721.5,-76 7715.5,-76 7709.5,-70 7709.5,-64 7709.5,-64 7709.5,-52 7709.5,-52 7709.5,-46 7715.5,-40 7721.5,-40 7721.5,-40 7768.5,-40 7768.5,-40 7774.5,-40 7780.5,-46 7780.5,-52 7780.5,-52 7780.5,-64 7780.5,-64 7780.5,-70 7774.5,-76 7768.5,-76"/>
<text text-anchor="middle" x="7745" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side -->
<g id="edge64" class="edge">
<title>system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7770.09,-169.74C7765.25,-148.36 7756.94,-111.69 7751.22,-86.44"/>
<polygon fill="black" stroke="black" points="7754.56,-85.38 7748.94,-76.4 7747.74,-86.92 7754.56,-85.38"/>
</g>
<!-- system_cpu15_mmu_dtb_walker_port -->
<g id="node230" class="node">
<title>system_cpu15_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7964,-206C7964,-206 7934,-206 7934,-206 7928,-206 7922,-200 7922,-194 7922,-194 7922,-182 7922,-182 7922,-176 7928,-170 7934,-170 7934,-170 7964,-170 7964,-170 7970,-170 7976,-176 7976,-182 7976,-182 7976,-194 7976,-194 7976,-200 7970,-206 7964,-206"/>
<text text-anchor="middle" x="7949" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_dtb_walker_cache_cpu_side -->
<g id="node237" class="node">
<title>system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7962.5,-76C7962.5,-76 7915.5,-76 7915.5,-76 7909.5,-76 7903.5,-70 7903.5,-64 7903.5,-64 7903.5,-52 7903.5,-52 7903.5,-46 7909.5,-40 7915.5,-40 7915.5,-40 7962.5,-40 7962.5,-40 7968.5,-40 7974.5,-46 7974.5,-52 7974.5,-52 7974.5,-64 7974.5,-64 7974.5,-70 7968.5,-76 7962.5,-76"/>
<text text-anchor="middle" x="7939" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side -->
<g id="edge65" class="edge">
<title>system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7947.65,-169.74C7945.98,-148.36 7943.12,-111.69 7941.14,-86.44"/>
<polygon fill="black" stroke="black" points="7944.63,-86.09 7940.36,-76.4 7937.65,-86.64 7944.63,-86.09"/>
</g>
<!-- system_cpu15_icache_mem_side -->
<g id="node232" class="node">
<title>system_cpu15_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7622,-76C7622,-76 7566,-76 7566,-76 7560,-76 7554,-70 7554,-64 7554,-64 7554,-52 7554,-52 7554,-46 7560,-40 7566,-40 7566,-40 7622,-40 7622,-40 7628,-40 7634,-46 7634,-52 7634,-52 7634,-64 7634,-64 7634,-70 7628,-76 7622,-76"/>
<text text-anchor="middle" x="7594" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dcache_mem_side -->
<g id="node234" class="node">
<title>system_cpu15_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7402,-76C7402,-76 7346,-76 7346,-76 7340,-76 7334,-70 7334,-64 7334,-64 7334,-52 7334,-52 7334,-46 7340,-40 7346,-40 7346,-40 7402,-40 7402,-40 7408,-40 7414,-46 7414,-52 7414,-52 7414,-64 7414,-64 7414,-70 7408,-76 7402,-76"/>
<text text-anchor="middle" x="7374" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_itb_walker_cache_mem_side -->
<g id="node236" class="node">
<title>system_cpu15_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7867,-76C7867,-76 7811,-76 7811,-76 7805,-76 7799,-70 7799,-64 7799,-64 7799,-52 7799,-52 7799,-46 7805,-40 7811,-40 7811,-40 7867,-40 7867,-40 7873,-40 7879,-46 7879,-52 7879,-52 7879,-64 7879,-64 7879,-70 7873,-76 7867,-76"/>
<text text-anchor="middle" x="7839" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dtb_walker_cache_mem_side -->
<g id="node238" class="node">
<title>system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8061,-76C8061,-76 8005,-76 8005,-76 7999,-76 7993,-70 7993,-64 7993,-64 7993,-52 7993,-52 7993,-46 7999,-40 8005,-40 8005,-40 8061,-40 8061,-40 8067,-40 8073,-46 8073,-52 8073,-52 8073,-64 8073,-64 8073,-70 8067,-76 8061,-76"/>
<text text-anchor="middle" x="8033" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_interrupts_int_requestor -->
<g id="node239" class="node">
<title>system_cpu15_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7694.5,-206C7694.5,-206 7623.5,-206 7623.5,-206 7617.5,-206 7611.5,-200 7611.5,-194 7611.5,-194 7611.5,-182 7611.5,-182 7611.5,-176 7617.5,-170 7623.5,-170 7623.5,-170 7694.5,-170 7694.5,-170 7700.5,-170 7706.5,-176 7706.5,-182 7706.5,-182 7706.5,-194 7706.5,-194 7706.5,-200 7700.5,-206 7694.5,-206"/>
<text text-anchor="middle" x="7659" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu15_interrupts_int_responder -->
<g id="node240" class="node">
<title>system_cpu15_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7581.5,-206C7581.5,-206 7506.5,-206 7506.5,-206 7500.5,-206 7494.5,-200 7494.5,-194 7494.5,-194 7494.5,-182 7494.5,-182 7494.5,-176 7500.5,-170 7506.5,-170 7506.5,-170 7581.5,-170 7581.5,-170 7587.5,-170 7593.5,-176 7593.5,-182 7593.5,-182 7593.5,-194 7593.5,-194 7593.5,-200 7587.5,-206 7581.5,-206"/>
<text text-anchor="middle" x="7544" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu15_interrupts_pio -->
<g id="node241" class="node">
<title>system_cpu15_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7464,-206C7464,-206 7434,-206 7434,-206 7428,-206 7422,-200 7422,-194 7422,-194 7422,-182 7422,-182 7422,-176 7428,-170 7434,-170 7434,-170 7464,-170 7464,-170 7470,-170 7476,-176 7476,-182 7476,-182 7476,-194 7476,-194 7476,-200 7470,-206 7464,-206"/>
<text text-anchor="middle" x="7449" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor -->
<g id="edge67" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7683.17,-422.95C8363.07,-422.34 14217.51,-416.33 14252,-390 14310.16,-345.6 14311.4,-246.12 14309.34,-206.13"/>
<polygon fill="black" stroke="black" points="7683.07,-419.45 7673.07,-422.95 7683.08,-426.45 7683.07,-419.45"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor -->
<g id="edge68" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7683.24,-423.09C8252.11,-423.84 12408.27,-428.04 12458,-390 12516.12,-345.54 12517.39,-246.1 12515.33,-206.12"/>
<polygon fill="black" stroke="black" points="7683.17,-419.59 7673.17,-423.08 7683.16,-426.59 7683.17,-419.59"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor -->
<g id="edge69" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7683.4,-422.89C8311.66,-421.83 13325.33,-412.67 13355,-390 13413.15,-345.58 13414.4,-246.11 13412.34,-206.13"/>
<polygon fill="black" stroke="black" points="7683.18,-419.39 7673.18,-422.91 7683.19,-426.39 7683.18,-419.39"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor -->
<g id="edge70" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7683.58,-423.41C7933.14,-424.71 8822.91,-426.75 8870,-390 8927.68,-344.98 8929.2,-245.86 8927.28,-206.05"/>
<polygon fill="black" stroke="black" points="7683.25,-419.91 7673.23,-423.35 7683.21,-426.91 7683.25,-419.91"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor -->
<g id="edge71" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7683.12,-423.06C8035.76,-423.29 9724.7,-422.64 9767,-390 9824.93,-345.3 9826.31,-245.99 9824.31,-206.09"/>
<polygon fill="black" stroke="black" points="7683.08,-419.56 7673.08,-423.06 7683.08,-426.56 7683.08,-419.56"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor -->
<g id="edge72" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7683.44,-422.83C8120.48,-421.6 10633.38,-413.52 10664,-390 10722.03,-345.43 10723.35,-246.05 10721.32,-206.11"/>
<polygon fill="black" stroke="black" points="7683.2,-419.33 7673.21,-422.86 7683.22,-426.33 7683.2,-419.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor -->
<g id="edge73" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7683.05,-422.99C8188.88,-422.85 11520.84,-420.77 11561,-390 11619.09,-345.5 11620.37,-246.08 11618.33,-206.12"/>
<polygon fill="black" stroke="black" points="7683.01,-419.49 7673.01,-422.99 7683.01,-426.49 7683.01,-419.49"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor -->
<g id="edge74" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.26,-402.56C7567.54,-400.69 7561.7,-399.09 7556,-398 7532.14,-393.42 578.98,-403.82 559,-390 496.87,-347.02 485.48,-246.27 483.43,-206.03"/>
<polygon fill="black" stroke="black" points="7572.13,-405.88 7582.72,-405.93 7574.47,-399.28 7572.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor -->
<g id="edge75" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.26,-402.57C7567.54,-400.69 7561.7,-399.09 7556,-398 7535.2,-394.01 1473.42,-402.05 1456,-390 1393.88,-347.01 1382.48,-246.27 1380.43,-206.03"/>
<polygon fill="black" stroke="black" points="7572.13,-405.88 7582.72,-405.93 7574.47,-399.28 7572.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor -->
<g id="edge76" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.26,-402.57C7567.54,-400.7 7561.7,-399.09 7556,-398 7538.26,-394.59 2367.86,-400.28 2353,-390 2290.88,-347.01 2279.48,-246.26 2277.43,-206.03"/>
<polygon fill="black" stroke="black" points="7572.13,-405.88 7582.72,-405.93 7574.47,-399.28 7572.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor -->
<g id="edge77" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.26,-402.57C7567.54,-400.7 7561.7,-399.1 7556,-398 7541.32,-395.18 3262.29,-398.51 3250,-390 3187.89,-347 3176.49,-246.26 3174.43,-206.03"/>
<polygon fill="black" stroke="black" points="7572.13,-405.88 7582.72,-405.93 7574.47,-399.28 7572.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor -->
<g id="edge78" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.26,-402.57C7567.54,-400.7 7561.7,-399.1 7556,-398 7532.75,-393.53 4166.46,-403.48 4147,-390 4084.9,-346.98 4073.49,-246.25 4071.43,-206.03"/>
<polygon fill="black" stroke="black" points="7572.13,-405.88 7582.72,-405.94 7574.47,-399.29 7572.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor -->
<g id="edge79" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.26,-402.58C7567.54,-400.7 7561.7,-399.1 7556,-398 7538.87,-394.7 5058.34,-399.94 5044,-390 4981.92,-346.95 4970.5,-246.24 4968.44,-206.03"/>
<polygon fill="black" stroke="black" points="7572.12,-405.89 7582.72,-405.94 7574.47,-399.29 7572.12,-405.89"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor -->
<g id="edge80" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.26,-402.59C7567.54,-400.71 7561.7,-399.1 7556,-398 7533.98,-393.73 5959.42,-402.8 5941,-390 5878.95,-346.9 5867.51,-246.22 5865.44,-206.02"/>
<polygon fill="black" stroke="black" points="7572.12,-405.9 7582.72,-405.95 7574.47,-399.3 7572.12,-405.9"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor -->
<g id="edge81" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7573.25,-402.62C7567.53,-400.74 7561.7,-399.12 7556,-398 7536.43,-394.15 6854.35,-401.43 6838,-390 6776.24,-346.81 6764.63,-246.63 6762.47,-206.29"/>
<polygon fill="black" stroke="black" points="7572.11,-405.93 7582.71,-405.99 7574.47,-399.34 7572.11,-405.93"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor -->
<g id="edge82" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7623.67,-395.68C7632,-346.98 7649.17,-246.49 7656.05,-206.23"/>
<polygon fill="black" stroke="black" points="7620.18,-395.35 7621.94,-405.79 7627.08,-396.53 7620.18,-395.35"/>
</g>
<!-- system_l2_mem_side -->
<g id="node245" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8249,-76C8249,-76 8193,-76 8193,-76 8187,-76 8181,-70 8181,-64 8181,-64 8181,-52 8181,-52 8181,-46 8187,-40 8193,-40 8193,-40 8249,-40 8249,-40 8255,-40 8261,-46 8261,-52 8261,-52 8261,-64 8261,-64 8261,-70 8255,-76 8249,-76"/>
<text text-anchor="middle" x="8221" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge66" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M7683.35,-422.67C7801.05,-421.44 8041.5,-415.77 8069,-390 8148.91,-315.14 8046.99,-240.08 8103,-146 8121.81,-114.4 8156.98,-90.75 8184.05,-76.15"/>
<polygon fill="black" stroke="black" points="7683.01,-419.18 7673.04,-422.77 7683.08,-426.17 7683.01,-419.18"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node243" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7535,-442C7535,-442 7441,-442 7441,-442 7435,-442 7429,-436 7429,-430 7429,-430 7429,-418 7429,-418 7429,-412 7435,-406 7441,-406 7441,-406 7535,-406 7535,-406 7541,-406 7547,-412 7547,-418 7547,-418 7547,-430 7547,-430 7547,-436 7541,-442 7535,-442"/>
<text text-anchor="middle" x="7488" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder -->
<g id="edge84" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7527.26,-405.92C7536.52,-402.64 7546.47,-399.7 7556,-398 7578.48,-393.98 14115.72,-403.7 14134,-390 14188.3,-349.29 14194.79,-261.13 14194.31,-216.32"/>
<polygon fill="black" stroke="black" points="14197.81,-216.09 14194.08,-206.18 14190.81,-216.25 14197.81,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio -->
<g id="edge83" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio</title>
<path fill="none" stroke="black" d="M7527.26,-405.92C7536.52,-402.64 7546.47,-399.7 7556,-398 7567.13,-396.01 14058.42,-397.36 14067,-390 14116.87,-347.18 14110.6,-260.36 14103.47,-216.16"/>
<polygon fill="black" stroke="black" points="14106.89,-215.4 14101.72,-206.15 14100,-216.6 14106.89,-215.4"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder -->
<g id="edge86" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7527.26,-405.93C7536.52,-402.65 7546.47,-399.71 7556,-398 7572.35,-395.08 12326.71,-399.97 12340,-390 12394.3,-349.28 12400.78,-261.12 12400.31,-216.32"/>
<polygon fill="black" stroke="black" points="12403.81,-216.09 12400.08,-206.17 12396.81,-216.25 12403.81,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio -->
<g id="edge85" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio</title>
<path fill="none" stroke="black" d="M7527.26,-405.93C7536.52,-402.65 7546.47,-399.71 7556,-398 7572.12,-395.12 12260.58,-400.67 12273,-390 12322.86,-347.17 12316.6,-260.35 12309.47,-216.16"/>
<polygon fill="black" stroke="black" points="12312.89,-215.4 12307.72,-206.15 12305.99,-216.6 12312.89,-215.4"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder -->
<g id="edge88" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7527.26,-405.92C7536.52,-402.64 7546.47,-399.7 7556,-398 7575.42,-394.53 13221.22,-401.83 13237,-390 13291.3,-349.29 13297.79,-261.12 13297.31,-216.32"/>
<polygon fill="black" stroke="black" points="13300.81,-216.09 13297.08,-206.17 13293.81,-216.25 13300.81,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio -->
<g id="edge87" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio</title>
<path fill="none" stroke="black" d="M7527.26,-405.92C7536.52,-402.64 7546.47,-399.7 7556,-398 7575.19,-394.57 13155.21,-402.7 13170,-390 13219.86,-347.18 13213.6,-260.35 13206.47,-216.16"/>
<polygon fill="black" stroke="black" points="13209.89,-215.4 13204.72,-206.15 13203,-216.6 13209.89,-215.4"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder -->
<g id="edge90" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7527.27,-405.96C7536.52,-402.68 7546.47,-399.73 7556,-398 7572.34,-395.03 8738.74,-400 8752,-390 8806.19,-349.14 8812.73,-261.05 8812.29,-216.29"/>
<polygon fill="black" stroke="black" points="8815.79,-216.07 8812.06,-206.15 8808.79,-216.23 8815.79,-216.07"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio -->
<g id="edge89" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio</title>
<path fill="none" stroke="black" d="M7527.27,-405.96C7536.52,-402.68 7546.47,-399.73 7556,-398 7571.43,-395.2 8673.13,-400.25 8685,-390 8734.74,-347.04 8728.53,-260.28 8721.44,-216.13"/>
<polygon fill="black" stroke="black" points="8724.87,-215.38 8719.7,-206.13 8717.97,-216.58 8724.87,-215.38"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder -->
<g id="edge92" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7527.26,-405.94C7536.52,-402.66 7546.47,-399.72 7556,-398 7570.31,-395.43 9637.38,-398.73 9649,-390 9703.25,-349.22 9709.76,-261.09 9709.3,-216.31"/>
<polygon fill="black" stroke="black" points="9712.8,-216.08 9709.07,-206.17 9705.8,-216.24 9712.8,-216.08"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio -->
<g id="edge91" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio</title>
<path fill="none" stroke="black" d="M7527.26,-405.94C7536.52,-402.66 7546.47,-399.72 7556,-398 7569.85,-395.51 9571.34,-399.18 9582,-390 9631.81,-347.11 9625.57,-260.32 9618.46,-216.15"/>
<polygon fill="black" stroke="black" points="9621.88,-215.39 9616.71,-206.14 9614.98,-216.59 9621.88,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder -->
<g id="edge94" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7527.26,-405.93C7536.52,-402.65 7546.47,-399.71 7556,-398 7576.44,-394.33 10529.39,-402.47 10546,-390 10600.27,-349.25 10606.77,-261.1 10606.31,-216.31"/>
<polygon fill="black" stroke="black" points="10609.8,-216.09 10606.07,-206.17 10602.81,-216.25 10609.8,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio -->
<g id="edge93" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio</title>
<path fill="none" stroke="black" d="M7527.26,-405.93C7536.52,-402.65 7546.47,-399.71 7556,-398 7575.98,-394.42 10463.61,-403.24 10479,-390 10528.83,-347.14 10522.59,-260.33 10515.47,-216.15"/>
<polygon fill="black" stroke="black" points="10518.89,-215.39 10513.72,-206.14 10511.99,-216.6 10518.89,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder -->
<g id="edge96" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7527.26,-405.93C7536.52,-402.65 7546.47,-399.71 7556,-398 7569.29,-395.62 11432.2,-398.1 11443,-390 11497.29,-349.27 11503.78,-261.11 11503.31,-216.32"/>
<polygon fill="black" stroke="black" points="11506.81,-216.09 11503.08,-206.17 11499.81,-216.25 11506.81,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio -->
<g id="edge95" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio</title>
<path fill="none" stroke="black" d="M7527.26,-405.93C7536.52,-402.65 7546.47,-399.71 7556,-398 7569.06,-395.66 11365.94,-398.65 11376,-390 11425.85,-347.16 11419.59,-260.34 11412.47,-216.16"/>
<polygon fill="black" stroke="black" points="11415.89,-215.39 11410.72,-206.15 11408.99,-216.6 11415.89,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder -->
<g id="edge98" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.88,-422.97C6750.6,-422.54 464.07,-417.89 427,-390 372.77,-349.2 366.25,-261.08 366.7,-216.3"/>
<polygon fill="black" stroke="black" points="370.2,-216.24 366.93,-206.16 363.2,-216.08 370.2,-216.24"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio -->
<g id="edge97" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.95,-422.99C6744.82,-422.8 346.19,-420.28 310,-390 259.34,-347.62 262.79,-260.59 268.45,-216.26"/>
<polygon fill="black" stroke="black" points="271.93,-216.6 269.86,-206.21 265,-215.63 271.93,-216.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder -->
<g id="edge100" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.8,-422.92C6799.05,-422.1 1356.22,-414.26 1324,-390 1269.78,-349.18 1263.26,-261.07 1263.7,-216.3"/>
<polygon fill="black" stroke="black" points="1267.21,-216.24 1263.93,-206.16 1260.21,-216.08 1267.21,-216.24"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio -->
<g id="edge99" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.66,-422.95C6791.57,-422.35 1238.53,-416.39 1207,-390 1156.35,-347.6 1159.8,-260.58 1165.45,-216.26"/>
<polygon fill="black" stroke="black" points="1168.94,-216.6 1166.86,-206.21 1162,-215.63 1168.94,-216.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder -->
<g id="edge102" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.72,-422.87C6851.22,-421.58 2248.38,-410.63 2221,-390 2166.8,-349.16 2160.27,-261.05 2160.71,-216.29"/>
<polygon fill="black" stroke="black" points="2164.21,-216.23 2160.94,-206.16 2157.21,-216.07 2164.21,-216.23"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio -->
<g id="edge101" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.77,-422.89C6844.3,-421.83 2130.88,-412.52 2104,-390 2053.37,-347.58 2056.81,-260.57 2062.45,-216.25"/>
<polygon fill="black" stroke="black" points="2065.94,-216.6 2063.87,-206.21 2059.01,-215.62 2065.94,-216.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder -->
<g id="edge104" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.95,-423.04C6911.23,-423.3 3163.1,-424.03 3118,-390 3063.82,-349.12 3057.28,-261.03 3057.71,-216.28"/>
<polygon fill="black" stroke="black" points="3061.22,-216.23 3057.94,-206.15 3054.22,-216.07 3061.22,-216.23"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio -->
<g id="edge103" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.59,-423.08C6901.59,-423.74 3045.48,-427.32 3001,-390 2950.4,-347.55 2953.82,-260.55 2959.46,-216.24"/>
<polygon fill="black" stroke="black" points="2962.94,-216.59 2960.87,-206.2 2956.01,-215.62 2962.94,-216.59"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder -->
<g id="edge106" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.73,-422.92C6973.63,-422.24 4050.48,-416.83 4015,-390 3960.86,-349.07 3954.3,-261 3954.72,-216.27"/>
<polygon fill="black" stroke="black" points="3958.22,-216.22 3954.95,-206.14 3951.23,-216.06 3958.22,-216.22"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio -->
<g id="edge105" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.93,-422.97C6965.68,-422.68 3933.25,-419.63 3898,-390 3847.44,-347.5 3850.84,-260.53 3856.47,-216.23"/>
<polygon fill="black" stroke="black" points="3859.95,-216.58 3857.88,-206.2 3853.02,-215.61 3859.95,-216.58"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder -->
<g id="edge108" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.76,-422.72C7046.05,-420.85 4937.92,-409.66 4912,-390 4857.93,-348.98 4851.34,-260.96 4851.74,-216.25"/>
<polygon fill="black" stroke="black" points="4855.24,-216.2 4851.96,-206.13 4848.24,-216.05 4855.24,-216.2"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio -->
<g id="edge107" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.91,-422.79C7036.45,-421.31 4821.06,-411.97 4795,-390 4744.5,-347.42 4747.88,-260.49 4753.48,-216.22"/>
<polygon fill="black" stroke="black" points="4756.97,-216.57 4754.88,-206.18 4750.03,-215.6 4756.97,-216.57"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder -->
<g id="edge110" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.54,-422.79C7133.74,-421.62 5841.83,-415.09 5809,-390 5755.07,-348.79 5748.42,-260.86 5748.77,-216.21"/>
<polygon fill="black" stroke="black" points="5752.27,-216.17 5748.98,-206.1 5745.27,-216.03 5752.27,-216.17"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio -->
<g id="edge109" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.96,-422.93C7122.49,-422.46 5725.87,-418.73 5692,-390 5641.63,-347.27 5644.95,-260.4 5650.51,-216.18"/>
<polygon fill="black" stroke="black" points="5653.99,-216.55 5651.9,-206.16 5647.06,-215.58 5653.99,-216.55"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder -->
<g id="edge112" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7428.84,-422.37C7251.43,-420.25 6734.35,-412.17 6706,-390 6652.54,-348.19 6645.67,-260.53 6645.87,-216.08"/>
<polygon fill="black" stroke="black" points="6649.37,-216.07 6646.04,-206.02 6642.37,-215.95 6649.37,-216.07"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio -->
<g id="edge111" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio</title>
<path fill="none" stroke="black" d="M7428.99,-422.85C7233.98,-422.07 6620.78,-417.46 6589,-390 6539.03,-346.81 6542.17,-260.15 6547.6,-216.08"/>
<polygon fill="black" stroke="black" points="6551.08,-216.48 6548.96,-206.09 6544.14,-215.53 6551.08,-216.48"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder -->
<g id="edge114" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7492.12,-405.79C7501.77,-365.48 7525.89,-264.65 7537.53,-216.04"/>
<polygon fill="black" stroke="black" points="7540.95,-216.77 7539.88,-206.23 7534.14,-215.14 7540.95,-216.77"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio -->
<g id="edge113" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio</title>
<path fill="none" stroke="black" d="M7485.13,-405.79C7478.43,-365.56 7461.68,-265.08 7453.56,-216.35"/>
<polygon fill="black" stroke="black" points="7456.97,-215.52 7451.87,-206.23 7450.06,-216.67 7456.97,-215.52"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node248" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M8159,-206C8159,-206 8129,-206 8129,-206 8123,-206 8117,-200 8117,-194 8117,-194 8117,-182 8117,-182 8117,-176 8123,-170 8129,-170 8129,-170 8159,-170 8159,-170 8165,-170 8171,-176 8171,-182 8171,-182 8171,-194 8171,-194 8171,-200 8165,-206 8159,-206"/>
<text text-anchor="middle" x="8144" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge115" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M7527.64,-405.9C7536.79,-402.66 7546.6,-399.75 7556,-398 7570.01,-395.39 8057.36,-398.22 8069,-390 8125.79,-349.92 8139.64,-261.47 8142.97,-216.46"/>
<polygon fill="black" stroke="black" points="8146.48,-216.46 8143.6,-206.27 8139.49,-216.03 8146.48,-216.46"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node244" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8338.5,-76C8338.5,-76 8291.5,-76 8291.5,-76 8285.5,-76 8279.5,-70 8279.5,-64 8279.5,-64 8279.5,-52 8279.5,-52 8279.5,-46 8285.5,-40 8291.5,-40 8291.5,-40 8338.5,-40 8338.5,-40 8344.5,-40 8350.5,-46 8350.5,-52 8350.5,-52 8350.5,-64 8350.5,-64 8350.5,-70 8344.5,-76 8338.5,-76"/>
<text text-anchor="middle" x="8315" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node246" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8303,-206C8303,-206 8219,-206 8219,-206 8213,-206 8207,-200 8207,-194 8207,-194 8207,-182 8207,-182 8207,-176 8213,-170 8219,-170 8219,-170 8303,-170 8303,-170 8309,-170 8315,-176 8315,-182 8315,-182 8315,-194 8315,-194 8315,-200 8309,-206 8303,-206"/>
<text text-anchor="middle" x="8261" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side -->
<g id="edge116" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.88C8299.34,-156.7 8311.59,-149.71 8324,-146 8400.15,-123.23 13975.17,-156.03 14047,-122 14066.87,-112.59 14081.74,-91.48 14090.38,-76.29"/>
<polygon fill="black" stroke="black" points="8286.78,-161.15 8280.77,-169.88 8290.91,-166.8 8286.78,-161.15"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side -->
<g id="edge117" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.88C8299.34,-156.7 8311.6,-149.71 8324,-146 8468.24,-102.85 13596.12,-150.24 13744,-122 13790.29,-113.16 13840.35,-91.47 13872.16,-76.01"/>
<polygon fill="black" stroke="black" points="8286.78,-161.15 8280.77,-169.88 8290.91,-166.81 8286.78,-161.15"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side -->
<g id="edge118" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.88C8299.34,-156.7 8311.59,-149.71 8324,-146 8402.74,-122.46 14165.53,-154.53 14241,-122 14262.64,-112.67 14280.19,-91.32 14290.59,-76.06"/>
<polygon fill="black" stroke="black" points="8286.78,-161.15 8280.77,-169.88 8290.91,-166.8 8286.78,-161.15"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side -->
<g id="edge119" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.87C8299.34,-156.7 8311.59,-149.71 8324,-146 8405.43,-121.66 14365.54,-156.97 14443,-122 14463.81,-112.61 14480.05,-91.27 14489.57,-76.03"/>
<polygon fill="black" stroke="black" points="8286.78,-161.15 8280.77,-169.88 8290.91,-166.8 8286.78,-161.15"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side -->
<g id="edge120" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.89C8299.35,-156.72 8311.6,-149.72 8324,-146 8428.54,-114.63 12154.41,-168.83 12253,-122 12272.86,-112.57 12287.73,-91.46 12296.38,-76.28"/>
<polygon fill="black" stroke="black" points="8286.79,-161.16 8280.78,-169.89 8290.92,-166.82 8286.79,-161.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side -->
<g id="edge121" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.89C8299.35,-156.72 8311.6,-149.72 8324,-146 8516.93,-88.05 11752.17,-160.01 11950,-122 11996.13,-113.14 12046.03,-91.57 12077.85,-76.14"/>
<polygon fill="black" stroke="black" points="8286.79,-161.17 8280.78,-169.89 8290.92,-166.82 8286.79,-161.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side -->
<g id="edge122" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.89C8299.35,-156.71 8311.6,-149.72 8324,-146 8433.7,-113.1 12341.86,-167.42 12447,-122 12468.63,-112.66 12486.18,-91.31 12496.59,-76.05"/>
<polygon fill="black" stroke="black" points="8286.79,-161.16 8280.78,-169.89 8290.92,-166.82 8286.79,-161.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side -->
<g id="edge123" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.89C8299.35,-156.71 8311.6,-149.72 8324,-146 8439.08,-111.5 12539.54,-171.52 12649,-122 12669.8,-112.59 12686.04,-91.25 12695.56,-76.02"/>
<polygon fill="black" stroke="black" points="8286.79,-161.16 8280.78,-169.88 8290.92,-166.81 8286.79,-161.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side -->
<g id="edge124" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.88C8299.34,-156.71 8311.6,-149.71 8324,-146 8452.42,-107.54 13028.88,-179.45 13150,-122 13169.86,-112.58 13184.73,-91.47 13193.38,-76.28"/>
<polygon fill="black" stroke="black" points="8286.79,-161.16 8280.77,-169.88 8290.91,-166.81 8286.79,-161.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side -->
<g id="edge125" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.88C8299.34,-156.71 8311.6,-149.72 8324,-146 8444.35,-109.94 12723.6,-145.62 12847,-122 12893.28,-113.14 12943.35,-91.45 12975.15,-76"/>
<polygon fill="black" stroke="black" points="8286.79,-161.16 8280.78,-169.88 8290.92,-166.81 8286.79,-161.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side -->
<g id="edge126" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.88C8299.34,-156.71 8311.6,-149.71 8324,-146 8457.59,-106.01 13215.96,-177.24 13344,-122 13365.64,-112.67 13383.18,-91.31 13393.59,-76.06"/>
<polygon fill="black" stroke="black" points="8286.79,-161.16 8280.77,-169.88 8290.91,-166.81 8286.79,-161.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side -->
<g id="edge127" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.88C8299.34,-156.71 8311.6,-149.71 8324,-146 8462.97,-104.41 13413.81,-181.73 13546,-122 13566.8,-112.6 13583.05,-91.26 13592.56,-76.03"/>
<polygon fill="black" stroke="black" points="8286.78,-161.15 8280.77,-169.88 8290.91,-166.81 8286.78,-161.15"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side -->
<g id="edge128" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side</title>
<path fill="none" stroke="black" d="M8289.62,-164C8299.89,-156.98 8311.92,-150.05 8324,-146 8396.02,-121.84 8597.46,-156.78 8665,-122 8684.42,-112 8699.29,-91.23 8708.06,-76.27"/>
<polygon fill="black" stroke="black" points="8287.54,-161.18 8281.46,-169.85 8291.62,-166.87 8287.54,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side -->
<g id="edge129" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8293.71,-164.26C8303.28,-158.01 8313.89,-151.45 8324,-146 8377.27,-117.28 8441.96,-90.37 8482.82,-74.3"/>
<polygon fill="black" stroke="black" points="8291.65,-161.42 8285.26,-169.87 8295.53,-167.25 8291.65,-161.42"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side -->
<g id="edge130" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8289.32,-163.99C8299.63,-156.9 8311.77,-149.93 8324,-146 8437.3,-109.6 8750.69,-171.32 8859,-122 8880.31,-112.3 8897.81,-91.25 8908.3,-76.15"/>
<polygon fill="black" stroke="black" points="8287.18,-161.22 8281.13,-169.91 8291.28,-166.89 8287.18,-161.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side -->
<g id="edge131" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8289.29,-163.9C8299.6,-156.81 8311.75,-149.85 8324,-146 8402.16,-121.42 8986.81,-156.78 9061,-122 9081.54,-112.37 9097.73,-91.31 9107.32,-76.19"/>
<polygon fill="black" stroke="black" points="8287.15,-161.14 8281.1,-169.84 8291.26,-166.8 8287.15,-161.14"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side -->
<g id="edge132" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side</title>
<path fill="none" stroke="black" d="M8289.02,-163.98C8299.38,-156.82 8311.62,-149.8 8324,-146 8455.51,-105.58 9438.12,-181.85 9562,-122 9581.79,-112.44 9596.68,-91.36 9605.35,-76.22"/>
<polygon fill="black" stroke="black" points="8286.82,-161.25 8280.8,-169.97 8290.94,-166.91 8286.82,-161.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side -->
<g id="edge133" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8289.28,-163.86C8299.58,-156.75 8311.73,-149.81 8324,-146 8423.24,-115.16 9157.13,-142.58 9259,-122 9304.9,-112.73 9354.64,-91.36 9386.5,-76.08"/>
<polygon fill="black" stroke="black" points="8287.13,-161.09 8281.09,-169.79 8291.24,-166.76 8287.13,-161.09"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side -->
<g id="edge134" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8289.01,-163.96C8299.37,-156.8 8311.62,-149.79 8324,-146 8400.09,-122.73 9683.13,-153.95 9756,-122 9777.44,-112.6 9794.91,-91.49 9805.36,-76.29"/>
<polygon fill="black" stroke="black" points="8286.82,-161.23 8280.8,-169.95 8290.94,-166.89 8286.82,-161.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side -->
<g id="edge135" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8289.01,-163.95C8299.37,-156.78 8311.61,-149.77 8324,-146 8410.84,-119.53 9875.46,-159.8 9958,-122 9978.62,-112.56 9994.8,-91.45 10004.36,-76.27"/>
<polygon fill="black" stroke="black" points="8286.81,-161.22 8280.79,-169.94 8290.93,-166.88 8286.81,-161.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side -->
<g id="edge136" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side</title>
<path fill="none" stroke="black" d="M8289,-163.93C8299.36,-156.76 8311.61,-149.75 8324,-146 8437.53,-111.62 10351.98,-173.17 10459,-122 10478.83,-112.52 10493.71,-91.42 10502.37,-76.25"/>
<polygon fill="black" stroke="black" points="8286.8,-161.2 8280.79,-169.92 8290.93,-166.85 8286.8,-161.2"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side -->
<g id="edge137" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8289.01,-163.94C8299.36,-156.77 8311.61,-149.76 8324,-146 8518.78,-86.81 9956.21,-161.05 10156,-122 10202.1,-112.99 10252.01,-91.45 10283.83,-76.07"/>
<polygon fill="black" stroke="black" points="8286.81,-161.21 8280.79,-169.93 8290.93,-166.87 8286.81,-161.21"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side -->
<g id="edge138" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8289,-163.92C8299.36,-156.75 8311.61,-149.75 8324,-146 8447.86,-108.55 10534.33,-173.58 10653,-122 10674.61,-112.61 10692.16,-91.27 10702.58,-76.03"/>
<polygon fill="black" stroke="black" points="8286.8,-161.19 8280.78,-169.91 8290.93,-166.85 8286.8,-161.19"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side -->
<g id="edge139" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8289,-163.91C8299.35,-156.74 8311.6,-149.74 8324,-146 8458.62,-105.36 10727,-180.21 10855,-122 10875.78,-112.55 10892.03,-91.22 10901.55,-76"/>
<polygon fill="black" stroke="black" points="8286.8,-161.19 8280.78,-169.91 8290.92,-166.84 8286.8,-161.19"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side -->
<g id="edge140" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.9C8299.35,-156.73 8311.6,-149.73 8324,-146 8404.65,-121.72 11279.95,-158.2 11356,-122 11375.85,-112.55 11390.72,-91.45 11399.37,-76.27"/>
<polygon fill="black" stroke="black" points="8286.79,-161.18 8280.78,-169.9 8290.92,-166.83 8286.79,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side -->
<g id="edge141" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8289,-163.91C8299.35,-156.74 8311.6,-149.74 8324,-146 8469.16,-102.23 10904.14,-150.77 11053,-122 11099.12,-113.09 11149.02,-91.53 11180.84,-76.11"/>
<polygon fill="black" stroke="black" points="8286.8,-161.18 8280.78,-169.9 8290.92,-166.84 8286.8,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side -->
<g id="edge142" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.9C8299.35,-156.73 8311.6,-149.73 8324,-146 8409.82,-120.19 11467.76,-157.61 11550,-122 11571.62,-112.64 11589.17,-91.29 11599.58,-76.04"/>
<polygon fill="black" stroke="black" points="8286.79,-161.17 8280.78,-169.9 8290.92,-166.83 8286.79,-161.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side -->
<g id="edge143" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8288.99,-163.9C8299.35,-156.72 8311.6,-149.73 8324,-146 8415.19,-118.59 11665.27,-161.31 11752,-122 11772.79,-112.58 11789.04,-91.24 11798.56,-76.01"/>
<polygon fill="black" stroke="black" points="8286.79,-161.17 8280.78,-169.89 8290.92,-166.82 8286.79,-161.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side -->
<g id="edge144" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.07C8220.93,-156.82 8207.99,-149.73 8195,-146 8092.55,-116.6 621.44,-157.67 521,-122 495.41,-112.91 472.04,-91.51 457.69,-76.17"/>
<polygon fill="black" stroke="black" points="8229.95,-167.01 8240.16,-169.86 8233.96,-161.27 8229.95,-167.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side -->
<g id="edge145" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.07C8220.93,-156.82 8207.99,-149.73 8195,-146 7984.23,-85.52 511.98,-181.75 301,-122 269.54,-113.09 238.17,-91.64 218.47,-76.25"/>
<polygon fill="black" stroke="black" points="8229.95,-167.01 8240.16,-169.86 8233.96,-161.27 8229.95,-167.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side -->
<g id="edge146" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.07C8220.93,-156.82 8207.99,-149.73 8195,-146 8095.14,-117.34 808.91,-166.44 715,-122 695.13,-112.6 680.26,-91.49 671.62,-76.29"/>
<polygon fill="black" stroke="black" points="8229.95,-167.01 8240.16,-169.86 8233.96,-161.27 8229.95,-167.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side -->
<g id="edge147" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.07C8220.93,-156.82 8207.99,-149.73 8195,-146 8001.64,-90.48 1145.65,-179.92 953,-122 923.22,-113.05 894.08,-91.61 875.87,-76.23"/>
<polygon fill="black" stroke="black" points="8229.95,-167.01 8240.16,-169.86 8233.96,-161.27 8229.95,-167.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side -->
<g id="edge148" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.08C8220.93,-156.82 8207.99,-149.73 8195,-146 8014.06,-94.03 1595.38,-185.04 1418,-122 1392.41,-112.91 1369.05,-91.5 1354.69,-76.17"/>
<polygon fill="black" stroke="black" points="8229.95,-167.01 8240.16,-169.86 8233.96,-161.27 8229.95,-167.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side -->
<g id="edge149" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.07C8220.93,-156.82 8207.99,-149.73 8195,-146 8008.19,-92.35 1385,-175 1198,-122 1166.54,-113.08 1135.17,-91.64 1115.47,-76.25"/>
<polygon fill="black" stroke="black" points="8229.95,-167.01 8240.16,-169.86 8233.96,-161.27 8229.95,-167.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side -->
<g id="edge150" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.08C8220.93,-156.83 8207.99,-149.73 8195,-146 8107.12,-120.75 1694.64,-161.13 1612,-122 1592.13,-112.59 1577.26,-91.48 1568.62,-76.29"/>
<polygon fill="black" stroke="black" points="8229.95,-167.01 8240.16,-169.86 8233.96,-161.27 8229.95,-167.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side -->
<g id="edge151" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.08C8220.93,-156.83 8207.99,-149.73 8195,-146 8025.6,-97.32 2018.78,-172.78 1850,-122 1820.22,-113.04 1791.09,-91.61 1772.87,-76.23"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.16,-169.86 8233.95,-161.27 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side -->
<g id="edge152" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.08C8220.93,-156.83 8207.99,-149.74 8195,-146 8038.03,-100.87 2472.13,-166.59 2315,-122 2283.54,-113.07 2252.18,-91.63 2232.47,-76.24"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.16,-169.87 8233.95,-161.28 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side -->
<g id="edge153" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.08C8220.93,-156.83 8207.99,-149.73 8195,-146 8031.48,-99 2230.31,-179.01 2070,-122 2044.41,-112.9 2021.05,-91.5 2006.7,-76.16"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.16,-169.86 8233.95,-161.27 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side -->
<g id="edge154" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.08C8220.92,-156.83 8207.99,-149.74 8195,-146 8119.1,-124.17 2580.37,-155.82 2509,-122 2489.14,-112.59 2474.26,-91.48 2465.62,-76.29"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.15,-169.87 8233.95,-161.28 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side -->
<g id="edge155" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.86,-164.08C8220.92,-156.83 8207.99,-149.74 8195,-146 8049.56,-104.16 2891.9,-165.65 2747,-122 2717.22,-113.03 2688.09,-91.6 2669.87,-76.22"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.15,-169.87 8233.95,-161.28 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side -->
<g id="edge156" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.08C8220.92,-156.83 8207.99,-149.74 8195,-146 8061.99,-107.7 3345.15,-159.84 3212,-122 3180.55,-113.06 3149.18,-91.62 3129.47,-76.24"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.15,-169.87 8233.95,-161.28 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side -->
<g id="edge157" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.08C8220.92,-156.83 8207.99,-149.74 8195,-146 8055.44,-105.83 3103.81,-170.7 2967,-122 2941.42,-112.89 2918.05,-91.49 2903.7,-76.16"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.15,-169.87 8233.95,-161.28 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side -->
<g id="edge158" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.09C8220.92,-156.84 8207.99,-149.74 8195,-146 8067.17,-109.18 3526.19,-179.01 3406,-122 3386.14,-112.58 3371.27,-91.47 3362.62,-76.28"/>
<polygon fill="black" stroke="black" points="8229.95,-167.02 8240.15,-169.87 8233.95,-161.28 8229.95,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side -->
<g id="edge159" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.09C8220.92,-156.84 8207.99,-149.74 8195,-146 8073.52,-110.99 3765.03,-158.51 3644,-122 3614.23,-113.02 3585.09,-91.59 3566.87,-76.22"/>
<polygon fill="black" stroke="black" points="8229.95,-167.03 8240.15,-169.87 8233.95,-161.28 8229.95,-167.03"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side -->
<g id="edge160" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.09C8220.92,-156.84 8207.99,-149.75 8195,-146 7976.89,-83.08 4327.33,-184.17 4109,-122 4077.55,-113.04 4046.18,-91.61 4026.47,-76.23"/>
<polygon fill="black" stroke="black" points="8229.95,-167.03 8240.15,-169.88 8233.95,-161.29 8229.95,-167.03"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side -->
<g id="edge161" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.09C8220.92,-156.84 8207.99,-149.74 8195,-146 8079.4,-112.67 3977.32,-162.4 3864,-122 3838.42,-112.88 3815.05,-91.48 3800.7,-76.15"/>
<polygon fill="black" stroke="black" points="8229.95,-167.03 8240.15,-169.88 8233.95,-161.29 8229.95,-167.03"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side -->
<g id="edge162" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.09C8220.92,-156.85 8207.99,-149.75 8195,-146 8091.13,-116.02 4400.66,-168.39 4303,-122 4283.14,-112.57 4268.27,-91.46 4259.62,-76.28"/>
<polygon fill="black" stroke="black" points="8229.95,-167.03 8240.15,-169.88 8233.95,-161.29 8229.95,-167.03"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side -->
<g id="edge163" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.1C8220.92,-156.85 8207.99,-149.75 8195,-146 7999.97,-89.66 4735.31,-180.76 4541,-122 4511.23,-113 4482.1,-91.57 4463.87,-76.21"/>
<polygon fill="black" stroke="black" points="8229.95,-167.04 8240.15,-169.88 8233.95,-161.29 8229.95,-167.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side -->
<g id="edge164" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.1C8220.92,-156.86 8207.98,-149.76 8195,-146 8024.81,-96.75 5172.82,-181.66 5006,-122 4980.43,-112.86 4957.06,-91.46 4942.7,-76.14"/>
<polygon fill="black" stroke="black" points="8229.94,-167.04 8240.15,-169.89 8233.95,-161.3 8229.94,-167.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side -->
<g id="edge165" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.1C8220.92,-156.85 8207.99,-149.75 8195,-146 8013.06,-93.4 4968.12,-173.97 4786,-122 4754.56,-113.03 4723.19,-91.59 4703.48,-76.22"/>
<polygon fill="black" stroke="black" points="8229.94,-167.04 8240.15,-169.88 8233.95,-161.3 8229.94,-167.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side -->
<g id="edge166" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.11C8220.92,-156.86 8207.98,-149.76 8195,-146 8115.09,-122.85 5275.12,-157.77 5200,-122 5180.15,-112.55 5165.28,-91.45 5156.63,-76.27"/>
<polygon fill="black" stroke="black" points="8229.94,-167.05 8240.15,-169.89 8233.94,-161.3 8229.94,-167.05"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side -->
<g id="edge167" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.85,-164.11C8220.91,-156.87 8207.98,-149.77 8195,-146 8047.89,-103.33 5584.57,-166.49 5438,-122 5408.24,-112.97 5379.1,-91.55 5360.88,-76.19"/>
<polygon fill="black" stroke="black" points="8229.94,-167.05 8240.15,-169.89 8233.94,-161.31 8229.94,-167.05"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side -->
<g id="edge168" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.84,-164.13C8220.91,-156.88 8207.98,-149.78 8195,-146 7950.46,-74.84 6147.78,-192.31 5903,-122 5871.57,-112.97 5840.2,-91.55 5820.48,-76.2"/>
<polygon fill="black" stroke="black" points="8229.94,-167.06 8240.14,-169.91 8233.94,-161.32 8229.94,-167.06"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side -->
<g id="edge169" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.84,-164.12C8220.91,-156.87 8207.98,-149.77 8195,-146 8059.64,-106.69 5790.67,-169.59 5658,-122 5632.44,-112.83 5609.07,-91.44 5594.71,-76.13"/>
<polygon fill="black" stroke="black" points="8229.94,-167.06 8240.15,-169.9 8233.94,-161.31 8229.94,-167.06"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side -->
<g id="edge170" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.84,-164.13C8220.91,-156.89 8207.98,-149.78 8195,-146 8083.09,-113.38 6202.16,-172.29 6097,-122 6077.17,-112.52 6062.29,-91.42 6053.64,-76.25"/>
<polygon fill="black" stroke="black" points="8229.94,-167.07 8240.14,-169.91 8233.94,-161.33 8229.94,-167.07"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side -->
<g id="edge171" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.84,-164.14C8220.9,-156.9 8207.97,-149.79 8195,-146 7996.62,-88.01 6532.65,-182.45 6335,-122 6305.26,-112.9 6276.12,-91.5 6257.89,-76.17"/>
<polygon fill="black" stroke="black" points="8229.93,-167.08 8240.14,-169.92 8233.93,-161.34 8229.93,-167.08"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side -->
<g id="edge172" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.83,-164.17C8220.89,-156.93 8207.97,-149.82 8195,-146 8046.3,-102.19 6948.85,-165.3 6800,-122 6768.6,-112.87 6737.22,-91.47 6717.5,-76.15"/>
<polygon fill="black" stroke="black" points="8229.92,-167.11 8240.13,-169.95 8233.92,-161.37 8229.92,-167.11"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side -->
<g id="edge173" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.83,-164.16C8220.9,-156.91 8207.97,-149.8 8195,-146 8020.12,-94.72 6726.38,-183.98 6555,-122 6529.46,-112.76 6506.09,-91.39 6491.72,-76.1"/>
<polygon fill="black" stroke="black" points="8229.93,-167.09 8240.14,-169.93 8233.93,-161.35 8229.93,-167.09"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side -->
<g id="edge174" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.82,-164.19C8220.89,-156.95 8207.96,-149.84 8195,-146 8067.02,-108.1 7114.16,-180.1 6994,-122 6974.21,-112.43 6959.32,-91.35 6950.65,-76.21"/>
<polygon fill="black" stroke="black" points="8229.92,-167.13 8240.13,-169.97 8233.91,-161.38 8229.92,-167.13"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side -->
<g id="edge175" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8231.81,-164.23C8220.88,-156.99 8207.95,-149.87 8195,-146 7989.9,-84.71 7436.33,-185.84 7232,-122 7202.32,-112.73 7173.16,-91.36 7154.91,-76.08"/>
<polygon fill="black" stroke="black" points="8229.91,-167.17 8240.12,-170 8233.9,-161.42 8229.91,-167.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side -->
<g id="edge176" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side</title>
<path fill="none" stroke="black" d="M8231.5,-164.23C8220.62,-157.06 8207.8,-149.99 8195,-146 7983.44,-80.09 7908.79,-187.18 7697,-122 7665.95,-112.44 7634.74,-91.36 7614.95,-76.22"/>
<polygon fill="black" stroke="black" points="8229.56,-167.14 8239.78,-169.93 8233.53,-161.37 8229.56,-167.14"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side -->
<g id="edge177" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8231.54,-164.11C8220.66,-156.94 8207.84,-149.89 8195,-146 8036.89,-98.12 7606.85,-179.55 7452,-122 7426.71,-112.6 7403.45,-91.49 7389.03,-76.29"/>
<polygon fill="black" stroke="black" points="8229.59,-167.02 8239.81,-169.83 8233.58,-161.27 8229.59,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side -->
<g id="edge178" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8230.85,-164.06C8220.09,-157.05 8207.52,-150.11 8195,-146 8130.62,-124.86 7951.12,-153.28 7891,-122 7871.63,-111.92 7856.74,-91.17 7847.96,-76.23"/>
<polygon fill="black" stroke="black" points="8229.19,-167.17 8239.42,-169.91 8233.14,-161.39 8229.19,-167.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side -->
<g id="edge179" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8225.54,-164.4C8215.72,-158.3 8205.01,-151.79 8195,-146 8151.06,-120.59 8099.21,-93.18 8066.22,-76.06"/>
<polygon fill="black" stroke="black" points="8223.92,-167.52 8234.26,-169.86 8227.64,-161.59 8223.92,-167.52"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node247" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8439,-206C8439,-206 8345,-206 8345,-206 8339,-206 8333,-200 8333,-194 8333,-194 8333,-182 8333,-182 8333,-176 8339,-170 8345,-170 8345,-170 8439,-170 8439,-170 8445,-170 8451,-176 8451,-182 8451,-182 8451,-194 8451,-194 8451,-200 8445,-206 8439,-206"/>
<text text-anchor="middle" x="8392" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge180" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M8381.62,-169.74C8368.53,-147.98 8345.91,-110.38 8330.7,-85.1"/>
<polygon fill="black" stroke="black" points="8333.62,-83.16 8325.47,-76.4 8327.62,-86.77 8333.62,-83.16"/>
</g>
</g>
</svg>
