<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>testeISP</design>
	<target_verilog>D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\synthesis\testeISP.vm</target_verilog>
</SynplifyOutput>
