Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 14 01:06:51 2024
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_utilization -file postopt_util_ml2.rpt
| Design       : mipi_csi_top_v2
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  | 2381 |     0 |          0 |    162720 |  1.46 |
|   LUT as Logic             | 2319 |     0 |          0 |    162720 |  1.43 |
|   LUT as Memory            |   62 |     0 |          0 |     99840 |  0.06 |
|     LUT as Distributed RAM |   24 |     0 |            |           |       |
|     LUT as Shift Register  |   38 |     0 |            |           |       |
| CLB Registers              | 2739 |     0 |          0 |    325440 |  0.84 |
|   Register as Flip Flop    | 2739 |     0 |          0 |    325440 |  0.84 |
|   Register as Latch        |    0 |     0 |          0 |    325440 |  0.00 |
| CARRY8                     |   39 |     0 |          0 |     27120 |  0.14 |
| F7 Muxes                   |   80 |     0 |          0 |    108480 |  0.07 |
| F8 Muxes                   |   16 |     0 |          0 |     54240 |  0.03 |
| F9 Muxes                   |    0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 48    |          Yes |           - |          Set |
| 361   |          Yes |           - |        Reset |
| 57    |          Yes |         Set |            - |
| 2273  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   37 |     0 |          0 |       360 | 10.28 |
|   RAMB36/FIFO*    |   34 |     0 |          0 |       360 |  9.44 |
|     RAMB36E2 only |   34 |       |            |           |       |
|   RAMB18          |    6 |     0 |          0 |       720 |  0.83 |
|     RAMB18E2 only |    6 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        48 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1368 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Bonded IOB     |   47 |    47 |          0 |       256 | 18.36 |
| HPIOB_M        |    8 |     8 |          0 |        96 |  8.33 |
|   INPUT        |    6 |       |            |           |       |
|   OUTPUT       |    2 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOB_S        |    7 |     7 |          0 |        96 |  7.29 |
|   INPUT        |    7 |       |            |           |       |
|   OUTPUT       |    0 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HDIOB_M        |   15 |    15 |          0 |        24 | 62.50 |
|   INPUT        |    0 |       |            |           |       |
|   OUTPUT       |   14 |       |            |           |       |
|   BIDIR        |    1 |       |            |           |       |
| HDIOB_S        |   16 |    16 |          0 |        24 | 66.67 |
|   INPUT        |    0 |       |            |           |       |
|   OUTPUT       |   15 |       |            |           |       |
|   BIDIR        |    1 |       |            |           |       |
| HPIOB_SNGL     |    1 |     1 |          0 |        16 |  6.25 |
|   INPUT        |    1 |       |            |           |       |
|   OUTPUT       |    0 |       |            |           |       |
|   BIDIR        |    0 |       |            |           |       |
| HPIOBDIFFINBUF |    6 |     6 |          0 |        96 |  6.25 |
|   DIFFINBUF    |    1 |     1 |            |           |       |
| BITSLICE_RX_TX |    8 |     8 |          0 |      1248 |  0.64 |
|   IDELAY       |    4 |     4 |            |           |       |
|   ISERDES      |    4 |     4 |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |          0 |       256 |  2.73 |
|   BUFGCE             |    5 |     0 |          0 |       112 |  4.46 |
|   BUFGCE_DIV         |    2 |     0 |          0 |        16 | 12.50 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------------+------+---------------------+
|    Ref Name    | Used | Functional Category |
+----------------+------+---------------------+
| FDRE           | 2273 |            Register |
| LUT6           | 1090 |                 CLB |
| LUT3           |  587 |                 CLB |
| LUT5           |  452 |                 CLB |
| FDCE           |  361 |            Register |
| LUT4           |  292 |                 CLB |
| LUT2           |  240 |                 CLB |
| MUXF7          |   80 |                 CLB |
| FDSE           |   57 |            Register |
| LUT1           |   55 |                 CLB |
| FDPE           |   48 |            Register |
| CARRY8         |   39 |                 CLB |
| SRL16E         |   38 |                 CLB |
| RAMD32         |   36 |                 CLB |
| RAMB36E2       |   34 |            BLOCKRAM |
| OBUF           |   31 |                 I/O |
| MUXF8          |   16 |                 CLB |
| IBUFCTRL       |   10 |              Others |
| RAMB18E2       |    6 |            BLOCKRAM |
| DPHY_DIFFINBUF |    5 |              Others |
| BUFGCE         |    5 |               Clock |
| RAMS32         |    4 |                 CLB |
| ISERDESE3      |    4 |                 I/O |
| INBUF          |    4 |                 I/O |
| IDELAYE3       |    4 |                 I/O |
| OBUFT          |    2 |                 I/O |
| BUFGCE_DIV     |    2 |               Clock |
| MMCME4_ADV     |    1 |               Clock |
| IDELAYCTRL     |    1 |                 I/O |
| DIFFINBUF      |    1 |                 I/O |
| DCIRESET       |    1 |                 I/O |
| BSCANE2        |    1 |       Configuration |
+----------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| blk_mem_gen_0 |    4 |
| blk_mem_gen_1 |    2 |
| vio_0         |    1 |
| dbg_hub       |    1 |
| clk_wiz_0     |    1 |
+---------------+------+


