<stg><name>colorthresholding<9, 0, 3, 2160, 3840, 1>_Loop_VITIS_LOOP_138_1_proc</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %high_th_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %high_th_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %low_th_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %high_th_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %low_th_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %low_th_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %low_th_2_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_1_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %low_th_2_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_0_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %low_th_2_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_2_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %high_th_2_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_2_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %high_th_2_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_1_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %high_th_2_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_0_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %high_th_2_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_0_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %low_th_2_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_2_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %high_th_2_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_1_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %low_th_2_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_1_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %low_th_2_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="low_th_2_0_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %high_th_2_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="high_th_2_2_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i = phi i2 0, void %newFuncRoot, i2 %add_ln138, void %branch6

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %j = phi i4 0, void %newFuncRoot, i4 %add_ln149, void %branch6

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln138 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln138 = icmp_eq  i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln138 = br i1 %icmp_ln138, void, void %colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
:0 %zext_ln138 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %low_thresh_addr = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="low_thresh_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:4 %low_th_0_0 = load i4 %low_thresh_addr

]]></Node>
<StgValue><ssdm name="low_th_0_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
:5 %trunc_ln144 = trunc i4 %j

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7 %add_ln144 = add i3 %trunc_ln144, i3 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
:8 %zext_ln144 = zext i3 %add_ln144

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %low_thresh_addr_1 = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="low_thresh_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:10 %low_th_0_1 = load i4 %low_thresh_addr_1

]]></Node>
<StgValue><ssdm name="low_th_0_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %high_thresh_addr = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="high_thresh_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:16 %high_th_0_0 = load i4 %high_thresh_addr

]]></Node>
<StgValue><ssdm name="high_th_0_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %high_thresh_addr_1 = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="high_thresh_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
:18 %high_th_0_1 = load i4 %high_thresh_addr_1

]]></Node>
<StgValue><ssdm name="high_th_0_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:21 %switch_ln143 = switch i2 %i, void %branch8, i2 0, void %.branch6_crit_edge, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln143"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch6:0 %add_ln149 = add i4 %j, i4 3

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln138 = br void

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="4">
<![CDATA[
:4 %low_th_0_0 = load i4 %low_thresh_addr

]]></Node>
<StgValue><ssdm name="low_th_0_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="3">
<![CDATA[
:6 %zext_ln144_1 = zext i3 %trunc_ln144

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:10 %low_th_0_1 = load i4 %low_thresh_addr_1

]]></Node>
<StgValue><ssdm name="low_th_0_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11 %add_ln145 = add i4 %zext_ln144_1, i4 2

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
:12 %zext_ln145 = zext i4 %add_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %low_thresh_addr_2 = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="low_thresh_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
:14 %low_th_0_2 = load i4 %low_thresh_addr_2

]]></Node>
<StgValue><ssdm name="low_th_0_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:16 %high_th_0_0 = load i4 %high_thresh_addr

]]></Node>
<StgValue><ssdm name="high_th_0_0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
:18 %high_th_0_1 = load i4 %high_thresh_addr_1

]]></Node>
<StgValue><ssdm name="high_th_0_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %high_thresh_addr_2 = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="high_thresh_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
:20 %high_th_0_2 = load i4 %high_thresh_addr_2

]]></Node>
<StgValue><ssdm name="high_th_0_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0 %store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0_2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:1 %store_ln144 = store i8 %low_th_0_1, i8 %low_th_2_1_2

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:3 %store_ln146 = store i8 %high_th_0_0, i8 %high_th_2_0_2

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:4 %store_ln147 = store i8 %high_th_0_1, i8 %high_th_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.branch6_crit_edge:1 %store_ln143 = store i8 %high_th_0_1, i8 %high_th_2_1_2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.branch6_crit_edge:2 %store_ln143 = store i8 %high_th_0_0, i8 %high_th_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.branch6_crit_edge:4 %store_ln143 = store i8 %low_th_0_1, i8 %low_th_2_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.branch6_crit_edge:5 %store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0 %store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:1 %store_ln144 = store i8 %low_th_0_1, i8 %low_th_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:3 %store_ln146 = store i8 %high_th_0_0, i8 %high_th_2_0

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:4 %store_ln147 = store i8 %high_th_0_1, i8 %high_th_2_1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln143"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
:14 %low_th_0_2 = load i4 %low_thresh_addr_2

]]></Node>
<StgValue><ssdm name="low_th_0_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
:20 %high_th_0_2 = load i4 %high_thresh_addr_2

]]></Node>
<StgValue><ssdm name="high_th_0_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:2 %store_ln145 = store i8 %low_th_0_2, i8 %low_th_2_2_2

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:5 %store_ln148 = store i8 %high_th_0_2, i8 %high_th_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
branch7:6 %br_ln0 = br void %branch6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.branch6_crit_edge:0 %store_ln143 = store i8 %high_th_0_2, i8 %high_th_2_2_2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.branch6_crit_edge:3 %store_ln143 = store i8 %low_th_0_2, i8 %low_th_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.branch6_crit_edge:6 %br_ln143 = br void %branch6

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:2 %store_ln145 = store i8 %low_th_0_2, i8 %low_th_2_2

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:5 %store_ln148 = store i8 %high_th_0_2, i8 %high_th_2_2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch8:6 %br_ln0 = br void %branch6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:0 %high_th_2_2_load = load i8 %high_th_2_2

]]></Node>
<StgValue><ssdm name="high_th_2_2_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:1 %high_th_2_1_load = load i8 %high_th_2_1

]]></Node>
<StgValue><ssdm name="high_th_2_1_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:2 %low_th_2_0_load = load i8 %low_th_2_0

]]></Node>
<StgValue><ssdm name="low_th_2_0_load"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:3 %high_th_2_0_load = load i8 %high_th_2_0

]]></Node>
<StgValue><ssdm name="high_th_2_0_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:4 %low_th_2_2_load = load i8 %low_th_2_2

]]></Node>
<StgValue><ssdm name="low_th_2_2_load"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:5 %low_th_2_1_load = load i8 %low_th_2_1

]]></Node>
<StgValue><ssdm name="low_th_2_1_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:6 %low_th_2_1_1_load = load i8 %low_th_2_1_1

]]></Node>
<StgValue><ssdm name="low_th_2_1_1_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:7 %low_th_2_0_1_load = load i8 %low_th_2_0_1

]]></Node>
<StgValue><ssdm name="low_th_2_0_1_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:8 %low_th_2_2_1_load = load i8 %low_th_2_2_1

]]></Node>
<StgValue><ssdm name="low_th_2_2_1_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:9 %high_th_2_2_1_load = load i8 %high_th_2_2_1

]]></Node>
<StgValue><ssdm name="high_th_2_2_1_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:10 %high_th_2_1_1_load = load i8 %high_th_2_1_1

]]></Node>
<StgValue><ssdm name="high_th_2_1_1_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:11 %high_th_2_0_1_load = load i8 %high_th_2_0_1

]]></Node>
<StgValue><ssdm name="high_th_2_0_1_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:12 %high_th_2_0_2_load = load i8 %high_th_2_0_2

]]></Node>
<StgValue><ssdm name="high_th_2_0_2_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:13 %low_th_2_2_2_load = load i8 %low_th_2_2_2

]]></Node>
<StgValue><ssdm name="low_th_2_2_2_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:14 %high_th_2_1_2_load = load i8 %high_th_2_1_2

]]></Node>
<StgValue><ssdm name="high_th_2_1_2_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:15 %low_th_2_1_2_load = load i8 %low_th_2_1_2

]]></Node>
<StgValue><ssdm name="low_th_2_1_2_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:16 %low_th_2_0_2_load = load i8 %low_th_2_0_2

]]></Node>
<StgValue><ssdm name="low_th_2_0_2_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:17 %high_th_2_2_2_load = load i8 %high_th_2_2_2

]]></Node>
<StgValue><ssdm name="high_th_2_2_2_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:18 %mrv = insertvalue i144 <undef>, i8 %low_th_2_0_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:19 %mrv_1 = insertvalue i144 %mrv, i8 %low_th_2_1_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:20 %mrv_2 = insertvalue i144 %mrv_1, i8 %low_th_2_2_1_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:21 %mrv_3 = insertvalue i144 %mrv_2, i8 %high_th_2_0_1_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:22 %mrv_4 = insertvalue i144 %mrv_3, i8 %high_th_2_1_2_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:23 %mrv_5 = insertvalue i144 %mrv_4, i8 %high_th_2_2_2_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:24 %mrv_6 = insertvalue i144 %mrv_5, i8 %low_th_2_0_2_load

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:25 %mrv_7 = insertvalue i144 %mrv_6, i8 %low_th_2_1_2_load

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:26 %mrv_8 = insertvalue i144 %mrv_7, i8 %low_th_2_2_2_load

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:27 %mrv_9 = insertvalue i144 %mrv_8, i8 %high_th_2_0_2_load

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:28 %mrv_s = insertvalue i144 %mrv_9, i8 %high_th_2_1_1_load

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:29 %mrv_10 = insertvalue i144 %mrv_s, i8 %high_th_2_2_1_load

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:30 %mrv_11 = insertvalue i144 %mrv_10, i8 %low_th_2_0_1_load

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:31 %mrv_12 = insertvalue i144 %mrv_11, i8 %low_th_2_1_1_load

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:32 %mrv_13 = insertvalue i144 %mrv_12, i8 %low_th_2_2_load

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:33 %mrv_14 = insertvalue i144 %mrv_13, i8 %high_th_2_0_load

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:34 %mrv_15 = insertvalue i144 %mrv_14, i8 %high_th_2_1_load

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="144" op_0_bw="144" op_1_bw="8">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:35 %mrv_16 = insertvalue i144 %mrv_15, i8 %high_th_2_2_load

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="144">
<![CDATA[
colorthresholding<9, 0, 3, 2160, 3840, 1>_.exit.exitStub:36 %ret_ln0 = ret i144 %mrv_16

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="133" name="low_thresh" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="low_thresh"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="high_thresh" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="high_thresh"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="136" from="StgValue_135" to="high_th_2_2" fromId="135" toId="6">
</dataflow>
<dataflow id="137" from="StgValue_135" to="high_th_2_1" fromId="135" toId="7">
</dataflow>
<dataflow id="138" from="StgValue_135" to="low_th_2_0" fromId="135" toId="8">
</dataflow>
<dataflow id="139" from="StgValue_135" to="high_th_2_0" fromId="135" toId="9">
</dataflow>
<dataflow id="140" from="StgValue_135" to="low_th_2_2" fromId="135" toId="10">
</dataflow>
<dataflow id="141" from="StgValue_135" to="low_th_2_1" fromId="135" toId="11">
</dataflow>
<dataflow id="142" from="StgValue_135" to="low_th_2_1_1" fromId="135" toId="12">
</dataflow>
<dataflow id="143" from="StgValue_135" to="low_th_2_0_1" fromId="135" toId="13">
</dataflow>
<dataflow id="144" from="StgValue_135" to="low_th_2_2_1" fromId="135" toId="14">
</dataflow>
<dataflow id="145" from="StgValue_135" to="high_th_2_2_1" fromId="135" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_135" to="high_th_2_1_1" fromId="135" toId="16">
</dataflow>
<dataflow id="147" from="StgValue_135" to="high_th_2_0_1" fromId="135" toId="17">
</dataflow>
<dataflow id="148" from="StgValue_135" to="high_th_2_0_2" fromId="135" toId="18">
</dataflow>
<dataflow id="149" from="StgValue_135" to="low_th_2_2_2" fromId="135" toId="19">
</dataflow>
<dataflow id="150" from="StgValue_135" to="high_th_2_1_2" fromId="135" toId="20">
</dataflow>
<dataflow id="151" from="StgValue_135" to="low_th_2_1_2" fromId="135" toId="21">
</dataflow>
<dataflow id="152" from="StgValue_135" to="low_th_2_0_2" fromId="135" toId="22">
</dataflow>
<dataflow id="153" from="StgValue_135" to="high_th_2_2_2" fromId="135" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_154" to="i" fromId="154" toId="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln0" to="i" fromId="24" toId="25">
</dataflow>
<dataflow id="157" from="add_ln138" to="i" fromId="27" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln138" to="i" fromId="45" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="160" from="StgValue_159" to="j" fromId="159" toId="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln0" to="j" fromId="24" toId="26">
</dataflow>
<dataflow id="162" from="add_ln149" to="j" fromId="44" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln138" to="j" fromId="45" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="164" from="i" to="add_ln138" fromId="25" toId="27">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln138" fromId="165" toId="27">
</dataflow>
<dataflow id="167" from="i" to="icmp_ln138" fromId="25" toId="28">
</dataflow>
<dataflow id="169" from="StgValue_168" to="icmp_ln138" fromId="168" toId="28">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="170" toId="29">
</dataflow>
<dataflow id="173" from="StgValue_172" to="speclooptripcount_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="174" from="StgValue_172" to="speclooptripcount_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_172" to="speclooptripcount_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="176" from="icmp_ln138" to="br_ln138" fromId="28" toId="30">
</dataflow>
<dataflow id="177" from="j" to="zext_ln138" fromId="26" toId="31">
</dataflow>
<dataflow id="178" from="low_thresh" to="low_thresh_addr" fromId="133" toId="32">
</dataflow>
<dataflow id="180" from="StgValue_179" to="low_thresh_addr" fromId="179" toId="32">
</dataflow>
<dataflow id="181" from="zext_ln138" to="low_thresh_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="182" from="low_thresh_addr" to="low_th_0_0" fromId="32" toId="33">
</dataflow>
<dataflow id="183" from="j" to="trunc_ln144" fromId="26" toId="34">
</dataflow>
<dataflow id="184" from="trunc_ln144" to="add_ln144" fromId="34" toId="35">
</dataflow>
<dataflow id="186" from="StgValue_185" to="add_ln144" fromId="185" toId="35">
</dataflow>
<dataflow id="187" from="add_ln144" to="zext_ln144" fromId="35" toId="36">
</dataflow>
<dataflow id="188" from="low_thresh" to="low_thresh_addr_1" fromId="133" toId="37">
</dataflow>
<dataflow id="189" from="StgValue_179" to="low_thresh_addr_1" fromId="179" toId="37">
</dataflow>
<dataflow id="190" from="zext_ln144" to="low_thresh_addr_1" fromId="36" toId="37">
</dataflow>
<dataflow id="191" from="low_thresh_addr_1" to="low_th_0_1" fromId="37" toId="38">
</dataflow>
<dataflow id="192" from="high_thresh" to="high_thresh_addr" fromId="134" toId="39">
</dataflow>
<dataflow id="193" from="StgValue_179" to="high_thresh_addr" fromId="179" toId="39">
</dataflow>
<dataflow id="194" from="zext_ln138" to="high_thresh_addr" fromId="31" toId="39">
</dataflow>
<dataflow id="195" from="high_thresh_addr" to="high_th_0_0" fromId="39" toId="40">
</dataflow>
<dataflow id="196" from="high_thresh" to="high_thresh_addr_1" fromId="134" toId="41">
</dataflow>
<dataflow id="197" from="StgValue_179" to="high_thresh_addr_1" fromId="179" toId="41">
</dataflow>
<dataflow id="198" from="zext_ln144" to="high_thresh_addr_1" fromId="36" toId="41">
</dataflow>
<dataflow id="199" from="high_thresh_addr_1" to="high_th_0_1" fromId="41" toId="42">
</dataflow>
<dataflow id="200" from="i" to="switch_ln143" fromId="25" toId="43">
</dataflow>
<dataflow id="201" from="StgValue_154" to="switch_ln143" fromId="154" toId="43">
</dataflow>
<dataflow id="202" from="StgValue_165" to="switch_ln143" fromId="165" toId="43">
</dataflow>
<dataflow id="203" from="j" to="add_ln149" fromId="26" toId="44">
</dataflow>
<dataflow id="205" from="StgValue_204" to="add_ln149" fromId="204" toId="44">
</dataflow>
<dataflow id="206" from="low_thresh_addr" to="low_th_0_0" fromId="32" toId="46">
</dataflow>
<dataflow id="207" from="trunc_ln144" to="zext_ln144_1" fromId="34" toId="47">
</dataflow>
<dataflow id="208" from="low_thresh_addr_1" to="low_th_0_1" fromId="37" toId="48">
</dataflow>
<dataflow id="209" from="zext_ln144_1" to="add_ln145" fromId="47" toId="49">
</dataflow>
<dataflow id="211" from="StgValue_210" to="add_ln145" fromId="210" toId="49">
</dataflow>
<dataflow id="212" from="add_ln145" to="zext_ln145" fromId="49" toId="50">
</dataflow>
<dataflow id="213" from="low_thresh" to="low_thresh_addr_2" fromId="133" toId="51">
</dataflow>
<dataflow id="214" from="StgValue_179" to="low_thresh_addr_2" fromId="179" toId="51">
</dataflow>
<dataflow id="215" from="zext_ln145" to="low_thresh_addr_2" fromId="50" toId="51">
</dataflow>
<dataflow id="216" from="low_thresh_addr_2" to="low_th_0_2" fromId="51" toId="52">
</dataflow>
<dataflow id="217" from="high_thresh_addr" to="high_th_0_0" fromId="39" toId="53">
</dataflow>
<dataflow id="218" from="high_thresh_addr_1" to="high_th_0_1" fromId="41" toId="54">
</dataflow>
<dataflow id="219" from="high_thresh" to="high_thresh_addr_2" fromId="134" toId="55">
</dataflow>
<dataflow id="220" from="StgValue_179" to="high_thresh_addr_2" fromId="179" toId="55">
</dataflow>
<dataflow id="221" from="zext_ln145" to="high_thresh_addr_2" fromId="50" toId="55">
</dataflow>
<dataflow id="222" from="high_thresh_addr_2" to="high_th_0_2" fromId="55" toId="56">
</dataflow>
<dataflow id="223" from="low_th_0_0" to="store_ln143" fromId="46" toId="57">
</dataflow>
<dataflow id="224" from="low_th_2_0_2" to="store_ln143" fromId="22" toId="57">
</dataflow>
<dataflow id="225" from="low_th_0_1" to="store_ln144" fromId="48" toId="58">
</dataflow>
<dataflow id="226" from="low_th_2_1_2" to="store_ln144" fromId="21" toId="58">
</dataflow>
<dataflow id="227" from="high_th_0_0" to="store_ln146" fromId="53" toId="59">
</dataflow>
<dataflow id="228" from="high_th_2_0_2" to="store_ln146" fromId="18" toId="59">
</dataflow>
<dataflow id="229" from="high_th_0_1" to="store_ln147" fromId="54" toId="60">
</dataflow>
<dataflow id="230" from="high_th_2_1_1" to="store_ln147" fromId="16" toId="60">
</dataflow>
<dataflow id="231" from="high_th_0_1" to="store_ln143" fromId="54" toId="61">
</dataflow>
<dataflow id="232" from="high_th_2_1_2" to="store_ln143" fromId="20" toId="61">
</dataflow>
<dataflow id="233" from="high_th_0_0" to="store_ln143" fromId="53" toId="62">
</dataflow>
<dataflow id="234" from="high_th_2_0_1" to="store_ln143" fromId="17" toId="62">
</dataflow>
<dataflow id="235" from="low_th_0_1" to="store_ln143" fromId="48" toId="63">
</dataflow>
<dataflow id="236" from="low_th_2_1" to="store_ln143" fromId="11" toId="63">
</dataflow>
<dataflow id="237" from="low_th_0_0" to="store_ln143" fromId="46" toId="64">
</dataflow>
<dataflow id="238" from="low_th_2_0" to="store_ln143" fromId="8" toId="64">
</dataflow>
<dataflow id="239" from="low_th_0_0" to="store_ln143" fromId="46" toId="65">
</dataflow>
<dataflow id="240" from="low_th_2_0_1" to="store_ln143" fromId="13" toId="65">
</dataflow>
<dataflow id="241" from="low_th_0_1" to="store_ln144" fromId="48" toId="66">
</dataflow>
<dataflow id="242" from="low_th_2_1_1" to="store_ln144" fromId="12" toId="66">
</dataflow>
<dataflow id="243" from="high_th_0_0" to="store_ln146" fromId="53" toId="67">
</dataflow>
<dataflow id="244" from="high_th_2_0" to="store_ln146" fromId="9" toId="67">
</dataflow>
<dataflow id="245" from="high_th_0_1" to="store_ln147" fromId="54" toId="68">
</dataflow>
<dataflow id="246" from="high_th_2_1" to="store_ln147" fromId="7" toId="68">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecPipeline" to="specpipeline_ln143" fromId="247" toId="69">
</dataflow>
<dataflow id="250" from="StgValue_249" to="specpipeline_ln143" fromId="249" toId="69">
</dataflow>
<dataflow id="252" from="StgValue_251" to="specpipeline_ln143" fromId="251" toId="69">
</dataflow>
<dataflow id="253" from="StgValue_251" to="specpipeline_ln143" fromId="251" toId="69">
</dataflow>
<dataflow id="254" from="StgValue_251" to="specpipeline_ln143" fromId="251" toId="69">
</dataflow>
<dataflow id="256" from="empty_17" to="specpipeline_ln143" fromId="255" toId="69">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopName" to="specloopname_ln143" fromId="257" toId="70">
</dataflow>
<dataflow id="260" from="empty_10" to="specloopname_ln143" fromId="259" toId="70">
</dataflow>
<dataflow id="261" from="low_thresh_addr_2" to="low_th_0_2" fromId="51" toId="71">
</dataflow>
<dataflow id="262" from="high_thresh_addr_2" to="high_th_0_2" fromId="55" toId="72">
</dataflow>
<dataflow id="263" from="low_th_0_2" to="store_ln145" fromId="71" toId="73">
</dataflow>
<dataflow id="264" from="low_th_2_2_2" to="store_ln145" fromId="19" toId="73">
</dataflow>
<dataflow id="265" from="high_th_0_2" to="store_ln148" fromId="72" toId="74">
</dataflow>
<dataflow id="266" from="high_th_2_2_1" to="store_ln148" fromId="15" toId="74">
</dataflow>
<dataflow id="267" from="high_th_0_2" to="store_ln143" fromId="72" toId="76">
</dataflow>
<dataflow id="268" from="high_th_2_2_2" to="store_ln143" fromId="23" toId="76">
</dataflow>
<dataflow id="269" from="low_th_0_2" to="store_ln143" fromId="71" toId="77">
</dataflow>
<dataflow id="270" from="low_th_2_2_1" to="store_ln143" fromId="14" toId="77">
</dataflow>
<dataflow id="271" from="low_th_0_2" to="store_ln145" fromId="71" toId="79">
</dataflow>
<dataflow id="272" from="low_th_2_2" to="store_ln145" fromId="10" toId="79">
</dataflow>
<dataflow id="273" from="high_th_0_2" to="store_ln148" fromId="72" toId="80">
</dataflow>
<dataflow id="274" from="high_th_2_2" to="store_ln148" fromId="6" toId="80">
</dataflow>
<dataflow id="275" from="high_th_2_2" to="high_th_2_2_load" fromId="6" toId="82">
</dataflow>
<dataflow id="276" from="high_th_2_1" to="high_th_2_1_load" fromId="7" toId="83">
</dataflow>
<dataflow id="277" from="low_th_2_0" to="low_th_2_0_load" fromId="8" toId="84">
</dataflow>
<dataflow id="278" from="high_th_2_0" to="high_th_2_0_load" fromId="9" toId="85">
</dataflow>
<dataflow id="279" from="low_th_2_2" to="low_th_2_2_load" fromId="10" toId="86">
</dataflow>
<dataflow id="280" from="low_th_2_1" to="low_th_2_1_load" fromId="11" toId="87">
</dataflow>
<dataflow id="281" from="low_th_2_1_1" to="low_th_2_1_1_load" fromId="12" toId="88">
</dataflow>
<dataflow id="282" from="low_th_2_0_1" to="low_th_2_0_1_load" fromId="13" toId="89">
</dataflow>
<dataflow id="283" from="low_th_2_2_1" to="low_th_2_2_1_load" fromId="14" toId="90">
</dataflow>
<dataflow id="284" from="high_th_2_2_1" to="high_th_2_2_1_load" fromId="15" toId="91">
</dataflow>
<dataflow id="285" from="high_th_2_1_1" to="high_th_2_1_1_load" fromId="16" toId="92">
</dataflow>
<dataflow id="286" from="high_th_2_0_1" to="high_th_2_0_1_load" fromId="17" toId="93">
</dataflow>
<dataflow id="287" from="high_th_2_0_2" to="high_th_2_0_2_load" fromId="18" toId="94">
</dataflow>
<dataflow id="288" from="low_th_2_2_2" to="low_th_2_2_2_load" fromId="19" toId="95">
</dataflow>
<dataflow id="289" from="high_th_2_1_2" to="high_th_2_1_2_load" fromId="20" toId="96">
</dataflow>
<dataflow id="290" from="low_th_2_1_2" to="low_th_2_1_2_load" fromId="21" toId="97">
</dataflow>
<dataflow id="291" from="low_th_2_0_2" to="low_th_2_0_2_load" fromId="22" toId="98">
</dataflow>
<dataflow id="292" from="high_th_2_2_2" to="high_th_2_2_2_load" fromId="23" toId="99">
</dataflow>
<dataflow id="294" from="StgValue_293" to="mrv" fromId="293" toId="100">
</dataflow>
<dataflow id="295" from="low_th_2_0_load" to="mrv" fromId="84" toId="100">
</dataflow>
<dataflow id="296" from="mrv" to="mrv_1" fromId="100" toId="101">
</dataflow>
<dataflow id="297" from="low_th_2_1_load" to="mrv_1" fromId="87" toId="101">
</dataflow>
<dataflow id="298" from="mrv_1" to="mrv_2" fromId="101" toId="102">
</dataflow>
<dataflow id="299" from="low_th_2_2_1_load" to="mrv_2" fromId="90" toId="102">
</dataflow>
<dataflow id="300" from="mrv_2" to="mrv_3" fromId="102" toId="103">
</dataflow>
<dataflow id="301" from="high_th_2_0_1_load" to="mrv_3" fromId="93" toId="103">
</dataflow>
<dataflow id="302" from="mrv_3" to="mrv_4" fromId="103" toId="104">
</dataflow>
<dataflow id="303" from="high_th_2_1_2_load" to="mrv_4" fromId="96" toId="104">
</dataflow>
<dataflow id="304" from="mrv_4" to="mrv_5" fromId="104" toId="105">
</dataflow>
<dataflow id="305" from="high_th_2_2_2_load" to="mrv_5" fromId="99" toId="105">
</dataflow>
<dataflow id="306" from="mrv_5" to="mrv_6" fromId="105" toId="106">
</dataflow>
<dataflow id="307" from="low_th_2_0_2_load" to="mrv_6" fromId="98" toId="106">
</dataflow>
<dataflow id="308" from="mrv_6" to="mrv_7" fromId="106" toId="107">
</dataflow>
<dataflow id="309" from="low_th_2_1_2_load" to="mrv_7" fromId="97" toId="107">
</dataflow>
<dataflow id="310" from="mrv_7" to="mrv_8" fromId="107" toId="108">
</dataflow>
<dataflow id="311" from="low_th_2_2_2_load" to="mrv_8" fromId="95" toId="108">
</dataflow>
<dataflow id="312" from="mrv_8" to="mrv_9" fromId="108" toId="109">
</dataflow>
<dataflow id="313" from="high_th_2_0_2_load" to="mrv_9" fromId="94" toId="109">
</dataflow>
<dataflow id="314" from="mrv_9" to="mrv_s" fromId="109" toId="110">
</dataflow>
<dataflow id="315" from="high_th_2_1_1_load" to="mrv_s" fromId="92" toId="110">
</dataflow>
<dataflow id="316" from="mrv_s" to="mrv_10" fromId="110" toId="111">
</dataflow>
<dataflow id="317" from="high_th_2_2_1_load" to="mrv_10" fromId="91" toId="111">
</dataflow>
<dataflow id="318" from="mrv_10" to="mrv_11" fromId="111" toId="112">
</dataflow>
<dataflow id="319" from="low_th_2_0_1_load" to="mrv_11" fromId="89" toId="112">
</dataflow>
<dataflow id="320" from="mrv_11" to="mrv_12" fromId="112" toId="113">
</dataflow>
<dataflow id="321" from="low_th_2_1_1_load" to="mrv_12" fromId="88" toId="113">
</dataflow>
<dataflow id="322" from="mrv_12" to="mrv_13" fromId="113" toId="114">
</dataflow>
<dataflow id="323" from="low_th_2_2_load" to="mrv_13" fromId="86" toId="114">
</dataflow>
<dataflow id="324" from="mrv_13" to="mrv_14" fromId="114" toId="115">
</dataflow>
<dataflow id="325" from="high_th_2_0_load" to="mrv_14" fromId="85" toId="115">
</dataflow>
<dataflow id="326" from="mrv_14" to="mrv_15" fromId="115" toId="116">
</dataflow>
<dataflow id="327" from="high_th_2_1_load" to="mrv_15" fromId="83" toId="116">
</dataflow>
<dataflow id="328" from="mrv_15" to="mrv_16" fromId="116" toId="117">
</dataflow>
<dataflow id="329" from="high_th_2_2_load" to="mrv_16" fromId="82" toId="117">
</dataflow>
<dataflow id="330" from="mrv_16" to="ret_ln0" fromId="117" toId="118">
</dataflow>
<dataflow id="331" from="icmp_ln138" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="332" from="icmp_ln138" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="333" from="i" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="334" from="i" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="335" from="icmp_ln138" to="StgValue_4" fromId="28" toId="4">
</dataflow>
</dataflows>


</stg>
