#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Aug 19 12:18:47 2025
# Process ID         : 17066
# Current directory  : /home/miahafiz/NeuroRing/_x/link/vivado/vpl
# Command line       : vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file           : /home/miahafiz/NeuroRing/_x/link/vivado/vpl/vivado.log
# Journal file       : /home/miahafiz/NeuroRing/_x/link/vivado/vpl/vivado.jou
# Running On         : cyberdeck
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : INTEL(R) XEON(R) SILVER 4514Y
# CPU Frequency      : 2000.000 MHz
# CPU Physical cores : 32
# CPU Logical cores  : 64
# Host memory        : 269937 MB
# Swap memory        : 8589 MB
# Total Virtual      : 278527 MB
# Available Virtual  : 261060 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 36203
[12:18:51] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu55c-fsvh2892-2L-e -force prj prj
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] add module references to project
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[12:18:55] Run vpl: Step create_project: Completed
[12:18:55] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au55c:part0:1.0 [current_project]
WARNING: [Board 49-151] The current board 'xilinx.com::au55c:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [OCL_UTIL] set_property ip_repo_paths /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_AxonLoader_1_0 /home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0 .local/hw_platform/iprepo /opt/xilinx/2025.1/Vitis/data/cache/xilinx .local/hw_platform/ipcache /opt/xilinx/2025.1/Vitis/data/vitis/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_AxonLoader_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2025.1/Vitis/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2025.1/Vitis/data/vitis/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/miahafiz/NeuroRing/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ulp.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ulp_axi_vip_data_3
ulp_s00_regslice_8
ulp_axi_vip_ctrl_userpf_2
ulp_axi_vip_data_2
ulp_proc_sys_reset_kernel_slr2_0
ulp_regslice_control_userpf_2
ulp_interconnect_axilite_user_2
ulp_proc_sys_reset_ctrl_slr0_0
ulp_proc_sys_reset_kernel_slr1_0
ulp_axi_vip_data_0
ulp_proc_sys_reset_ctrl_slr2_0
ulp_axi_vip_ctrl_userpf_1
ulp_proc_sys_reset_ctrl_slr1_0
ulp_xbar_0
ulp_s00_regslice_7
ulp_proc_sys_reset_kernel2_slr0_0
ulp_axi_gpio_null_1
ulp_axi_data_sc_0
ulp_hmss_0_0
ulp_axi_vip_ctrl_userpf_0
ulp_regslice_control_userpf_1
ulp_interconnect_axilite_user_1
ulp_axi_regslice_slr0_0
ulp_axi_ic_ctrl_mgmt_slr1_0
ulp_memory_subsystem_0
ulp_axi_regslice_slr1_0
ulp_proc_sys_reset_kernel_slr0_0
ulp_axi_regslice_slr2_0
ulp_satellite_gpio_slice_1_0
ulp_axi_gpio_null_2
ulp_proc_sys_reset_kernel2_slr1_0
ulp_proc_sys_reset_kernel2_slr2_0
ulp_proc_sys_reset_freerun_slr0_0
ulp_proc_sys_reset_freerun_slr1_0
ulp_proc_sys_reset_freerun_slr2_0
ulp_regslice_data_2
ulp_axi_gpio_null_0
ulp_auto_cc_1
ulp_s00_regslice_6
ulp_auto_cc_0
ulp_auto_cc_2
ulp_regslice_control_userpf_0
ulp_interconnect_axilite_user_0
ulp_regslice_data_0
ulp_axi_vip_data_1
ulp_regslice_data_1

WARNING: [IP_Flow 19-2162] IP 'ulp_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'ulp_xbar_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_ic_ctrl_mgmt_slr1_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_axi_ic_ctrl_mgmt_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_memory_subsystem_0' is locked:
* IP definition 'SDx Memory Subsystem (1.0)' for IP 'ulp_memory_subsystem_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_hmss_0_0' is locked:
* IP definition 'HBM Memory Subsystem (HMSS) (2.0)' for IP 'ulp_hmss_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_data_sc_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'ulp_axi_data_sc_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_satellite_gpio_slice_1_0' is locked:
* IP definition 'Slice (1.0)' for IP 'ulp_satellite_gpio_slice_1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr0_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr1_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_regslice_slr2_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_axi_regslice_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_ctrl_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_ctrl_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_ctrl_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_ctrl_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_ctrl_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_ctrl_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_kernel_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_kernel_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_kernel_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_kernel_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_kernel_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_kernel_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_kernel2_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_kernel2_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_kernel2_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_kernel2_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_kernel2_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_kernel2_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_freerun_slr0_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_freerun_slr0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_freerun_slr1_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_freerun_slr1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_proc_sys_reset_freerun_slr2_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'ulp_proc_sys_reset_freerun_slr2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_6' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_6' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_1' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_1' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_1' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_7' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_7' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_1' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_1' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_1' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_1' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_1' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_2' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_gpio_null_2' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'ulp_axi_gpio_null_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_ctrl_userpf_2' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_ctrl_userpf_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_s00_regslice_8' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_s00_regslice_8' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_auto_cc_2' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'ulp_auto_cc_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_interconnect_axilite_user_2' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'ulp_interconnect_axilite_user_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_control_userpf_2' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_control_userpf_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_regslice_data_2' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'ulp_regslice_data_2' (customized with software release 2022.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ulp_axi_vip_data_3' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'ulp_axi_vip_data_3' (customized with software release 2022.1) has a different revision in the IP Catalog.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 ulp_satellite_gpio_slice_1_0
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.949 ; gain = 114.891 ; free physical = 158396 ; free virtual = 248418
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
Adding component instance block -- xilinx.com:ip:ii_level0_wire:1.0 - ii_level0_wire
Adding component instance block -- xilinx.com:ip:shell_cmp_subsystem:3.0 - ulp_cmp
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update content has started running 
Slave segment '/user_debug_bridge/S_AXI/REG' is being assigned into address space '/s_axi_ctrl_user_debug' at <0x0140_0000 [ 64K ]>.
Address Space </s_axi_ctrl_user_debug> has no unaddressed segments
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0102_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ctrl_mgmt_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:2.0 - hmss_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_data_sc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - satellite_gpio_slice_1
Adding component instance block -- xilinx.com:ip:shell_ucs_subsystem:3.0 - ulp_ucs
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <S_AXI>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <S_AXI>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio2_io_i> is being overridden by the user with net <gpio_gapping_demand_conc_net>. This pin will not be connected as a part of interface connection <GPIO2>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio_io_o> is being overridden by the user with net <gpio_gapping_demand_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio2_io_o> is being overridden by the user with net <gpio_ucs_control_status_net>. This pin will not be connected as a part of interface connection <GPIO2>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio_io_i> is being overridden by the user with net <gpio_ucs_status_concat_net>. This pin will not be connected as a part of interface connection <GPIO>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
create_bd_cell: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3248.770 ; gain = 1378.367 ; free physical = 156907 ; free virtual = 246930
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <M03_AXI>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <M03_AXI>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_0000 [ 4K ]>.
Slave segment '/gapping_demand/gpio_gapping_demand/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_1000 [ 4K ]>.
Slave segment '/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_2000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_1000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_9000 [ 4K ]>.
Slave segment '/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_3000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_A000 [ 4K ]>.
Slave segment '/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_4000 [ 4K ]>.
Slave segment '/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_F000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3248.770 ; gain = 1434.836 ; free physical = 156900 ; free virtual = 246923
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Successfully read diagram <ulp> from block design file </home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_ic_ctrl_mgmt_slr1_0 (AXI Interconnect 2.1) from revision 27 to revision 37
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_0 (AXI Interconnect 2.1) from revision 27 to revision 37
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_1 (AXI Interconnect 2.1) from revision 27 to revision 37
INFO: [IP_Flow 19-3422] Upgraded ulp_interconnect_axilite_user_2 (AXI Interconnect 2.1) from revision 27 to revision 37
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
Upgrading '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd'
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_data_sc_0 (AXI SmartConnect 1.0) from revision 18 to revision 27
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_0 (AXI GPIO 2.0) from revision 28 to revision 37
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_1 (AXI GPIO 2.0) from revision 28 to revision 37
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_gpio_null_2 (AXI GPIO 2.0) from revision 28 to revision 37
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr0_0 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr1_0 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_regslice_slr2_0 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_0 (AXI Verification IP 1.1) from revision 12 to revision 21
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_1 (AXI Verification IP 1.1) from revision 12 to revision 21
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_ctrl_userpf_2 (AXI Verification IP 1.1) from revision 12 to revision 21
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_0 (AXI Verification IP 1.1) from revision 12 to revision 21
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_1 (AXI Verification IP 1.1) from revision 12 to revision 21
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_2 (AXI Verification IP 1.1) from revision 12 to revision 21
INFO: [IP_Flow 19-3422] Upgraded ulp_axi_vip_data_3 (AXI Verification IP 1.1) from revision 12 to revision 21
INFO: [IP_Flow 19-3422] Upgraded ulp_hmss_0_0 (HBM Memory Subsystem (HMSS) 2.0) from revision 6 to revision 16
INFO: [IP_Flow 19-3422] Upgraded ulp_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 13 to revision 25
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_ctrl_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_ctrl_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_ctrl_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_freerun_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_freerun_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_freerun_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_kernel2_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_kernel2_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_kernel2_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_kernel_slr0_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_kernel_slr1_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_proc_sys_reset_kernel_slr2_0 (Processor System Reset 5.0) from revision 13 to revision 17
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_0 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_1 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_control_userpf_2 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_0 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_1 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_regslice_data_2 (AXI Register Slice 2.1) from revision 26 to revision 35
INFO: [IP_Flow 19-3422] Upgraded ulp_satellite_gpio_slice_1_0 (Slice 1.0) from revision 2 to revision 5
Wrote  : </home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3248.770 ; gain = 0.000 ; free physical = 156876 ; free virtual = 246920
open_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3248.770 ; gain = 1532.820 ; free physical = 156876 ; free virtual = 246920
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 will not be supported from release 2025.2. More information on inline hdl IP is available in UG994 
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 will not be supported from release 2025.2. More information on inline hdl IP is available in UG994 
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 will not be supported from release 2025.2. More information on inline hdl IP is available in UG994 
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 will not be supported from release 2025.2. More information on inline hdl IP is available in UG994 
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 will not be supported from release 2025.2. More information on inline hdl IP is available in UG994 
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 will not be supported from release 2025.2. More information on inline hdl IP is available in UG994 
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /AxonLoader_0/m_axi_gmem0 on HMSS port 1.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /AxonLoader_1/m_axi_gmem0 on HMSS port 2.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /AxonLoader_2/m_axi_gmem0 on HMSS port 3.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /AxonLoader_3/m_axi_gmem0 on HMSS port 4.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[12:19:49] Run vpl: Step create_bd: Completed
[12:19:49] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR0 axi_data_sc/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR2 {ip SLR2/interconnect_axilite_user mi M00_AXI fallback true} SLR0 {ip SLR0/interconnect_axilite_user mi M00_AXI fallback false} SLR1 {ip SLR1/interconnect_axilite_user mi M00_AXI fallback true}
--- DPA:    AXI-Lite master: SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    AXI-Lite masters per SLR: SLR2 SLR2/interconnect_axilite_user/M00_AXI SLR0 SLR0/interconnect_axilite_user/M00_AXI SLR1 SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    Trace dict: SLR0 {clk blp_s_aclk_pcie_00 rst ulp_ucs/aresetn_pcie_slr0}
--- DPA:    SLR assigment: SLR0
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: blp_s_aclk_pcie_00
--- DPA:    Trace reset: ulp_ucs/aresetn_pcie_slr0
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR2 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr2/peripheral_aresetn fallback true} SLR0 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr0/peripheral_aresetn fallback false} SLR1 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr1/peripheral_aresetn fallback true}
--- DPA:    Monitor clock: ulp_ucs/aclk_kernel_00
--- DPA:    Monitor reset: proc_sys_reset_kernel_slr1/peripheral_aresetn
--- DPA: -----------------------------------------------------------
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Did not find NoC with PFM.AXI_PORT and sptag=DDR
--- DPA: Did not find NoC with PFM.AXI_PORT and sptag=LPDDR
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/AxonLoader_0/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0080_0000 [ 64K ]>.
Slave segment '/AxonLoader_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0081_0000 [ 64K ]>.
Slave segment '/AxonLoader_2/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0082_0000 [ 64K ]>.
Slave segment '/AxonLoader_3/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0083_0000 [ 64K ]>.
Slave segment '/NeuroRing_0/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0084_0000 [ 64K ]>.
Slave segment '/NeuroRing_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0085_0000 [ 64K ]>.
Slave segment '/NeuroRing_2/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0086_0000 [ 64K ]>.
Slave segment '/NeuroRing_3/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0087_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
System Linker post-processing: Check SDx MSS Slave COnnections
System Linker post-processing: Nothing other than host connected to /memory_subsystem - some cleanup will happen to free logic resources
System Linker post-processing: Deleting IP memory_subsystem as unused
System Linker post-processing: Deleting IP SLR0/regslice_data as unused
System Linker post-processing: Deleting IP SLR1/regslice_data as unused
System Linker post-processing: Deleting IP SLR2/regslice_data as unused
System Linker post-processing: Deleting IP SLR0/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR1/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR2/axi_vip_data as unused
System Linker post-processing: Deleting IP axi_regslice_slr0 as unused
System Linker post-processing: Deleting IP axi_regslice_slr1 as unused
System Linker post-processing: Deleting IP axi_regslice_slr2 as unused
System Linker post-processing: Profiling port is not enabled on /axi_data_sc - /axi_data_sc will be removed
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hmss_0/S00_AXI/HBM_MEM00' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM01' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM02' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM03' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM04' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM05' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xA000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM06' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xC000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM07' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xE000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM08' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM09' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM10' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM11' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM12' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM13' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM14' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM15' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_E000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM16' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM17' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM18' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM19' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM20' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM21' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM22' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM23' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2_E000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM24' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_0000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM25' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_2000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM26' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_4000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM27' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_6000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM28' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_8000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM29' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_A000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM30' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_C000_0000 [ 512M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM31' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3_E000_0000 [ 512M ]>.
WARNING: the output of _post_sys_link_gen_constrs.xdc doesn't exist - _post_sys_link_gen_constrs.xdc
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and update compute units
INFO: [OCL_UTIL] internal step: save_bd_design
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
Wrote  : </home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
[12:19:51] Run vpl: Step update_bd: Completed
[12:19:51] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated ulp_axi_ic_ctrl_mgmt_slr1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_1 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_2 to use current project options
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate

|----------------------------------------------------------------------------------------------------------------------------------------|
|                                              Kernel Connection Report (hbm_memory_subsystem)                                           |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                    Host/Kernel Port |  hbm_memory_subsystem port  |  Hard HBM Port | PC Range[Min:Max] |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                                HOST |                     S00_AXI |        SAXI_05 |        HBM[00:12] |
|                                           /AxonLoader_0/m_axi_gmem0 |                     S01_AXI |        SAXI_00 |        HBM[00:00] |
|                                           /AxonLoader_1/m_axi_gmem0 |                     S02_AXI |        SAXI_04 |        HBM[04:04] |
|                                           /AxonLoader_2/m_axi_gmem0 |                     S03_AXI |        SAXI_08 |        HBM[08:08] |
|                                           /AxonLoader_3/m_axi_gmem0 |                     S04_AXI |        SAXI_12 |        HBM[12:12] |
|----------------------------------------------------------------------------------------------------------------------------------------|
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3334.551 ; gain = 25.875 ; free physical = 156710 ; free virtual = 246753
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3334.551 ; gain = 25.875 ; free physical = 156709 ; free virtual = 246753
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3379.145 ; gain = 70.469 ; free physical = 156687 ; free virtual = 246731
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_4/interconnect2_4 is connected to an infrastructure IP (/path_4/slice2_4).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_4/slice2_4.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_5/interconnect0_5 is connected to an infrastructure IP (/path_5/slice0_5).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_5/slice0_5.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_8/interconnect3_8 is connected to an infrastructure IP (/path_8/slice3_8).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_8/slice3_8.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_12/interconnect4_12 is connected to an infrastructure IP (/path_12/slice4_12).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_12/slice4_12.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/path_5/interconnect0_5/S00_AXI' to master interface '/path_5/interconnect0_5/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 512M ]> from slave interface '/path_5/interconnect0_5/S00_AXI' to master interface '/path_5/interconnect0_5/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x1_0000_0000 [ 512M ]> from slave interface '/path_5/interconnect0_5/S00_AXI' to master interface '/path_5/interconnect0_5/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x1_8000_0000 [ 512M ]> from slave interface '/path_5/interconnect0_5/S00_AXI' to master interface '/path_5/interconnect0_5/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect0_5_0: SmartConnect bd_85ad_interconnect0_5_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/path_0/interconnect1_0/S00_AXI' to master interface '/path_0/interconnect1_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect1_0_0: SmartConnect bd_85ad_interconnect1_0_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 512M ]> from slave interface '/path_4/interconnect2_4/S00_AXI' to master interface '/path_4/interconnect2_4/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect2_4_0: SmartConnect bd_85ad_interconnect2_4_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x1_0000_0000 [ 512M ]> from slave interface '/path_8/interconnect3_8/S00_AXI' to master interface '/path_8/interconnect3_8/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect3_8_0: SmartConnect bd_85ad_interconnect3_8_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x1_8000_0000 [ 512M ]> from slave interface '/path_12/interconnect4_12/S00_AXI' to master interface '/path_12/interconnect4_12/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect4_12_0: SmartConnect bd_85ad_interconnect4_12_0 is in High-performance Mode.
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level0_wire/ulp_s_irq_cu_00(LEVEL_HIGH) and /ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH)
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
Wrote  : </home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/AxonLoader_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/AxonLoader_0/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_awlock'(1) to pin: '/AxonLoader_1/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/AxonLoader_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_awlock'(1) to pin: '/AxonLoader_2/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/AxonLoader_2/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_awlock'(1) to pin: '/AxonLoader_3/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/AxonLoader_3/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_awlock'(1) to pin: '/AxonLoader_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/AxonLoader_0/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_awlock'(1) to pin: '/AxonLoader_1/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/AxonLoader_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_awlock'(1) to pin: '/AxonLoader_2/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/AxonLoader_2/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_awlock'(1) to pin: '/AxonLoader_3/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/AxonLoader_3/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
Verilog Output written to : /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'IPDEF.P4CL' from '3386113' to '3133358' has been ignored for IP 'ulp_ii_level0_wire_0/ii_level0_wire_pxi_ii_core_0'
INFO: [IP_Flow 19-3422] Upgraded ii_level0_wire_pxi_ii_core_0 (PXI Isolation Interface Core Logic 1.0) from revision 0 to revision 1
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/synth/ii_level0_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_mgmt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_user_debug'...
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/hw_handoff/bd_097b_user_debug_bridge_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/synth/bd_097b_user_debug_bridge_0.hwdef
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/hw_handoff/bd_097b_user_debug_hub_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/synth/bd_097b_user_debug_hub_0.hwdef
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/hw_handoff/ulp_ulp_cmp_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/ulp_ulp_cmp_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_cmp .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_04_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_05_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_08_8HI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_12_8HI'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '29' and physical port width '64' do not match.
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/hw_handoff/bd_85ad_interconnect1_0_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/synth/bd_85ad_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '32' and physical port width '64' do not match.
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/hw_handoff/bd_85ad_interconnect2_4_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/synth/bd_85ad_interconnect2_4_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '34' and physical port width '39' do not match.
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/hw_handoff/bd_85ad_interconnect0_5_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/synth/bd_85ad_interconnect0_5_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/hw_handoff/bd_85ad_interconnect3_8_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/synth/bd_85ad_interconnect3_8_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '64' do not match.
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/hw_handoff/bd_85ad_interconnect4_12_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/synth/bd_85ad_interconnect4_12_0.hwdef
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/hw_handoff/ulp_hmss_0_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/synth/ulp_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block satellite_gpio_slice_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_ucs_0_s_axi_ctrl_mgmt'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_axi_ic_ctrl_mgmt_freq_imp_auto_cc_0_ooc.xdc'
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/hw_handoff/ulp_ulp_ucs_0.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/ulp_ulp_ucs_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_ucs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NeuroRing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NeuroRing_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NeuroRing_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NeuroRing_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AxonLoader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AxonLoader_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AxonLoader_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AxonLoader_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_0_syn_forward_rt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_0_spike_out_axon .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_1_syn_forward_rt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_1_spike_out_axon .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_2_syn_forward_rt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_2_spike_out_axon .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_3_syn_forward_rt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_NeuroRing_3_spike_out_axon .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_AxonLoader_0_SynapseStream .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_AxonLoader_1_SynapseStream .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_AxonLoader_2_SynapseStream .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_AxonLoader_3_SynapseStream .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_mgmt_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m03_couplers/m03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m03_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m04_couplers/m04_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m04_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m05_couplers/m05_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m05_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m08_couplers/m08_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m08_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/auto_cc .
Exporting to file /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Hardware Definition File /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
generate_target: Time (s): cpu = 00:01:24 ; elapsed = 00:02:22 . Memory (MB): peak = 3573.770 ; gain = 307.055 ; free physical = 156281 ; free virtual = 246565
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
WARNING: [filemgmt 56-12] File '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc' cannot be added to the project because it already exists in the project, skipping this file
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] internal step: read_xdc /home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/dont_partition.xdc
INFO: [OCL_UTIL] internal step: collect clock information and write automation summary report
[12:22:17] Run vpl: Step generate_target: Completed
[12:22:17] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_2, cache-ID = 5546419ec1770ba5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_NeuroRing_0_spike_out_axon_0, cache-ID = 71a37f45018a2937.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_auto_cc_4, cache-ID = ce0e7e010a07bbbc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_m04_regslice_0, cache-ID = 883db6cb5431265c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_s00_regslice_1, cache-ID = 6d7ff8d5e0523673.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr2_0, cache-ID = 5a3120a9fd45635a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_0, cache-ID = 41e7a6de4b88fbfb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_097b_build_info_0, cache-ID = 685c253dc0e6b51a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_hbm_0, cache-ID = b13d57de893c022b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_1_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_2_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_hbm_0, cache-ID = 641e43432d790a87.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_1_0, cache-ID = 1b603c889aaf705f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_aclk_freerun_0, cache-ID = ca15766608bc7194.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect1_0_0, cache-ID = 0162961c8574900b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S01_0, cache-ID = 25d702f654c582eb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_bs_switch_1_0, cache-ID = ae1fbdcb4f7ebb89.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0, cache-ID = 3985b597a1a21ca1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_NeuroRing_3_spike_out_axon_0, cache-ID = 71a37f45018a2937.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_auto_cc_8, cache-ID = 776e99ff564a8070.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_m08_regslice_0, cache-ID = 54dee02108c39082.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr1_0, cache-ID = 961032ccdc79009b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_2, cache-ID = b82a8b1fdb6dd4d1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_097b_user_debug_hub_0, cache-ID = d4495c2cf36922f9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_axi_ic_ctrl_mgmt_top_imp_xbar_0, cache-ID = 1f24dc061327e165.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_2_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_4_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_2_0, cache-ID = 33d96802aa3c4733.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_3_0, cache-ID = 1b603c889aaf705f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_2_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_1_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_hbm_0, cache-ID = 5703b3ae2fd36b55.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_kernel_00_0, cache-ID = eb84e66146bdfecf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR2_0, cache-ID = c5a08164fc7cb4b2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect4_12_0, cache-ID = 088a0203acc8fa19.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S00_0, cache-ID = 25d702f654c582eb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_0, cache-ID = 6faab9273d94071c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_hmss_0_0, cache-ID = a8db61f4de52677e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_auto_cc_6, cache-ID = 776e99ff564a8070.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_m03_regslice_0, cache-ID = 883db6cb5431265c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0, cache-ID = 5b5e14aae78df6ec.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr2_0, cache-ID = 86e82cb70552549d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_00_cont_adapt_0, cache-ID = a9aa74dad281b3d9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_avg_0, cache-ID = e3e18431e47a5e79.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_3_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_1_0, cache-ID = 33d96802aa3c4733.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_2_0, cache-ID = 1b603c889aaf705f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_2_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_hbm_0, cache-ID = 4d0ffc0aa459a371.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_inst_0, cache-ID = 22bd94e2258bf240.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice1_0_0, cache-ID = aff9b4502b523621.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_58f6_xsdbm_0, cache-ID = 8670f4729356978e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_1, cache-ID = 6faab9273d94071c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_NeuroRing_2_spike_out_axon_0, cache-ID = 71a37f45018a2937.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_auto_cc_5, cache-ID = 776e99ff564a8070.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr0_0, cache-ID = 7f8c6d8badeab032.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr0_0, cache-ID = a355619555fd87f5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_01_adapt_0, cache-ID = 5621b4ed7d2614e5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_aclk_kernel_01_0, cache-ID = a6dfa2cd67c8a6a2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_3_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_1_0, cache-ID = 33d96802aa3c4733.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_2_0, cache-ID = 1b603c889aaf705f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_1_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_4_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_0, cache-ID = aefcd22e47c03f9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gapping_demand_update_0, cache-ID = 98155adc9e274031.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_2, cache-ID = 6faab9273d94071c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_NeuroRing_1_spike_out_axon_0, cache-ID = 71a37f45018a2937.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_auto_cc_2, cache-ID = ce0e7e010a07bbbc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_m05_regslice_0, cache-ID = 54dee02108c39082.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_ctrl_slr2_0, cache-ID = 2f97efbd43f8a7d9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr2_0, cache-ID = a173d97fa4813a47.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ulp_cmp_0, cache-ID = 7f625effaab8b181.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_axi_ic_ctrl_mgmt_freq_imp_auto_cc_0, cache-ID = 760342ace6341468.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_aclk_kernel_01_0, cache-ID = 5e3085a1e1ffa136.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_4_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_4_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_2_0, cache-ID = 33d96802aa3c4733.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_4_0, cache-ID = 33d96802aa3c4733.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_3_0, cache-ID = 1b603c889aaf705f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_2_0, cache-ID = 1b603c889aaf705f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_4_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_kernel_00_0, cache-ID = 348283314ca37ba3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gpio_ucs_control_status_0, cache-ID = 30262c4ac64da0c5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_axi_apb_bridge_inst_0, cache-ID = ba633c3c41f975df.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_data_0, cache-ID = 750f09bcb435d019.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ii_level0_wire_0, cache-ID = ec0139b6fef01d8b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_auto_cc_7, cache-ID = 776e99ff564a8070.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_interconnect_axilite_user_imp_m07_regslice_0, cache-ID = 54dee02108c39082.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel2_slr0_0, cache-ID = 84ce945df42ee92f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_1, cache-ID = 3d01303e83fa6c6e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_097b_user_debug_bridge_0, cache-ID = e3f1f50e71a2fa8e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_build_info_0, cache-ID = 88b6145ef78ee212.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_3_0, cache-ID = 629c2a71e547bd8d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_3_0, cache-ID = 33d96802aa3c4733.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_1_0, cache-ID = 1b603c889aaf705f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_1_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_3_0, cache-ID = 4ca717c91dea3deb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gpio_gapping_demand_0, cache-ID = cbd30608b85b7b92.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_kernel_01_0, cache-ID = 8936566894bf6f22.
INFO: [Common 17-14] Message 'IP_Flow 19-4838' appears 100 times and further instances of the messages will be disabled.
config_ip_cache: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3665.801 ; gain = 92.031 ; free physical = 156130 ; free virtual = 246556
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 4402.160 ; gain = 828.391 ; free physical = 156116 ; free virtual = 246542
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[12:23:13] Run vpl: Step config_hw_runs: Completed
[12:23:13] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 16  
[Tue Aug 19 12:23:20 2025] Launched ulp_NeuroRing_2_0_synth_1, ulp_NeuroRing_1_0_synth_1, ulp_buffer_NeuroRing_2_syn_forward_rt_0_synth_1, ulp_NeuroRing_0_0_synth_1, ulp_NeuroRing_3_0_synth_1, ulp_AxonLoader_2_0_synth_1, ulp_buffer_NeuroRing_1_syn_forward_rt_0_synth_1, ulp_buffer_NeuroRing_3_syn_forward_rt_0_synth_1, ulp_AxonLoader_3_0_synth_1, ulp_AxonLoader_0_0_synth_1, ulp_buffer_NeuroRing_0_syn_forward_rt_0_synth_1, ulp_AxonLoader_1_0_synth_1...
Run output will be captured here:
ulp_NeuroRing_2_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_NeuroRing_2_0_synth_1/runme.log
ulp_NeuroRing_1_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_NeuroRing_1_0_synth_1/runme.log
ulp_buffer_NeuroRing_2_syn_forward_rt_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_buffer_NeuroRing_2_syn_forward_rt_0_synth_1/runme.log
ulp_NeuroRing_0_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_NeuroRing_0_0_synth_1/runme.log
ulp_NeuroRing_3_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_NeuroRing_3_0_synth_1/runme.log
ulp_AxonLoader_2_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_AxonLoader_2_0_synth_1/runme.log
ulp_buffer_NeuroRing_1_syn_forward_rt_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_buffer_NeuroRing_1_syn_forward_rt_0_synth_1/runme.log
ulp_buffer_NeuroRing_3_syn_forward_rt_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_buffer_NeuroRing_3_syn_forward_rt_0_synth_1/runme.log
ulp_AxonLoader_3_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_AxonLoader_3_0_synth_1/runme.log
ulp_AxonLoader_0_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_AxonLoader_0_0_synth_1/runme.log
ulp_buffer_NeuroRing_0_syn_forward_rt_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_buffer_NeuroRing_0_syn_forward_rt_0_synth_1/runme.log
ulp_AxonLoader_1_0_synth_1: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/ulp_AxonLoader_1_0_synth_1/runme.log
[Tue Aug 19 12:23:20 2025] Launched my_rm_synth_1...
Run output will be captured here: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4434.199 ; gain = 32.039 ; free physical = 156107 ; free virtual = 246533
[Tue Aug 19 12:23:20 2025] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Aug 19 12:34:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 36203
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1535.492 ; gain = 58.836 ; free physical = 155071 ; free virtual = 246047
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_AxonLoader_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2025.1/Vitis/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2025.1/Vitis/data/vitis/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 ulp_satellite_gpio_slice_1_0
ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0
ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0
ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0
ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0
ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0
ulp_irq_const_tieoff_0
add_files: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1733.938 ; gain = 155.727 ; free physical = 154945 ; free virtual = 245810
Command: synth_design -top ulp -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21235
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3420.613 ; gain = 287.695 ; free physical = 153107 ; free virtual = 243974
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4454]
INFO: [Synth 8-6157] synthesizing module 'ulp_AxonLoader_0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_AxonLoader_0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ulp_AxonLoader_0_0' is unconnected for instance 'AxonLoader_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
WARNING: [Synth 8-7023] instance 'AxonLoader_0' of module 'ulp_AxonLoader_0_0' has 80 connections declared, but only 69 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5688]
INFO: [Synth 8-6157] synthesizing module 'ulp_AxonLoader_1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_AxonLoader_1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ulp_AxonLoader_1_0' is unconnected for instance 'AxonLoader_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
WARNING: [Synth 8-7023] instance 'AxonLoader_1' of module 'ulp_AxonLoader_1_0' has 80 connections declared, but only 69 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5758]
INFO: [Synth 8-6157] synthesizing module 'ulp_AxonLoader_2_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_AxonLoader_2_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ulp_AxonLoader_2_0' is unconnected for instance 'AxonLoader_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
WARNING: [Synth 8-7023] instance 'AxonLoader_2' of module 'ulp_AxonLoader_2_0' has 80 connections declared, but only 69 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5828]
INFO: [Synth 8-6157] synthesizing module 'ulp_AxonLoader_3_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_AxonLoader_3_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_AxonLoader_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ulp_AxonLoader_3_0' is unconnected for instance 'AxonLoader_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
WARNING: [Synth 8-7023] instance 'AxonLoader_3' of module 'ulp_AxonLoader_3_0' has 80 connections declared, but only 69 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5898]
INFO: [Synth 8-6157] synthesizing module 'ulp_NeuroRing_0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_NeuroRing_0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_NeuroRing_0_0' is unconnected for instance 'NeuroRing_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
WARNING: [Synth 8-7023] instance 'NeuroRing_0' of module 'ulp_NeuroRing_0_0' has 52 connections declared, but only 44 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5968]
INFO: [Synth 8-6157] synthesizing module 'ulp_NeuroRing_1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_NeuroRing_1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_NeuroRing_1_0' is unconnected for instance 'NeuroRing_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
WARNING: [Synth 8-7023] instance 'NeuroRing_1' of module 'ulp_NeuroRing_1_0' has 52 connections declared, but only 44 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6013]
INFO: [Synth 8-6157] synthesizing module 'ulp_NeuroRing_2_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_NeuroRing_2_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_NeuroRing_2_0' is unconnected for instance 'NeuroRing_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
WARNING: [Synth 8-7023] instance 'NeuroRing_2' of module 'ulp_NeuroRing_2_0' has 52 connections declared, but only 44 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6058]
INFO: [Synth 8-6157] synthesizing module 'ulp_NeuroRing_3_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_NeuroRing_3_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_NeuroRing_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'stall_start_ext' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7071] port 'stall_done_ext' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7071] port 'stall_start_str' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7071] port 'stall_done_str' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7071] port 'stall_start_int' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7071] port 'stall_done_int' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7071] port 'event_done' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7071] port 'event_start' of module 'ulp_NeuroRing_3_0' is unconnected for instance 'NeuroRing_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
WARNING: [Synth 8-7023] instance 'NeuroRing_3' of module 'ulp_NeuroRing_3_0' has 52 connections declared, but only 44 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6103]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:13]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_gpio_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_gpio_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:558]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:558]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:558]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7942]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1556]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m00_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m00_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1741]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1741]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_interconnect_axilite_user_imp_m00_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1741]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1556]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1782]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_1' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m01_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m01_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1967]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1967]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_interconnect_axilite_user_imp_m01_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1967]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1782]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P1GSHQ' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2123]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_2' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m02_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m02_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m02_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m02_regslice_0' is unconnected for instance 'm02_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2308]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m02_regslice_0' is unconnected for instance 'm02_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2308]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'ulp_interconnect_axilite_user_imp_m02_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2308]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P1GSHQ' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2123]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_11N2XFF' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2349]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_3' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_3' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m03_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m03_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m03_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m03_regslice_0' is unconnected for instance 'm03_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2534]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m03_regslice_0' is unconnected for instance 'm03_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2534]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'ulp_interconnect_axilite_user_imp_m03_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2534]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_11N2XFF' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2349]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1XLP3HF' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2575]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_4' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_4' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m04_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m04_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m04_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m04_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m04_regslice_0' is unconnected for instance 'm04_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2760]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m04_regslice_0' is unconnected for instance 'm04_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2760]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'ulp_interconnect_axilite_user_imp_m04_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2760]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1XLP3HF' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2575]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_AWJSKM' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2801]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_5' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_5' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m05_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m05_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m05_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m05_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m05_regslice_0' is unconnected for instance 'm05_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2986]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m05_regslice_0' is unconnected for instance 'm05_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2986]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'ulp_interconnect_axilite_user_imp_m05_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2986]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_AWJSKM' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2801]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_16VJ160' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3027]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_6' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_6' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m06_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m06_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m06_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m06_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m06_regslice_0' is unconnected for instance 'm06_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m06_regslice_0' is unconnected for instance 'm06_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3212]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'ulp_interconnect_axilite_user_imp_m06_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3212]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_16VJ160' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3027]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_JPTVL9' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3253]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_7' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_7' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m07_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m07_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m07_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m07_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m07_regslice_0' is unconnected for instance 'm07_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3438]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m07_regslice_0' is unconnected for instance 'm07_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3438]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'ulp_interconnect_axilite_user_imp_m07_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3438]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_JPTVL9' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3253]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_QQP9NC' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3479]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_8' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_8' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_m08_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m08_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_m08_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_m08_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_m08_regslice_0' is unconnected for instance 'm08_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3664]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_m08_regslice_0' is unconnected for instance 'm08_regslice' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3664]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'ulp_interconnect_axilite_user_imp_m08_regslice_0' has 40 connections declared, but only 38 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3664]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_QQP9NC' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3479]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3832]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_s00_regslice_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_s00_regslice_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3832]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7942]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_regslice_control_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:13]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:859]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_gpio_null_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_gpio_null_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:996]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'ulp_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:996]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:996]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9172]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4002]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_9' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_9' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_9_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ulp_interconnect_axilite_user_imp_auto_cc_9' is unconnected for instance 'auto_cc' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4144]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ulp_interconnect_axilite_user_imp_auto_cc_9' is unconnected for instance 'auto_cc' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4144]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled.
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_interconnect_axilite_user_imp_auto_cc_9' has 42 connections declared, but only 40 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4144]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_s00_regslice_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_s00_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_s00_regslice_1' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_s00_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4002]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9172]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_regslice_control_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_regslice_control_userpf_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:859]
INFO: [Synth 8-6157] synthesizing module 'SLR2_imp_1Y0I5MR' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1144]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_gpio_null_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_2' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_gpio_null_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_2' has 22 connections declared, but only 20 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1281]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_2' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9342]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8500C9' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4228]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_10' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_auto_cc_10' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_auto_cc_10_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ulp_interconnect_axilite_user_imp_auto_cc_10' has 42 connections declared, but only 40 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4370]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_imp_s00_regslice_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_imp_s00_regslice_2' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_interconnect_axilite_user_imp_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8500C9' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4228]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_2' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:9342]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_2' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_regslice_control_userpf_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_2' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_regslice_control_userpf_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SLR2_imp_1Y0I5MR' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1144]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7533]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CAGKWP' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1429]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CAGKWP' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1429]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V3WQQK' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2008]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V3WQQK' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2008]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1100RTV' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3705]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1100RTV' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3705]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7903]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7907]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7533]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_AxonLoader_0_SynapseStream_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_0_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_AxonLoader_0_SynapseStream_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_0_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_AxonLoader_1_SynapseStream_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_1_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_AxonLoader_1_SynapseStream_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_1_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_AxonLoader_2_SynapseStream_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_2_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_AxonLoader_2_SynapseStream_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_2_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_AxonLoader_3_SynapseStream_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_3_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_AxonLoader_3_SynapseStream_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_AxonLoader_3_SynapseStream_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_0_spike_out_axon_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_0_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_0_spike_out_axon_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_0_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_0_syn_forward_rt_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_0_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_0_syn_forward_rt_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_0_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_1_spike_out_axon_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_1_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_1_spike_out_axon_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_1_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_1_syn_forward_rt_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_1_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_1_syn_forward_rt_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_1_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_2_spike_out_axon_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_2_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_2_spike_out_axon_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_2_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_2_syn_forward_rt_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_2_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_2_syn_forward_rt_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_2_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_3_spike_out_axon_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_3_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_3_spike_out_axon_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_3_spike_out_axon_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_NeuroRing_3_syn_forward_rt_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_3_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_NeuroRing_3_syn_forward_rt_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_buffer_NeuroRing_3_syn_forward_rt_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_hmss_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_hmss_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_ii_level0_wire_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_ii_level0_wire_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 354 connections declared, but only 340 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6880]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_7_xlconcat' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_7_xlconcat' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7365]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7372]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr2' of module 'ulp_proc_sys_reset_ctrl_slr2_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7379]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7386]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr0' of module 'ulp_proc_sys_reset_freerun_slr0_0' has 10 connections declared, but only 5 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7386]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7392]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr1' of module 'ulp_proc_sys_reset_freerun_slr1_0' has 10 connections declared, but only 5 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7392]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7398]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr2' of module 'ulp_proc_sys_reset_freerun_slr2_0' has 10 connections declared, but only 5 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7398]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7404]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7411]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr2' of module 'ulp_proc_sys_reset_kernel2_slr2_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7418]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7425]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled.
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7432]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' (0#1) [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-21034-cyberdeck/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled.
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr2' of module 'ulp_proc_sys_reset_kernel_slr2_0' has 10 connections declared, but only 6 given [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7439]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_n in module/entity ulp does not have driver. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4828]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_p in module/entity ulp does not have driver. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4829]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_n in module/entity ulp does not have driver. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4832]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_p in module/entity ulp does not have driver. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4833]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_7_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_7_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3572.551 ; gain = 439.633 ; free physical = 152937 ; free virtual = 243806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3572.551 ; gain = 439.633 ; free physical = 152937 ; free virtual = 243806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3572.551 ; gain = 439.633 ; free physical = 152937 ; free virtual = 243806
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3576.551 ; gain = 0.000 ; free physical = 152937 ; free virtual = 243807
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_0_0/ulp_AxonLoader_0_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_0_0/ulp_AxonLoader_0_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_1_0/ulp_AxonLoader_1_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_1'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_1_0/ulp_AxonLoader_1_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_1'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_2_0/ulp_AxonLoader_2_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_2'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_2_0/ulp_AxonLoader_2_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_2'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_3_0/ulp_AxonLoader_3_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_3'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_3_0/ulp_AxonLoader_3_0/ulp_AxonLoader_2_0_in_context.xdc] for cell 'AxonLoader_3'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_0_0/ulp_NeuroRing_0_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_0_0/ulp_NeuroRing_0_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_1_0/ulp_NeuroRing_1_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_1'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_1_0/ulp_NeuroRing_1_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_1'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_2_0/ulp_NeuroRing_2_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_2'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_2_0/ulp_NeuroRing_2_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_2'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_3_0/ulp_NeuroRing_3_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_3'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_3_0/ulp_NeuroRing_3_0/ulp_NeuroRing_2_0_in_context.xdc] for cell 'NeuroRing_3'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_0_syn_forward_rt_0/ulp_buffer_NeuroRing_0_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_0_syn_forward_rt'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_0_syn_forward_rt_0/ulp_buffer_NeuroRing_0_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_0_syn_forward_rt'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_1_syn_forward_rt_0/ulp_buffer_NeuroRing_1_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_1_syn_forward_rt'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_1_syn_forward_rt_0/ulp_buffer_NeuroRing_1_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_1_syn_forward_rt'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_2_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_2_syn_forward_rt'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_2_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_2_syn_forward_rt'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_3_syn_forward_rt_0/ulp_buffer_NeuroRing_3_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_3_syn_forward_rt'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_3_syn_forward_rt_0/ulp_buffer_NeuroRing_3_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0_in_context.xdc] for cell 'buffer_NeuroRing_3_syn_forward_rt'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3600.676 ; gain = 0.000 ; free physical = 152913 ; free virtual = 243783
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_0/ulp_interconnect_axilite_user_imp_s00_regslice_0/ulp_interconnect_axilite_user_imp_s00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_0/ulp_interconnect_axilite_user_imp_s00_regslice_0/ulp_interconnect_axilite_user_imp_s00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m00_regslice_0/ulp_interconnect_axilite_user_imp_m00_regslice_0/ulp_interconnect_axilite_user_imp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m00_regslice_0/ulp_interconnect_axilite_user_imp_m00_regslice_0/ulp_interconnect_axilite_user_imp_m00_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_4_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_4_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m01_regslice_0/ulp_interconnect_axilite_user_imp_m01_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m01_regslice_0/ulp_interconnect_axilite_user_imp_m01_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m02_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m02_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m02_couplers/m02_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m02_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m02_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m03_regslice_0/ulp_interconnect_axilite_user_imp_m03_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m03_regslice_0/ulp_interconnect_axilite_user_imp_m03_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m03_couplers/m03_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m03_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m03_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m04_regslice_0/ulp_interconnect_axilite_user_imp_m04_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m04_regslice_0/ulp_interconnect_axilite_user_imp_m04_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m04_couplers/m04_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m04_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m04_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m05_regslice_0/ulp_interconnect_axilite_user_imp_m05_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m05_regslice_0/ulp_interconnect_axilite_user_imp_m05_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m05_couplers/m05_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m05_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m05_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m06_regslice_0/ulp_interconnect_axilite_user_imp_m06_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m06_regslice_0/ulp_interconnect_axilite_user_imp_m06_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m06_couplers/m06_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m06_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m06_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m07_regslice_0/ulp_interconnect_axilite_user_imp_m07_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m07_regslice_0/ulp_interconnect_axilite_user_imp_m07_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m07_couplers/m07_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m07_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m07_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m08_regslice_0/ulp_interconnect_axilite_user_imp_m08_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m08_regslice_0/ulp_interconnect_axilite_user_imp_m08_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m08_couplers/m08_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m08_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_2_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m08_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_1/ulp_interconnect_axilite_user_imp_s00_regslice_1/ulp_interconnect_axilite_user_imp_s00_regslice_1_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_1/ulp_interconnect_axilite_user_imp_s00_regslice_1/ulp_interconnect_axilite_user_imp_s00_regslice_1_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_4_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_4_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_2/ulp_interconnect_axilite_user_imp_s00_regslice_2/ulp_interconnect_axilite_user_imp_s00_regslice_1_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_2/ulp_interconnect_axilite_user_imp_s00_regslice_2/ulp_interconnect_axilite_user_imp_s00_regslice_1_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_4_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_4_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_0_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_0_spike_out_axon'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_0_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_0_spike_out_axon'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_1_spike_out_axon_0/ulp_buffer_NeuroRing_1_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_1_spike_out_axon'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_1_spike_out_axon_0/ulp_buffer_NeuroRing_1_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_1_spike_out_axon'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_2_spike_out_axon_0/ulp_buffer_NeuroRing_2_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_2_spike_out_axon'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_2_spike_out_axon_0/ulp_buffer_NeuroRing_2_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_2_spike_out_axon'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_3_spike_out_axon_0/ulp_buffer_NeuroRing_3_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_3_spike_out_axon'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_3_spike_out_axon_0/ulp_buffer_NeuroRing_3_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_0_in_context.xdc] for cell 'buffer_NeuroRing_3_spike_out_axon'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_0_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_0_SynapseStream'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_0_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_0_SynapseStream'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_1_SynapseStream_0/ulp_buffer_AxonLoader_1_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_1_SynapseStream'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_1_SynapseStream_0/ulp_buffer_AxonLoader_1_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_1_SynapseStream'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_2_SynapseStream_0/ulp_buffer_AxonLoader_2_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_2_SynapseStream'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_2_SynapseStream_0/ulp_buffer_AxonLoader_2_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_2_SynapseStream'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_3_SynapseStream_0/ulp_buffer_AxonLoader_3_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_3_SynapseStream'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_3_SynapseStream_0/ulp_buffer_AxonLoader_3_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0_in_context.xdc] for cell 'buffer_AxonLoader_3_SynapseStream'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.676 ; gain = 0.000 ; free physical = 152913 ; free virtual = 243783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3600.711 ; gain = 0.000 ; free physical = 152912 ; free virtual = 243780
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 3600.711 ; gain = 467.793 ; free physical = 152914 ; free virtual = 243784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 3600.711 ; gain = 467.793 ; free physical = 152914 ; free virtual = 243784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3600.711 ; gain = 467.793 ; free physical = 152914 ; free virtual = 243784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3600.711 ; gain = 467.793 ; free physical = 152910 ; free virtual = 243782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3600.711 ; gain = 467.793 ; free physical = 152908 ; free virtual = 243780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 4087.523 ; gain = 954.605 ; free physical = 152470 ; free virtual = 243342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 4104.523 ; gain = 971.605 ; free physical = 152453 ; free virtual = 243325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 4139.141 ; gain = 1006.223 ; free physical = 152419 ; free virtual = 243291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152298 ; free virtual = 243170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152296 ; free virtual = 243168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152291 ; free virtual = 243163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152290 ; free virtual = 243162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152290 ; free virtual = 243162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152290 ; free virtual = 243162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |ulp_AxonLoader_0_0                                    |         1|
|2     |ulp_AxonLoader_1_0                                    |         1|
|3     |ulp_AxonLoader_2_0                                    |         1|
|4     |ulp_AxonLoader_3_0                                    |         1|
|5     |ulp_NeuroRing_0_0                                     |         1|
|6     |ulp_NeuroRing_1_0                                     |         1|
|7     |ulp_NeuroRing_2_0                                     |         1|
|8     |ulp_NeuroRing_3_0                                     |         1|
|9     |ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0     |         1|
|10    |ulp_axi_vip_data_0                                    |         1|
|11    |ulp_buffer_AxonLoader_0_SynapseStream_0               |         1|
|12    |ulp_buffer_AxonLoader_1_SynapseStream_0               |         1|
|13    |ulp_buffer_AxonLoader_2_SynapseStream_0               |         1|
|14    |ulp_buffer_AxonLoader_3_SynapseStream_0               |         1|
|15    |ulp_buffer_NeuroRing_0_spike_out_axon_0               |         1|
|16    |ulp_buffer_NeuroRing_0_syn_forward_rt_0               |         1|
|17    |ulp_buffer_NeuroRing_1_spike_out_axon_0               |         1|
|18    |ulp_buffer_NeuroRing_1_syn_forward_rt_0               |         1|
|19    |ulp_buffer_NeuroRing_2_spike_out_axon_0               |         1|
|20    |ulp_buffer_NeuroRing_2_syn_forward_rt_0               |         1|
|21    |ulp_buffer_NeuroRing_3_spike_out_axon_0               |         1|
|22    |ulp_buffer_NeuroRing_3_syn_forward_rt_0               |         1|
|23    |ulp_hmss_0_0                                          |         1|
|24    |ulp_ii_level0_wire_0                                  |         1|
|25    |ulp_proc_sys_reset_ctrl_slr0_0                        |         1|
|26    |ulp_proc_sys_reset_ctrl_slr1_0                        |         1|
|27    |ulp_proc_sys_reset_ctrl_slr2_0                        |         1|
|28    |ulp_proc_sys_reset_freerun_slr0_0                     |         1|
|29    |ulp_proc_sys_reset_freerun_slr1_0                     |         1|
|30    |ulp_proc_sys_reset_freerun_slr2_0                     |         1|
|31    |ulp_proc_sys_reset_kernel2_slr0_0                     |         1|
|32    |ulp_proc_sys_reset_kernel2_slr1_0                     |         1|
|33    |ulp_proc_sys_reset_kernel2_slr2_0                     |         1|
|34    |ulp_proc_sys_reset_kernel_slr0_0                      |         1|
|35    |ulp_proc_sys_reset_kernel_slr1_0                      |         1|
|36    |ulp_proc_sys_reset_kernel_slr2_0                      |         1|
|37    |ulp_ulp_cmp_0                                         |         1|
|38    |ulp_ulp_ucs_0                                         |         1|
|39    |ulp_axi_gpio_null_0                                   |         1|
|40    |ulp_axi_vip_ctrl_userpf_0                             |         1|
|41    |ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0 |         1|
|42    |ulp_interconnect_axilite_user_imp_auto_cc_0           |         1|
|43    |ulp_interconnect_axilite_user_imp_m00_regslice_0      |         1|
|44    |ulp_interconnect_axilite_user_imp_auto_cc_1           |         1|
|45    |ulp_interconnect_axilite_user_imp_m01_regslice_0      |         1|
|46    |ulp_interconnect_axilite_user_imp_auto_cc_2           |         1|
|47    |ulp_interconnect_axilite_user_imp_m02_regslice_0      |         1|
|48    |ulp_interconnect_axilite_user_imp_auto_cc_3           |         1|
|49    |ulp_interconnect_axilite_user_imp_m03_regslice_0      |         1|
|50    |ulp_interconnect_axilite_user_imp_auto_cc_4           |         1|
|51    |ulp_interconnect_axilite_user_imp_m04_regslice_0      |         1|
|52    |ulp_interconnect_axilite_user_imp_auto_cc_5           |         1|
|53    |ulp_interconnect_axilite_user_imp_m05_regslice_0      |         1|
|54    |ulp_interconnect_axilite_user_imp_auto_cc_6           |         1|
|55    |ulp_interconnect_axilite_user_imp_m06_regslice_0      |         1|
|56    |ulp_interconnect_axilite_user_imp_auto_cc_7           |         1|
|57    |ulp_interconnect_axilite_user_imp_m07_regslice_0      |         1|
|58    |ulp_interconnect_axilite_user_imp_auto_cc_8           |         1|
|59    |ulp_interconnect_axilite_user_imp_m08_regslice_0      |         1|
|60    |ulp_interconnect_axilite_user_imp_s00_regslice_0      |         1|
|61    |ulp_regslice_control_userpf_0                         |         1|
|62    |ulp_axi_gpio_null_1                                   |         1|
|63    |ulp_axi_vip_ctrl_userpf_1                             |         1|
|64    |ulp_interconnect_axilite_user_imp_auto_cc_9           |         1|
|65    |ulp_interconnect_axilite_user_imp_s00_regslice_1      |         1|
|66    |ulp_regslice_control_userpf_1                         |         1|
|67    |ulp_axi_gpio_null_2                                   |         1|
|68    |ulp_axi_vip_ctrl_userpf_2                             |         1|
|69    |ulp_interconnect_axilite_user_imp_auto_cc_10          |         1|
|70    |ulp_interconnect_axilite_user_imp_s00_regslice_2      |         1|
|71    |ulp_regslice_control_userpf_2                         |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------------+------+
|      |Cell                                                |Count |
+------+----------------------------------------------------+------+
|1     |ulp_AxonLoader_0                                    |     1|
|2     |ulp_AxonLoader_1                                    |     1|
|3     |ulp_AxonLoader_2                                    |     1|
|4     |ulp_AxonLoader_3                                    |     1|
|5     |ulp_NeuroRing_0                                     |     1|
|6     |ulp_NeuroRing_1                                     |     1|
|7     |ulp_NeuroRing_2                                     |     1|
|8     |ulp_NeuroRing_3                                     |     1|
|9     |ulp_axi_gpio_null                                   |     3|
|12    |ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar     |     1|
|13    |ulp_axi_vip_ctrl_userpf                             |     3|
|16    |ulp_axi_vip_data                                    |     1|
|17    |ulp_buffer_AxonLoader_0_SynapseStream               |     1|
|18    |ulp_buffer_AxonLoader_1_SynapseStream               |     1|
|19    |ulp_buffer_AxonLoader_2_SynapseStream               |     1|
|20    |ulp_buffer_AxonLoader_3_SynapseStream               |     1|
|21    |ulp_buffer_NeuroRing_0_spike_out_axon               |     1|
|22    |ulp_buffer_NeuroRing_0_syn_forward_rt               |     1|
|23    |ulp_buffer_NeuroRing_1_spike_out_axon               |     1|
|24    |ulp_buffer_NeuroRing_1_syn_forward_rt               |     1|
|25    |ulp_buffer_NeuroRing_2_spike_out_axon               |     1|
|26    |ulp_buffer_NeuroRing_2_syn_forward_rt               |     1|
|27    |ulp_buffer_NeuroRing_3_spike_out_axon               |     1|
|28    |ulp_buffer_NeuroRing_3_syn_forward_rt               |     1|
|29    |ulp_hmss_0                                          |     1|
|30    |ulp_ii_level0_wire                                  |     1|
|31    |ulp_interconnect_axilite_user_imp_auto_cc           |    11|
|42    |ulp_interconnect_axilite_user_imp_m00_regslice      |     1|
|43    |ulp_interconnect_axilite_user_imp_m01_regslice      |     1|
|44    |ulp_interconnect_axilite_user_imp_m02_regslice      |     1|
|45    |ulp_interconnect_axilite_user_imp_m03_regslice      |     1|
|46    |ulp_interconnect_axilite_user_imp_m04_regslice      |     1|
|47    |ulp_interconnect_axilite_user_imp_m05_regslice      |     1|
|48    |ulp_interconnect_axilite_user_imp_m06_regslice      |     1|
|49    |ulp_interconnect_axilite_user_imp_m07_regslice      |     1|
|50    |ulp_interconnect_axilite_user_imp_m08_regslice      |     1|
|51    |ulp_interconnect_axilite_user_imp_s00_regslice      |     3|
|54    |ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar |     1|
|55    |ulp_proc_sys_reset_ctrl_slr0                        |     1|
|56    |ulp_proc_sys_reset_ctrl_slr1                        |     1|
|57    |ulp_proc_sys_reset_ctrl_slr2                        |     1|
|58    |ulp_proc_sys_reset_freerun_slr0                     |     1|
|59    |ulp_proc_sys_reset_freerun_slr1                     |     1|
|60    |ulp_proc_sys_reset_freerun_slr2                     |     1|
|61    |ulp_proc_sys_reset_kernel2_slr0                     |     1|
|62    |ulp_proc_sys_reset_kernel2_slr1                     |     1|
|63    |ulp_proc_sys_reset_kernel2_slr2                     |     1|
|64    |ulp_proc_sys_reset_kernel_slr0                      |     1|
|65    |ulp_proc_sys_reset_kernel_slr1                      |     1|
|66    |ulp_proc_sys_reset_kernel_slr2                      |     1|
|67    |ulp_regslice_control_userpf                         |     3|
|70    |ulp_ulp_cmp                                         |     1|
|71    |ulp_ulp_ucs                                         |     1|
+------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152290 ; free virtual = 243162
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 4280.953 ; gain = 1119.875 ; free physical = 152290 ; free virtual = 243162
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 4280.953 ; gain = 1148.035 ; free physical = 152290 ; free virtual = 243162
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4280.953 ; gain = 0.000 ; free physical = 152449 ; free virtual = 243321
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4280.953 ; gain = 0.000 ; free physical = 152450 ; free virtual = 243322
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e21f0669
INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 4280.953 ; gain = 2547.016 ; free physical = 152450 ; free virtual = 243322
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3466.950; main = 3466.950; forked = 281.845
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4982.852; main = 4253.258; forked = 955.199
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 19 12:37:07 2025...
[Tue Aug 19 12:37:28 2025] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 00:18:02 ; elapsed = 00:14:08 . Memory (MB): peak = 4434.199 ; gain = 0.000 ; free physical = 155659 ; free virtual = 246529
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run ulp_AxonLoader_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_buffer_NeuroRing_0_syn_forward_rt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_AxonLoader_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_AxonLoader_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_buffer_NeuroRing_3_syn_forward_rt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_buffer_NeuroRing_1_syn_forward_rt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_AxonLoader_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_NeuroRing_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_NeuroRing_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_buffer_NeuroRing_2_syn_forward_rt_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_NeuroRing_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run ulp_NeuroRing_2_0_synth_1
[12:37:29] Run vpl: Step synth: Completed
[12:37:29] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 16  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Tue Aug 19 12:37:30 2025] Launched impl_1...
Run output will be captured here: /home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Tue Aug 19 12:37:30 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Aug 19 12:37:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36203
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_AxonLoader_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/int/xo/ip_repo/xilinx_com_hls_NeuroRing_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2025.1/Vitis/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2025.1/Vitis/data/vitis/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
Command: link_design -part xcu55c-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Constraints 18-13253] Total boundary pins count on instance ulp is 3441
INFO: [Constraints 18-13252] Boundary pins count for instance ulp is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Constraints 18-13251] 1503 boundary pins have been processed..
INFO: [Constraints 18-13251] 2004 boundary pins have been processed..
INFO: [Constraints 18-13251] 2505 boundary pins have been processed..
INFO: [Constraints 18-13251] 3006 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_0_0/ulp_AxonLoader_0_0.dcp' for cell 'level0_i/ulp/AxonLoader_0'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_1_0/ulp_AxonLoader_1_0.dcp' for cell 'level0_i/ulp/AxonLoader_1'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_2_0/ulp_AxonLoader_2_0.dcp' for cell 'level0_i/ulp/AxonLoader_2'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_AxonLoader_3_0/ulp_AxonLoader_3_0.dcp' for cell 'level0_i/ulp/AxonLoader_3'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_0_0/ulp_NeuroRing_0_0.dcp' for cell 'level0_i/ulp/NeuroRing_0'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_1_0/ulp_NeuroRing_1_0.dcp' for cell 'level0_i/ulp/NeuroRing_1'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_2_0/ulp_NeuroRing_2_0.dcp' for cell 'level0_i/ulp/NeuroRing_2'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_NeuroRing_3_0/ulp_NeuroRing_3_0.dcp' for cell 'level0_i/ulp/NeuroRing_3'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_0_SynapseStream_0/ulp_buffer_AxonLoader_0_SynapseStream_0.dcp' for cell 'level0_i/ulp/buffer_AxonLoader_0_SynapseStream'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_1_SynapseStream_0/ulp_buffer_AxonLoader_1_SynapseStream_0.dcp' for cell 'level0_i/ulp/buffer_AxonLoader_1_SynapseStream'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_2_SynapseStream_0/ulp_buffer_AxonLoader_2_SynapseStream_0.dcp' for cell 'level0_i/ulp/buffer_AxonLoader_2_SynapseStream'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_AxonLoader_3_SynapseStream_0/ulp_buffer_AxonLoader_3_SynapseStream_0.dcp' for cell 'level0_i/ulp/buffer_AxonLoader_3_SynapseStream'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_0_spike_out_axon_0/ulp_buffer_NeuroRing_0_spike_out_axon_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_0_spike_out_axon'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_0_syn_forward_rt_0/ulp_buffer_NeuroRing_0_syn_forward_rt_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_0_syn_forward_rt'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_1_spike_out_axon_0/ulp_buffer_NeuroRing_1_spike_out_axon_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_1_spike_out_axon'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_1_syn_forward_rt_0/ulp_buffer_NeuroRing_1_syn_forward_rt_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_1_syn_forward_rt'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_2_spike_out_axon_0/ulp_buffer_NeuroRing_2_spike_out_axon_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_2_spike_out_axon'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_2_syn_forward_rt_0/ulp_buffer_NeuroRing_2_syn_forward_rt_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_2_syn_forward_rt'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_3_spike_out_axon_0/ulp_buffer_NeuroRing_3_spike_out_axon_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_3_spike_out_axon'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_NeuroRing_3_syn_forward_rt_0/ulp_buffer_NeuroRing_3_syn_forward_rt_0.dcp' for cell 'level0_i/ulp/buffer_NeuroRing_3_syn_forward_rt'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0/ulp_interconnect_axilite_user_upgraded_ipi_imp_xbar_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m00_regslice_0/ulp_interconnect_axilite_user_imp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m01_regslice_0/ulp_interconnect_axilite_user_imp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m02_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m03_regslice_0/ulp_interconnect_axilite_user_imp_m03_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_4.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m04_regslice_0/ulp_interconnect_axilite_user_imp_m04_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_5.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m05_regslice_0/ulp_interconnect_axilite_user_imp_m05_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_6.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m06_regslice_0/ulp_interconnect_axilite_user_imp_m06_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_7.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m07_regslice_0/ulp_interconnect_axilite_user_imp_m07_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_8.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m08_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m08_regslice_0/ulp_interconnect_axilite_user_imp_m08_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_0/ulp_interconnect_axilite_user_imp_s00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_9.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_1/ulp_interconnect_axilite_user_imp_s00_regslice_1.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_10.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_2/ulp_interconnect_axilite_user_imp_s00_regslice_2.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0/ulp_axi_ic_ctrl_mgmt_slr1_upgraded_ipi_imp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_18/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Constraints 18-13253] Total boundary pins count on instance axi_apb_bridge_inst is 215
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Constraints 18-13253] Total boundary pins count on instance hbm_inst is 3783
INFO: [Constraints 18-13252] Boundary pins count for instance hbm_inst is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Constraints 18-13251] 1503 boundary pins have been processed..
INFO: [Constraints 18-13251] 2004 boundary pins have been processed..
INFO: [Constraints 18-13251] 2505 boundary pins have been processed..
INFO: [Constraints 18-13251] 3006 boundary pins have been processed..
INFO: [Constraints 18-13251] 3507 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Constraints 18-13253] Total boundary pins count on instance hbm_reset_sync_SLR0 is 10
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Constraints 18-13253] Total boundary pins count on instance hbm_reset_sync_SLR2 is 10
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Constraints 18-13253] Total boundary pins count on instance vip_S00 is 1334
INFO: [Constraints 18-13252] Boundary pins count for instance vip_S00 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Constraints 18-13253] Total boundary pins count on instance vip_S01 is 1334
INFO: [Constraints 18-13252] Boundary pins count for instance vip_S01 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Constraints 18-13253] Total boundary pins count on instance vip_S02 is 1334
INFO: [Constraints 18-13252] Boundary pins count for instance vip_S02 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Constraints 18-13253] Total boundary pins count on instance vip_S03 is 1334
INFO: [Constraints 18-13252] Boundary pins count for instance vip_S03 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_vip_S04_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S04'
INFO: [Constraints 18-13253] Total boundary pins count on instance vip_S04 is 1334
INFO: [Constraints 18-13252] Boundary pins count for instance vip_S04 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Constraints 18-13253] Total boundary pins count on instance init_reduce is 2
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Constraints 18-13253] Total boundary pins count on instance interconnect1_0 is 1417
INFO: [Constraints 18-13252] Boundary pins count for instance interconnect1_0 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Constraints 18-13253] Total boundary pins count on instance slice1_0 is 1346
INFO: [Constraints 18-13252] Boundary pins count for instance slice1_0 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/bd_85ad_interconnect4_12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12'
INFO: [Constraints 18-13253] Total boundary pins count on instance interconnect4_12 is 1417
INFO: [Constraints 18-13252] Boundary pins count for instance interconnect4_12 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_slice4_12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_12/slice4_12'
INFO: [Constraints 18-13253] Total boundary pins count on instance slice4_12 is 1346
INFO: [Constraints 18-13252] Boundary pins count for instance slice4_12 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect2_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4'
INFO: [Constraints 18-13253] Total boundary pins count on instance interconnect2_4 is 1417
INFO: [Constraints 18-13252] Boundary pins count for instance interconnect2_4 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/slice2_4'
INFO: [Constraints 18-13253] Total boundary pins count on instance slice2_4 is 1346
INFO: [Constraints 18-13252] Boundary pins count for instance slice2_4 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_interconnect0_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5'
INFO: [Constraints 18-13253] Total boundary pins count on instance interconnect0_5 is 1923
INFO: [Constraints 18-13252] Boundary pins count for instance interconnect0_5 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Constraints 18-13251] 1503 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice0_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/slice0_5'
INFO: [Constraints 18-13253] Total boundary pins count on instance slice0_5 is 1346
INFO: [Constraints 18-13252] Boundary pins count for instance slice0_5 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_interconnect3_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8'
INFO: [Constraints 18-13253] Total boundary pins count on instance interconnect3_8 is 1417
INFO: [Constraints 18-13252] Boundary pins count for instance interconnect3_8 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice3_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/slice3_8'
INFO: [Constraints 18-13253] Total boundary pins count on instance slice3_8 is 1346
INFO: [Constraints 18-13252] Boundary pins count for instance slice3_8 is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Constraints 18-13253] Total boundary pins count on instance build_info is 94
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Constraints 18-13253] Total boundary pins count on instance user_debug_bridge is 112
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Constraints 18-13253] Total boundary pins count on instance user_debug_hub is 13
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Constraints 18-13253] Total boundary pins count on instance build_info is 94
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Constraints 18-13253] Total boundary pins count on instance clk_hbm_adapt is 2
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Constraints 18-13253] Total boundary pins count on instance clkwiz_hbm is 111
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_hbm is 4
INFO: [Project 1-454] Reading design checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled.
INFO: [Constraints 18-13253] Total boundary pins count on instance psreset_hbm is 10
INFO: [Constraints 18-13253] Total boundary pins count on instance aclk_kernel_00_adapt is 2
INFO: [Constraints 18-13253] Total boundary pins count on instance aclk_kernel_00_cont_adapt is 2
INFO: [Constraints 18-13253] Total boundary pins count on instance clkwiz_aclk_kernel_00 is 110
INFO: [Constraints 18-13253] Total boundary pins count on instance clock_throttling_aclk_kernel_00 is 17
INFO: [Constraints 18-13253] Total boundary pins count on instance psreset_kernel_00 is 10
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr0_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr0_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr0_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr0_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr1_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr1_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr1_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr1_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr2_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr2_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr2_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_00_slr2_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance aclk_kernel_01_adapt is 2
INFO: [Constraints 18-13253] Total boundary pins count on instance aclk_kernel_01_cont_adapt is 2
INFO: [Constraints 18-13253] Total boundary pins count on instance clkwiz_aclk_kernel_01 is 110
INFO: [Constraints 18-13253] Total boundary pins count on instance clock_throttling_aclk_kernel_01 is 17
INFO: [Constraints 18-13253] Total boundary pins count on instance psreset_kernel_01 is 10
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr0_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr0_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr0_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr0_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr1_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr1_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr1_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr1_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr2_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr2_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr2_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_kernel_01_slr2_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance xbar is 1106
INFO: [Constraints 18-13252] Boundary pins count for instance xbar is greater than 1000, which could increase runtime to stitch this dcp to netlist.
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13251] 1002 boundary pins have been processed..
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr0_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr0_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr0_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr0_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr1_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr1_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr1_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr1_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr2_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr2_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr2_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_ctrl_slr2_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr0_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr0_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr0_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr0_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr1_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr1_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr1_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr1_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr2_1 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr2_2 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr2_3 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance fanout_aresetn_pcie_slr2_4 is 4
INFO: [Constraints 18-13253] Total boundary pins count on instance frequency_counter_aclk is 150
INFO: [Constraints 18-13253] Total boundary pins count on instance frequency_counter_aclk_hbm is 150
INFO: [Constraints 18-13253] Total boundary pins count on instance frequency_counter_aclk_kernel_00 is 150
INFO: [Constraints 18-13253] Total boundary pins count on instance frequency_counter_aclk_kernel_01 is 150
INFO: [Constraints 18-13253] Total boundary pins count on instance psreset_aclk_freerun is 10
INFO: [Constraints 18-13253] Total boundary pins count on instance xbar is 692
INFO: [Constraints 18-13251] 501 boundary pins have been processed..
INFO: [Constraints 18-13253] Total boundary pins count on instance auto_cc is 280
INFO: [Constraints 18-13253] Total boundary pins count on instance clock_throttling_avg is 25
INFO: [Constraints 18-13253] Total boundary pins count on instance gapping_demand_toggle_RnM is 3
INFO: [Constraints 18-13253] Total boundary pins count on instance gapping_demand_update is 3
INFO: [Constraints 18-13253] Total boundary pins count on instance gpio_gapping_demand is 166
INFO: [Constraints 18-13253] Total boundary pins count on instance clock_shutdown_latch is 23
INFO: [Common 17-14] Message 'Constraints 18-13253' appears 100 times and further instances of the messages will be disabled.
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4547.203 ; gain = 18.000 ; free physical = 152119 ; free virtual = 243027
INFO: [Netlist 29-17] Analyzing 16102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:14]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:20]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:23]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:25]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:31]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:34]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:37]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:38]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:40]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:41]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:44]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:46]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:52]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:53]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:54]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc:57]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ba1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ba1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst/clk_map/psr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ba1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ba1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ba1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ba1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:11]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:14]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:20]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:23]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:25]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:31]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. [Vivado 12-180:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:34]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:37]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:38]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:40]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:41]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:44]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:46]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:52]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:53]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:54]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc:57]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect2_4/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_7b89_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_7b89_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/clk_map/psr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_7b89_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_7b89_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_7b89_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_7b89_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/smartconnect.xdc:5]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. [Vivado_Tcl 4-921:100]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/smartconnect.xdc:53]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/smartconnect.xdc:54]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_b85c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_b85c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst/clk_map/psr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_b85c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_b85c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_b85c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_b85c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/smartconnect.xdc:53]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/smartconnect.xdc:54]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect3_8/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_2b06_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_2b06_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst/clk_map/psr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_2b06_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_2b06_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_2b06_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_2b06_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/smartconnect.xdc:53]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/smartconnect.xdc:54]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/smartconnect.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect4_12/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.alt.pblocks.xdc:174]
add_cells_to_pblock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5587.059 ; gain = 27.875 ; free physical = 151124 ; free virtual = 242033
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.alt.pblocks.xdc:174]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4c_uscale_plus_x1y0.xdc:196]
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:225]
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O [ip_pcie4c_uscale_plus_x1y0.xdc:225]
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O [ip_pcie4c_uscale_plus_x1y0.xdc:225]
set_switching_activity: Time (s): cpu = 00:03:05 ; elapsed = 00:00:56 . Memory (MB): peak = 9306.695 ; gain = 1830.922 ; free physical = 147652 ; free virtual = 238561
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:8]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:11]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:11]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:11]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPIP-2' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:11]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:14]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:14]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:14]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:14]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:20]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:20]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:20]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-3' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:20]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:23]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:23]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:23]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:23]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:26]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:26]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:26]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:26]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:29]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:29]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:29]
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'DPOP-4' object list specifies likely unusable hierarchical instance 'level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [bd_c91f_microblaze_cmc_0.xdc:29]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
get_pins: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147556 ; free virtual = 238465
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147556 ; free virtual = 238465
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:00:55 ; elapsed = 00:00:11 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147557 ; free virtual = 238466
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
INFO: [Vivado 12-24630] Instance: 'level0_i/ulp' is a DFX HD.RECONFIGURABLE module.
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147556 ; free virtual = 238466
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147557 ; free virtual = 238467
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Reading placer database...
Read Old Netlist Cache: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147545 ; free virtual = 238460
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147545 ; free virtual = 238461
Read PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147524 ; free virtual = 238457
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147524 ; free virtual = 238456
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147499 ; free virtual = 238455
Read Physdb Files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147499 ; free virtual = 238455
Restored from archive | CPU: 9.210000 secs | Memory: 251.461761 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9402.680 ; gain = 0.000 ; free physical = 147499 ; free virtual = 238455
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y4'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y104'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y110'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y11'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y24'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y9'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y34'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y60'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice2_4/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice2_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice2_4/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice0_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_slice0_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice3_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice3_8/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_slice3_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice3_8/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_slice4_12_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/slice4_12/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_slice4_12_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/slice4_12/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:62]
INFO: [Vivado 12-3520] Assignment of 'interconnect2_4' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_4' are in the pblock. Changing the pblock assignment to 'path_4'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:66]
INFO: [Vivado 12-3520] Assignment of 'interconnect3_8' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_8' are in the pblock. Changing the pblock assignment to 'path_8'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:70]
INFO: [Vivado 12-3520] Assignment of 'interconnect4_12' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_12' are in the pblock. Changing the pblock assignment to 'path_12'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:74]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_axi_ic_ctrl_mgmt_freq_imp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_axi_ic_ctrl_mgmt_freq_imp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'SEQ, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, GND, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, and BSR_OUT_DFF[0].FDRE_BSR' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, and BSR_OUT_DFF[0].FDRE_BSR' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, and BSR_OUT_DFF[0].FDRE_BSR' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_0/ulp_interconnect_axilite_user_imp_s00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_0/ulp_interconnect_axilite_user_imp_s00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m00_regslice_0/ulp_interconnect_axilite_user_imp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m00_regslice_0/ulp_interconnect_axilite_user_imp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_0/ulp_interconnect_axilite_user_imp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m01_regslice_0/ulp_interconnect_axilite_user_imp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m01_regslice_0/ulp_interconnect_axilite_user_imp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_1/ulp_interconnect_axilite_user_imp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m02_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m02_regslice_0/ulp_interconnect_axilite_user_imp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_2/ulp_interconnect_axilite_user_imp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m03_regslice_0/ulp_interconnect_axilite_user_imp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m03_regslice_0/ulp_interconnect_axilite_user_imp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_3/ulp_interconnect_axilite_user_imp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m04_regslice_0/ulp_interconnect_axilite_user_imp_m04_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m04_regslice_0/ulp_interconnect_axilite_user_imp_m04_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m04_couplers/m04_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_4/ulp_interconnect_axilite_user_imp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m05_regslice_0/ulp_interconnect_axilite_user_imp_m05_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m05_regslice_0/ulp_interconnect_axilite_user_imp_m05_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m05_couplers/m05_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m05_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_5/ulp_interconnect_axilite_user_imp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m05_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m06_regslice_0/ulp_interconnect_axilite_user_imp_m06_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m06_regslice_0/ulp_interconnect_axilite_user_imp_m06_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m06_couplers/m06_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_6_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_6/ulp_interconnect_axilite_user_imp_auto_cc_6_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m06_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m07_regslice_0/ulp_interconnect_axilite_user_imp_m07_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m07_regslice_0/ulp_interconnect_axilite_user_imp_m07_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m07_couplers/m07_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_7_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m07_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_7/ulp_interconnect_axilite_user_imp_auto_cc_7_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m07_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m08_regslice_0/ulp_interconnect_axilite_user_imp_m08_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m08_couplers/m08_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_m08_regslice_0/ulp_interconnect_axilite_user_imp_m08_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m08_couplers/m08_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_8_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m08_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_8/ulp_interconnect_axilite_user_imp_auto_cc_8_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m08_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_1/ulp_interconnect_axilite_user_imp_s00_regslice_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_1/ulp_interconnect_axilite_user_imp_s00_regslice_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_9_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_9/ulp_interconnect_axilite_user_imp_auto_cc_9_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_2/ulp_interconnect_axilite_user_imp_s00_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_s00_regslice_2/ulp_interconnect_axilite_user_imp_s00_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_10_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_interconnect_axilite_user_imp_auto_cc_10/ulp_interconnect_axilite_user_imp_auto_cc_10_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 729 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 315 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 9781.414 ; gain = 0.000 ; free physical = 147053 ; free virtual = 238011
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2566 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 228 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 329 instances
  RAM16X1S => RAM32X1S (RAMS32): 46 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 202 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 78 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1320 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 123 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 63 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

312 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:14:12 ; elapsed = 00:08:23 . Memory (MB): peak = 9781.449 ; gain = 8019.527 ; free physical = 147052 ; free virtual = 238009
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1146240
   registers : 2292480
   brams     : 1776
   dsps      : 8376
required resources:
   luts      : 201667
   registers : 316382
   brams     : 318
   dsps      : 224
report_accelerator_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9781.449 ; gain = 0.000 ; free physical = 147037 ; free virtual = 237995
report_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 9781.449 ; gain = 0.000 ; free physical = 147033 ; free virtual = 237991
INFO: System Diagram: Run step: synthed

INFO: [Timing 38-35] Done setting XDC timing constraints.
create_generated_clock: Time (s): cpu = 00:01:07 ; elapsed = 00:00:18 . Memory (MB): peak = 9781.449 ; gain = 0.000 ; free physical = 146998 ; free virtual = 237956
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 9781.449 ; gain = 0.000 ; free physical = 146992 ; free virtual = 237949

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19e86d7fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 9781.449 ; gain = 0.000 ; free physical = 146995 ; free virtual = 237953

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19e86d7fd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 9892.398 ; gain = 44.000 ; free physical = 146886 ; free virtual = 237844

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19e86d7fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9892.398 ; gain = 44.000 ; free physical = 146889 ; free virtual = 237846
Phase 1 Initialization | Checksum: 19e86d7fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 9892.398 ; gain = 44.000 ; free physical = 146887 ; free virtual = 237845

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19e86d7fd

Time (s): cpu = 00:01:27 ; elapsed = 00:00:32 . Memory (MB): peak = 9968.344 ; gain = 119.945 ; free physical = 146813 ; free virtual = 237771

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19e86d7fd

Time (s): cpu = 00:01:34 ; elapsed = 00:00:36 . Memory (MB): peak = 10448.344 ; gain = 599.945 ; free physical = 146454 ; free virtual = 237412
Phase 2 Timer Update And Timing Data Collection | Checksum: 19e86d7fd

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 10448.344 ; gain = 599.945 ; free physical = 146453 ; free virtual = 237411

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 36 inverters resulting in an inversion of 356 pins
INFO: [Opt 31-138] Pushed 301 inverter(s) to 2814 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 233636a5d

Time (s): cpu = 00:02:04 ; elapsed = 00:00:59 . Memory (MB): peak = 10448.344 ; gain = 599.945 ; free physical = 146456 ; free virtual = 237414
Retarget | Checksum: 233636a5d
INFO: [Opt 31-389] Phase Retarget created 1837 cells and removed 2460 cells
INFO: [Opt 31-1021] In phase Retarget, 9401 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 1dc9d0ade

Time (s): cpu = 00:02:21 ; elapsed = 00:01:09 . Memory (MB): peak = 10448.344 ; gain = 599.945 ; free physical = 146454 ; free virtual = 237412
Constant propagation | Checksum: 1dc9d0ade
INFO: [Opt 31-389] Phase Constant propagation created 289 cells and removed 2140 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1802 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.52 . Memory (MB): peak = 10448.344 ; gain = 0.000 ; free physical = 146459 ; free virtual = 237417
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 10456.344 ; gain = 0.000 ; free physical = 146456 ; free virtual = 237413
Phase 5 Sweep | Checksum: 181468b8f

Time (s): cpu = 00:03:02 ; elapsed = 00:01:43 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146453 ; free virtual = 237411
Sweep | Checksum: 181468b8f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7324 cells
INFO: [Opt 31-1021] In phase Sweep, 1411477 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 181468b8f

Time (s): cpu = 00:03:26 ; elapsed = 00:01:53 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146458 ; free virtual = 237416
BUFG optimization | Checksum: 181468b8f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 181468b8f

Time (s): cpu = 00:03:37 ; elapsed = 00:01:57 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146457 ; free virtual = 237415
Shift Register Optimization | Checksum: 181468b8f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 225f02a1e

Time (s): cpu = 00:03:53 ; elapsed = 00:02:05 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146455 ; free virtual = 237413
Post Processing Netlist | Checksum: 225f02a1e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1368 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18438915b

Time (s): cpu = 00:04:14 ; elapsed = 00:02:18 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146453 ; free virtual = 237411

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10456.344 ; gain = 0.000 ; free physical = 146453 ; free virtual = 237411
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18438915b

Time (s): cpu = 00:04:20 ; elapsed = 00:02:21 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146453 ; free virtual = 237411
Phase 9 Finalization | Checksum: 18438915b

Time (s): cpu = 00:04:25 ; elapsed = 00:02:22 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146449 ; free virtual = 237406
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1837  |            2460  |                                           9401  |
|  Constant propagation         |             289  |            2140  |                                           1802  |
|  Sweep                        |               0  |            7324  |                                        1411477  |
|  BUFG optimization            |               0  |               0  |                                             12  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1368  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18438915b

Time (s): cpu = 00:04:30 ; elapsed = 00:02:24 . Memory (MB): peak = 10456.344 ; gain = 607.945 ; free physical = 146449 ; free virtual = 237407

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 549 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 18438915b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 11226.250 ; gain = 769.906 ; free physical = 145609 ; free virtual = 236567

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18438915b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 11226.250 ; gain = 0.000 ; free physical = 145608 ; free virtual = 236566

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 11226.250 ; gain = 0.000 ; free physical = 145608 ; free virtual = 236566
Ending Netlist Obfuscation Task | Checksum: 18438915b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 11226.250 ; gain = 0.000 ; free physical = 145607 ; free virtual = 236565
INFO: [Common 17-83] Releasing license: Implementation
342 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:41 ; elapsed = 00:02:58 . Memory (MB): peak = 11226.250 ; gain = 1444.801 ; free physical = 145607 ; free virtual = 236565
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraTimingOpt' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.34 . Memory (MB): peak = 11226.250 ; gain = 0.000 ; free physical = 145602 ; free virtual = 236560
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15cf15195

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 11226.250 ; gain = 0.000 ; free physical = 145597 ; free virtual = 236555
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 11226.250 ; gain = 0.000 ; free physical = 145594 ; free virtual = 236552

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e905392

Time (s): cpu = 00:07:10 ; elapsed = 00:05:08 . Memory (MB): peak = 11226.250 ; gain = 0.000 ; free physical = 145583 ; free virtual = 236541

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
Phase 1.3 Build Placer Netlist Model | Checksum: 232dfbe0f

Time (s): cpu = 00:12:52 ; elapsed = 00:07:41 . Memory (MB): peak = 14093.957 ; gain = 2867.707 ; free physical = 142660 ; free virtual = 233618

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 232dfbe0f

Time (s): cpu = 00:12:57 ; elapsed = 00:07:44 . Memory (MB): peak = 14093.957 ; gain = 2867.707 ; free physical = 142656 ; free virtual = 233614
Phase 1 Placer Initialization | Checksum: 232dfbe0f

Time (s): cpu = 00:13:18 ; elapsed = 00:08:01 . Memory (MB): peak = 14093.957 ; gain = 2867.707 ; free physical = 142663 ; free virtual = 233622

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y3
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1df5f2aed

Time (s): cpu = 00:27:53 ; elapsed = 00:17:23 . Memory (MB): peak = 14173.996 ; gain = 2947.746 ; free physical = 142583 ; free virtual = 233545

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-4550] Global clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK is an RM-internal clock and has a USER_CLOCK_ROOT (UCR) set as X7Y0 but this UCR is outside the routing footprint of the corresponding RM pblock ().
WARNING: [Place 30-4550] Global clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0 is an RM-internal clock and has a USER_CLOCK_ROOT (UCR) set as X7Y0 but this UCR is outside the routing footprint of the corresponding RM pblock ().
WARNING: [Place 30-4550] Global clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK is an RM-internal clock and has a USER_CLOCK_ROOT (UCR) set as X7Y0 but this UCR is outside the routing footprint of the corresponding RM pblock ().
WARNING: [Place 30-4550] Global clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT is an RM-internal clock and has a USER_CLOCK_ROOT (UCR) set as X7Y0 but this UCR is outside the routing footprint of the corresponding RM pblock ().
WARNING: [Place 30-4550] Global clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK is an RM-internal clock and has a USER_CLOCK_ROOT (UCR) set as X7Y0 but this UCR is outside the routing footprint of the corresponding RM pblock ().
WARNING: [Place 30-4550] Global clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk is an RM-internal clock and has a USER_CLOCK_ROOT (UCR) set as X7Y0 but this UCR is outside the routing footprint of the corresponding RM pblock ().
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 262ab7849

Time (s): cpu = 00:28:48 ; elapsed = 00:18:16 . Memory (MB): peak = 14397.988 ; gain = 3171.738 ; free physical = 142385 ; free virtual = 233347

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 262ab7849

Time (s): cpu = 00:30:10 ; elapsed = 00:18:38 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142401 ; free virtual = 233363

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2fdd8ccb4

Time (s): cpu = 00:32:08 ; elapsed = 00:19:13 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142352 ; free virtual = 233315

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2fdd8ccb4

Time (s): cpu = 00:32:19 ; elapsed = 00:19:21 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142356 ; free virtual = 233319
Phase 2.1.1 Partition Driven Placement | Checksum: 2fdd8ccb4

Time (s): cpu = 00:32:24 ; elapsed = 00:19:23 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142355 ; free virtual = 233318
Phase 2.1 Floorplanning | Checksum: 2fdd8ccb4

Time (s): cpu = 00:32:28 ; elapsed = 00:19:24 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142355 ; free virtual = 233318

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 45 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/state[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/state[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_4/inst/q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.59 . Memory (MB): peak = 14430.004 ; gain = 0.000 ; free physical = 142036 ; free virtual = 232995
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 14430.004 ; gain = 0.000 ; free physical = 142034 ; free virtual = 232993

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            7  |              0  |                     7  |           3  |           1  |  00:00:23  |
|  Total                                |            7  |              0  |                     7  |           3  |           1  |  00:00:23  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 2072fb5ea

Time (s): cpu = 00:34:38 ; elapsed = 00:20:07 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142029 ; free virtual = 232988

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 293adba73

Time (s): cpu = 00:34:56 ; elapsed = 00:20:14 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142037 ; free virtual = 232996

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 2c703d5a3

Time (s): cpu = 00:35:03 ; elapsed = 00:20:18 . Memory (MB): peak = 14430.004 ; gain = 3203.754 ; free physical = 142035 ; free virtual = 232994

Phase 2.5 Global Place Phase1
Phase 2.5 Global Place Phase1 | Checksum: 1dc13aade

Time (s): cpu = 01:23:53 ; elapsed = 00:44:01 . Memory (MB): peak = 15416.855 ; gain = 4190.605 ; free physical = 140815 ; free virtual = 231766

Phase 2.6 Global Place Phase2

Phase 2.6.1 UpdateTiming Before Physical Synthesis
Phase 2.6.1 UpdateTiming Before Physical Synthesis | Checksum: 23377dac5

Time (s): cpu = 01:25:44 ; elapsed = 00:44:24 . Memory (MB): peak = 15416.855 ; gain = 4190.605 ; free physical = 140780 ; free virtual = 231732

Phase 2.6.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 370 LUTNM shape to break, 8355 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 118, two critical 252, total 370, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4099 nets or LUTs. Breaked 370 LUTs, combined 3729 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/AxonLoader_0/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/AxonLoader_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/AxonLoader_2/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/AxonLoader_3/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/NeuroRing_0/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/NeuroRing_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/NeuroRing_2/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/NeuroRing_3/inst.
INFO: [Physopt 32-942] Found 110 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 86 nets or cells. Created 237 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 28 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 97 new cells, deleted 17 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 61 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 41 nets or cells. Created 67 new cells, deleted 19 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 5 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 11 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 8 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 17 new cells, deleted 3 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.81 . Memory (MB): peak = 15545.965 ; gain = 0.000 ; free physical = 140735 ; free virtual = 231686
INFO: [Physopt 32-1030] Pass 1. Identified 420 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 190 nets.  Re-placed 664 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 190 nets or cells. Created 0 new cell, deleted 36 existing cells and moved 664 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15545.965 ; gain = 0.000 ; free physical = 140734 ; free virtual = 231686
INFO: [Physopt 32-1408] Pass 1. Identified 20 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_0/inst/ap_rst_n_inv. Replicated 26 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/AxonLoader_1/inst/ap_rst_n_inv. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_2/inst/ap_rst_n_inv. Replicated 25 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/AxonLoader_3/inst/ap_rst_n_inv. Replicated 12 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_3/inst/ap_rst_n_inv. Replicated 27 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_1/inst/ap_rst_n_inv. Replicated 22 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_0/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[0]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_0/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[1]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_1/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[0]. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_1/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[1]. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_2/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_2/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[1]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_3/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_3/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/state__0[1]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_0/inst/accumulate_spike_U0/ap_CS_fsm_state18. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_1/inst/accumulate_spike_U0/ap_CS_fsm_state18. Replicated 12 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_2/inst/accumulate_spike_U0/ap_CS_fsm_state18. Replicated 12 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/NeuroRing_3/inst/accumulate_spike_U0/ap_CS_fsm_state18. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/AxonLoader_2/inst/ap_rst_n_inv. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/AxonLoader_0/inst/ap_rst_n_inv. Replicated 12 times.
INFO: [Physopt 32-232] Optimized 20 nets. Created 318 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 318 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15545.965 ; gain = 0.000 ; free physical = 140740 ; free virtual = 231692
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/buffer_NeuroRing_3_spike_out_axon/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/buffer_AxonLoader_3_SynapseStream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/buffer_AxonLoader_0_SynapseStream/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 21 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 21 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 15545.965 ; gain = 0.000 ; free physical = 140739 ; free virtual = 231691
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/NeuroRing_2/inst/SomaEngine_7_U0/fadd_32ns_32ns_32_7_full_dsp_1_U605/NeuroRing_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP. 41 registers were pushed in.
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 41 existing cells and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 15545.965 ; gain = 0.000 ; free physical = 140738 ; free virtual = 231689
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 15545.965 ; gain = 0.000 ; free physical = 140737 ; free virtual = 231689
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 15545.965 ; gain = 0.000 ; free physical = 140742 ; free virtual = 231693

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          370  |           3729  |                  4099  |           0  |           1  |  00:00:08  |
|  Retime                                           |          478  |             90  |                   163  |           0  |           1  |  00:01:51  |
|  Equivalent Driver Rewiring                       |            0  |             36  |                   190  |           0  |           1  |  00:00:18  |
|  Very High Fanout                                 |          318  |              0  |                    20  |           0  |           1  |  00:00:15  |
|  Fanout                                           |           21  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |             41  |                     1  |           8  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         199  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1187  |           3896  |                  4476  |         207  |          12  |  00:02:37  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.6.2 Physical Synthesis In Placer | Checksum: 10a212c56

Time (s): cpu = 01:30:55 ; elapsed = 00:47:59 . Memory (MB): peak = 15577.980 ; gain = 4351.730 ; free physical = 140711 ; free virtual = 231663
Phase 2.6 Global Place Phase2 | Checksum: 1a1118b89

Time (s): cpu = 01:39:12 ; elapsed = 00:51:02 . Memory (MB): peak = 15577.980 ; gain = 4351.730 ; free physical = 140697 ; free virtual = 231649
Phase 2 Global Placement | Checksum: 1a1118b89

Time (s): cpu = 01:39:19 ; elapsed = 00:51:05 . Memory (MB): peak = 15577.980 ; gain = 4351.730 ; free physical = 140695 ; free virtual = 231647

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b261cdf6

Time (s): cpu = 01:42:50 ; elapsed = 00:52:29 . Memory (MB): peak = 15577.980 ; gain = 4351.730 ; free physical = 140690 ; free virtual = 231642

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 133e56b4b

Time (s): cpu = 01:44:39 ; elapsed = 00:53:18 . Memory (MB): peak = 15577.980 ; gain = 4351.730 ; free physical = 140685 ; free virtual = 231637

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: db391c7a

Time (s): cpu = 01:52:34 ; elapsed = 00:55:58 . Memory (MB): peak = 15784.734 ; gain = 4558.484 ; free physical = 140410 ; free virtual = 231362

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 168c3b90e

Time (s): cpu = 02:02:44 ; elapsed = 01:00:23 . Memory (MB): peak = 15792.738 ; gain = 4566.488 ; free physical = 140410 ; free virtual = 231362
Phase 3.3.2 Slice Area Swap | Checksum: a9dc7c8f

Time (s): cpu = 02:03:50 ; elapsed = 01:01:15 . Memory (MB): peak = 15792.738 ; gain = 4566.488 ; free physical = 140398 ; free virtual = 231351
Phase 3.3 Small Shape DP | Checksum: 24336f96c

Time (s): cpu = 02:05:40 ; elapsed = 01:01:50 . Memory (MB): peak = 15792.738 ; gain = 4566.488 ; free physical = 140413 ; free virtual = 231366

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 24336f96c

Time (s): cpu = 02:05:55 ; elapsed = 01:01:54 . Memory (MB): peak = 15792.738 ; gain = 4566.488 ; free physical = 140409 ; free virtual = 231361

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1f7a2684d

Time (s): cpu = 02:08:01 ; elapsed = 01:02:37 . Memory (MB): peak = 15824.754 ; gain = 4598.504 ; free physical = 140427 ; free virtual = 231380

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1f7a2684d

Time (s): cpu = 02:08:28 ; elapsed = 01:02:53 . Memory (MB): peak = 15824.754 ; gain = 4598.504 ; free physical = 140415 ; free virtual = 231367

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1888f17ec

Time (s): cpu = 02:16:12 ; elapsed = 01:04:37 . Memory (MB): peak = 16049.770 ; gain = 4823.520 ; free physical = 140170 ; free virtual = 231123
Phase 3 Detail Placement | Checksum: 1888f17ec

Time (s): cpu = 02:16:28 ; elapsed = 01:04:40 . Memory (MB): peak = 16049.770 ; gain = 4823.520 ; free physical = 140171 ; free virtual = 231124

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27f084ad1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.197 | TNS=-2.103 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b2103a75

Time (s): cpu = 00:01:01 ; elapsed = 00:00:14 . Memory (MB): peak = 16113.754 ; gain = 0.000 ; free physical = 140122 ; free virtual = 231075
INFO: [Place 46-35] Processed net level0_i/ulp/NeuroRing_3/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p2, inserted BUFG to drive 2048 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_1/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_0/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/NeuroRing_2/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p2, inserted BUFG to drive 2028 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_0/inst/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418/flow_control_loop_pipe_sequential_init_U/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418_ap_start_reg_reg[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_2/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/spike_out_axon_TDATA_reg1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_1/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/spike_out_axon_TDATA_reg1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_1/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_0/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_3/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_3/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_3/inst/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418/flow_control_loop_pipe_sequential_init_U/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418_ap_start_reg_reg[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_2/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_2/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/AxonLoader_2/inst/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418/flow_control_loop_pipe_sequential_init_U/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418_ap_start_reg_reg[0], inserted BUFG to drive 2048 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_1/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_1/inst/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418/flow_control_loop_pipe_sequential_init_U/grp_AxonLoader_Pipeline_VITIS_LOOP_86_7_fu_418_ap_start_reg_reg[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_0/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_1/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_3/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/NeuroRing_2/inst/accumulate_spike_U0/regslice_both_spike_out_axon_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/AxonLoader_0/inst/regslice_both_SpikeOutIn_V_data_V_U/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 25 candidate nets. Inserted BUFG: 6, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 19, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2763d91df

Time (s): cpu = 00:02:25 ; elapsed = 00:01:08 . Memory (MB): peak = 16113.754 ; gain = 0.000 ; free physical = 140109 ; free virtual = 231062
Phase 4.1.1.1 BUFG Insertion | Checksum: 1959f3af1

Time (s): cpu = 02:26:48 ; elapsed = 01:08:15 . Memory (MB): peak = 16113.754 ; gain = 4887.504 ; free physical = 140107 ; free virtual = 231061

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1959f3af1

Time (s): cpu = 02:27:06 ; elapsed = 01:08:20 . Memory (MB): peak = 16113.754 ; gain = 4887.504 ; free physical = 140112 ; free virtual = 231065

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.006. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 20c43c807

Time (s): cpu = 02:32:29 ; elapsed = 01:13:32 . Memory (MB): peak = 16113.754 ; gain = 4887.504 ; free physical = 140100 ; free virtual = 231054

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.006. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 32f90d8a4

Time (s): cpu = 02:33:03 ; elapsed = 01:13:55 . Memory (MB): peak = 16113.754 ; gain = 4887.504 ; free physical = 140108 ; free virtual = 231061

Time (s): cpu = 02:33:03 ; elapsed = 01:13:55 . Memory (MB): peak = 16113.754 ; gain = 4887.504 ; free physical = 140108 ; free virtual = 231061
Phase 4.1 Post Commit Optimization | Checksum: 32f90d8a4

Time (s): cpu = 02:33:17 ; elapsed = 01:13:59 . Memory (MB): peak = 16113.754 ; gain = 4887.504 ; free physical = 140110 ; free virtual = 231064
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.3 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140108 ; free virtual = 231062

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 33aad6713

Time (s): cpu = 02:35:38 ; elapsed = 01:15:02 . Memory (MB): peak = 16165.770 ; gain = 4939.520 ; free physical = 140094 ; free virtual = 231048

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                2x2|              16x16|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                8x8|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                2x2|              16x16|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                2x2|              16x16|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 33aad6713

Time (s): cpu = 02:35:54 ; elapsed = 01:15:06 . Memory (MB): peak = 16165.770 ; gain = 4939.520 ; free physical = 140094 ; free virtual = 231047
Phase 4.3 Placer Reporting | Checksum: 33aad6713

Time (s): cpu = 02:36:09 ; elapsed = 01:15:10 . Memory (MB): peak = 16165.770 ; gain = 4939.520 ; free physical = 140087 ; free virtual = 231041

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140088 ; free virtual = 231042

Time (s): cpu = 02:36:10 ; elapsed = 01:15:11 . Memory (MB): peak = 16165.770 ; gain = 4939.520 ; free physical = 140088 ; free virtual = 231042
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28ee36af7

Time (s): cpu = 02:36:26 ; elapsed = 01:15:15 . Memory (MB): peak = 16165.770 ; gain = 4939.520 ; free physical = 140076 ; free virtual = 231029
Ending Placer Task | Checksum: 1ce4833a0

Time (s): cpu = 02:36:42 ; elapsed = 01:15:19 . Memory (MB): peak = 16165.770 ; gain = 4939.520 ; free physical = 140076 ; free virtual = 231030
514 Infos, 291 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 02:39:13 ; elapsed = 01:16:05 . Memory (MB): peak = 16165.770 ; gain = 4939.520 ; free physical = 140075 ; free virtual = 231029
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140083 ; free virtual = 231037
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140094 ; free virtual = 231048
report_utilization: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140098 ; free virtual = 231052
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O

Time (s): cpu = 00:03:58 ; elapsed = 00:01:01 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140099 ; free virtual = 231053
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.003 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
520 Infos, 292 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:46 ; elapsed = 00:01:19 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140098 ; free virtual = 231052
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f993fd2a ConstDB: 0 ShapeSum: 4406f2da RouteDB: 90ad439c
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140106 ; free virtual = 231061
Post Restoration Checksum: 
NetGraph: 5255a4d0 | NumContArr: 427b7822 | Constraints: 79b9b9ec | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1d133d17b

Time (s): cpu = 00:07:03 ; elapsed = 00:02:06 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140139 ; free virtual = 231093

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d133d17b

Time (s): cpu = 00:07:38 ; elapsed = 00:02:13 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140140 ; free virtual = 231094

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d133d17b

Time (s): cpu = 00:08:12 ; elapsed = 00:02:18 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140139 ; free virtual = 231094
INFO: [Route 35-445] Local routing congestion detected. At least 487 CLBs have high pin utilization, which can impact runtime and timing closure. Top ten contiguous CLBs with high pin utilization are:
	(655 478) -> (655 482)	[CLEM_X130Y258 -> CLEM_X130Y254]
	(644 330) -> (644 333)	[CLEL_R_X127Y401 -> CLEL_R_X127Y398]
	(650 481) -> (650 484)	[CLEL_L_X129Y255 -> CLEL_L_X129Y252]
	(652 483) -> (652 486)	[CLEL_R_X129Y253 -> CLEL_R_X129Y250]
	(639 477) -> (639 478)	[CLEM_X126Y259 -> CLEM_X126Y258]
	(641 370) -> (641 371)	[CLEL_R_X126Y362 -> CLEL_R_X126Y361]
	(641 422) -> (641 423)	[CLEL_R_X126Y312 -> CLEL_R_X126Y311]
	(642 486) -> (642 487)	[CLEL_L_X127Y250 -> CLEL_L_X127Y249]

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 25b3e8060

Time (s): cpu = 00:09:43 ; elapsed = 00:02:54 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140069 ; free virtual = 231023

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 264f08c08

Time (s): cpu = 00:14:37 ; elapsed = 00:04:16 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140062 ; free virtual = 231016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.021 | TNS=-0.173 | WHS=-0.178 | THS=-108.549|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 27639d17a

Time (s): cpu = 00:24:22 ; elapsed = 00:06:40 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140043 ; free virtual = 230998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.021 | TNS=-0.064 | WHS=-0.146 | THS=-157.031|

Phase 2.5 Update Timing for Bus Skew | Checksum: 2202771f4

Time (s): cpu = 00:24:54 ; elapsed = 00:06:50 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140056 ; free virtual = 231010

Phase 2.6 Soft Constraint Pins - Fast Budgeting
Phase 2.6 Soft Constraint Pins - Fast Budgeting | Checksum: 2202771f4

Time (s): cpu = 00:25:27 ; elapsed = 00:06:57 . Memory (MB): peak = 16165.770 ; gain = 0.000 ; free physical = 140057 ; free virtual = 231012
INFO: [Route 35-445] Local routing congestion detected. At least 487 CLBs have high pin utilization, which can impact runtime and timing closure. Top ten contiguous CLBs with high pin utilization are:
	(655 478) -> (655 482)	[CLEM_X130Y258 -> CLEM_X130Y254]
	(644 330) -> (644 333)	[CLEL_R_X127Y401 -> CLEL_R_X127Y398]
	(650 481) -> (650 484)	[CLEL_L_X129Y255 -> CLEL_L_X129Y252]
	(652 483) -> (652 486)	[CLEL_R_X129Y253 -> CLEL_R_X129Y250]
	(639 477) -> (639 478)	[CLEM_X126Y259 -> CLEM_X126Y258]
	(641 370) -> (641 371)	[CLEL_R_X126Y362 -> CLEL_R_X126Y361]
	(641 422) -> (641 423)	[CLEL_R_X126Y312 -> CLEL_R_X126Y311]
	(642 486) -> (642 487)	[CLEL_L_X127Y250 -> CLEL_L_X127Y249]

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.41511e-05 %
  Global Horizontal Routing Utilization  = 0.00026267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 433482
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 383412
  Number of Partially Routed Nets     = 50070
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b1d5a54b

Time (s): cpu = 00:26:31 ; elapsed = 00:07:14 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139928 ; free virtual = 230883

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1b1d5a54b

Time (s): cpu = 00:27:00 ; elapsed = 00:07:19 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139934 ; free virtual = 230888

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 4.1 Initial Net Routing Pass | Checksum: 158e06209

Time (s): cpu = 00:32:14 ; elapsed = 00:08:42 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139950 ; free virtual = 230905
Phase 4 Initial Routing | Checksum: 118a73411

Time (s): cpu = 00:33:10 ; elapsed = 00:08:51 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139960 ; free virtual = 230914

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.34|     8x8|      1.28|   16x16|      0.37|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.29|   16x16|      1.05|     8x8|      0.36|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.15|     4x4|      0.44|     8x8|      0.64|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.24|     8x8|      0.85|     8x8|      0.66|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X50Y51->INT_X65Y74 (CLEL_L_X50Y51->CLEL_R_X65Y74)
	INT_X48Y62->INT_X63Y77 (CLEM_X48Y62->CLEL_R_X63Y77)
	INT_X48Y61->INT_X63Y76 (CLEM_X48Y61->CLEL_R_X63Y76)
	INT_X48Y60->INT_X63Y75 (CLEM_X48Y60->CLEL_R_X63Y75)
	INT_X48Y59->INT_X63Y74 (CLEM_X48Y59->CLEL_R_X63Y74)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X82Y267->INT_X89Y282 (CLEM_X82Y267->DSP_X89Y280)
	INT_X80Y272->INT_X87Y279 (CLEM_X80Y272->CLEL_R_X87Y279)
	INT_X80Y271->INT_X87Y278 (CLEM_X80Y271->CLEL_R_X87Y278)
	INT_X80Y270->INT_X87Y277 (CLEM_X80Y270->CLEL_R_X87Y277)
	INT_X80Y269->INT_X87Y276 (CLEM_X80Y269->CLEL_R_X87Y276)

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 82847
 Number of Nodes with overlaps = 7036
 Number of Nodes with overlaps = 1329
 Number of Nodes with overlaps = 475
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.199 | TNS=-17.707| WHS=-0.137 | THS=-20.185|

Phase 5.1 Global Iteration 0 | Checksum: fad3b50d

Time (s): cpu = 01:27:51 ; elapsed = 00:27:11 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139883 ; free virtual = 230839

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-7.785 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1729f7d67

Time (s): cpu = 01:35:28 ; elapsed = 00:29:49 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139884 ; free virtual = 230839

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.045 | TNS=-1.347 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 258684ea9

Time (s): cpu = 01:41:48 ; elapsed = 00:32:18 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139908 ; free virtual = 230864

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2824c69ba

Time (s): cpu = 01:54:03 ; elapsed = 00:39:15 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139938 ; free virtual = 230895

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 23c887864

Time (s): cpu = 02:00:16 ; elapsed = 00:42:37 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139924 ; free virtual = 230880
Phase 5 Rip-up And Reroute | Checksum: 23c887864

Time (s): cpu = 02:00:48 ; elapsed = 00:42:42 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139923 ; free virtual = 230879

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=-0.003 | THS=-0.004 |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=-0.003 | THS=-0.004 |

Phase 6.1 Delay CleanUp | Checksum: 1e863be25

Time (s): cpu = 02:05:50 ; elapsed = 00:43:41 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139908 ; free virtual = 230864

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e863be25

Time (s): cpu = 02:06:17 ; elapsed = 00:43:45 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139904 ; free virtual = 230861
Phase 6 Delay and Skew Optimization | Checksum: 1e863be25

Time (s): cpu = 02:06:43 ; elapsed = 00:43:50 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139906 ; free virtual = 230863

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=-0.003 | THS=-0.004 |

Phase 7.1 Hold Fix Iter | Checksum: 1d9a6fe1e

Time (s): cpu = 02:10:10 ; elapsed = 00:44:34 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139905 ; free virtual = 230861

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 1a0449133

Time (s): cpu = 02:10:40 ; elapsed = 00:44:39 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139902 ; free virtual = 230859
Phase 7 Post Hold Fix | Checksum: 1a0449133

Time (s): cpu = 02:11:09 ; elapsed = 00:44:43 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139893 ; free virtual = 230850

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.25251 %
  Global Horizontal Routing Utilization  = 9.10269 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 88.7324%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X76Y291 -> INT_X76Y291
   INT_X85Y277 -> INT_X85Y277
   INT_X85Y276 -> INT_X85Y276
   INT_X31Y36 -> INT_X31Y36
South Dir 2x2 Area, Max Cong = 85.4265%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X60Y72 -> INT_X61Y73
East Dir 1x1 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X29Y351 -> INT_X29Y351
   INT_X95Y160 -> INT_X95Y160
West Dir 1x1 Area, Max Cong = 95.1923%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X85Y273 -> INT_X85Y273
   INT_X91Y270 -> INT_X91Y270
   INT_X58Y88 -> INT_X58Y88
   INT_X62Y86 -> INT_X62Y86
   INT_X61Y81 -> INT_X61Y81

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25

Phase 8 Route finalize | Checksum: 1a0449133

Time (s): cpu = 02:12:14 ; elapsed = 00:44:54 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139895 ; free virtual = 230852

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a0449133

Time (s): cpu = 02:12:42 ; elapsed = 00:44:59 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139905 ; free virtual = 230862

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a0449133

Time (s): cpu = 02:14:10 ; elapsed = 00:45:34 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139919 ; free virtual = 230875

Phase 11 Leaf Clock Prog Delay Opt

Phase 11.1 Optimize Skews

Phase 11.1.1 Leaf ClockOpt Init
Phase 11.1.1 Leaf ClockOpt Init | Checksum: 1f9535309

Time (s): cpu = 02:19:38 ; elapsed = 00:46:54 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139918 ; free virtual = 230875
Phase 11.1 Optimize Skews | Checksum: 27783d6aa

Time (s): cpu = 02:20:16 ; elapsed = 00:47:03 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139895 ; free virtual = 230852

Phase 11.2 Post SkewOpt Delay Cleanup

Phase 11.2.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=0.008  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=0.008  | THS=0.000  |

Phase 11.2.1 Delay CleanUp | Checksum: 1ae093f80

Time (s): cpu = 02:24:42 ; elapsed = 00:47:51 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139862 ; free virtual = 230819
Phase 11.2 Post SkewOpt Delay Cleanup | Checksum: 1ae093f80

Time (s): cpu = 02:25:09 ; elapsed = 00:47:56 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139863 ; free virtual = 230820

Phase 11.3 Post SkewOpt Hold Fix

Phase 11.3.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=0.008  | THS=0.000  |

Phase 11.3.1 Hold Fix Iter | Checksum: 1bf3c6a06

Time (s): cpu = 02:28:21 ; elapsed = 00:48:34 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139869 ; free virtual = 230826
Phase 11.3 Post SkewOpt Hold Fix | Checksum: 193a999de

Time (s): cpu = 02:31:58 ; elapsed = 00:49:18 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139881 ; free virtual = 230838
Phase 11 Leaf Clock Prog Delay Opt | Checksum: 257aa462c

Time (s): cpu = 02:35:46 ; elapsed = 00:50:05 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139887 ; free virtual = 230844

Phase 12 Depositing Routes
Phase 12 Depositing Routes | Checksum: 257aa462c

Time (s): cpu = 02:37:06 ; elapsed = 00:50:35 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139871 ; free virtual = 230828

Phase 13 Resolve XTalk
Phase 13 Resolve XTalk | Checksum: 257aa462c

Time (s): cpu = 02:37:36 ; elapsed = 00:50:41 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139877 ; free virtual = 230835

Phase 14 Post Process Routing
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.56|     8x8|      2.68|     8x8|      0.48|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.59|   16x16|      2.29|     8x8|      0.64|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.17|     4x4|      0.55|     8x8|      0.87|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.31|     4x4|      1.14|     8x8|      0.95|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.46|     8x8|      1.37|   16x16|      0.65|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.28|     8x8|      0.83|     4x4|      0.43|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.28|     4x4|      0.73|     8x8|      1.03|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.41|     8x8|      1.32|     8x8|      1.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.01|     2x2|      0.42|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.02|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.01|     2x2|      0.04|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.02|     2x2|      0.07|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|


Phase 14 Post Process Routing | Checksum: 257aa462c

Time (s): cpu = 02:38:15 ; elapsed = 00:50:49 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139888 ; free virtual = 230845

Phase 15 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.017 | TNS=-0.132 | WHS=0.008  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 15 Post Router Timing | Checksum: 257aa462c

Time (s): cpu = 02:38:44 ; elapsed = 00:50:54 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139881 ; free virtual = 230838
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 9.03988e-12 .
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 2.93809e-12 .

Phase 16 Route finalize
Phase 16 Route finalize | Checksum: 257aa462c

Time (s): cpu = 02:43:33 ; elapsed = 00:51:46 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139858 ; free virtual = 230815
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 3107.13 secs

Phase 17 Post-Route Event Processing
INFO: [Constraints 18-12546] INFO: Running DFX DRC before completing route_design
INFO: [Constraints 18-12545] INFO: DFX DRC finished with 0 Errors
Phase 17 Post-Route Event Processing | Checksum: 80fa327e

Time (s): cpu = 02:44:26 ; elapsed = 00:52:25 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139859 ; free virtual = 230817
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 80fa327e

Time (s): cpu = 02:44:51 ; elapsed = 00:52:30 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139859 ; free virtual = 230816

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
546 Infos, 294 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:45:25 ; elapsed = 00:53:04 . Memory (MB): peak = 16232.379 ; gain = 66.609 ; free physical = 139862 ; free virtual = 230819
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:11 ; elapsed = 00:01:10 . Memory (MB): peak = 16232.379 ; gain = 0.000 ; free physical = 139846 ; free virtual = 230833
generate_parallel_reports: Time (s): cpu = 00:02:11 ; elapsed = 00:01:11 . Memory (MB): peak = 16232.379 ; gain = 0.000 ; free physical = 139846 ; free virtual = 230833
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 16232.379 ; gain = 0.000 ; free physical = 139841 ; free virtual = 230827
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 16232.379 ; gain = 0.000 ; free physical = 139842 ; free virtual = 230829
report_utilization: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 16232.379 ; gain = 0.000 ; free physical = 139845 ; free virtual = 230832
get_utilization: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 16232.379 ; gain = 0.000 ; free physical = 139849 ; free virtual = 230836
get_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 16232.379 ; gain = 0.000 ; free physical = 139853 ; free virtual = 230840
WARNING: Unable to find metadata file: /home/miahafiz/NeuroRing/_x/link/int/debug_ip_layout.rtd
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Tue Aug 19 15:09:54 2025
| Host             : cyberdeck running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu55c-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 30.127       |
|   FPGA Power (W)         | 26.743       |
|   HBM Power (W)          | 3.384        |
| Design Power Budget (W)  | 123.000      |
| Power Budget Margin (W)  | 92.873 (MET) |
| Dynamic (W)              | 20.986       |
| Device Static (W)        | 9.141        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 77.4         |
| Junction Temperature (C) | 77.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     3.054 |       69 |       --- |             --- |
| CLB Logic                |     2.013 |   853189 |       --- |             --- |
|   LUT as Logic           |     1.325 |   281981 |   1303680 |           21.63 |
|   LUT as Distributed RAM |     0.391 |    12456 |    600960 |            2.07 |
|   Register               |     0.176 |   448532 |   2607360 |           17.20 |
|   LUT as Shift Register  |     0.100 |     7272 |    600960 |            1.21 |
|   CARRY8                 |     0.021 |     4350 |    162960 |            2.67 |
|   BUFG                   |    <0.001 |        6 |        96 |            6.25 |
|   Others                 |    <0.001 |    18162 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     9425 |   1303680 |            0.72 |
| Signals                  |     2.988 |   649420 |       --- |             --- |
| Block RAM                |     1.747 |      514 |      2016 |           25.50 |
| URAM                     |     1.036 |      292 |       960 |           30.42 |
| HBM                      |     4.779 |        1 |         2 |           50.00 |
| MMCM                     |     0.003 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.391 |      228 |      9024 |            2.53 |
| I/O                      |     0.006 |       12 |       624 |            1.92 |
| GTY                      |     4.360 |       16 |        40 |           40.00 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |     9.141 |          |           |                 |
|   HBM Static             |     0.733 |          |           |                 |
|   Device Static          |     8.407 |          |           |                 |
| Total                    |    30.109 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+---------------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Source              | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)   |
+---------------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| 0V85_VCCINT         |       0.850 |    21.686 |      14.510 |      7.175 |       NA    |     100.000 | 78.314 (MET) |
|    Vccint           |       0.850 |    21.686 |      14.510 |      7.175 |       NA    | Grouped     | NA           |
| 0V85_VCCINT_IO      |       0.850 |     2.865 |       1.913 |      0.951 |       NA    |      30.000 | 27.135 (MET) |
|    Vccint_io        |       0.850 |     2.435 |       1.700 |      0.735 |       NA    | Grouped     | NA           |
|    Vccbram          |       0.850 |     0.429 |       0.213 |      0.216 |       NA    | Grouped     | NA           |
| 0V9_AVCC            |       0.900 |     0.700 |       0.616 |      0.084 |       NA    | Unspecified | NA           |
|    VMGTAVCC (GTY)   |       0.900 |     0.700 |       0.616 |      0.084 |       NA    | Grouped     | NA           |
| 1V2_AVTT            |       1.200 |     2.561 |       2.536 |      0.025 |       NA    | Unspecified | NA           |
|    VMGTAVTT (GTY)   |       1.200 |     2.561 |       2.536 |      0.025 |       NA    | Grouped     | NA           |
| 1V2_HBM             |       1.200 |     1.766 |       1.412 |      0.354 |       NA    | Unspecified | NA           |
|    VCC_HBM          |       1.200 |     1.766 |       1.412 |      0.354 |       NA    | Grouped     | NA           |
| 1V8                 |       1.800 |     0.953 |       0.179 |      0.774 |       NA    |       4.000 | 3.047 (MET)  |
|    Vccaux           |       1.800 |     0.795 |       0.083 |      0.713 |       NA    | Grouped     | NA           |
|    Vccaux_io        |       1.800 |     0.038 |       0.003 |      0.035 |       NA    | Grouped     | NA           |
|    VMGTVCCAUX (GTY) |       1.800 |     0.096 |       0.093 |      0.002 |       NA    | Grouped     | NA           |
|    Vcco18           |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Grouped     | NA           |
|    Vccadc           |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Grouped     | NA           |
| 2V5_VPP             |       2.500 |     0.082 |       0.032 |      0.050 |       NA    |       0.300 | 0.218 (MET)  |
|    VCCAUX_HBM       |       2.500 |     0.082 |       0.032 |      0.050 |       NA    | Grouped     | NA           |
| Vcco33              |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco25              |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco15              |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco135             |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco12              |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco10              |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| VCC_IO_HBM          |       1.200 |     1.262 |       1.109 |      0.153 |       NA    | Unspecified | NA           |
+---------------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             3.3 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                                      |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| level0_wrapper                          |    20.968 |
|   level0_i                              |    20.967 |
|     blp                                 |     7.635 |
|       blp_i                             |     7.635 |
|     ii_level0_pipe                      |     0.066 |
|       inst                              |     0.066 |
|     ulp                                 |    13.266 |
|       AxonLoader_0                      |     0.290 |
|       AxonLoader_1                      |     0.303 |
|       AxonLoader_2                      |     0.298 |
|       AxonLoader_3                      |     0.311 |
|       NeuroRing_0                       |     1.168 |
|       NeuroRing_1                       |     1.246 |
|       NeuroRing_2                       |     1.287 |
|       NeuroRing_3                       |     1.250 |
|       SLR0                              |     0.059 |
|       SLR1                              |     0.005 |
|       SLR2                              |     0.005 |
|       buffer_AxonLoader_0_SynapseStream |     0.021 |
|       buffer_AxonLoader_1_SynapseStream |     0.018 |
|       buffer_AxonLoader_2_SynapseStream |     0.031 |
|       buffer_AxonLoader_3_SynapseStream |     0.022 |
|       buffer_NeuroRing_0_spike_out_axon |     0.102 |
|       buffer_NeuroRing_0_syn_forward_rt |     0.093 |
|       buffer_NeuroRing_1_spike_out_axon |     0.066 |
|       buffer_NeuroRing_1_syn_forward_rt |     0.092 |
|       buffer_NeuroRing_2_spike_out_axon |     0.105 |
|       buffer_NeuroRing_2_syn_forward_rt |     0.098 |
|       buffer_NeuroRing_3_spike_out_axon |     0.095 |
|       buffer_NeuroRing_3_syn_forward_rt |     0.092 |
|       hmss_0                            |     6.125 |
|       ulp_cmp                           |     0.002 |
|       ulp_ucs                           |     0.080 |
+-----------------------------------------+-----------+


549 Infos, 297 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:14 ; elapsed = 00:01:22 . Memory (MB): peak = 16304.551 ; gain = 72.172 ; free physical = 139799 ; free virtual = 230787
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139514 ; free virtual = 230778
Wrote PlaceDB: Time (s): cpu = 00:02:10 ; elapsed = 00:17:10 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139075 ; free virtual = 230822
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139074 ; free virtual = 230822
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:47 ; elapsed = 00:06:14 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138939 ; free virtual = 230845
Wrote Netlist Cache: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:04 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138897 ; free virtual = 230850
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.45 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138892 ; free virtual = 230849
Write Physdb Complete: Time (s): cpu = 00:02:58 ; elapsed = 00:23:30 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138893 ; free virtual = 230850
INFO: [Common 17-1381] The checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:52 ; elapsed = 00:24:36 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139578 ; free virtual = 230837
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.003 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
557 Infos, 297 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139576 ; free virtual = 230835
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139528 ; free virtual = 230817
generate_parallel_reports: Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139528 ; free virtual = 230817
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139256 ; free virtual = 230812
Wrote PlaceDB: Time (s): cpu = 00:02:21 ; elapsed = 00:18:07 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138787 ; free virtual = 230834
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138787 ; free virtual = 230834
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:48 ; elapsed = 00:06:12 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138627 ; free virtual = 230832
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138581 ; free virtual = 230835
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.28 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138578 ; free virtual = 230834
Write Physdb Complete: Time (s): cpu = 00:03:11 ; elapsed = 00:24:28 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 138578 ; free virtual = 230834
INFO: [Common 17-1381] The checkpoint '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:01 ; elapsed = 00:25:28 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139266 ; free virtual = 230823
Finished optional post-route physical design optimization.
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 300.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 300.0 MHz
   scaled frequency   : 302.2 MHz
WARNING: The auto scaled frequency '302.2 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '300.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 16304.551 ; gain = 0.000 ; free physical = 139252 ; free virtual = 230809
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 466.2 MHz
WARNING: The auto scaled frequency '466.2 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 482671648 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
573 Infos, 301 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:23:45 ; elapsed = 00:10:01 . Memory (MB): peak = 17624.535 ; gain = 1319.984 ; free physical = 137989 ; free virtual = 229604
source /home/miahafiz/NeuroRing/_x/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Aug 19 16:11:53 2025...
[Tue Aug 19 16:12:03 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:27 ; elapsed = 03:34:33 . Memory (MB): peak = 4434.199 ; gain = 0.000 ; free physical = 153946 ; free virtual = 245555
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/miahafiz/NeuroRing/_x/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
Check VPL, containing 12 checks, has run: 0 errors, 2 advisory violations
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 302.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 466.2 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[16:12:05] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Tue Aug 19 16:12:05 2025...
