// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _convolve_2d_HH_
#define _convolve_2d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "convolve.h"
#include "convolve_2d_mux_7bkb.h"

namespace ap_rtl {

struct convolve_2d : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > out_stream_V_TDATA;
    sc_out< sc_logic > out_stream_V_TVALID;
    sc_in< sc_logic > out_stream_V_TREADY;
    sc_in< sc_lv<32> > in_stream_V_TDATA;
    sc_in< sc_logic > in_stream_V_TVALID;
    sc_out< sc_logic > in_stream_V_TREADY;
    sc_in< sc_lv<32> > kernel_0_0;
    sc_in< sc_lv<32> > kernel_0_1;
    sc_in< sc_lv<32> > kernel_0_2;
    sc_in< sc_lv<32> > kernel_1_0;
    sc_in< sc_lv<32> > kernel_1_1;
    sc_in< sc_lv<32> > kernel_1_2;
    sc_in< sc_lv<32> > kernel_2_0;
    sc_in< sc_lv<32> > kernel_2_1;
    sc_in< sc_lv<32> > kernel_2_2;


    // Module declarations
    convolve_2d(sc_module_name name);
    SC_HAS_PROCESS(convolve_2d);

    ~convolve_2d();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    convolve* grp_convolve_fu_511;
    convolve_2d_mux_7bkb<1,1,32,32,32,32,32,32,32,3,32>* convolve_2d_mux_7bkb_U19;
    convolve_2d_mux_7bkb<1,1,32,32,32,32,32,32,32,3,32>* convolve_2d_mux_7bkb_U20;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > out_stream_V_1_data_out;
    sc_signal< sc_logic > out_stream_V_1_vld_in;
    sc_signal< sc_logic > out_stream_V_1_vld_out;
    sc_signal< sc_logic > out_stream_V_1_ack_in;
    sc_signal< sc_logic > out_stream_V_1_ack_out;
    sc_signal< sc_lv<32> > out_stream_V_1_payload_A;
    sc_signal< sc_lv<32> > out_stream_V_1_payload_B;
    sc_signal< sc_logic > out_stream_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_V_1_sel;
    sc_signal< sc_logic > out_stream_V_1_load_A;
    sc_signal< sc_logic > out_stream_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_V_1_state;
    sc_signal< sc_logic > out_stream_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > in_stream_V_0_data_out;
    sc_signal< sc_logic > in_stream_V_0_vld_in;
    sc_signal< sc_logic > in_stream_V_0_vld_out;
    sc_signal< sc_logic > in_stream_V_0_ack_in;
    sc_signal< sc_logic > in_stream_V_0_ack_out;
    sc_signal< sc_lv<32> > in_stream_V_0_payload_A;
    sc_signal< sc_lv<32> > in_stream_V_0_payload_B;
    sc_signal< sc_logic > in_stream_V_0_sel_rd;
    sc_signal< sc_logic > in_stream_V_0_sel_wr;
    sc_signal< sc_logic > in_stream_V_0_sel;
    sc_signal< sc_logic > in_stream_V_0_load_A;
    sc_signal< sc_logic > in_stream_V_0_load_B;
    sc_signal< sc_lv<2> > in_stream_V_0_state;
    sc_signal< sc_logic > in_stream_V_0_state_cmp_full;
    sc_signal< sc_logic > out_stream_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > or_cond_4_reg_1800;
    sc_signal< sc_lv<1> > or_cond_4_reg_1800_pp1_iter3_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_lv<1> > or_cond_4_reg_1800_pp1_iter4_reg;
    sc_signal< sc_logic > in_stream_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten8_fu_1087_p2;
    sc_signal< sc_lv<6> > indvar_flatten6_reg_338;
    sc_signal< sc_lv<3> > y_assign_reg_349;
    sc_signal< sc_lv<32> > line_buf_1_6_4_reg_360;
    sc_signal< sc_lv<32> > line_buf_1_5_4_reg_370;
    sc_signal< sc_lv<32> > line_buf_1_6_8_reg_380;
    sc_signal< sc_lv<32> > line_buf_1_6_17_reg_390;
    sc_signal< sc_lv<32> > line_buf_1_6_3_reg_400;
    sc_signal< sc_lv<32> > line_buf_1_6_5_reg_410;
    sc_signal< sc_lv<32> > line_buf_1_6_10_reg_420;
    sc_signal< sc_lv<32> > line_buf_0_6_4_reg_430;
    sc_signal< sc_lv<32> > line_buf_0_5_4_reg_440;
    sc_signal< sc_lv<32> > line_buf_0_6_6_reg_450;
    sc_signal< sc_lv<32> > line_buf_0_6_8_reg_460;
    sc_signal< sc_lv<32> > line_buf_0_6_15_reg_470;
    sc_signal< sc_lv<32> > line_buf_0_6_2_reg_480;
    sc_signal< sc_lv<32> > line_buf_0_6_3_reg_490;
    sc_signal< sc_lv<3> > x_assign_reg_500;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_549_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > i_t_mid2_v_fu_575_p3;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_543_p2;
    sc_signal< sc_lv<32> > line_buf_1_6_2_fu_847_p3;
    sc_signal< sc_lv<32> > line_buf_1_5_2_fu_855_p3;
    sc_signal< sc_lv<32> > line_buf_1_4_2_fu_863_p3;
    sc_signal< sc_lv<32> > line_buf_1_3_2_fu_871_p3;
    sc_signal< sc_lv<32> > line_buf_1_2_2_fu_879_p3;
    sc_signal< sc_lv<32> > line_buf_1_1_2_fu_887_p3;
    sc_signal< sc_lv<32> > line_buf_1_0_2_fu_895_p3;
    sc_signal< sc_lv<32> > newSel2_fu_943_p3;
    sc_signal< sc_lv<32> > newSel5_fu_967_p3;
    sc_signal< sc_lv<32> > newSel8_fu_991_p3;
    sc_signal< sc_lv<32> > newSel10_fu_1007_p3;
    sc_signal< sc_lv<32> > newSel13_fu_1031_p3;
    sc_signal< sc_lv<32> > newSel15_fu_1047_p3;
    sc_signal< sc_lv<32> > line_buf_0_0_2_fu_1055_p3;
    sc_signal< sc_lv<3> > j_1_fu_1063_p2;
    sc_signal< sc_lv<32> > window_0_0_load_reg_1671;
    sc_signal< bool > ap_block_state4_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<32> > window_2_0_load_reg_1676;
    sc_signal< sc_lv<32> > window_1_0_load_reg_1681;
    sc_signal< sc_lv<6> > indvar_flatten_next7_fu_1093_p2;
    sc_signal< sc_lv<32> > window_2_1_load_1_reg_1695;
    sc_signal< sc_lv<32> > window_0_1_load_1_reg_1700;
    sc_signal< sc_lv<32> > window_1_1_load_1_reg_1705;
    sc_signal< sc_lv<3> > y_assign_mid2_fu_1163_p3;
    sc_signal< sc_lv<32> > tmp_5_reg_1715;
    sc_signal< sc_lv<32> > window_0_2_fu_1171_p9;
    sc_signal< sc_lv<32> > window_0_2_reg_1720;
    sc_signal< sc_lv<32> > window_1_2_fu_1191_p9;
    sc_signal< sc_lv<32> > window_1_2_reg_1725;
    sc_signal< sc_lv<32> > line_buf_0_6_fu_1279_p3;
    sc_signal< sc_lv<32> > line_buf_0_6_5_fu_1303_p3;
    sc_signal< sc_lv<32> > line_buf_0_6_7_fu_1319_p3;
    sc_signal< sc_lv<32> > line_buf_0_6_9_fu_1343_p3;
    sc_signal< sc_lv<32> > line_buf_0_6_16_fu_1359_p3;
    sc_signal< sc_lv<32> > line_buf_0_6_18_fu_1375_p3;
    sc_signal< sc_lv<32> > line_buf_0_6_19_fu_1383_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_fu_1399_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_7_fu_1423_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_9_fu_1439_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_18_fu_1463_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_19_fu_1479_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_21_fu_1495_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_22_fu_1503_p3;
    sc_signal< sc_lv<1> > or_cond_4_fu_1517_p2;
    sc_signal< sc_lv<1> > or_cond_4_reg_1800_pp1_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_4_reg_1800_pp1_iter2_reg;
    sc_signal< sc_lv<3> > x_fu_1538_p2;
    sc_signal< sc_lv<32> > grp_convolve_fu_511_ap_return;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > grp_convolve_fu_511_ap_ce;
    sc_signal< bool > ap_block_state4_pp1_stage0_iter0_ignore_call0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter1_ignore_call0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter2_ignore_call0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter3_ignore_call0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter4_ignore_call0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter5_ignore_call0;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp223;
    sc_signal< sc_lv<4> > indvar_flatten_reg_137;
    sc_signal< sc_lv<2> > i_reg_148;
    sc_signal< sc_lv<32> > line_buf_1_6_1_reg_159;
    sc_signal< sc_lv<32> > line_buf_1_5_1_reg_171;
    sc_signal< sc_lv<32> > line_buf_1_4_1_reg_183;
    sc_signal< sc_lv<32> > line_buf_1_3_1_reg_195;
    sc_signal< sc_lv<32> > line_buf_1_2_1_reg_207;
    sc_signal< sc_lv<32> > line_buf_1_1_1_reg_219;
    sc_signal< sc_lv<32> > line_buf_1_0_1_reg_231;
    sc_signal< sc_lv<32> > line_buf_0_6_1_reg_243;
    sc_signal< sc_lv<32> > line_buf_0_5_1_reg_255;
    sc_signal< sc_lv<32> > line_buf_0_4_1_reg_267;
    sc_signal< sc_lv<32> > line_buf_0_3_1_reg_279;
    sc_signal< sc_lv<32> > line_buf_0_2_1_reg_291;
    sc_signal< sc_lv<32> > line_buf_0_1_1_reg_303;
    sc_signal< sc_lv<32> > line_buf_0_0_1_reg_315;
    sc_signal< sc_lv<3> > j_reg_327;
    sc_signal< sc_lv<32> > window_2_1_fu_100;
    sc_signal< sc_lv<32> > window_0_0_fu_104;
    sc_signal< sc_lv<32> > window_0_1_fu_108;
    sc_signal< sc_lv<32> > window_2_0_fu_112;
    sc_signal< sc_lv<32> > window_1_0_fu_116;
    sc_signal< sc_lv<32> > window_1_1_fu_120;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<1> > exitcond_fu_555_p2;
    sc_signal< sc_lv<2> > i_s_fu_569_p2;
    sc_signal< sc_lv<3> > j_mid2_fu_561_p3;
    sc_signal< sc_lv<1> > sel_tmp_fu_587_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_601_p2;
    sc_signal< sc_lv<32> > sel_tmp1_fu_593_p3;
    sc_signal< sc_lv<1> > sel_tmp4_fu_615_p2;
    sc_signal< sc_lv<32> > sel_tmp3_fu_607_p3;
    sc_signal< sc_lv<1> > sel_tmp6_fu_629_p2;
    sc_signal< sc_lv<32> > sel_tmp5_fu_621_p3;
    sc_signal< sc_lv<1> > sel_tmp8_fu_643_p2;
    sc_signal< sc_lv<32> > sel_tmp7_fu_635_p3;
    sc_signal< sc_lv<1> > sel_tmp10_fu_657_p2;
    sc_signal< sc_lv<32> > sel_tmp9_fu_649_p3;
    sc_signal< sc_lv<32> > sel_tmp11_fu_671_p3;
    sc_signal< sc_lv<32> > sel_tmp12_fu_679_p3;
    sc_signal< sc_lv<32> > sel_tmp13_fu_687_p3;
    sc_signal< sc_lv<32> > sel_tmp14_fu_695_p3;
    sc_signal< sc_lv<32> > sel_tmp15_fu_703_p3;
    sc_signal< sc_lv<32> > sel_tmp16_fu_719_p3;
    sc_signal< sc_lv<32> > sel_tmp17_fu_727_p3;
    sc_signal< sc_lv<32> > sel_tmp18_fu_735_p3;
    sc_signal< sc_lv<32> > sel_tmp19_fu_743_p3;
    sc_signal< sc_lv<32> > sel_tmp20_fu_759_p3;
    sc_signal< sc_lv<32> > sel_tmp21_fu_767_p3;
    sc_signal< sc_lv<32> > sel_tmp22_fu_775_p3;
    sc_signal< sc_lv<32> > sel_tmp23_fu_791_p3;
    sc_signal< sc_lv<32> > sel_tmp24_fu_799_p3;
    sc_signal< sc_lv<32> > sel_tmp25_fu_815_p3;
    sc_signal< sc_lv<1> > tmp_fu_583_p1;
    sc_signal< sc_lv<32> > line_buf_1_6_6_fu_663_p3;
    sc_signal< sc_lv<32> > line_buf_1_5_6_fu_711_p3;
    sc_signal< sc_lv<32> > line_buf_1_4_6_fu_751_p3;
    sc_signal< sc_lv<32> > line_buf_1_3_6_fu_783_p3;
    sc_signal< sc_lv<32> > line_buf_1_2_6_fu_807_p3;
    sc_signal< sc_lv<32> > line_buf_1_1_6_fu_823_p3;
    sc_signal< sc_lv<32> > line_buf_1_0_6_fu_831_p3;
    sc_signal< sc_lv<1> > or_cond_fu_903_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_909_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_915_p2;
    sc_signal< sc_lv<32> > newSel_fu_921_p3;
    sc_signal< sc_lv<1> > or_cond3_fu_929_p2;
    sc_signal< sc_lv<32> > newSel1_fu_935_p3;
    sc_signal< sc_lv<32> > newSel3_fu_951_p3;
    sc_signal< sc_lv<32> > newSel4_fu_959_p3;
    sc_signal< sc_lv<32> > newSel6_fu_975_p3;
    sc_signal< sc_lv<32> > newSel7_fu_983_p3;
    sc_signal< sc_lv<32> > newSel9_fu_999_p3;
    sc_signal< sc_lv<32> > newSel11_fu_1015_p3;
    sc_signal< sc_lv<32> > newSel12_fu_1023_p3;
    sc_signal< sc_lv<32> > newSel14_fu_1039_p3;
    sc_signal< sc_lv<32> > line_buf_0_0_6_fu_839_p3;
    sc_signal< sc_lv<1> > exitcond1_fu_1123_p2;
    sc_signal< sc_lv<3> > y_fu_1137_p2;
    sc_signal< sc_lv<1> > tmp_1_mid1_fu_1143_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_1149_p2;
    sc_signal< sc_lv<3> > x_assign_mid2_fu_1129_p3;
    sc_signal< sc_lv<1> > sel_tmp31_fu_1241_p2;
    sc_signal< sc_lv<1> > sel_tmp30_fu_1235_p2;
    sc_signal< sc_lv<1> > sel_tmp29_fu_1229_p2;
    sc_signal< sc_lv<1> > sel_tmp28_fu_1223_p2;
    sc_signal< sc_lv<1> > sel_tmp27_fu_1217_p2;
    sc_signal< sc_lv<1> > sel_tmp26_fu_1211_p2;
    sc_signal< sc_lv<1> > or_cond4_fu_1247_p2;
    sc_signal< sc_lv<1> > or_cond5_fu_1253_p2;
    sc_signal< sc_lv<1> > or_cond6_fu_1259_p2;
    sc_signal< sc_lv<1> > or_cond7_fu_1265_p2;
    sc_signal< sc_lv<32> > newSel16_fu_1271_p3;
    sc_signal< sc_lv<32> > newSel17_fu_1287_p3;
    sc_signal< sc_lv<32> > newSel18_fu_1295_p3;
    sc_signal< sc_lv<32> > newSel19_fu_1311_p3;
    sc_signal< sc_lv<32> > newSel20_fu_1327_p3;
    sc_signal< sc_lv<32> > newSel21_fu_1335_p3;
    sc_signal< sc_lv<32> > newSel22_fu_1351_p3;
    sc_signal< sc_lv<32> > line_buf_0_6_17_fu_1367_p3;
    sc_signal< sc_lv<32> > newSel23_fu_1391_p3;
    sc_signal< sc_lv<32> > newSel24_fu_1407_p3;
    sc_signal< sc_lv<32> > newSel25_fu_1415_p3;
    sc_signal< sc_lv<32> > newSel26_fu_1431_p3;
    sc_signal< sc_lv<32> > newSel27_fu_1447_p3;
    sc_signal< sc_lv<32> > newSel28_fu_1455_p3;
    sc_signal< sc_lv<32> > newSel29_fu_1471_p3;
    sc_signal< sc_lv<32> > line_buf_1_6_20_fu_1487_p3;
    sc_signal< sc_lv<1> > tmp_1_mid2_fu_1155_p3;
    sc_signal< sc_lv<1> > tmp_7_fu_1511_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_pp1_stage0;
    static const sc_lv<5> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp223();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state4_pp1_stage0_iter0();
    void thread_ap_block_state4_pp1_stage0_iter0_ignore_call0();
    void thread_ap_block_state5_pp1_stage0_iter1();
    void thread_ap_block_state5_pp1_stage0_iter1_ignore_call0();
    void thread_ap_block_state6_pp1_stage0_iter2();
    void thread_ap_block_state6_pp1_stage0_iter2_ignore_call0();
    void thread_ap_block_state7_pp1_stage0_iter3();
    void thread_ap_block_state7_pp1_stage0_iter3_ignore_call0();
    void thread_ap_block_state8_io();
    void thread_ap_block_state8_pp1_stage0_iter4();
    void thread_ap_block_state8_pp1_stage0_iter4_ignore_call0();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp1_stage0_iter5();
    void thread_ap_block_state9_pp1_stage0_iter5_ignore_call0();
    void thread_ap_condition_pp1_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_exitcond1_fu_1123_p2();
    void thread_exitcond_flatten8_fu_1087_p2();
    void thread_exitcond_flatten_fu_543_p2();
    void thread_exitcond_fu_555_p2();
    void thread_grp_convolve_fu_511_ap_ce();
    void thread_i_s_fu_569_p2();
    void thread_i_t_mid2_v_fu_575_p3();
    void thread_in_stream_V_0_ack_in();
    void thread_in_stream_V_0_ack_out();
    void thread_in_stream_V_0_data_out();
    void thread_in_stream_V_0_load_A();
    void thread_in_stream_V_0_load_B();
    void thread_in_stream_V_0_sel();
    void thread_in_stream_V_0_state_cmp_full();
    void thread_in_stream_V_0_vld_in();
    void thread_in_stream_V_0_vld_out();
    void thread_in_stream_V_TDATA_blk_n();
    void thread_in_stream_V_TREADY();
    void thread_indvar_flatten_next7_fu_1093_p2();
    void thread_indvar_flatten_next_fu_549_p2();
    void thread_j_1_fu_1063_p2();
    void thread_j_mid2_fu_561_p3();
    void thread_line_buf_0_0_2_fu_1055_p3();
    void thread_line_buf_0_0_6_fu_839_p3();
    void thread_line_buf_0_6_16_fu_1359_p3();
    void thread_line_buf_0_6_17_fu_1367_p3();
    void thread_line_buf_0_6_18_fu_1375_p3();
    void thread_line_buf_0_6_19_fu_1383_p3();
    void thread_line_buf_0_6_5_fu_1303_p3();
    void thread_line_buf_0_6_7_fu_1319_p3();
    void thread_line_buf_0_6_9_fu_1343_p3();
    void thread_line_buf_0_6_fu_1279_p3();
    void thread_line_buf_1_0_2_fu_895_p3();
    void thread_line_buf_1_0_6_fu_831_p3();
    void thread_line_buf_1_1_2_fu_887_p3();
    void thread_line_buf_1_1_6_fu_823_p3();
    void thread_line_buf_1_2_2_fu_879_p3();
    void thread_line_buf_1_2_6_fu_807_p3();
    void thread_line_buf_1_3_2_fu_871_p3();
    void thread_line_buf_1_3_6_fu_783_p3();
    void thread_line_buf_1_4_2_fu_863_p3();
    void thread_line_buf_1_4_6_fu_751_p3();
    void thread_line_buf_1_5_2_fu_855_p3();
    void thread_line_buf_1_5_6_fu_711_p3();
    void thread_line_buf_1_6_18_fu_1463_p3();
    void thread_line_buf_1_6_19_fu_1479_p3();
    void thread_line_buf_1_6_20_fu_1487_p3();
    void thread_line_buf_1_6_21_fu_1495_p3();
    void thread_line_buf_1_6_22_fu_1503_p3();
    void thread_line_buf_1_6_2_fu_847_p3();
    void thread_line_buf_1_6_6_fu_663_p3();
    void thread_line_buf_1_6_7_fu_1423_p3();
    void thread_line_buf_1_6_9_fu_1439_p3();
    void thread_line_buf_1_6_fu_1399_p3();
    void thread_newSel10_fu_1007_p3();
    void thread_newSel11_fu_1015_p3();
    void thread_newSel12_fu_1023_p3();
    void thread_newSel13_fu_1031_p3();
    void thread_newSel14_fu_1039_p3();
    void thread_newSel15_fu_1047_p3();
    void thread_newSel16_fu_1271_p3();
    void thread_newSel17_fu_1287_p3();
    void thread_newSel18_fu_1295_p3();
    void thread_newSel19_fu_1311_p3();
    void thread_newSel1_fu_935_p3();
    void thread_newSel20_fu_1327_p3();
    void thread_newSel21_fu_1335_p3();
    void thread_newSel22_fu_1351_p3();
    void thread_newSel23_fu_1391_p3();
    void thread_newSel24_fu_1407_p3();
    void thread_newSel25_fu_1415_p3();
    void thread_newSel26_fu_1431_p3();
    void thread_newSel27_fu_1447_p3();
    void thread_newSel28_fu_1455_p3();
    void thread_newSel29_fu_1471_p3();
    void thread_newSel2_fu_943_p3();
    void thread_newSel3_fu_951_p3();
    void thread_newSel4_fu_959_p3();
    void thread_newSel5_fu_967_p3();
    void thread_newSel6_fu_975_p3();
    void thread_newSel7_fu_983_p3();
    void thread_newSel8_fu_991_p3();
    void thread_newSel9_fu_999_p3();
    void thread_newSel_fu_921_p3();
    void thread_or_cond1_fu_909_p2();
    void thread_or_cond2_fu_915_p2();
    void thread_or_cond3_fu_929_p2();
    void thread_or_cond4_fu_1247_p2();
    void thread_or_cond5_fu_1253_p2();
    void thread_or_cond6_fu_1259_p2();
    void thread_or_cond7_fu_1265_p2();
    void thread_or_cond_4_fu_1517_p2();
    void thread_or_cond_fu_903_p2();
    void thread_out_stream_V_1_ack_in();
    void thread_out_stream_V_1_ack_out();
    void thread_out_stream_V_1_data_out();
    void thread_out_stream_V_1_load_A();
    void thread_out_stream_V_1_load_B();
    void thread_out_stream_V_1_sel();
    void thread_out_stream_V_1_state_cmp_full();
    void thread_out_stream_V_1_vld_in();
    void thread_out_stream_V_1_vld_out();
    void thread_out_stream_V_TDATA();
    void thread_out_stream_V_TDATA_blk_n();
    void thread_out_stream_V_TVALID();
    void thread_sel_tmp10_fu_657_p2();
    void thread_sel_tmp11_fu_671_p3();
    void thread_sel_tmp12_fu_679_p3();
    void thread_sel_tmp13_fu_687_p3();
    void thread_sel_tmp14_fu_695_p3();
    void thread_sel_tmp15_fu_703_p3();
    void thread_sel_tmp16_fu_719_p3();
    void thread_sel_tmp17_fu_727_p3();
    void thread_sel_tmp18_fu_735_p3();
    void thread_sel_tmp19_fu_743_p3();
    void thread_sel_tmp1_fu_593_p3();
    void thread_sel_tmp20_fu_759_p3();
    void thread_sel_tmp21_fu_767_p3();
    void thread_sel_tmp22_fu_775_p3();
    void thread_sel_tmp23_fu_791_p3();
    void thread_sel_tmp24_fu_799_p3();
    void thread_sel_tmp25_fu_815_p3();
    void thread_sel_tmp26_fu_1211_p2();
    void thread_sel_tmp27_fu_1217_p2();
    void thread_sel_tmp28_fu_1223_p2();
    void thread_sel_tmp29_fu_1229_p2();
    void thread_sel_tmp2_fu_601_p2();
    void thread_sel_tmp30_fu_1235_p2();
    void thread_sel_tmp31_fu_1241_p2();
    void thread_sel_tmp3_fu_607_p3();
    void thread_sel_tmp4_fu_615_p2();
    void thread_sel_tmp5_fu_621_p3();
    void thread_sel_tmp6_fu_629_p2();
    void thread_sel_tmp7_fu_635_p3();
    void thread_sel_tmp8_fu_643_p2();
    void thread_sel_tmp9_fu_649_p3();
    void thread_sel_tmp_fu_587_p2();
    void thread_tmp_1_mid1_fu_1143_p2();
    void thread_tmp_1_mid2_fu_1155_p3();
    void thread_tmp_7_fu_1511_p2();
    void thread_tmp_fu_583_p1();
    void thread_tmp_s_fu_1149_p2();
    void thread_x_assign_mid2_fu_1129_p3();
    void thread_x_fu_1538_p2();
    void thread_y_assign_mid2_fu_1163_p3();
    void thread_y_fu_1137_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
