#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 29 16:31:03 2022
# Process ID: 13758
# Current directory: /home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/crazyFunction/xsim_script.tcl}
# Log file: /home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/xsim.log
# Journal file: /home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/xsim.jou
# Running On: pedro-ThinkPad-T410s, OS: Linux, CPU Frequency: 1337.929 MHz, CPU Physical cores: 2, Host memory: 8130 MB
#-----------------------------------------------------------
source xsim.dir/crazyFunction/xsim_script.tcl
# xsim {crazyFunction} -autoloadwcfg -tclbatch {crazyFunction.tcl}
Time resolution is 1 ps
source crazyFunction.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845 ns  Iteration: 11  Process: /apatb_crazyFunction_top/AESL_inst_crazyFunction/fadd_32ns_32ns_32_5_full_dsp_1_U22/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "2045000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2105 ns : File "/home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/crazyFunction.autotb.v" Line 399
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 29 16:31:10 2022...
