#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 16 13:04:00 2025
# Process ID: 5808
# Current directory: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent924 F:\Git_Hub\IC_Design_pro\AXIS_DATA_FIFO_IP\tmp_edit_project.xpr
# Log file: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/vivado.log
# Journal file: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.xpr
INFO: [Project 1-313] Project file moved from 'f:/asic_ic_design/async_fifo_ip' since last save.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/component.xml'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/component.xml' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc' instead.
WARNING: [Project 1-312] File not found as 'F:/Git_Hub/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv'; using path 'f:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 816.457 ; gain = 125.578
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <AXI_DATA_FIFO> not found while processing module instance <DUT> [F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-3
Top: AXIS_DATA_FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 928.348 ; gain = 93.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXIS_DATA_FIFO' [f:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_top' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_mem' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_mem' (1#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_rl' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_rl' (2#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_wl' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'G2B' [f:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv:1]
	Parameter BIT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'G2B' (3#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wl' (4#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bit_sync' [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter NUM_STG bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:13]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'bit_sync' (5#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_top' (6#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_DATA_FIFO' (7#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 970.098 ; gain = 135.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 970.098 ; gain = 135.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 970.098 ; gain = 135.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc]
Finished Parsing XDC File [f:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1346.562 ; gain = 511.699
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1346.562 ; gain = 511.699
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <AXI_DATA_FIFO> not found while processing module instance <DUT> [F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" Line 1. Module AXIS_DATA_FIFO(FIFO_DEPTH=256,FIFO_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" Line 1. Module fifo_top(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" Line 1. Module fifo_mem(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" Line 1. Module fifo_rl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" Line 1. Module fifo_wl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" Line 1. Module G2B(BIT_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_rl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.G2B(BIT_WIDTH=9)
Compiling module xil_defaultlib.fifo_wl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.bit_sync(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_top(FIFO_DEPTH=256)
Compiling module xil_defaultlib.AXIS_DATA_FIFO(FIFO_DEPTH=256,FI...
Compiling module xil_defaultlib.data_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_fifo_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim/xsim.dir/data_fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 16 13:07:35 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.039 ; gain = 1.105
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_fifo_tb_behav -key {Behavioral:sim_1:Functional:data_fifo_tb} -tclbatch {data_fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source data_fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1365.957 ; gain = 14.023
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" Line 1. Module AXIS_DATA_FIFO(FIFO_DEPTH=256,FIFO_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" Line 1. Module fifo_top(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" Line 1. Module fifo_mem(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" Line 1. Module fifo_rl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" Line 1. Module fifo_wl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" Line 1. Module G2B(BIT_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_rl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.G2B(BIT_WIDTH=9)
Compiling module xil_defaultlib.fifo_wl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.bit_sync(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_top(FIFO_DEPTH=256)
Compiling module xil_defaultlib.AXIS_DATA_FIFO(FIFO_DEPTH=256,FI...
Compiling module xil_defaultlib.data_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1380.941 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" Line 1. Module AXIS_DATA_FIFO(FIFO_DEPTH=256,FIFO_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" Line 1. Module fifo_top(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" Line 1. Module fifo_mem(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" Line 1. Module fifo_rl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" Line 1. Module fifo_wl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" Line 1. Module G2B(BIT_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_rl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.G2B(BIT_WIDTH=9)
Compiling module xil_defaultlib.fifo_wl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.bit_sync(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_top(FIFO_DEPTH=256)
Compiling module xil_defaultlib.AXIS_DATA_FIFO(FIFO_DEPTH=256,FI...
Compiling module xil_defaultlib.data_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.586 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G2B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_DATA_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/ASIC_IC_Design/Async_fifo_ip/src/data_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ff52dc9a9be34400bdddbc4b1d72fc6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_fifo_tb_behav xil_defaultlib.data_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv" Line 1. Module AXIS_DATA_FIFO(FIFO_DEPTH=256,FIFO_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv" Line 1. Module fifo_top(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv" Line 1. Module fifo_mem(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv" Line 1. Module fifo_rl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv" Line 1. Module fifo_wl(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv" Line 1. Module G2B(BIT_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv" Line 1. Module bit_sync(FIFO_DEPTH=256) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_rl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.G2B(BIT_WIDTH=9)
Compiling module xil_defaultlib.fifo_wl(FIFO_DEPTH=256)
Compiling module xil_defaultlib.bit_sync(FIFO_DEPTH=256)
Compiling module xil_defaultlib.fifo_top(FIFO_DEPTH=256)
Compiling module xil_defaultlib.AXIS_DATA_FIFO(FIFO_DEPTH=256,FI...
Compiling module xil_defaultlib.data_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.223 ; gain = 5.637
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/data_fifo_tb/DUT/FIFO/FIFO_RD_LOGIC}} 
save_wave_config {F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg
set_property xsim.view F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXIS_DATA_FIFO' [f:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_top' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_mem' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_mem' (1#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifi_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_rl' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_rl' (2#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_rl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_wl' [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'G2B' [f:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv:1]
	Parameter BIT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'G2B' (3#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/G2B.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wl' (4#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_wl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bit_sync' [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:1]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter NUM_STG bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:13]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'bit_sync' (5#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/bit_sync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_top' (6#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/fifo_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_DATA_FIFO' (7#1) [f:/ASIC_IC_Design/Async_fifo_ip/src/axis_data_fifo.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1425.637 ; gain = 28.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1425.637 ; gain = 28.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1425.637 ; gain = 28.770
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc]
Finished Parsing XDC File [f:/ASIC_IC_Design/Async_fifo_ip/src/comst_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.664 ; gain = 42.797
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 17:14:49 2025...
