\hypertarget{union__hw__sim__clkdiv2}{}\section{\+\_\+hw\+\_\+sim\+\_\+clkdiv2 Union Reference}
\label{union__hw__sim__clkdiv2}\index{\+\_\+hw\+\_\+sim\+\_\+clkdiv2@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V2 -\/ System Clock Divider Register 2 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields}{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__clkdiv2_ab6e837f80e9ade91d1017427871bf2d3}{}\label{union__hw__sim__clkdiv2_ab6e837f80e9ade91d1017427871bf2d3}

\item 
struct \hyperlink{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields}{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__clkdiv2_a7f4a77134b526410f12246ce3851929c}{}\label{union__hw__sim__clkdiv2_a7f4a77134b526410f12246ce3851929c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V2 -\/ System Clock Divider Register 2 (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
