; ModuleID = 'gen/gpu/config/gpu_driver_bug_list_autogen.cc'
source_filename = "gen/gpu/config/gpu_driver_bug_list_autogen.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

%"struct.gpu::GpuControlList::GLStrings" = type { i8*, i8*, i8*, i8* }
%"struct.gpu::GpuControlList::More" = type { i32, %"struct.gpu::GpuControlList::Version", %"struct.gpu::GpuControlList::Version", i8, i32, %"struct.gpu::GpuControlList::Version", %"struct.gpu::GpuControlList::Version", i32, i32, i32 }
%"struct.gpu::GpuControlList::Version" = type { i32, i32, i32, i8*, i8* }
%"struct.gpu::GpuControlList::Conditions" = type { i32, %"struct.gpu::GpuControlList::Version", i32, i64, %"struct.gpu::GpuControlList::Device"*, i32, i32, %"struct.gpu::GpuControlList::DriverInfo"*, %"struct.gpu::GpuControlList::GLStrings"*, %"struct.gpu::GpuControlList::MachineModelInfo"*, i64, i32*, %"struct.gpu::GpuControlList::Version", %"struct.gpu::GpuControlList::More"* }
%"struct.gpu::GpuControlList::Device" = type { i32, i32 }
%"struct.gpu::GpuControlList::DriverInfo" = type { i8*, %"struct.gpu::GpuControlList::Version" }
%"struct.gpu::GpuControlList::MachineModelInfo" = type { i64, i8**, %"struct.gpu::GpuControlList::Version" }
%"struct.gpu::GpuControlList::Entry" = type { i32, i8*, i64, i32*, i64, i8**, i64, i8**, i64, i32*, %"struct.gpu::GpuControlList::Conditions", i64, %"struct.gpu::GpuControlList::Conditions"* }

@.str = private unnamed_addr constant [108 x i8] c"Disable depth textures on older Adreno 2xx Qualcomm GPUs (legacy blocklist entry, original problem unclear)\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry19E = internal constant [1 x i32] [i32 29], align 4
@_ZN3gpuL29kDisabledExtensionsForEntry19E = internal constant [1 x i8*] [i8* getelementptr inbounds ([21 x i8], [21 x i8]* @.str.53, i32 0, i32 0)], align 8
@_ZN3gpuL28kCrBugsForWorkaroundsEntry19E = internal constant [2 x i32] [i32 682075, i32 1042214], align 4
@_ZN3gpuL31kGLStringsForWorkaroundsEntry19E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* null, i8* getelementptr inbounds ([18 x i8], [18 x i8]* @.str.54, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL25kMoreForEntry19_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.1 = private unnamed_addr constant [63 x i8] c"The Mali-3xx/4xx/Txxx driver does not guarantee flush ordering\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry31E = internal constant [1 x i32] [i32 131], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry31E = internal constant [6 x i32] [i32 154715, i32 10068, i32 269829, i32 294779, i32 285292, i32 1018528], align 16
@_ZN3gpuL31kGLStringsForWorkaroundsEntry31E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str.55, i32 0, i32 0), i8* getelementptr inbounds ([13 x i8], [13 x i8]* @.str.56, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL25kMoreForEntry31_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.2 = private unnamed_addr constant [83 x i8] c"Share group-related crashes and poor context switching perf on Imagination drivers\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry33E = internal constant [1 x i32] [i32 131], align 4
@_ZN3gpuL31kGLStringsForWorkaroundsEntry33E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str.57, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL25kMoreForEntry33_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.3 = private unnamed_addr constant [61 x i8] c"Program link fails in NVIDIA Linux if gl_Position is not set\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry37E = internal constant [1 x i32] [i32 82], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry37E = internal constant [1 x i32] [i32 286468], align 4
@_ZN3gpuL31kGLStringsForWorkaroundsEntry37E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL25kMoreForEntry37_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.4 = private unnamed_addr constant [57 x i8] c"Clear uniforms before first program use on all platforms\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry54E = internal constant [1 x i32] [i32 9], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry54E = internal constant [2 x i32] [i32 124764, i32 349137], align 4
@_ZN3gpuL25kMoreForEntry54_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@_ZN3gpuL21kExceptionsForEntry54E = internal constant [1 x %"struct.gpu::GpuControlList::Conditions"] [%"struct.gpu::GpuControlList::Conditions" { i32 1, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL35kMoreForEntry54_619971032Exception0E }], align 16
@.str.5 = private unnamed_addr constant [69 x i8] c"Mesa drivers in Linux handle varyings without static use incorrectly\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry55E = internal constant [1 x i32] [i32 10], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry55E = internal constant [1 x i32] [i32 333885], align 4
@_ZN3gpuL32kDriverInfoForWorkaroundsEntry55E = internal constant %"struct.gpu::GpuControlList::DriverInfo" { i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.59, i32 0, i32 0), %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null } }, align 8
@_ZN3gpuL25kMoreForEntry55_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.6 = private unnamed_addr constant [42 x i8] c"Multisampling is buggy in Intel IvyBridge\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry59E = internal constant [1 x i32] [i32 24], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry59E = internal constant [1 x i32] [i32 116370], align 4
@_ZN3gpuL29kDevicesForWorkaroundsEntry59E = internal constant [5 x %"struct.gpu::GpuControlList::Device"] [%"struct.gpu::GpuControlList::Device" { i32 338, i32 0 }, %"struct.gpu::GpuControlList::Device" { i32 342, i32 0 }, %"struct.gpu::GpuControlList::Device" { i32 346, i32 0 }, %"struct.gpu::GpuControlList::Device" { i32 354, i32 0 }, %"struct.gpu::GpuControlList::Device" { i32 358, i32 0 }], align 16
@_ZN3gpuL25kMoreForEntry59_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.7 = private unnamed_addr constant [83 x i8] c"Linux AMD drivers incorrectly return initial value of 1 for TEXTURE_MAX_ANISOTROPY\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry64E = internal constant [1 x i32] [i32 84], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry64E = internal constant [1 x i32] [i32 348237], align 4
@_ZN3gpuL25kMoreForEntry64_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.8 = private unnamed_addr constant [75 x i8] c"Linux NVIDIA drivers don't have the correct defaults for vertex attributes\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry65E = internal constant [1 x i32] [i32 86], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry65E = internal constant [1 x i32] [i32 351528], align 4
@_ZN3gpuL31kGLStringsForWorkaroundsEntry65E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL25kMoreForEntry65_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.9 = private unnamed_addr constant [66 x i8] c"Disable partial swaps on Mesa drivers (detected with GL_RENDERER)\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry68E = internal constant [1 x i32] [i32 48], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry68E = internal constant [1 x i32] [i32 339493], align 4
@_ZN3gpuL31kGLStringsForWorkaroundsEntry68E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* null, i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.60, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL25kMoreForEntry68_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.10 = private unnamed_addr constant [51 x i8] c"Linux AMD drivers handle struct scopes incorrectly\00", align 1
@_ZN3gpuL33kFeatureListForWorkaroundsEntry90E = internal constant [1 x i32] [i32 100], align 4
@_ZN3gpuL28kCrBugsForWorkaroundsEntry90E = internal constant [1 x i32] [i32 403957], align 4
@_ZN3gpuL25kMoreForEntry90_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.11 = private unnamed_addr constant [49 x i8] c"Mali-4xx on Linux does not support GL_RGB format\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry108E = internal constant [1 x i32] [i32 40], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry108E = internal constant [1 x i32] [i32 449150], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry108E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str.55, i32 0, i32 0), i8* getelementptr inbounds ([11 x i8], [11 x i8]* @.str.61, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry108_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.12 = private unnamed_addr constant [49 x i8] c"MakeCurrent is slow on Linux with NVIDIA drivers\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry109E = internal constant [1 x i32] [i32 131], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry109E = internal constant [2 x i32] [i32 449150, i32 514510], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry109E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry109_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.13 = private unnamed_addr constant [51 x i8] c"Discard Framebuffer breaks WebGL on Mali-4xx Linux\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry111E = internal constant [1 x i32] [i32 33], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry111E = internal constant [1 x i32] [i32 485814], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry111E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str.55, i32 0, i32 0), i8* getelementptr inbounds ([11 x i8], [11 x i8]* @.str.61, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry111_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.14 = private unnamed_addr constant [126 x i8] c"NVIDIA drivers before 346 lack features in NV_path_rendering and related extensions to implement driver level path rendering.\00", align 1
@_ZN3gpuL30kDisabledExtensionsForEntry123E = internal constant [1 x i8*] [i8* getelementptr inbounds ([21 x i8], [21 x i8]* @.str.62, i32 0, i32 0)], align 8
@_ZN3gpuL29kCrBugsForWorkaroundsEntry123E = internal constant [1 x i32] [i32 344330], align 4
@_ZN3gpuL33kDriverInfoForWorkaroundsEntry123E = internal constant %"struct.gpu::GpuControlList::DriverInfo" { i8* null, %"struct.gpu::GpuControlList::Version" { i32 2, i32 0, i32 0, i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str.63, i32 0, i32 0), i8* null } }, align 8
@_ZN3gpuL26kMoreForEntry123_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.15 = private unnamed_addr constant [70 x i8] c"Linux ATI drivers crash on binding incomplete cube map texture to FBO\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry128E = internal constant [1 x i32] [i32 70], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry128E = internal constant [1 x i32] [i32 518889], align 4
@_ZN3gpuL26kMoreForEntry128_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.16 = private unnamed_addr constant [59 x i8] c"NVIDIA fails glReadPixels from incomplete cube map texture\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry130E = internal constant [1 x i32] [i32 69], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry130E = internal constant [1 x i32] [i32 518889], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry130E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry130_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.17 = private unnamed_addr constant [78 x i8] c"Linux Mesa drivers crash on glTexSubImage2D() to texture storage bound to FBO\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry131E = internal constant [1 x i32] [i32 53], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry131E = internal constant [1 x i32] [i32 521904], align 4
@_ZN3gpuL33kDriverInfoForWorkaroundsEntry131E = internal constant %"struct.gpu::GpuControlList::DriverInfo" { i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.59, i32 0, i32 0), %"struct.gpu::GpuControlList::Version" { i32 2, i32 0, i32 0, i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.64, i32 0, i32 0), i8* null } }, align 8
@_ZN3gpuL26kMoreForEntry131_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.18 = private unnamed_addr constant [71 x i8] c"On Intel GPUs MSAA performance is not acceptable for GPU rasterization\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry132E = internal constant [1 x i32] [i32 94], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry132E = internal constant [1 x i32] [i32 527565], align 4
@_ZN3gpuL26kMoreForEntry132_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.19 = private unnamed_addr constant [90 x i8] c"Mesa drivers wrongly report supporting GL_EXT_texture_rg with GLES 2.0 prior version 11.1\00", align 1
@_ZN3gpuL30kDisabledExtensionsForEntry139E = internal constant [1 x i8*] [i8* getelementptr inbounds ([18 x i8], [18 x i8]* @.str.65, i32 0, i32 0)], align 8
@_ZN3gpuL29kCrBugsForWorkaroundsEntry139E = internal constant [1 x i32] [i32 545904], align 4
@_ZN3gpuL33kDriverInfoForWorkaroundsEntry139E = internal constant %"struct.gpu::GpuControlList::DriverInfo" { i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.59, i32 0, i32 0), %"struct.gpu::GpuControlList::Version" { i32 2, i32 0, i32 0, i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.66, i32 0, i32 0), i8* null } }, align 8
@_ZN3gpuL26kMoreForEntry139_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 1, %"struct.gpu::GpuControlList::Version" { i32 2, i32 0, i32 0, i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str.67, i32 0, i32 0), i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.20 = private unnamed_addr constant [56 x i8] c"Pack parameters work incorrectly with pack buffer bound\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry142E = internal constant [1 x i32] [i32 97], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry142E = internal constant [1 x i32] [i32 563714], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry142E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry142_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.21 = private unnamed_addr constant [53 x i8] c"Alignment works incorrectly with unpack buffer bound\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry150E = internal constant [1 x i32] [i32 120], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry150E = internal constant [1 x i32] [i32 563714], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry150E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry150_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.22 = private unnamed_addr constant [74 x i8] c"Vivante GC1000 with EXT_multisampled_render_to_texture fails glReadPixels\00", align 1
@_ZN3gpuL30kDisabledExtensionsForEntry153E = internal constant [1 x i8*] [i8* getelementptr inbounds ([38 x i8], [38 x i8]* @.str.68, i32 0, i32 0)], align 8
@_ZN3gpuL29kCrBugsForWorkaroundsEntry153E = internal constant [1 x i32] [i32 594016], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry153E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([20 x i8], [20 x i8]* @.str.69, i32 0, i32 0), i8* getelementptr inbounds ([15 x i8], [15 x i8]* @.str.70, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry153_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.23 = private unnamed_addr constant [58 x i8] c"Framebuffer discarding can hurt performance on non-tilers\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry159E = internal constant [1 x i32] [i32 33], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry159E = internal constant [1 x i32] [i32 570897], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry159E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry159_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.24 = private unnamed_addr constant [74 x i8] c"Framebuffer discarding not useful on NVIDIA Kepler architecture and later\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry160E = internal constant [1 x i32] [i32 33], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry160E = internal constant [1 x i32] [i32 601753], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry160E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry160_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 1, %"struct.gpu::GpuControlList::Version" { i32 5, i32 0, i32 0, i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str.67, i32 0, i32 0), i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.25 = private unnamed_addr constant [79 x i8] c"Unpacking overlapping rows from unpack buffers is unstable on NVIDIA GL driver\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry165E = internal constant [1 x i32] [i32 122], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry165E = internal constant [1 x i32] [i32 596774], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry165E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry165_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.26 = private unnamed_addr constant [59 x i8] c"VirtualBox driver doesn't correctly support partial swaps.\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry168E = internal constant [1 x i32] [i32 48], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry168E = internal constant [1 x i32] [i32 613722], align 4
@_ZN3gpuL26kMoreForEntry168_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.27 = private unnamed_addr constant [65 x i8] c"Disable partial swaps on Mesa drivers (detected with GL_VERSION)\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry190E = internal constant [1 x i32] [i32 48], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry190E = internal constant [1 x i32] [i32 339493], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry190E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* null, i8* null, i8* null, i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.60, i32 0, i32 0) }, align 8
@_ZN3gpuL26kMoreForEntry190_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.28 = private unnamed_addr constant [85 x i8] c"Decode and encode before generateMipmap for srgb format textures on os except macosx\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry192E = internal constant [1 x i32] [i32 11], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry192E = internal constant [1 x i32] [i32 634519], align 4
@_ZN3gpuL26kMoreForEntry192_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 2, i32 0, i32 0, i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str.71, i32 0, i32 0), i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@_ZN3gpuL22kExceptionsForEntry192E = internal constant [1 x %"struct.gpu::GpuControlList::Conditions"] [%"struct.gpu::GpuControlList::Conditions" { i32 1, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL36kMoreForEntry192_619971032Exception0E }], align 16
@.str.29 = private unnamed_addr constant [76 x i8] c"adjust src/dst region if blitting pixels outside framebuffer on Linux Intel\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry198E = internal constant [1 x i32] [i32 1], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry198E = internal constant [1 x i32] [i32 664740], align 4
@_ZN3gpuL26kMoreForEntry198_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.30 = private unnamed_addr constant [74 x i8] c"adjust src/dst region if blitting pixels outside framebuffer on Linux AMD\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry199E = internal constant [1 x i32] [i32 1], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry199E = internal constant [1 x i32] [i32 664740], align 4
@_ZN3gpuL26kMoreForEntry199_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.31 = private unnamed_addr constant [76 x i8] c"Mesa driver GL 3.3 requires invariant and centroid to match between shaders\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry203E = internal constant [1 x i32] [i32 103], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry203E = internal constant [2 x i32] [i32 639760, i32 641129], align 4
@_ZN3gpuL33kDriverInfoForWorkaroundsEntry203E = internal constant %"struct.gpu::GpuControlList::DriverInfo" { i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.59, i32 0, i32 0), %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null } }, align 8
@_ZN3gpuL26kMoreForEntry203_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 1, i32 0, i32 0, i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str.72, i32 0, i32 0), i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.32 = private unnamed_addr constant [65 x i8] c"Disable KHR_blend_equation_advanced until cc shaders are updated\00", align 1
@_ZN3gpuL30kDisabledExtensionsForEntry206E = internal constant [2 x i8*] [i8* getelementptr inbounds ([31 x i8], [31 x i8]* @.str.73, i32 0, i32 0), i8* getelementptr inbounds ([40 x i8], [40 x i8]* @.str.74, i32 0, i32 0)], align 16
@_ZN3gpuL29kCrBugsForWorkaroundsEntry206E = internal constant [1 x i32] [i32 661715], align 4
@_ZN3gpuL26kMoreForEntry206_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.33 = private unnamed_addr constant [90 x i8] c"Decode and Encode before generateMipmap for srgb format textures on Linux Mesa ANGLE path\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry208E = internal constant [1 x i32] [i32 11], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry208E = internal constant [1 x i32] [i32 634519], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry208E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* null, i8* getelementptr inbounds ([8 x i8], [8 x i8]* @.str.75, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry208_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.34 = private unnamed_addr constant [78 x i8] c"Decode and Encode before generateMipmap for srgb format textures on Linux AMD\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry210E = internal constant [1 x i32] [i32 11], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry210E = internal constant [1 x i32] [i32 634519], align 4
@_ZN3gpuL26kMoreForEntry210_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.35 = private unnamed_addr constant [54 x i8] c"The Mali-Gxx driver does not guarantee flush ordering\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry213E = internal constant [1 x i32] [i32 131], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry213E = internal constant [1 x i32] [i32 678508], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry213E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str.55, i32 0, i32 0), i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.76, i32 0, i32 0), i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry213_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.36 = private unnamed_addr constant [49 x i8] c"Fake no-op GPU driver bug workaround for testing\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry215E = internal constant [1 x i32] [i32 127], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry215E = internal constant [1 x i32] [i32 682912], align 4
@_ZN3gpuL26kMoreForEntry215_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 1, i32 2 }, align 8
@.str.37 = private unnamed_addr constant [55 x i8] c"Software to Accelerated canvas update breaks Linux AMD\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry222E = internal constant [1 x i32] [i32 52], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry222E = internal constant [1 x i32] [i32 710029], align 4
@_ZN3gpuL26kMoreForEntry222_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.38 = private unnamed_addr constant [61 x i8] c"Force integer or srgb cube map texture complete on Linux AMD\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry223E = internal constant [1 x i32] [i32 75], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry223E = internal constant [1 x i32] [i32 712117], align 4
@_ZN3gpuL26kMoreForEntry223_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.39 = private unnamed_addr constant [53 x i8] c"Fake entry for testing disabling of WebGL extensions\00", align 1
@_ZN3gpuL35kDisabledWebGLExtensionsForEntry257E = internal constant [1 x i8*] [i8* getelementptr inbounds ([19 x i8], [19 x i8]* @.str.77, i32 0, i32 0)], align 8
@_ZN3gpuL29kCrBugsForWorkaroundsEntry257E = internal constant [1 x i32] [i32 808744], align 4
@_ZN3gpuL26kMoreForEntry257_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 2, i32 2 }, align 8
@.str.40 = private unnamed_addr constant [65 x i8] c"Crash in glQueryCounter() and glBeginQuery() with VMware driver \00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry265E = internal constant [1 x i32] [i32 54], align 4
@_ZN3gpuL30kDisabledExtensionsForEntry265E = internal constant [4 x i8*] [i8* getelementptr inbounds ([19 x i8], [19 x i8]* @.str.78, i32 0, i32 0), i8* getelementptr inbounds ([19 x i8], [19 x i8]* @.str.79, i32 0, i32 0), i8* getelementptr inbounds ([28 x i8], [28 x i8]* @.str.80, i32 0, i32 0), i8* getelementptr inbounds ([35 x i8], [35 x i8]* @.str.81, i32 0, i32 0)], align 16
@_ZN3gpuL29kCrBugsForWorkaroundsEntry265E = internal constant [1 x i32] [i32 811661], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry265E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.82, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry265_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.41 = private unnamed_addr constant [111 x i8] c"AMD Linux driver crashes when copyTexImage2D is called with PIXEL_UNPACK_BUFFER set to an uninitialized buffer\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry270E = internal constant [1 x i32] [i32 7], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry270E = internal constant [1 x i32] [i32 859998], align 4
@_ZN3gpuL26kMoreForEntry270_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.42 = private unnamed_addr constant [56 x i8] c"glTexStorage* are buggy when base mipmap level is not 0\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry274E = internal constant [1 x i32] [i32 105], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry274E = internal constant [1 x i32] [i32 877874], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry274E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str.58, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry274_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.43 = private unnamed_addr constant [61 x i8] c"Some drivers can't recover after OUT_OF_MEM and context lost\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry283E = internal constant [1 x i32] [i32 67], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry283E = internal constant [1 x i32] [i32 893177], align 4
@_ZN3gpuL26kMoreForEntry283_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.44 = private unnamed_addr constant [51 x i8] c"Context flush ordering doesn't seem to work on AMD\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry285E = internal constant [1 x i32] [i32 131], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry285E = internal constant [2 x i32] [i32 914976, i32 1000113], align 4
@_ZN3gpuL26kMoreForEntry285_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@_ZN3gpuL22kExceptionsForEntry285E = internal constant [1 x %"struct.gpu::GpuControlList::Conditions"] [%"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* @_ZN3gpuL43kDriverInfoForWorkaroundsEntry285Exception0E, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL36kMoreForEntry285_619971032Exception0E }], align 16
@.str.45 = private unnamed_addr constant [62 x i8] c"Fake entry for testing command buffer init failures on ES 2.0\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry289E = internal constant [1 x i32] [i32 38], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry289E = internal constant [1 x i32] [i32 923134], align 4
@_ZN3gpuL26kMoreForEntry289_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 3, i32 2 }, align 8
@.str.46 = private unnamed_addr constant [77 x i8] c"adjust src/dst region if blitting pixels outside framebuffer on Linux NVIDIA\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry291E = internal constant [1 x i32] [i32 1], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry291E = internal constant [1 x i32] [i32 830046], align 4
@_ZN3gpuL26kMoreForEntry291_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.47 = private unnamed_addr constant [93 x i8] c"Avoid waiting on a egl fence before swapping buffers and rely on implicit sync on Intel GPUs\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry295E = internal constant [1 x i32] [i32 101], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry295E = internal constant [1 x i32] [i32 938286], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry295E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([8 x i8], [8 x i8]* @.str.84, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry295_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.48 = private unnamed_addr constant [96 x i8] c"Avoid waiting on a egl fence before swapping buffers and rely on implicit sync on Broadcom GPUs\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry296E = internal constant [1 x i32] [i32 101], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry296E = internal constant [1 x i32] [i32 938286], align 4
@_ZN3gpuL32kGLStringsForWorkaroundsEntry296E = internal constant %"struct.gpu::GpuControlList::GLStrings" { i8* getelementptr inbounds ([11 x i8], [11 x i8]* @.str.85, i32 0, i32 0), i8* null, i8* null, i8* null }, align 8
@_ZN3gpuL26kMoreForEntry296_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.49 = private unnamed_addr constant [53 x i8] c"Mesa hangs the system when allocating large textures\00", align 1
@_ZN3gpuL34kFeatureListForWorkaroundsEntry301E = internal constant [2 x i32] [i32 88, i32 93], align 4
@_ZN3gpuL29kCrBugsForWorkaroundsEntry301E = internal constant [1 x i32] [i32 927470], align 4
@.str.50 = private unnamed_addr constant [4 x i8] c"5.0\00", align 1
@_ZN3gpuL26kMoreForEntry301_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.51 = private unnamed_addr constant [50 x i8] c"Disable GL_MESA_framebuffer_flip_y for desktop GL\00", align 1
@_ZN3gpuL30kDisabledExtensionsForEntry315E = internal constant [1 x i8*] [i8* getelementptr inbounds ([27 x i8], [27 x i8]* @.str.86, i32 0, i32 0)], align 8
@_ZN3gpuL29kCrBugsForWorkaroundsEntry315E = internal constant [1 x i32] [i32 964010], align 4
@_ZN3gpuL26kMoreForEntry315_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.52 = private unnamed_addr constant [57 x i8] c"GL and Vulkan interop doesn't work with AMD GPU properly\00", align 1
@_ZN3gpuL30kDisabledExtensionsForEntry331E = internal constant [2 x i8*] [i8* getelementptr inbounds ([24 x i8], [24 x i8]* @.str.87, i32 0, i32 0), i8* getelementptr inbounds ([20 x i8], [20 x i8]* @.str.88, i32 0, i32 0)], align 16
@_ZN3gpuL29kCrBugsForWorkaroundsEntry331E = internal constant [1 x i32] [i32 1046462], align 4
@_ZN3gpuL33kDriverInfoForWorkaroundsEntry331E = internal constant %"struct.gpu::GpuControlList::DriverInfo" { i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.59, i32 0, i32 0), %"struct.gpu::GpuControlList::Version" { i32 2, i32 0, i32 0, i8* getelementptr inbounds ([7 x i8], [7 x i8]* @.str.89, i32 0, i32 0), i8* null } }, align 8
@_ZN3gpuL26kMoreForEntry331_619971032E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@_ZN3gpu24kGpuDriverBugListEntriesE = hidden local_unnamed_addr constant [52 x %"struct.gpu::GpuControlList::Entry"] [%"struct.gpu::GpuControlList::Entry" { i32 19, i8* getelementptr inbounds ([108 x i8], [108 x i8]* @.str, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry19E, i32 0, i32 0), i64 1, i8** getelementptr inbounds ([1 x i8*], [1 x i8*]* @_ZN3gpuL29kDisabledExtensionsForEntry19E, i32 0, i32 0), i64 0, i8** null, i64 2, i32* getelementptr inbounds ([2 x i32], [2 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry19E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL31kGLStringsForWorkaroundsEntry19E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry19_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 31, i8* getelementptr inbounds ([63 x i8], [63 x i8]* @.str.1, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry31E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 6, i32* getelementptr inbounds ([6 x i32], [6 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry31E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL31kGLStringsForWorkaroundsEntry31E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry31_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 33, i8* getelementptr inbounds ([83 x i8], [83 x i8]* @.str.2, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry33E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 0, i32* null, %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL31kGLStringsForWorkaroundsEntry33E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry33_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 37, i8* getelementptr inbounds ([61 x i8], [61 x i8]* @.str.3, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry37E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry37E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL31kGLStringsForWorkaroundsEntry37E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry37_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 54, i8* getelementptr inbounds ([57 x i8], [57 x i8]* @.str.4, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry54E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 2, i32* getelementptr inbounds ([2 x i32], [2 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry54E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry54_619971032E }, i64 1, %"struct.gpu::GpuControlList::Conditions"* getelementptr inbounds ([1 x %"struct.gpu::GpuControlList::Conditions"], [1 x %"struct.gpu::GpuControlList::Conditions"]* @_ZN3gpuL21kExceptionsForEntry54E, i32 0, i32 0) }, %"struct.gpu::GpuControlList::Entry" { i32 55, i8* getelementptr inbounds ([69 x i8], [69 x i8]* @.str.5, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry55E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry55E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* @_ZN3gpuL32kDriverInfoForWorkaroundsEntry55E, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry55_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 59, i8* getelementptr inbounds ([42 x i8], [42 x i8]* @.str.6, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry59E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry59E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 32902, i64 5, %"struct.gpu::GpuControlList::Device"* getelementptr inbounds ([5 x %"struct.gpu::GpuControlList::Device"], [5 x %"struct.gpu::GpuControlList::Device"]* @_ZN3gpuL29kDevicesForWorkaroundsEntry59E, i32 0, i32 0), i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry59_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 64, i8* getelementptr inbounds ([83 x i8], [83 x i8]* @.str.7, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry64E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry64E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry64_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 65, i8* getelementptr inbounds ([75 x i8], [75 x i8]* @.str.8, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry65E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry65E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL31kGLStringsForWorkaroundsEntry65E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry65_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 68, i8* getelementptr inbounds ([66 x i8], [66 x i8]* @.str.9, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry68E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry68E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL31kGLStringsForWorkaroundsEntry68E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry68_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 90, i8* getelementptr inbounds ([51 x i8], [51 x i8]* @.str.10, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL33kFeatureListForWorkaroundsEntry90E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL28kCrBugsForWorkaroundsEntry90E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL25kMoreForEntry90_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 108, i8* getelementptr inbounds ([49 x i8], [49 x i8]* @.str.11, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry108E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry108E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry108E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry108_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 109, i8* getelementptr inbounds ([49 x i8], [49 x i8]* @.str.12, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry109E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 2, i32* getelementptr inbounds ([2 x i32], [2 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry109E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry109E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry109_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 111, i8* getelementptr inbounds ([51 x i8], [51 x i8]* @.str.13, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry111E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry111E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry111E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry111_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 123, i8* getelementptr inbounds ([126 x i8], [126 x i8]* @.str.14, i32 0, i32 0), i64 0, i32* null, i64 1, i8** getelementptr inbounds ([1 x i8*], [1 x i8*]* @_ZN3gpuL30kDisabledExtensionsForEntry123E, i32 0, i32 0), i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry123E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* @_ZN3gpuL33kDriverInfoForWorkaroundsEntry123E, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry123_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 128, i8* getelementptr inbounds ([70 x i8], [70 x i8]* @.str.15, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry128E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry128E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry128_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 130, i8* getelementptr inbounds ([59 x i8], [59 x i8]* @.str.16, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry130E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry130E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry130E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry130_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 131, i8* getelementptr inbounds ([78 x i8], [78 x i8]* @.str.17, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry131E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry131E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* @_ZN3gpuL33kDriverInfoForWorkaroundsEntry131E, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry131_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 132, i8* getelementptr inbounds ([71 x i8], [71 x i8]* @.str.18, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry132E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry132E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 32902, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 2, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry132_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 139, i8* getelementptr inbounds ([90 x i8], [90 x i8]* @.str.19, i32 0, i32 0), i64 0, i32* null, i64 1, i8** getelementptr inbounds ([1 x i8*], [1 x i8*]* @_ZN3gpuL30kDisabledExtensionsForEntry139E, i32 0, i32 0), i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry139E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* @_ZN3gpuL33kDriverInfoForWorkaroundsEntry139E, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry139_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 142, i8* getelementptr inbounds ([56 x i8], [56 x i8]* @.str.20, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry142E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry142E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry142E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry142_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 150, i8* getelementptr inbounds ([53 x i8], [53 x i8]* @.str.21, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry150E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry150E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry150E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry150_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 153, i8* getelementptr inbounds ([74 x i8], [74 x i8]* @.str.22, i32 0, i32 0), i64 0, i32* null, i64 1, i8** getelementptr inbounds ([1 x i8*], [1 x i8*]* @_ZN3gpuL30kDisabledExtensionsForEntry153E, i32 0, i32 0), i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry153E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry153E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry153_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 159, i8* getelementptr inbounds ([58 x i8], [58 x i8]* @.str.23, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry159E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry159E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry159E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry159_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 160, i8* getelementptr inbounds ([74 x i8], [74 x i8]* @.str.24, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry160E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry160E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry160E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry160_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 165, i8* getelementptr inbounds ([79 x i8], [79 x i8]* @.str.25, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry165E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry165E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry165E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry165_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 168, i8* getelementptr inbounds ([59 x i8], [59 x i8]* @.str.26, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry168E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry168E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 33006, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry168_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 190, i8* getelementptr inbounds ([65 x i8], [65 x i8]* @.str.27, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry190E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry190E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry190E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry190_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 192, i8* getelementptr inbounds ([85 x i8], [85 x i8]* @.str.28, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry192E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry192E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry192_619971032E }, i64 1, %"struct.gpu::GpuControlList::Conditions"* getelementptr inbounds ([1 x %"struct.gpu::GpuControlList::Conditions"], [1 x %"struct.gpu::GpuControlList::Conditions"]* @_ZN3gpuL22kExceptionsForEntry192E, i32 0, i32 0) }, %"struct.gpu::GpuControlList::Entry" { i32 198, i8* getelementptr inbounds ([76 x i8], [76 x i8]* @.str.29, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry198E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry198E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 32902, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry198_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 199, i8* getelementptr inbounds ([74 x i8], [74 x i8]* @.str.30, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry199E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry199E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry199_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 203, i8* getelementptr inbounds ([76 x i8], [76 x i8]* @.str.31, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry203E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 2, i32* getelementptr inbounds ([2 x i32], [2 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry203E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* @_ZN3gpuL33kDriverInfoForWorkaroundsEntry203E, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry203_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 206, i8* getelementptr inbounds ([65 x i8], [65 x i8]* @.str.32, i32 0, i32 0), i64 0, i32* null, i64 2, i8** getelementptr inbounds ([2 x i8*], [2 x i8*]* @_ZN3gpuL30kDisabledExtensionsForEntry206E, i32 0, i32 0), i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry206E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry206_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 208, i8* getelementptr inbounds ([90 x i8], [90 x i8]* @.str.33, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry208E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry208E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 32902, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry208E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry208_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 210, i8* getelementptr inbounds ([78 x i8], [78 x i8]* @.str.34, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry210E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry210E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry210_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 213, i8* getelementptr inbounds ([54 x i8], [54 x i8]* @.str.35, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry213E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry213E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry213E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry213_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 215, i8* getelementptr inbounds ([49 x i8], [49 x i8]* @.str.36, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry215E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry215E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry215_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 222, i8* getelementptr inbounds ([55 x i8], [55 x i8]* @.str.37, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry222E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry222E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry222_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 223, i8* getelementptr inbounds ([61 x i8], [61 x i8]* @.str.38, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry223E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry223E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry223_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 257, i8* getelementptr inbounds ([53 x i8], [53 x i8]* @.str.39, i32 0, i32 0), i64 0, i32* null, i64 0, i8** null, i64 1, i8** getelementptr inbounds ([1 x i8*], [1 x i8*]* @_ZN3gpuL35kDisabledWebGLExtensionsForEntry257E, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry257E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry257_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 265, i8* getelementptr inbounds ([65 x i8], [65 x i8]* @.str.40, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry265E, i32 0, i32 0), i64 4, i8** getelementptr inbounds ([4 x i8*], [4 x i8*]* @_ZN3gpuL30kDisabledExtensionsForEntry265E, i32 0, i32 0), i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry265E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry265E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry265_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 270, i8* getelementptr inbounds ([111 x i8], [111 x i8]* @.str.41, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry270E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry270E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry270_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 274, i8* getelementptr inbounds ([56 x i8], [56 x i8]* @.str.42, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry274E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry274E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry274E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry274_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 283, i8* getelementptr inbounds ([61 x i8], [61 x i8]* @.str.43, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry283E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry283E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry283_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 285, i8* getelementptr inbounds ([51 x i8], [51 x i8]* @.str.44, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry285E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 2, i32* getelementptr inbounds ([2 x i32], [2 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry285E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry285_619971032E }, i64 1, %"struct.gpu::GpuControlList::Conditions"* getelementptr inbounds ([1 x %"struct.gpu::GpuControlList::Conditions"], [1 x %"struct.gpu::GpuControlList::Conditions"]* @_ZN3gpuL22kExceptionsForEntry285E, i32 0, i32 0) }, %"struct.gpu::GpuControlList::Entry" { i32 289, i8* getelementptr inbounds ([62 x i8], [62 x i8]* @.str.45, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry289E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry289E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry289_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 291, i8* getelementptr inbounds ([77 x i8], [77 x i8]* @.str.46, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry291E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry291E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4318, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry291_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 295, i8* getelementptr inbounds ([93 x i8], [93 x i8]* @.str.47, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry295E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry295E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry295E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry295_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 296, i8* getelementptr inbounds ([96 x i8], [96 x i8]* @.str.48, i32 0, i32 0), i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry296E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry296E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* @_ZN3gpuL32kGLStringsForWorkaroundsEntry296E, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry296_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 301, i8* getelementptr inbounds ([53 x i8], [53 x i8]* @.str.49, i32 0, i32 0), i64 2, i32* getelementptr inbounds ([2 x i32], [2 x i32]* @_ZN3gpuL34kFeatureListForWorkaroundsEntry301E, i32 0, i32 0), i64 0, i8** null, i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry301E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 2, i32 0, i32 0, i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str.50, i32 0, i32 0), i8* null }, i32 32902, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry301_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 315, i8* getelementptr inbounds ([50 x i8], [50 x i8]* @.str.51, i32 0, i32 0), i64 0, i32* null, i64 1, i8** getelementptr inbounds ([1 x i8*], [1 x i8*]* @_ZN3gpuL30kDisabledExtensionsForEntry315E, i32 0, i32 0), i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry315E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 6, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 0, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* null, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry315_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }, %"struct.gpu::GpuControlList::Entry" { i32 331, i8* getelementptr inbounds ([57 x i8], [57 x i8]* @.str.52, i32 0, i32 0), i64 0, i32* null, i64 2, i8** getelementptr inbounds ([2 x i8*], [2 x i8*]* @_ZN3gpuL30kDisabledExtensionsForEntry331E, i32 0, i32 0), i64 0, i8** null, i64 1, i32* getelementptr inbounds ([1 x i32], [1 x i32]* @_ZN3gpuL29kCrBugsForWorkaroundsEntry331E, i32 0, i32 0), %"struct.gpu::GpuControlList::Conditions" { i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 4098, i64 0, %"struct.gpu::GpuControlList::Device"* null, i32 4, i32 4, %"struct.gpu::GpuControlList::DriverInfo"* @_ZN3gpuL33kDriverInfoForWorkaroundsEntry331E, %"struct.gpu::GpuControlList::GLStrings"* null, %"struct.gpu::GpuControlList::MachineModelInfo"* null, i64 0, i32* null, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::More"* @_ZN3gpuL26kMoreForEntry331_619971032E }, i64 0, %"struct.gpu::GpuControlList::Conditions"* null }], align 16
@_ZN3gpu27kGpuDriverBugListEntryCountE = hidden local_unnamed_addr constant i64 52, align 8
@.str.53 = private unnamed_addr constant [21 x i8] c"GL_OES_depth_texture\00", align 1
@.str.54 = private unnamed_addr constant [18 x i8] c"Adreno \5C(TM\5C) 2.*\00", align 1
@.str.55 = private unnamed_addr constant [6 x i8] c"ARM.*\00", align 1
@.str.56 = private unnamed_addr constant [13 x i8] c"Mali-[T34].*\00", align 1
@.str.57 = private unnamed_addr constant [14 x i8] c"Imagination.*\00", align 1
@.str.58 = private unnamed_addr constant [9 x i8] c"NVIDIA.*\00", align 1
@_ZN3gpuL35kMoreForEntry54_619971032Exception0E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.59 = private unnamed_addr constant [5 x i8] c"Mesa\00", align 1
@.str.60 = private unnamed_addr constant [9 x i8] c".*Mesa.*\00", align 1
@.str.61 = private unnamed_addr constant [11 x i8] c".*Mali-4.*\00", align 1
@.str.62 = private unnamed_addr constant [21 x i8] c"GL_NV_path_rendering\00", align 1
@.str.63 = private unnamed_addr constant [4 x i8] c"346\00", align 1
@.str.64 = private unnamed_addr constant [5 x i8] c"10.6\00", align 1
@.str.65 = private unnamed_addr constant [18 x i8] c"GL_EXT_texture_rg\00", align 1
@.str.66 = private unnamed_addr constant [5 x i8] c"11.1\00", align 1
@.str.67 = private unnamed_addr constant [4 x i8] c"3.0\00", align 1
@.str.68 = private unnamed_addr constant [38 x i8] c"GL_EXT_multisampled_render_to_texture\00", align 1
@.str.69 = private unnamed_addr constant [20 x i8] c"Vivante Corporation\00", align 1
@.str.70 = private unnamed_addr constant [15 x i8] c"Vivante GC1000\00", align 1
@.str.71 = private unnamed_addr constant [4 x i8] c"4.4\00", align 1
@_ZN3gpuL36kMoreForEntry192_619971032Exception0E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.72 = private unnamed_addr constant [4 x i8] c"3.3\00", align 1
@.str.73 = private unnamed_addr constant [31 x i8] c"GL_KHR_blend_equation_advanced\00", align 1
@.str.74 = private unnamed_addr constant [40 x i8] c"GL_KHR_blend_equation_advanced_coherent\00", align 1
@.str.75 = private unnamed_addr constant [8 x i8] c"ANGLE.*\00", align 1
@.str.76 = private unnamed_addr constant [9 x i8] c"Mali-G.*\00", align 1
@.str.77 = private unnamed_addr constant [19 x i8] c"WEBGL_lose_context\00", align 1
@.str.78 = private unnamed_addr constant [19 x i8] c"GL_ARB_timer_query\00", align 1
@.str.79 = private unnamed_addr constant [19 x i8] c"GL_EXT_timer_query\00", align 1
@.str.80 = private unnamed_addr constant [28 x i8] c"GL_EXT_disjoint_timer_query\00", align 1
@.str.81 = private unnamed_addr constant [35 x i8] c"GL_EXT_disjoint_timer_query_webgl2\00", align 1
@.str.82 = private unnamed_addr constant [9 x i8] c"VMware.*\00", align 1
@_ZN3gpuL43kDriverInfoForWorkaroundsEntry285Exception0E = internal constant %"struct.gpu::GpuControlList::DriverInfo" { i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.59, i32 0, i32 0), %"struct.gpu::GpuControlList::Version" { i32 5, i32 0, i32 0, i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.83, i32 0, i32 0), i8* null } }, align 8
@_ZN3gpuL36kMoreForEntry285_619971032Exception0E = internal constant %"struct.gpu::GpuControlList::More" { i32 3, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i8 0, i32 0, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, %"struct.gpu::GpuControlList::Version" { i32 7, i32 0, i32 0, i8* null, i8* null }, i32 2, i32 0, i32 2 }, align 8
@.str.83 = private unnamed_addr constant [5 x i8] c"19.0\00", align 1
@.str.84 = private unnamed_addr constant [8 x i8] c"Intel.*\00", align 1
@.str.85 = private unnamed_addr constant [11 x i8] c"Broadcom.*\00", align 1
@.str.86 = private unnamed_addr constant [27 x i8] c"GL_MESA_framebuffer_flip_y\00", align 1
@.str.87 = private unnamed_addr constant [24 x i8] c"GL_EXT_memory_object_fd\00", align 1
@.str.88 = private unnamed_addr constant [20 x i8] c"GL_EXT_semaphore_fd\00", align 1
@.str.89 = private unnamed_addr constant [7 x i8] c"19.3.5\00", align 1

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
