{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762966854911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762966854911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 00:00:54 2025 " "Processing started: Thu Nov 13 00:00:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762966854911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966854911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_unit -c UART_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_unit -c UART_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966854911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762966855073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762966855073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_detect_done.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_detect_done.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_detect_done " "Found entity 1: UART_detect_done" {  } { { "../../Version1_UART/UART_detect_done.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_detect_done.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_unit " "Found entity 1: FPU_unit" {  } { { "../../../02_rlt/FPU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860314 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_4_to_1 " "Found entity 2: Mux_4_to_1" {  } { { "../../../02_rlt/FPU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_swap " "Found entity 1: EXP_swap" {  } { { "../../../02_rlt/EXP_swap.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_sub " "Found entity 1: EXP_sub" {  } { { "../../../02_rlt/EXP_sub.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_adjust " "Found entity 1: EXP_adjust" {  } { { "../../../02_rlt/EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../../../02_rlt/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../../../02_rlt/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_2bit " "Found entity 1: COMP_2bit" {  } { { "../../../02_rlt/COMP_2bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_28bit " "Found entity 1: COMP_28bit" {  } { { "../../../02_rlt/COMP_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../../../02_rlt/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../../02_rlt/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_28bit " "Found entity 1: CLA_28bit" {  } { { "../../../02_rlt/CLA_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_24bit " "Found entity 1: CLA_24bit" {  } { { "../../../02_rlt/CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SIGN_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SIGN_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_unit " "Found entity 1: SIGN_unit" {  } { { "../../../02_rlt/SIGN_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SIGN_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SHF_right_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SHF_right_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right_28bit " "Found entity 1: SHF_right_28bit" {  } { { "../../../02_rlt/SHF_right_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SHF_right_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SHF_left_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SHF_left_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left_28bit " "Found entity 1: SHF_left_28bit" {  } { { "../../../02_rlt/SHF_left_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/SHF_left_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/ROUNDING_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/ROUNDING_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROUNDING_unit " "Found entity 1: ROUNDING_unit" {  } { { "../../../02_rlt/ROUNDING_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/ROUNDING_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/RND_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/RND_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RND_add " "Found entity 1: RND_add" {  } { { "../../../02_rlt/RND_add.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/RND_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PSC_unit " "Found entity 1: PSC_unit" {  } { { "../../../02_rlt/PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/NORMALIZATION_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/NORMALIZATION_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NORMALIZATION_unit " "Found entity 1: NORMALIZATION_unit" {  } { { "../../../02_rlt/NORMALIZATION_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/NORMALIZATION_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_swap_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_swap_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_swap_2 " "Found entity 1: MAN_swap_2" {  } { { "../../../02_rlt/MAN_swap_2.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_swap_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_swap " "Found entity 1: MAN_swap" {  } { { "../../../02_rlt/MAN_swap.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_ALU " "Found entity 1: MAN_ALU" {  } { { "../../../02_rlt/MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../../02_rlt/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../../02_rlt/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_24bit " "Found entity 1: LOPD_24bit" {  } { { "../../../02_rlt/LOPD_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../../02_rlt/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_mem " "Found entity 1: UART_mem" {  } { { "../../Version1_UART/UART_mem.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../../Version1_UART/UART_Rx.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx_Data " "Found entity 1: UART_Rx_Data" {  } { { "../../Version1_UART/UART_Rx_Data.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SS_detect_edge " "Found entity 1: UART_SS_detect_edge" {  } { { "../../Version1_UART/UART_SS_detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SS_detect_start " "Found entity 1: UART_SS_detect_start" {  } { { "../../Version1_UART/UART_SS_detect_start.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_start.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "../../Version1_UART/UART_Tx.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx_Data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx_Data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Data " "Found entity 1: UART_Tx_Data" {  } { { "../../Version1_UART/UART_Tx_Data.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx_Data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_unit " "Found entity 1: UART_unit" {  } { { "../../Version1_UART/UART_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762966860329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966860329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_next_start UART_SS_detect_start.sv(38) " "Verilog HDL Implicit Net warning at UART_SS_detect_start.sv(38): created implicit net for \"w_next_start\"" {  } { { "../../Version1_UART/UART_SS_detect_start.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_start.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_unit " "Elaborating entity \"UART_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762966860358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx_Data UART_Rx_Data:UART_RX_DATA_UNIT " "Elaborating entity \"UART_Rx_Data\" for hierarchy \"UART_Rx_Data:UART_RX_DATA_UNIT\"" {  } { { "../../Version1_UART/UART_unit.sv" "UART_RX_DATA_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_unit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx_Data:UART_RX_DATA_UNIT\|UART_Rx:UART_RX_UNIT " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx_Data:UART_RX_DATA_UNIT\|UART_Rx:UART_RX_UNIT\"" {  } { { "../../Version1_UART/UART_Rx_Data.sv" "UART_RX_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Data.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SS_detect_edge UART_Rx_Data:UART_RX_DATA_UNIT\|UART_Rx:UART_RX_UNIT\|UART_SS_detect_edge:UART_DETECT_NEG " "Elaborating entity \"UART_SS_detect_edge\" for hierarchy \"UART_Rx_Data:UART_RX_DATA_UNIT\|UART_Rx:UART_RX_UNIT\|UART_SS_detect_edge:UART_DETECT_NEG\"" {  } { { "../../Version1_UART/UART_Rx.sv" "UART_DETECT_NEG" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_mem UART_Rx_Data:UART_RX_DATA_UNIT\|UART_mem:UART_MEM_UNIT " "Elaborating entity \"UART_mem\" for hierarchy \"UART_Rx_Data:UART_RX_DATA_UNIT\|UART_mem:UART_MEM_UNIT\"" {  } { { "../../Version1_UART/UART_Rx_Data.sv" "UART_MEM_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Data.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_detect_done UART_Rx_Data:UART_RX_DATA_UNIT\|UART_detect_done:UART_DETECT_DONE " "Elaborating entity \"UART_detect_done\" for hierarchy \"UART_Rx_Data:UART_RX_DATA_UNIT\|UART_detect_done:UART_DETECT_DONE\"" {  } { { "../../Version1_UART/UART_Rx_Data.sv" "UART_DETECT_DONE" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Rx_Data.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SS_detect_start UART_Rx_Data:UART_RX_DATA_UNIT\|UART_detect_done:UART_DETECT_DONE\|UART_SS_detect_start:SS_DETECT_START_A " "Elaborating entity \"UART_SS_detect_start\" for hierarchy \"UART_Rx_Data:UART_RX_DATA_UNIT\|UART_detect_done:UART_DETECT_DONE\|UART_SS_detect_start:SS_DETECT_START_A\"" {  } { { "../../Version1_UART/UART_detect_done.sv" "SS_DETECT_START_A" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_detect_done.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SS_detect_edge UART_Rx_Data:UART_RX_DATA_UNIT\|UART_detect_done:UART_DETECT_DONE\|UART_SS_detect_start:SS_DETECT_START_A\|UART_SS_detect_edge:SS_detect_edge_unit " "Elaborating entity \"UART_SS_detect_edge\" for hierarchy \"UART_Rx_Data:UART_RX_DATA_UNIT\|UART_detect_done:UART_DETECT_DONE\|UART_SS_detect_start:SS_DETECT_START_A\|UART_SS_detect_edge:SS_detect_edge_unit\"" {  } { { "../../Version1_UART/UART_SS_detect_start.sv" "SS_detect_edge_unit" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_start.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_unit FPU_unit:FPU_UNIT " "Elaborating entity \"FPU_unit\" for hierarchy \"FPU_unit:FPU_UNIT\"" {  } { { "../../Version1_UART/UART_unit.sv" "FPU_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_unit.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_swap FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT " "Elaborating entity \"EXP_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "EXP_SWAP_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_8bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT " "Elaborating entity \"COMP_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\"" {  } { { "../../../02_rlt/EXP_swap.sv" "COMP_LESS_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_swap.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_4bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low " "Elaborating entity \"COMP_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\"" {  } { { "../../../02_rlt/COMP_8bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_8bit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_2bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\|COMP_2bit:u_low " "Elaborating entity \"COMP_2bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\|COMP_2bit:u_low\"" {  } { { "../../../02_rlt/COMP_4bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/COMP_4bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_sub FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT " "Elaborating entity \"EXP_sub\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "EXP_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT " "Elaborating entity \"CLA_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\"" {  } { { "../../../02_rlt/EXP_sub.sv" "CLA_8BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/EXP_sub.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../../02_rlt/CLA_8bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/CLA_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_swap FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_EXPONENT_UNIT " "Elaborating entity \"MAN_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_EXPONENT_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "MAN_PRE_SWAP_BY_EXPONENT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_right_28bit FPU_unit:FPU_UNIT\|SHF_right_28bit:SHF_RIGHT_28BIT_UNIT " "Elaborating entity \"SHF_right_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|SHF_right_28bit:SHF_RIGHT_28BIT_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "SHF_RIGHT_28BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_28bit FPU_unit:FPU_UNIT\|COMP_28bit:MAN_COMP_28BIT_UNIT " "Elaborating entity \"COMP_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|COMP_28bit:MAN_COMP_28BIT_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "MAN_COMP_28BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_swap_2 FPU_unit:FPU_UNIT\|MAN_swap_2:MAN_PRE_SWAP_BY_MAN_UNIT " "Elaborating entity \"MAN_swap_2\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_swap_2:MAN_PRE_SWAP_BY_MAN_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "MAN_PRE_SWAP_BY_MAN_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_unit FPU_unit:FPU_UNIT\|SIGN_unit:SIGN_OUT " "Elaborating entity \"SIGN_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|SIGN_unit:SIGN_OUT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "SIGN_OUT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_ALU FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT " "Elaborating entity \"MAN_ALU\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "MAN_ALU_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_28bit FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\|CLA_28bit:ALU_SUB_UNIT " "Elaborating entity \"CLA_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\|CLA_28bit:ALU_SUB_UNIT\"" {  } { { "../../../02_rlt/MAN_ALU.sv" "ALU_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/MAN_ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_24bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT " "Elaborating entity \"LOPD_24bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "LOPD_24BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB " "Elaborating entity \"LOPD_16bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\"" {  } { { "../../../02_rlt/LOPD_24bit.sv" "LOPD_16bit_UNIT_MSB" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_24bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../../02_rlt/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_16bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_4bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0 " "Elaborating entity \"LOPD_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0\"" {  } { { "../../../02_rlt/LOPD_8bit.sv" "LOPD_4bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/LOPD_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_adjust FPU_unit:FPU_UNIT\|EXP_adjust:EXP_ADJUST_UNIT " "Elaborating entity \"EXP_adjust\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_adjust:EXP_ADJUST_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NORMALIZATION_unit FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT " "Elaborating entity \"NORMALIZATION_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "NORMALIZATION_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_left_28bit FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\|SHF_left_28bit:SHF_left_28bit_unit " "Elaborating entity \"SHF_left_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\|SHF_left_28bit:SHF_left_28bit_unit\"" {  } { { "../../../02_rlt/NORMALIZATION_unit.sv" "SHF_left_28bit_unit" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/NORMALIZATION_unit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUNDING_unit FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT " "Elaborating entity \"ROUNDING_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "ROUNDING_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RND_add FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT\|RND_add:INCREASE_ROUNDING " "Elaborating entity \"RND_add\" for hierarchy \"FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT\|RND_add:INCREASE_ROUNDING\"" {  } { { "../../../02_rlt/ROUNDING_unit.sv" "INCREASE_ROUNDING" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/ROUNDING_unit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSC_unit FPU_unit:FPU_UNIT\|PSC_unit:PSC_UNIT " "Elaborating entity \"PSC_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|PSC_unit:PSC_UNIT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_to_1 FPU_unit:FPU_UNIT\|Mux_4_to_1:SEL_MANTISSA_FOR_RESULT " "Elaborating entity \"Mux_4_to_1\" for hierarchy \"FPU_unit:FPU_UNIT\|Mux_4_to_1:SEL_MANTISSA_FOR_RESULT\"" {  } { { "../../../02_rlt/FPU_unit.sv" "SEL_MANTISSA_FOR_RESULT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/02_rlt/FPU_unit.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Data UART_Tx_Data:UART_TX_UNIT " "Elaborating entity \"UART_Tx_Data\" for hierarchy \"UART_Tx_Data:UART_TX_UNIT\"" {  } { { "../../Version1_UART/UART_unit.sv" "UART_TX_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_unit.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Tx_Data:UART_TX_UNIT\|UART_Tx:UART_TX_UNIT " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Tx_Data:UART_TX_UNIT\|UART_Tx:UART_TX_UNIT\"" {  } { { "../../Version1_UART/UART_Tx_Data.sv" "UART_TX_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx_Data.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966860401 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "UART_Tx.sv(102) " "Verilog HDL or VHDL warning at the UART_Tx.sv(102): index expression is not wide enough to address all of the elements in the array" {  } { { "../../Version1_UART/UART_Tx.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx.sv" 102 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1762966860402 "|UART_unit|UART_Tx_Data:UART_TX_UNIT|UART_Tx:UART_TX_UNIT"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762966862327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762966865106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762966865106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762966865175 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762966865175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "795 " "Implemented 795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762966865175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762966865175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762966865182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 00:01:05 2025 " "Processing ended: Thu Nov 13 00:01:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762966865182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762966865182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762966865182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762966865182 ""}
