

================================================================
== Vitis HLS Report for 'conv_2d_cl_ap_uint_10_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Sat Mar 29 17:36:35 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  4.219 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.250 ns|  6.250 ns|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_conv_2d_latency_cl_MD_ap_uint_MD_10_OD_MC_AC_a" [src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 3 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read165 = read i840 @_ssdm_op_Read.ap_auto.i840, i840 %p_read" [src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 4 'read' 'p_read165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 10, i32 19" [src/nnet_utils/nnet_code_gen.h:40->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 5 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 140, i32 149" [src/nnet_utils/nnet_code_gen.h:40->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 6 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 30, i32 39" [src/nnet_utils/nnet_code_gen.h:41->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 7 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 160, i32 169" [src/nnet_utils/nnet_code_gen.h:41->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 8 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 50, i32 59" [src/nnet_utils/nnet_code_gen.h:42->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 9 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 180, i32 189" [src/nnet_utils/nnet_code_gen.h:42->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 10 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_buf_V_3_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 70, i32 79" [src/nnet_utils/nnet_code_gen.h:43->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 11 'partselect' 'data_buf_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_buf_V_3_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 200, i32 209" [src/nnet_utils/nnet_code_gen.h:43->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 12 'partselect' 'data_buf_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_buf_V_4_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 90, i32 99" [src/nnet_utils/nnet_code_gen.h:44->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 13 'partselect' 'data_buf_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_buf_V_4_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 220, i32 229" [src/nnet_utils/nnet_code_gen.h:44->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 14 'partselect' 'data_buf_V_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_buf_V_5_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 110, i32 119" [src/nnet_utils/nnet_code_gen.h:45->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 15 'partselect' 'data_buf_V_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_buf_V_5_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 240, i32 249" [src/nnet_utils/nnet_code_gen.h:45->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 16 'partselect' 'data_buf_V_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_buf_V_6_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 130, i32 139" [src/nnet_utils/nnet_code_gen.h:46->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 17 'partselect' 'data_buf_V_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_buf_V_6_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 260, i32 269" [src/nnet_utils/nnet_code_gen.h:46->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 18 'partselect' 'data_buf_V_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_buf_V_7_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 290, i32 299" [src/nnet_utils/nnet_code_gen.h:47->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 19 'partselect' 'data_buf_V_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_buf_V_7_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 420, i32 429" [src/nnet_utils/nnet_code_gen.h:47->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 20 'partselect' 'data_buf_V_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_buf_V_8_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 310, i32 319" [src/nnet_utils/nnet_code_gen.h:48->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 21 'partselect' 'data_buf_V_8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_buf_V_8_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 440, i32 449" [src/nnet_utils/nnet_code_gen.h:48->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 22 'partselect' 'data_buf_V_8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_buf_V_10_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 350, i32 359" [src/nnet_utils/nnet_code_gen.h:50->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 23 'partselect' 'data_buf_V_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_buf_V_10_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 480, i32 489" [src/nnet_utils/nnet_code_gen.h:50->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 24 'partselect' 'data_buf_V_10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_buf_V_11_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 370, i32 379" [src/nnet_utils/nnet_code_gen.h:51->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 25 'partselect' 'data_buf_V_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_buf_V_11_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 500, i32 509" [src/nnet_utils/nnet_code_gen.h:51->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 26 'partselect' 'data_buf_V_11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_buf_V_12_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 390, i32 399" [src/nnet_utils/nnet_code_gen.h:52->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 27 'partselect' 'data_buf_V_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_buf_V_12_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 520, i32 529" [src/nnet_utils/nnet_code_gen.h:52->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 28 'partselect' 'data_buf_V_12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_buf_V_14_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 570, i32 579" [src/nnet_utils/nnet_code_gen.h:54->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 29 'partselect' 'data_buf_V_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_buf_V_14_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 700, i32 709" [src/nnet_utils/nnet_code_gen.h:54->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 30 'partselect' 'data_buf_V_14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_buf_V_15_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 590, i32 599" [src/nnet_utils/nnet_code_gen.h:55->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 31 'partselect' 'data_buf_V_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_buf_V_15_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 720, i32 729" [src/nnet_utils/nnet_code_gen.h:55->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 32 'partselect' 'data_buf_V_15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_buf_V_16_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 610, i32 619" [src/nnet_utils/nnet_code_gen.h:56->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 33 'partselect' 'data_buf_V_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_buf_V_16_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 740, i32 749" [src/nnet_utils/nnet_code_gen.h:56->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 34 'partselect' 'data_buf_V_16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_buf_V_17_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 630, i32 639" [src/nnet_utils/nnet_code_gen.h:57->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 35 'partselect' 'data_buf_V_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_buf_V_17_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 760, i32 769" [src/nnet_utils/nnet_code_gen.h:57->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 36 'partselect' 'data_buf_V_17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_buf_V_18_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 650, i32 659" [src/nnet_utils/nnet_code_gen.h:58->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 37 'partselect' 'data_buf_V_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_buf_V_18_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 780, i32 789" [src/nnet_utils/nnet_code_gen.h:58->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 38 'partselect' 'data_buf_V_18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_buf_V_19_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 670, i32 679" [src/nnet_utils/nnet_code_gen.h:59->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 39 'partselect' 'data_buf_V_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_buf_V_19_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 800, i32 809" [src/nnet_utils/nnet_code_gen.h:59->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 40 'partselect' 'data_buf_V_19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_buf_V_20_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 690, i32 699" [src/nnet_utils/nnet_code_gen.h:60->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 41 'partselect' 'data_buf_V_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_buf_V_20_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 820, i32 829" [src/nnet_utils/nnet_code_gen.h:60->src/nnet_utils/nnet_conv2d_latency.h:38->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 42 'partselect' 'data_buf_V_20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln740 = trunc i840 %p_read165"   --->   Operation 43 'trunc' 'trunc_ln740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln740, i6 0"   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln740_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln740, i4 0"   --->   Operation 45 'bitconcatenate' 'shl_ln740_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i14 %shl_ln740_1"   --->   Operation 46 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740 = sub i16 %zext_ln740, i16 %shl_ln"   --->   Operation 47 'sub' 'sub_ln740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln740_1 = trunc i840 %p_read165"   --->   Operation 48 'trunc' 'trunc_ln740_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln740_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln740_1, i7 0"   --->   Operation 49 'bitconcatenate' 'shl_ln740_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.30ns)   --->   "%sub_ln740_1 = sub i16 0, i16 %shl_ln740_2"   --->   Operation 50 'sub' 'sub_ln740_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_2 = sub i16 %sub_ln740_1, i16 %zext_ln740"   --->   Operation 51 'sub' 'sub_ln740_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln740_2 = trunc i840 %p_read165"   --->   Operation 52 'trunc' 'trunc_ln740_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln740_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %trunc_ln740, i5 0"   --->   Operation 53 'bitconcatenate' 'shl_ln740_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln740_3 = zext i15 %shl_ln740_4"   --->   Operation 54 'zext' 'zext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i10 %tmp_3"   --->   Operation 55 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 10, i32 17"   --->   Operation 56 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln740_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_3, i4 0"   --->   Operation 57 'bitconcatenate' 'shl_ln740_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln740_7 = zext i14 %shl_ln740_7"   --->   Operation 58 'zext' 'zext_ln740_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.91ns)   --->   "%mul_ln740 = mul i16 %zext_ln740_1, i16 65328"   --->   Operation 59 'mul' 'mul_ln740' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i10 %tmp_4"   --->   Operation 60 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln740_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_4, i6 0"   --->   Operation 61 'bitconcatenate' 'shl_ln740_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.91ns)   --->   "%mul_ln740_1 = mul i16 %zext_ln740_2, i16 352"   --->   Operation 62 'mul' 'mul_ln740_1' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 150, i32 159"   --->   Operation 63 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 150, i32 157"   --->   Operation 64 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 150, i32 158"   --->   Operation 65 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712 = add i16 %sub_ln740, i16 %shl_ln740_9"   --->   Operation 66 'add' 'add_ln712' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1705 = add i16 %zext_ln740_7, i16 %sub_ln740_2"   --->   Operation 67 'add' 'add_ln712_1705' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (1.30ns)   --->   "%add_ln712_1708 = add i16 %zext_ln740_3, i16 %mul_ln740"   --->   Operation 68 'add' 'add_ln712_1708' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 20, i32 29"   --->   Operation 69 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln740_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_18, i6 0"   --->   Operation 70 'bitconcatenate' 'shl_ln740_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln740_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_18, i4 0"   --->   Operation 71 'bitconcatenate' 'shl_ln740_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln740_15 = zext i14 %shl_ln740_15"   --->   Operation 72 'zext' 'zext_ln740_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_6 = sub i16 %zext_ln740_15, i16 %shl_ln740_14"   --->   Operation 73 'sub' 'sub_ln740_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 20, i32 28"   --->   Operation 74 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln740_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_19, i7 0"   --->   Operation 75 'bitconcatenate' 'shl_ln740_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.30ns)   --->   "%sub_ln740_7 = sub i16 0, i16 %shl_ln740_16"   --->   Operation 76 'sub' 'sub_ln740_7' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_8 = sub i16 %sub_ln740_7, i16 %zext_ln740_15"   --->   Operation 77 'sub' 'sub_ln740_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 20, i32 27"   --->   Operation 78 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln740_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_18, i5 0"   --->   Operation 79 'bitconcatenate' 'shl_ln740_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln740_16 = zext i15 %shl_ln740_18"   --->   Operation 80 'zext' 'zext_ln740_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln740_5 = zext i10 %tmp_7"   --->   Operation 81 'zext' 'zext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 30, i32 37"   --->   Operation 82 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln740_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_7, i4 0"   --->   Operation 83 'bitconcatenate' 'shl_ln740_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln740_20 = zext i14 %shl_ln740_21"   --->   Operation 84 'zext' 'zext_ln740_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.91ns)   --->   "%mul_ln740_2 = mul i16 %zext_ln740_5, i16 65328"   --->   Operation 85 'mul' 'mul_ln740_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln740_6 = zext i10 %tmp_8"   --->   Operation 86 'zext' 'zext_ln740_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln740_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_8, i6 0"   --->   Operation 87 'bitconcatenate' 'shl_ln740_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (2.91ns)   --->   "%mul_ln740_3 = mul i16 %zext_ln740_6, i16 352"   --->   Operation 88 'mul' 'mul_ln740_3' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 170, i32 179"   --->   Operation 89 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 170, i32 177"   --->   Operation 90 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 170, i32 178"   --->   Operation 91 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1716 = add i16 %sub_ln740_6, i16 %shl_ln740_23"   --->   Operation 92 'add' 'add_ln712_1716' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1718 = add i16 %zext_ln740_20, i16 %sub_ln740_8"   --->   Operation 93 'add' 'add_ln712_1718' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (1.30ns)   --->   "%add_ln712_1721 = add i16 %zext_ln740_16, i16 %mul_ln740_2"   --->   Operation 94 'add' 'add_ln712_1721' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 40, i32 49"   --->   Operation 95 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln740_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_25, i6 0"   --->   Operation 96 'bitconcatenate' 'shl_ln740_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln740_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_25, i4 0"   --->   Operation 97 'bitconcatenate' 'shl_ln740_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln740_28 = zext i14 %shl_ln740_30"   --->   Operation 98 'zext' 'zext_ln740_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_12 = sub i16 %zext_ln740_28, i16 %shl_ln740_29"   --->   Operation 99 'sub' 'sub_ln740_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 40, i32 48"   --->   Operation 100 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln740_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_26, i7 0"   --->   Operation 101 'bitconcatenate' 'shl_ln740_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.30ns)   --->   "%sub_ln740_13 = sub i16 0, i16 %shl_ln740_31"   --->   Operation 102 'sub' 'sub_ln740_13' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_14 = sub i16 %sub_ln740_13, i16 %zext_ln740_28"   --->   Operation 103 'sub' 'sub_ln740_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 40, i32 47"   --->   Operation 104 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln740_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_25, i5 0"   --->   Operation 105 'bitconcatenate' 'shl_ln740_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln740_31 = zext i15 %shl_ln740_33"   --->   Operation 106 'zext' 'zext_ln740_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln740_9 = zext i10 %tmp_1"   --->   Operation 107 'zext' 'zext_ln740_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 50, i32 57"   --->   Operation 108 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln740_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1, i4 0"   --->   Operation 109 'bitconcatenate' 'shl_ln740_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln740_35 = zext i14 %shl_ln740_36"   --->   Operation 110 'zext' 'zext_ln740_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.91ns)   --->   "%mul_ln740_4 = mul i16 %zext_ln740_9, i16 65328"   --->   Operation 111 'mul' 'mul_ln740_4' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln740_10 = zext i10 %tmp_2"   --->   Operation 112 'zext' 'zext_ln740_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln740_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_2, i6 0"   --->   Operation 113 'bitconcatenate' 'shl_ln740_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (2.91ns)   --->   "%mul_ln740_5 = mul i16 %zext_ln740_10, i16 352"   --->   Operation 114 'mul' 'mul_ln740_5' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 190, i32 199"   --->   Operation 115 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 190, i32 197"   --->   Operation 116 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 190, i32 198"   --->   Operation 117 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1729 = add i16 %sub_ln740_12, i16 %shl_ln740_38"   --->   Operation 118 'add' 'add_ln712_1729' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1731 = add i16 %zext_ln740_35, i16 %sub_ln740_14"   --->   Operation 119 'add' 'add_ln712_1731' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (1.30ns)   --->   "%add_ln712_1734 = add i16 %zext_ln740_31, i16 %mul_ln740_4"   --->   Operation 120 'add' 'add_ln712_1734' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 60, i32 69"   --->   Operation 121 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln740_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_32, i6 0"   --->   Operation 122 'bitconcatenate' 'shl_ln740_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln740_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_32, i4 0"   --->   Operation 123 'bitconcatenate' 'shl_ln740_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln740_39 = zext i14 %shl_ln740_45"   --->   Operation 124 'zext' 'zext_ln740_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_18 = sub i16 %zext_ln740_39, i16 %shl_ln740_44"   --->   Operation 125 'sub' 'sub_ln740_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 60, i32 68"   --->   Operation 126 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln740_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_33, i7 0"   --->   Operation 127 'bitconcatenate' 'shl_ln740_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.30ns)   --->   "%sub_ln740_19 = sub i16 0, i16 %shl_ln740_46"   --->   Operation 128 'sub' 'sub_ln740_19' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_20 = sub i16 %sub_ln740_19, i16 %zext_ln740_39"   --->   Operation 129 'sub' 'sub_ln740_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 60, i32 67"   --->   Operation 130 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln740_48 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_32, i5 0"   --->   Operation 131 'bitconcatenate' 'shl_ln740_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln740_40 = zext i15 %shl_ln740_48"   --->   Operation 132 'zext' 'zext_ln740_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln740_13 = zext i10 %data_buf_V_3_1"   --->   Operation 133 'zext' 'zext_ln740_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 70, i32 77"   --->   Operation 134 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln740_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_3_1, i4 0"   --->   Operation 135 'bitconcatenate' 'shl_ln740_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln740_44 = zext i14 %shl_ln740_51"   --->   Operation 136 'zext' 'zext_ln740_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.91ns)   --->   "%mul_ln740_6 = mul i16 %zext_ln740_13, i16 65328"   --->   Operation 137 'mul' 'mul_ln740_6' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln740_14 = zext i10 %data_buf_V_3_2"   --->   Operation 138 'zext' 'zext_ln740_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln740_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_3_2, i6 0"   --->   Operation 139 'bitconcatenate' 'shl_ln740_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (2.91ns)   --->   "%mul_ln740_7 = mul i16 %zext_ln740_14, i16 352"   --->   Operation 140 'mul' 'mul_ln740_7' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 210, i32 219"   --->   Operation 141 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 210, i32 217"   --->   Operation 142 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 210, i32 218"   --->   Operation 143 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1742 = add i16 %sub_ln740_18, i16 %shl_ln740_53"   --->   Operation 144 'add' 'add_ln712_1742' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1744 = add i16 %zext_ln740_44, i16 %sub_ln740_20"   --->   Operation 145 'add' 'add_ln712_1744' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 146 [1/1] (1.30ns)   --->   "%add_ln712_1747 = add i16 %zext_ln740_40, i16 %mul_ln740_6"   --->   Operation 146 'add' 'add_ln712_1747' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 80, i32 89"   --->   Operation 147 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln740_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_39, i6 0"   --->   Operation 148 'bitconcatenate' 'shl_ln740_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln740_60 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_39, i4 0"   --->   Operation 149 'bitconcatenate' 'shl_ln740_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln740_52 = zext i14 %shl_ln740_60"   --->   Operation 150 'zext' 'zext_ln740_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_24 = sub i16 %zext_ln740_52, i16 %shl_ln740_59"   --->   Operation 151 'sub' 'sub_ln740_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 80, i32 88"   --->   Operation 152 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln740_61 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_40, i7 0"   --->   Operation 153 'bitconcatenate' 'shl_ln740_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.30ns)   --->   "%sub_ln740_25 = sub i16 0, i16 %shl_ln740_61"   --->   Operation 154 'sub' 'sub_ln740_25' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_26 = sub i16 %sub_ln740_25, i16 %zext_ln740_52"   --->   Operation 155 'sub' 'sub_ln740_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 80, i32 87"   --->   Operation 156 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln740_63 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_39, i5 0"   --->   Operation 157 'bitconcatenate' 'shl_ln740_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln740_53 = zext i15 %shl_ln740_63"   --->   Operation 158 'zext' 'zext_ln740_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln740_17 = zext i10 %data_buf_V_4_1"   --->   Operation 159 'zext' 'zext_ln740_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 90, i32 97"   --->   Operation 160 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln740_66 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_4_1, i4 0"   --->   Operation 161 'bitconcatenate' 'shl_ln740_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln740_55 = zext i14 %shl_ln740_66"   --->   Operation 162 'zext' 'zext_ln740_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (2.91ns)   --->   "%mul_ln740_8 = mul i16 %zext_ln740_17, i16 65328"   --->   Operation 163 'mul' 'mul_ln740_8' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln740_18 = zext i10 %data_buf_V_4_2"   --->   Operation 164 'zext' 'zext_ln740_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln740_68 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_4_2, i6 0"   --->   Operation 165 'bitconcatenate' 'shl_ln740_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (2.91ns)   --->   "%mul_ln740_9 = mul i16 %zext_ln740_18, i16 352"   --->   Operation 166 'mul' 'mul_ln740_9' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 230, i32 239"   --->   Operation 167 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 230, i32 237"   --->   Operation 168 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 230, i32 238"   --->   Operation 169 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1755 = add i16 %sub_ln740_24, i16 %shl_ln740_68"   --->   Operation 170 'add' 'add_ln712_1755' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 171 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1757 = add i16 %zext_ln740_55, i16 %sub_ln740_26"   --->   Operation 171 'add' 'add_ln712_1757' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (1.30ns)   --->   "%add_ln712_1760 = add i16 %zext_ln740_53, i16 %mul_ln740_8"   --->   Operation 172 'add' 'add_ln712_1760' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 100, i32 109"   --->   Operation 173 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln740_74 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_46, i6 0"   --->   Operation 174 'bitconcatenate' 'shl_ln740_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln740_75 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_46, i4 0"   --->   Operation 175 'bitconcatenate' 'shl_ln740_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln740_63 = zext i14 %shl_ln740_75"   --->   Operation 176 'zext' 'zext_ln740_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_30 = sub i16 %zext_ln740_63, i16 %shl_ln740_74"   --->   Operation 177 'sub' 'sub_ln740_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 100, i32 108"   --->   Operation 178 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln740_76 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_47, i7 0"   --->   Operation 179 'bitconcatenate' 'shl_ln740_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.30ns)   --->   "%sub_ln740_31 = sub i16 0, i16 %shl_ln740_76"   --->   Operation 180 'sub' 'sub_ln740_31' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_32 = sub i16 %sub_ln740_31, i16 %zext_ln740_63"   --->   Operation 181 'sub' 'sub_ln740_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 100, i32 107"   --->   Operation 182 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln740_78 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_46, i5 0"   --->   Operation 183 'bitconcatenate' 'shl_ln740_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln740_64 = zext i15 %shl_ln740_78"   --->   Operation 184 'zext' 'zext_ln740_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln740_21 = zext i10 %data_buf_V_5_1"   --->   Operation 185 'zext' 'zext_ln740_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 110, i32 117"   --->   Operation 186 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln740_81 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_5_1, i4 0"   --->   Operation 187 'bitconcatenate' 'shl_ln740_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln740_68 = zext i14 %shl_ln740_81"   --->   Operation 188 'zext' 'zext_ln740_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (2.91ns)   --->   "%mul_ln740_10 = mul i16 %zext_ln740_21, i16 65328"   --->   Operation 189 'mul' 'mul_ln740_10' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln740_22 = zext i10 %data_buf_V_5_2"   --->   Operation 190 'zext' 'zext_ln740_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln740_83 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_5_2, i6 0"   --->   Operation 191 'bitconcatenate' 'shl_ln740_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (2.91ns)   --->   "%mul_ln740_11 = mul i16 %zext_ln740_22, i16 352"   --->   Operation 192 'mul' 'mul_ln740_11' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 250, i32 259"   --->   Operation 193 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 250, i32 257"   --->   Operation 194 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 250, i32 258"   --->   Operation 195 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1768 = add i16 %sub_ln740_30, i16 %shl_ln740_83"   --->   Operation 196 'add' 'add_ln712_1768' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 197 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1770 = add i16 %zext_ln740_68, i16 %sub_ln740_32"   --->   Operation 197 'add' 'add_ln712_1770' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 198 [1/1] (1.30ns)   --->   "%add_ln712_1773 = add i16 %zext_ln740_64, i16 %mul_ln740_10"   --->   Operation 198 'add' 'add_ln712_1773' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 120, i32 129"   --->   Operation 199 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln740_89 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_53, i6 0"   --->   Operation 200 'bitconcatenate' 'shl_ln740_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln740_90 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_53, i4 0"   --->   Operation 201 'bitconcatenate' 'shl_ln740_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln740_76 = zext i14 %shl_ln740_90"   --->   Operation 202 'zext' 'zext_ln740_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_36 = sub i16 %zext_ln740_76, i16 %shl_ln740_89"   --->   Operation 203 'sub' 'sub_ln740_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 120, i32 128"   --->   Operation 204 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln740_91 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_54, i7 0"   --->   Operation 205 'bitconcatenate' 'shl_ln740_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.30ns)   --->   "%sub_ln740_37 = sub i16 0, i16 %shl_ln740_91"   --->   Operation 206 'sub' 'sub_ln740_37' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_38 = sub i16 %sub_ln740_37, i16 %zext_ln740_76"   --->   Operation 207 'sub' 'sub_ln740_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 120, i32 127"   --->   Operation 208 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln740_93 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_53, i5 0"   --->   Operation 209 'bitconcatenate' 'shl_ln740_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln740_79 = zext i15 %shl_ln740_93"   --->   Operation 210 'zext' 'zext_ln740_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln740_25 = zext i10 %data_buf_V_6_1"   --->   Operation 211 'zext' 'zext_ln740_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 130, i32 137"   --->   Operation 212 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln740_96 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_6_1, i4 0"   --->   Operation 213 'bitconcatenate' 'shl_ln740_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln740_83 = zext i14 %shl_ln740_96"   --->   Operation 214 'zext' 'zext_ln740_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (2.91ns)   --->   "%mul_ln740_12 = mul i16 %zext_ln740_25, i16 65328"   --->   Operation 215 'mul' 'mul_ln740_12' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln740_26 = zext i10 %data_buf_V_6_2"   --->   Operation 216 'zext' 'zext_ln740_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln740_98 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_6_2, i6 0"   --->   Operation 217 'bitconcatenate' 'shl_ln740_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (2.91ns)   --->   "%mul_ln740_13 = mul i16 %zext_ln740_26, i16 352"   --->   Operation 218 'mul' 'mul_ln740_13' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 270, i32 279"   --->   Operation 219 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 270, i32 277"   --->   Operation 220 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 270, i32 278"   --->   Operation 221 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1781 = add i16 %sub_ln740_36, i16 %shl_ln740_98"   --->   Operation 222 'add' 'add_ln712_1781' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1783 = add i16 %zext_ln740_83, i16 %sub_ln740_38"   --->   Operation 223 'add' 'add_ln712_1783' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 224 [1/1] (1.30ns)   --->   "%add_ln712_1786 = add i16 %zext_ln740_79, i16 %mul_ln740_12"   --->   Operation 224 'add' 'add_ln712_1786' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 280, i32 289"   --->   Operation 225 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln740_104 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_60, i6 0"   --->   Operation 226 'bitconcatenate' 'shl_ln740_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln740_105 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_60, i4 0"   --->   Operation 227 'bitconcatenate' 'shl_ln740_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln740_87 = zext i14 %shl_ln740_105"   --->   Operation 228 'zext' 'zext_ln740_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_42 = sub i16 %zext_ln740_87, i16 %shl_ln740_104"   --->   Operation 229 'sub' 'sub_ln740_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 280, i32 288"   --->   Operation 230 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln740_106 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_61, i7 0"   --->   Operation 231 'bitconcatenate' 'shl_ln740_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.30ns)   --->   "%sub_ln740_43 = sub i16 0, i16 %shl_ln740_106"   --->   Operation 232 'sub' 'sub_ln740_43' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_44 = sub i16 %sub_ln740_43, i16 %zext_ln740_87"   --->   Operation 233 'sub' 'sub_ln740_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 280, i32 287"   --->   Operation 234 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln740_108 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_60, i5 0"   --->   Operation 235 'bitconcatenate' 'shl_ln740_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln740_88 = zext i15 %shl_ln740_108"   --->   Operation 236 'zext' 'zext_ln740_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln740_29 = zext i10 %data_buf_V_7_1"   --->   Operation 237 'zext' 'zext_ln740_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 290, i32 297"   --->   Operation 238 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln740_111 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_7_1, i4 0"   --->   Operation 239 'bitconcatenate' 'shl_ln740_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln740_90 = zext i14 %shl_ln740_111"   --->   Operation 240 'zext' 'zext_ln740_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (2.91ns)   --->   "%mul_ln740_14 = mul i16 %zext_ln740_29, i16 65328"   --->   Operation 241 'mul' 'mul_ln740_14' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln740_30 = zext i10 %data_buf_V_7_2"   --->   Operation 242 'zext' 'zext_ln740_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln740_113 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_7_2, i6 0"   --->   Operation 243 'bitconcatenate' 'shl_ln740_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (2.91ns)   --->   "%mul_ln740_15 = mul i16 %zext_ln740_30, i16 352"   --->   Operation 244 'mul' 'mul_ln740_15' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 430, i32 439"   --->   Operation 245 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 430, i32 437"   --->   Operation 246 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 430, i32 438"   --->   Operation 247 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1794 = add i16 %sub_ln740_42, i16 %shl_ln740_113"   --->   Operation 248 'add' 'add_ln712_1794' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 249 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1796 = add i16 %zext_ln740_90, i16 %sub_ln740_44"   --->   Operation 249 'add' 'add_ln712_1796' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 250 [1/1] (1.30ns)   --->   "%add_ln712_1799 = add i16 %zext_ln740_88, i16 %mul_ln740_14"   --->   Operation 250 'add' 'add_ln712_1799' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 300, i32 309"   --->   Operation 251 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln740_119 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_67, i6 0"   --->   Operation 252 'bitconcatenate' 'shl_ln740_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln740_120 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_67, i4 0"   --->   Operation 253 'bitconcatenate' 'shl_ln740_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln740_94 = zext i14 %shl_ln740_120"   --->   Operation 254 'zext' 'zext_ln740_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_48 = sub i16 %zext_ln740_94, i16 %shl_ln740_119"   --->   Operation 255 'sub' 'sub_ln740_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 300, i32 308"   --->   Operation 256 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln740_121 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_68, i7 0"   --->   Operation 257 'bitconcatenate' 'shl_ln740_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.30ns)   --->   "%sub_ln740_49 = sub i16 0, i16 %shl_ln740_121"   --->   Operation 258 'sub' 'sub_ln740_49' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_50 = sub i16 %sub_ln740_49, i16 %zext_ln740_94"   --->   Operation 259 'sub' 'sub_ln740_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 300, i32 307"   --->   Operation 260 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln740_123 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_67, i5 0"   --->   Operation 261 'bitconcatenate' 'shl_ln740_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln740_95 = zext i15 %shl_ln740_123"   --->   Operation 262 'zext' 'zext_ln740_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln740_33 = zext i10 %data_buf_V_8_1"   --->   Operation 263 'zext' 'zext_ln740_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 310, i32 317"   --->   Operation 264 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln740_126 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_8_1, i4 0"   --->   Operation 265 'bitconcatenate' 'shl_ln740_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln740_97 = zext i14 %shl_ln740_126"   --->   Operation 266 'zext' 'zext_ln740_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (2.91ns)   --->   "%mul_ln740_16 = mul i16 %zext_ln740_33, i16 65328"   --->   Operation 267 'mul' 'mul_ln740_16' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln740_34 = zext i10 %data_buf_V_8_2"   --->   Operation 268 'zext' 'zext_ln740_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln740_128 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_8_2, i6 0"   --->   Operation 269 'bitconcatenate' 'shl_ln740_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (2.91ns)   --->   "%mul_ln740_17 = mul i16 %zext_ln740_34, i16 352"   --->   Operation 270 'mul' 'mul_ln740_17' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 450, i32 459"   --->   Operation 271 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 450, i32 457"   --->   Operation 272 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 450, i32 458"   --->   Operation 273 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1807 = add i16 %sub_ln740_48, i16 %shl_ln740_128"   --->   Operation 274 'add' 'add_ln712_1807' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 275 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1809 = add i16 %zext_ln740_97, i16 %sub_ln740_50"   --->   Operation 275 'add' 'add_ln712_1809' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 276 [1/1] (1.30ns)   --->   "%add_ln712_1812 = add i16 %zext_ln740_95, i16 %mul_ln740_16"   --->   Operation 276 'add' 'add_ln712_1812' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 320, i32 329"   --->   Operation 277 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln740_134 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_74, i6 0"   --->   Operation 278 'bitconcatenate' 'shl_ln740_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln740_135 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_74, i4 0"   --->   Operation 279 'bitconcatenate' 'shl_ln740_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln740_101 = zext i14 %shl_ln740_135"   --->   Operation 280 'zext' 'zext_ln740_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_54 = sub i16 %zext_ln740_101, i16 %shl_ln740_134"   --->   Operation 281 'sub' 'sub_ln740_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 320, i32 328"   --->   Operation 282 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln740_136 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_75, i7 0"   --->   Operation 283 'bitconcatenate' 'shl_ln740_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (1.30ns)   --->   "%sub_ln740_55 = sub i16 0, i16 %shl_ln740_136"   --->   Operation 284 'sub' 'sub_ln740_55' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_56 = sub i16 %sub_ln740_55, i16 %zext_ln740_101"   --->   Operation 285 'sub' 'sub_ln740_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 330, i32 339"   --->   Operation 286 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln740_137 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_76, i5 0"   --->   Operation 287 'bitconcatenate' 'shl_ln740_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln740_102 = zext i15 %shl_ln740_137"   --->   Operation 288 'zext' 'zext_ln740_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 330, i32 337"   --->   Operation 289 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln740_139 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_76, i4 0"   --->   Operation 290 'bitconcatenate' 'shl_ln740_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln740_103 = zext i14 %shl_ln740_139"   --->   Operation 291 'zext' 'zext_ln740_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 460, i32 469"   --->   Operation 292 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln740_140 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_78, i6 0"   --->   Operation 293 'bitconcatenate' 'shl_ln740_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 470, i32 479"   --->   Operation 294 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln740_142 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_79, i5 0"   --->   Operation 295 'bitconcatenate' 'shl_ln740_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln740_105 = zext i15 %shl_ln740_142"   --->   Operation 296 'zext' 'zext_ln740_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 470, i32 477"   --->   Operation 297 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1820 = add i16 %sub_ln740_54, i16 %shl_ln740_140"   --->   Operation 298 'add' 'add_ln712_1820' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1821 = add i16 %add_ln712_1820, i16 %zext_ln740_102"   --->   Operation 299 'add' 'add_ln712_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 300 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_18 = sub i16 %add_ln712_1821, i16 %zext_ln740_105"   --->   Operation 300 'sub' 'sub_ln712_18' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1822 = add i16 %zext_ln740_103, i16 %sub_ln740_56"   --->   Operation 301 'add' 'add_ln712_1822' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 340, i32 347"   --->   Operation 302 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 340, i32 349"   --->   Operation 303 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln740_146 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_82, i5 0"   --->   Operation 304 'bitconcatenate' 'shl_ln740_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln740_107 = zext i15 %shl_ln740_146"   --->   Operation 305 'zext' 'zext_ln740_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln740_41 = zext i10 %data_buf_V_10_1"   --->   Operation 306 'zext' 'zext_ln740_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (2.91ns)   --->   "%mul_ln740_18 = mul i16 %zext_ln740_41, i16 65328"   --->   Operation 307 'mul' 'mul_ln740_18' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln740_42 = zext i10 %data_buf_V_10_2"   --->   Operation 308 'zext' 'zext_ln740_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (2.91ns)   --->   "%mul_ln740_19 = mul i16 %zext_ln740_42, i16 352"   --->   Operation 309 'mul' 'mul_ln740_19' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 490, i32 499"   --->   Operation 310 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 490, i32 497"   --->   Operation 311 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 490, i32 498"   --->   Operation 312 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.30ns)   --->   "%add_ln712_1825 = add i16 %zext_ln740_107, i16 %mul_ln740_18"   --->   Operation 313 'add' 'add_ln712_1825' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 360, i32 369"   --->   Operation 314 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln740_153 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_86, i6 0"   --->   Operation 315 'bitconcatenate' 'shl_ln740_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln740_154 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_86, i4 0"   --->   Operation 316 'bitconcatenate' 'shl_ln740_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln740_111 = zext i14 %shl_ln740_154"   --->   Operation 317 'zext' 'zext_ln740_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_60 = sub i16 %zext_ln740_111, i16 %shl_ln740_153"   --->   Operation 318 'sub' 'sub_ln740_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 360, i32 368"   --->   Operation 319 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln740_155 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_87, i7 0"   --->   Operation 320 'bitconcatenate' 'shl_ln740_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (1.30ns)   --->   "%sub_ln740_61 = sub i16 0, i16 %shl_ln740_155"   --->   Operation 321 'sub' 'sub_ln740_61' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_62 = sub i16 %sub_ln740_61, i16 %zext_ln740_111"   --->   Operation 322 'sub' 'sub_ln740_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 360, i32 367"   --->   Operation 323 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln740_157 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_86, i5 0"   --->   Operation 324 'bitconcatenate' 'shl_ln740_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln740_112 = zext i15 %shl_ln740_157"   --->   Operation 325 'zext' 'zext_ln740_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln740_45 = zext i10 %data_buf_V_11_1"   --->   Operation 326 'zext' 'zext_ln740_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 370, i32 377"   --->   Operation 327 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln740_160 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_11_1, i4 0"   --->   Operation 328 'bitconcatenate' 'shl_ln740_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln740_114 = zext i14 %shl_ln740_160"   --->   Operation 329 'zext' 'zext_ln740_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (2.91ns)   --->   "%mul_ln740_20 = mul i16 %zext_ln740_45, i16 65328"   --->   Operation 330 'mul' 'mul_ln740_20' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln740_46 = zext i10 %data_buf_V_11_2"   --->   Operation 331 'zext' 'zext_ln740_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln740_162 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_11_2, i6 0"   --->   Operation 332 'bitconcatenate' 'shl_ln740_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (2.91ns)   --->   "%mul_ln740_21 = mul i16 %zext_ln740_46, i16 352"   --->   Operation 333 'mul' 'mul_ln740_21' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 510, i32 519"   --->   Operation 334 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 510, i32 517"   --->   Operation 335 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 510, i32 518"   --->   Operation 336 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1833 = add i16 %sub_ln740_60, i16 %shl_ln740_162"   --->   Operation 337 'add' 'add_ln712_1833' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 338 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1835 = add i16 %zext_ln740_114, i16 %sub_ln740_62"   --->   Operation 338 'add' 'add_ln712_1835' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 339 [1/1] (1.30ns)   --->   "%add_ln712_1838 = add i16 %zext_ln740_112, i16 %mul_ln740_20"   --->   Operation 339 'add' 'add_ln712_1838' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 380, i32 389"   --->   Operation 340 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln740_168 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_93, i6 0"   --->   Operation 341 'bitconcatenate' 'shl_ln740_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln740_169 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_93, i4 0"   --->   Operation 342 'bitconcatenate' 'shl_ln740_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln740_118 = zext i14 %shl_ln740_169"   --->   Operation 343 'zext' 'zext_ln740_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_66 = sub i16 %zext_ln740_118, i16 %shl_ln740_168"   --->   Operation 344 'sub' 'sub_ln740_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 380, i32 388"   --->   Operation 345 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln740_170 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_94, i7 0"   --->   Operation 346 'bitconcatenate' 'shl_ln740_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (1.30ns)   --->   "%sub_ln740_67 = sub i16 0, i16 %shl_ln740_170"   --->   Operation 347 'sub' 'sub_ln740_67' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_68 = sub i16 %sub_ln740_67, i16 %zext_ln740_118"   --->   Operation 348 'sub' 'sub_ln740_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 380, i32 387"   --->   Operation 349 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln740_172 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_93, i5 0"   --->   Operation 350 'bitconcatenate' 'shl_ln740_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln740_119 = zext i15 %shl_ln740_172"   --->   Operation 351 'zext' 'zext_ln740_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln740_49 = zext i10 %data_buf_V_12_1"   --->   Operation 352 'zext' 'zext_ln740_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 390, i32 397"   --->   Operation 353 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln740_175 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_12_1, i4 0"   --->   Operation 354 'bitconcatenate' 'shl_ln740_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln740_121 = zext i14 %shl_ln740_175"   --->   Operation 355 'zext' 'zext_ln740_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (2.91ns)   --->   "%mul_ln740_22 = mul i16 %zext_ln740_49, i16 65328"   --->   Operation 356 'mul' 'mul_ln740_22' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln740_50 = zext i10 %data_buf_V_12_2"   --->   Operation 357 'zext' 'zext_ln740_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln740_177 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_12_2, i6 0"   --->   Operation 358 'bitconcatenate' 'shl_ln740_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (2.91ns)   --->   "%mul_ln740_23 = mul i16 %zext_ln740_50, i16 352"   --->   Operation 359 'mul' 'mul_ln740_23' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 530, i32 539"   --->   Operation 360 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 530, i32 537"   --->   Operation 361 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 530, i32 538"   --->   Operation 362 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1846 = add i16 %sub_ln740_66, i16 %shl_ln740_177"   --->   Operation 363 'add' 'add_ln712_1846' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 364 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1848 = add i16 %zext_ln740_121, i16 %sub_ln740_68"   --->   Operation 364 'add' 'add_ln712_1848' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 365 [1/1] (1.30ns)   --->   "%add_ln712_1851 = add i16 %zext_ln740_119, i16 %mul_ln740_22"   --->   Operation 365 'add' 'add_ln712_1851' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 560, i32 569"   --->   Operation 366 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln740_183 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_100, i6 0"   --->   Operation 367 'bitconcatenate' 'shl_ln740_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln740_184 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_100, i4 0"   --->   Operation 368 'bitconcatenate' 'shl_ln740_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln740_125 = zext i14 %shl_ln740_184"   --->   Operation 369 'zext' 'zext_ln740_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_72 = sub i16 %zext_ln740_125, i16 %shl_ln740_183"   --->   Operation 370 'sub' 'sub_ln740_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 560, i32 568"   --->   Operation 371 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln740_185 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_101, i7 0"   --->   Operation 372 'bitconcatenate' 'shl_ln740_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (1.30ns)   --->   "%sub_ln740_73 = sub i16 0, i16 %shl_ln740_185"   --->   Operation 373 'sub' 'sub_ln740_73' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_74 = sub i16 %sub_ln740_73, i16 %zext_ln740_125"   --->   Operation 374 'sub' 'sub_ln740_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 560, i32 567"   --->   Operation 375 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln740_187 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_100, i5 0"   --->   Operation 376 'bitconcatenate' 'shl_ln740_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln740_126 = zext i15 %shl_ln740_187"   --->   Operation 377 'zext' 'zext_ln740_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln740_57 = zext i10 %data_buf_V_14_1"   --->   Operation 378 'zext' 'zext_ln740_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 570, i32 577"   --->   Operation 379 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln740_190 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_14_1, i4 0"   --->   Operation 380 'bitconcatenate' 'shl_ln740_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln740_128 = zext i14 %shl_ln740_190"   --->   Operation 381 'zext' 'zext_ln740_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (2.91ns)   --->   "%mul_ln740_24 = mul i16 %zext_ln740_57, i16 65328"   --->   Operation 382 'mul' 'mul_ln740_24' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln740_58 = zext i10 %data_buf_V_14_2"   --->   Operation 383 'zext' 'zext_ln740_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln740_192 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_14_2, i6 0"   --->   Operation 384 'bitconcatenate' 'shl_ln740_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (2.91ns)   --->   "%mul_ln740_25 = mul i16 %zext_ln740_58, i16 352"   --->   Operation 385 'mul' 'mul_ln740_25' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 710, i32 719"   --->   Operation 386 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 710, i32 717"   --->   Operation 387 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 710, i32 718"   --->   Operation 388 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1859 = add i16 %sub_ln740_72, i16 %shl_ln740_192"   --->   Operation 389 'add' 'add_ln712_1859' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 390 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1861 = add i16 %zext_ln740_128, i16 %sub_ln740_74"   --->   Operation 390 'add' 'add_ln712_1861' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 391 [1/1] (1.30ns)   --->   "%add_ln712_1864 = add i16 %zext_ln740_126, i16 %mul_ln740_24"   --->   Operation 391 'add' 'add_ln712_1864' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 580, i32 589"   --->   Operation 392 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%shl_ln740_198 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_107, i6 0"   --->   Operation 393 'bitconcatenate' 'shl_ln740_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln740_199 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_107, i4 0"   --->   Operation 394 'bitconcatenate' 'shl_ln740_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln740_132 = zext i14 %shl_ln740_199"   --->   Operation 395 'zext' 'zext_ln740_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_78 = sub i16 %zext_ln740_132, i16 %shl_ln740_198"   --->   Operation 396 'sub' 'sub_ln740_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 580, i32 588"   --->   Operation 397 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln740_200 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_108, i7 0"   --->   Operation 398 'bitconcatenate' 'shl_ln740_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (1.30ns)   --->   "%sub_ln740_79 = sub i16 0, i16 %shl_ln740_200"   --->   Operation 399 'sub' 'sub_ln740_79' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_80 = sub i16 %sub_ln740_79, i16 %zext_ln740_132"   --->   Operation 400 'sub' 'sub_ln740_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 580, i32 587"   --->   Operation 401 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln740_202 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_107, i5 0"   --->   Operation 402 'bitconcatenate' 'shl_ln740_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln740_133 = zext i15 %shl_ln740_202"   --->   Operation 403 'zext' 'zext_ln740_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln740_61 = zext i10 %data_buf_V_15_1"   --->   Operation 404 'zext' 'zext_ln740_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 590, i32 597"   --->   Operation 405 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln740_205 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_15_1, i4 0"   --->   Operation 406 'bitconcatenate' 'shl_ln740_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln740_135 = zext i14 %shl_ln740_205"   --->   Operation 407 'zext' 'zext_ln740_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (2.91ns)   --->   "%mul_ln740_26 = mul i16 %zext_ln740_61, i16 65328"   --->   Operation 408 'mul' 'mul_ln740_26' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln740_62 = zext i10 %data_buf_V_15_2"   --->   Operation 409 'zext' 'zext_ln740_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln740_207 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_15_2, i6 0"   --->   Operation 410 'bitconcatenate' 'shl_ln740_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (2.91ns)   --->   "%mul_ln740_27 = mul i16 %zext_ln740_62, i16 352"   --->   Operation 411 'mul' 'mul_ln740_27' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 730, i32 739"   --->   Operation 412 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 730, i32 737"   --->   Operation 413 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 730, i32 738"   --->   Operation 414 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1872 = add i16 %sub_ln740_78, i16 %shl_ln740_207"   --->   Operation 415 'add' 'add_ln712_1872' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 416 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1874 = add i16 %zext_ln740_135, i16 %sub_ln740_80"   --->   Operation 416 'add' 'add_ln712_1874' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 417 [1/1] (1.30ns)   --->   "%add_ln712_1877 = add i16 %zext_ln740_133, i16 %mul_ln740_26"   --->   Operation 417 'add' 'add_ln712_1877' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 600, i32 609"   --->   Operation 418 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln740_213 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_114, i6 0"   --->   Operation 419 'bitconcatenate' 'shl_ln740_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln740_214 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_114, i4 0"   --->   Operation 420 'bitconcatenate' 'shl_ln740_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln740_139 = zext i14 %shl_ln740_214"   --->   Operation 421 'zext' 'zext_ln740_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_84 = sub i16 %zext_ln740_139, i16 %shl_ln740_213"   --->   Operation 422 'sub' 'sub_ln740_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 600, i32 608"   --->   Operation 423 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln740_215 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_115, i7 0"   --->   Operation 424 'bitconcatenate' 'shl_ln740_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (1.30ns)   --->   "%sub_ln740_85 = sub i16 0, i16 %shl_ln740_215"   --->   Operation 425 'sub' 'sub_ln740_85' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_86 = sub i16 %sub_ln740_85, i16 %zext_ln740_139"   --->   Operation 426 'sub' 'sub_ln740_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 600, i32 607"   --->   Operation 427 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln740_217 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_114, i5 0"   --->   Operation 428 'bitconcatenate' 'shl_ln740_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln740_140 = zext i15 %shl_ln740_217"   --->   Operation 429 'zext' 'zext_ln740_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln740_65 = zext i10 %data_buf_V_16_1"   --->   Operation 430 'zext' 'zext_ln740_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 610, i32 617"   --->   Operation 431 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln740_220 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_16_1, i4 0"   --->   Operation 432 'bitconcatenate' 'shl_ln740_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln740_142 = zext i14 %shl_ln740_220"   --->   Operation 433 'zext' 'zext_ln740_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (2.91ns)   --->   "%mul_ln740_28 = mul i16 %zext_ln740_65, i16 65328"   --->   Operation 434 'mul' 'mul_ln740_28' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln740_66 = zext i10 %data_buf_V_16_2"   --->   Operation 435 'zext' 'zext_ln740_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln740_222 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_16_2, i6 0"   --->   Operation 436 'bitconcatenate' 'shl_ln740_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (2.91ns)   --->   "%mul_ln740_29 = mul i16 %zext_ln740_66, i16 352"   --->   Operation 437 'mul' 'mul_ln740_29' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 750, i32 759"   --->   Operation 438 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 750, i32 757"   --->   Operation 439 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 750, i32 758"   --->   Operation 440 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1885 = add i16 %sub_ln740_84, i16 %shl_ln740_222"   --->   Operation 441 'add' 'add_ln712_1885' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1887 = add i16 %zext_ln740_142, i16 %sub_ln740_86"   --->   Operation 442 'add' 'add_ln712_1887' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 443 [1/1] (1.30ns)   --->   "%add_ln712_1890 = add i16 %zext_ln740_140, i16 %mul_ln740_28"   --->   Operation 443 'add' 'add_ln712_1890' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 620, i32 629"   --->   Operation 444 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln740_228 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_121, i6 0"   --->   Operation 445 'bitconcatenate' 'shl_ln740_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln740_229 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_121, i4 0"   --->   Operation 446 'bitconcatenate' 'shl_ln740_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln740_146 = zext i14 %shl_ln740_229"   --->   Operation 447 'zext' 'zext_ln740_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_90 = sub i16 %zext_ln740_146, i16 %shl_ln740_228"   --->   Operation 448 'sub' 'sub_ln740_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 620, i32 628"   --->   Operation 449 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%shl_ln740_230 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_122, i7 0"   --->   Operation 450 'bitconcatenate' 'shl_ln740_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.30ns)   --->   "%sub_ln740_91 = sub i16 0, i16 %shl_ln740_230"   --->   Operation 451 'sub' 'sub_ln740_91' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_92 = sub i16 %sub_ln740_91, i16 %zext_ln740_146"   --->   Operation 452 'sub' 'sub_ln740_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 620, i32 627"   --->   Operation 453 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln740_232 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_121, i5 0"   --->   Operation 454 'bitconcatenate' 'shl_ln740_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln740_147 = zext i15 %shl_ln740_232"   --->   Operation 455 'zext' 'zext_ln740_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln740_69 = zext i10 %data_buf_V_17_1"   --->   Operation 456 'zext' 'zext_ln740_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 630, i32 637"   --->   Operation 457 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln740_235 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_17_1, i4 0"   --->   Operation 458 'bitconcatenate' 'shl_ln740_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln740_149 = zext i14 %shl_ln740_235"   --->   Operation 459 'zext' 'zext_ln740_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (2.91ns)   --->   "%mul_ln740_30 = mul i16 %zext_ln740_69, i16 65328"   --->   Operation 460 'mul' 'mul_ln740_30' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln740_70 = zext i10 %data_buf_V_17_2"   --->   Operation 461 'zext' 'zext_ln740_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln740_237 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_17_2, i6 0"   --->   Operation 462 'bitconcatenate' 'shl_ln740_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (2.91ns)   --->   "%mul_ln740_31 = mul i16 %zext_ln740_70, i16 352"   --->   Operation 463 'mul' 'mul_ln740_31' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 770, i32 779"   --->   Operation 464 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 770, i32 777"   --->   Operation 465 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 770, i32 778"   --->   Operation 466 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1898 = add i16 %sub_ln740_90, i16 %shl_ln740_237"   --->   Operation 467 'add' 'add_ln712_1898' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 468 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1900 = add i16 %zext_ln740_149, i16 %sub_ln740_92"   --->   Operation 468 'add' 'add_ln712_1900' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 469 [1/1] (1.30ns)   --->   "%add_ln712_1903 = add i16 %zext_ln740_147, i16 %mul_ln740_30"   --->   Operation 469 'add' 'add_ln712_1903' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 640, i32 649"   --->   Operation 470 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln740_243 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_128, i6 0"   --->   Operation 471 'bitconcatenate' 'shl_ln740_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%shl_ln740_244 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_128, i4 0"   --->   Operation 472 'bitconcatenate' 'shl_ln740_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln740_153 = zext i14 %shl_ln740_244"   --->   Operation 473 'zext' 'zext_ln740_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_96 = sub i16 %zext_ln740_153, i16 %shl_ln740_243"   --->   Operation 474 'sub' 'sub_ln740_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 640, i32 648"   --->   Operation 475 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln740_245 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_129, i7 0"   --->   Operation 476 'bitconcatenate' 'shl_ln740_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (1.30ns)   --->   "%sub_ln740_97 = sub i16 0, i16 %shl_ln740_245"   --->   Operation 477 'sub' 'sub_ln740_97' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_98 = sub i16 %sub_ln740_97, i16 %zext_ln740_153"   --->   Operation 478 'sub' 'sub_ln740_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 640, i32 647"   --->   Operation 479 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln740_247 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_128, i5 0"   --->   Operation 480 'bitconcatenate' 'shl_ln740_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln740_154 = zext i15 %shl_ln740_247"   --->   Operation 481 'zext' 'zext_ln740_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln740_73 = zext i10 %data_buf_V_18_1"   --->   Operation 482 'zext' 'zext_ln740_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 650, i32 657"   --->   Operation 483 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln740_250 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_18_1, i4 0"   --->   Operation 484 'bitconcatenate' 'shl_ln740_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln740_156 = zext i14 %shl_ln740_250"   --->   Operation 485 'zext' 'zext_ln740_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (2.91ns)   --->   "%mul_ln740_32 = mul i16 %zext_ln740_73, i16 65328"   --->   Operation 486 'mul' 'mul_ln740_32' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln740_74 = zext i10 %data_buf_V_18_2"   --->   Operation 487 'zext' 'zext_ln740_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln740_252 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_18_2, i6 0"   --->   Operation 488 'bitconcatenate' 'shl_ln740_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (2.91ns)   --->   "%mul_ln740_33 = mul i16 %zext_ln740_74, i16 352"   --->   Operation 489 'mul' 'mul_ln740_33' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 790, i32 799"   --->   Operation 490 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 790, i32 797"   --->   Operation 491 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 790, i32 798"   --->   Operation 492 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1911 = add i16 %sub_ln740_96, i16 %shl_ln740_252"   --->   Operation 493 'add' 'add_ln712_1911' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1913 = add i16 %zext_ln740_156, i16 %sub_ln740_98"   --->   Operation 494 'add' 'add_ln712_1913' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 495 [1/1] (1.30ns)   --->   "%add_ln712_1916 = add i16 %zext_ln740_154, i16 %mul_ln740_32"   --->   Operation 495 'add' 'add_ln712_1916' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 660, i32 669"   --->   Operation 496 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln740_258 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_135, i6 0"   --->   Operation 497 'bitconcatenate' 'shl_ln740_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln740_259 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_135, i4 0"   --->   Operation 498 'bitconcatenate' 'shl_ln740_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln740_160 = zext i14 %shl_ln740_259"   --->   Operation 499 'zext' 'zext_ln740_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_102 = sub i16 %zext_ln740_160, i16 %shl_ln740_258"   --->   Operation 500 'sub' 'sub_ln740_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 660, i32 668"   --->   Operation 501 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln740_260 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_136, i7 0"   --->   Operation 502 'bitconcatenate' 'shl_ln740_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (1.30ns)   --->   "%sub_ln740_103 = sub i16 0, i16 %shl_ln740_260"   --->   Operation 503 'sub' 'sub_ln740_103' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_104 = sub i16 %sub_ln740_103, i16 %zext_ln740_160"   --->   Operation 504 'sub' 'sub_ln740_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 660, i32 667"   --->   Operation 505 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln740_262 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_135, i5 0"   --->   Operation 506 'bitconcatenate' 'shl_ln740_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln740_161 = zext i15 %shl_ln740_262"   --->   Operation 507 'zext' 'zext_ln740_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln740_77 = zext i10 %data_buf_V_19_1"   --->   Operation 508 'zext' 'zext_ln740_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 670, i32 677"   --->   Operation 509 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln740_265 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_19_1, i4 0"   --->   Operation 510 'bitconcatenate' 'shl_ln740_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln740_163 = zext i14 %shl_ln740_265"   --->   Operation 511 'zext' 'zext_ln740_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (2.91ns)   --->   "%mul_ln740_34 = mul i16 %zext_ln740_77, i16 65328"   --->   Operation 512 'mul' 'mul_ln740_34' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln740_78 = zext i10 %data_buf_V_19_2"   --->   Operation 513 'zext' 'zext_ln740_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln740_267 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_19_2, i6 0"   --->   Operation 514 'bitconcatenate' 'shl_ln740_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (2.91ns)   --->   "%mul_ln740_35 = mul i16 %zext_ln740_78, i16 352"   --->   Operation 515 'mul' 'mul_ln740_35' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 810, i32 819"   --->   Operation 516 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 810, i32 817"   --->   Operation 517 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 810, i32 818"   --->   Operation 518 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1924 = add i16 %sub_ln740_102, i16 %shl_ln740_267"   --->   Operation 519 'add' 'add_ln712_1924' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 520 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1926 = add i16 %zext_ln740_163, i16 %sub_ln740_104"   --->   Operation 520 'add' 'add_ln712_1926' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 521 [1/1] (1.30ns)   --->   "%add_ln712_1929 = add i16 %zext_ln740_161, i16 %mul_ln740_34"   --->   Operation 521 'add' 'add_ln712_1929' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 680, i32 689"   --->   Operation 522 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln740_273 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_142, i6 0"   --->   Operation 523 'bitconcatenate' 'shl_ln740_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln740_274 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_142, i4 0"   --->   Operation 524 'bitconcatenate' 'shl_ln740_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln740_167 = zext i14 %shl_ln740_274"   --->   Operation 525 'zext' 'zext_ln740_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_108 = sub i16 %zext_ln740_167, i16 %shl_ln740_273"   --->   Operation 526 'sub' 'sub_ln740_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 680, i32 688"   --->   Operation 527 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln740_275 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_143, i7 0"   --->   Operation 528 'bitconcatenate' 'shl_ln740_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (1.30ns)   --->   "%sub_ln740_109 = sub i16 0, i16 %shl_ln740_275"   --->   Operation 529 'sub' 'sub_ln740_109' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_110 = sub i16 %sub_ln740_109, i16 %zext_ln740_167"   --->   Operation 530 'sub' 'sub_ln740_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 680, i32 687"   --->   Operation 531 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln740_277 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_142, i5 0"   --->   Operation 532 'bitconcatenate' 'shl_ln740_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln740_168 = zext i15 %shl_ln740_277"   --->   Operation 533 'zext' 'zext_ln740_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln740_81 = zext i10 %data_buf_V_20_1"   --->   Operation 534 'zext' 'zext_ln740_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 690, i32 697"   --->   Operation 535 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln740_280 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_20_1, i4 0"   --->   Operation 536 'bitconcatenate' 'shl_ln740_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln740_170 = zext i14 %shl_ln740_280"   --->   Operation 537 'zext' 'zext_ln740_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (2.91ns)   --->   "%mul_ln740_36 = mul i16 %zext_ln740_81, i16 65328"   --->   Operation 538 'mul' 'mul_ln740_36' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln740_82 = zext i10 %data_buf_V_20_2"   --->   Operation 539 'zext' 'zext_ln740_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln740_282 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_20_2, i6 0"   --->   Operation 540 'bitconcatenate' 'shl_ln740_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (2.91ns)   --->   "%mul_ln740_37 = mul i16 %zext_ln740_82, i16 352"   --->   Operation 541 'mul' 'mul_ln740_37' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 830, i32 839"   --->   Operation 542 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 830, i32 837"   --->   Operation 543 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 830, i32 838"   --->   Operation 544 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1937 = add i16 %sub_ln740_108, i16 %shl_ln740_282"   --->   Operation 545 'add' 'add_ln712_1937' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 546 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1939 = add i16 %zext_ln740_170, i16 %sub_ln740_110"   --->   Operation 546 'add' 'add_ln712_1939' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 547 [1/1] (1.30ns)   --->   "%add_ln712_1942 = add i16 %zext_ln740_168, i16 %mul_ln740_36"   --->   Operation 547 'add' 'add_ln712_1942' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 1, void @empty_2"   --->   Operation 548 'speclatency' 'speclatency_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%specresourcelimit_ln29 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 98, void @empty_1, void @empty_2, void @empty_2, void @empty_2" [src/nnet_utils/nnet_conv2d_latency.h:29->src/nnet_utils/nnet_conv2d.h:50]   --->   Operation 549 'specresourcelimit' 'specresourcelimit_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln740_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln740_2, i8 0"   --->   Operation 550 'bitconcatenate' 'shl_ln740_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln740_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_3, i5 0"   --->   Operation 551 'bitconcatenate' 'shl_ln740_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln740_4 = zext i15 %shl_ln740_5"   --->   Operation 552 'zext' 'zext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln740_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_s, i8 0"   --->   Operation 553 'bitconcatenate' 'shl_ln740_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln740_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_3, i6 0"   --->   Operation 554 'bitconcatenate' 'shl_ln740_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (1.30ns)   --->   "%sub_ln740_3 = sub i16 %zext_ln740_7, i16 %shl_ln740_8"   --->   Operation 555 'sub' 'sub_ln740_3' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln740_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_4, i5 0"   --->   Operation 556 'bitconcatenate' 'shl_ln740_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln740_8 = zext i15 %shl_ln740_s"   --->   Operation 557 'zext' 'zext_ln740_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln740_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_15, i5 0"   --->   Operation 558 'bitconcatenate' 'shl_ln740_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln740_11 = zext i15 %shl_ln740_10"   --->   Operation 559 'zext' 'zext_ln740_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln740_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_16, i8 0"   --->   Operation 560 'bitconcatenate' 'shl_ln740_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln740_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_15, i4 0"   --->   Operation 561 'bitconcatenate' 'shl_ln740_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln740_12 = zext i14 %shl_ln740_12"   --->   Operation 562 'zext' 'zext_ln740_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_4 = sub i16 %shl_ln740_11, i16 %zext_ln740_12"   --->   Operation 563 'sub' 'sub_ln740_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln740_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_17, i7 0"   --->   Operation 564 'bitconcatenate' 'shl_ln740_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_5 = sub i16 %zext_ln740_11, i16 %shl_ln740_13"   --->   Operation 565 'sub' 'sub_ln740_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1704 = add i16 %add_ln712, i16 %zext_ln740_4"   --->   Operation 566 'add' 'add_ln712_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 567 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712 = sub i16 %add_ln712_1704, i16 %zext_ln740_11"   --->   Operation 567 'sub' 'sub_ln712' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1706 = add i16 %add_ln712_1705, i16 %shl_ln740_6"   --->   Operation 568 'add' 'add_ln712_1706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 569 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_1 = sub i16 %add_ln712_1706, i16 %zext_ln740_8"   --->   Operation 569 'sub' 'sub_ln712_1' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 570 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1707 = add i16 %sub_ln712_1, i16 %sub_ln740_4"   --->   Operation 570 'add' 'add_ln712_1707' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1709 = add i16 %add_ln712_1708, i16 %shl_ln740_3"   --->   Operation 571 'add' 'add_ln712_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1710 = add i16 %zext_ln740_11, i16 %shl_ln740_11"   --->   Operation 572 'add' 'add_ln712_1710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 573 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1711 = add i16 %add_ln712_1710, i16 %zext_ln740_8"   --->   Operation 573 'add' 'add_ln712_1711' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 574 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1712 = add i16 %add_ln712_1711, i16 %add_ln712_1709"   --->   Operation 574 'add' 'add_ln712_1712' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1713 = add i16 %sub_ln740_3, i16 %shl_ln740_3"   --->   Operation 575 'add' 'add_ln712_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 576 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1714 = add i16 %mul_ln740_1, i16 %sub_ln740_5"   --->   Operation 576 'add' 'add_ln712_1714' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 577 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1715 = add i16 %add_ln712_1714, i16 %add_ln712_1713"   --->   Operation 577 'add' 'add_ln712_1715' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln740_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_20, i8 0"   --->   Operation 578 'bitconcatenate' 'shl_ln740_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln740_19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_7, i5 0"   --->   Operation 579 'bitconcatenate' 'shl_ln740_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln740_19 = zext i15 %shl_ln740_19"   --->   Operation 580 'zext' 'zext_ln740_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln740_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_21, i8 0"   --->   Operation 581 'bitconcatenate' 'shl_ln740_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%shl_ln740_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_7, i6 0"   --->   Operation 582 'bitconcatenate' 'shl_ln740_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (1.30ns)   --->   "%sub_ln740_9 = sub i16 %zext_ln740_20, i16 %shl_ln740_22"   --->   Operation 583 'sub' 'sub_ln740_9' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln740_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_8, i5 0"   --->   Operation 584 'bitconcatenate' 'shl_ln740_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln740_23 = zext i15 %shl_ln740_24"   --->   Operation 585 'zext' 'zext_ln740_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln740_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_22, i5 0"   --->   Operation 586 'bitconcatenate' 'shl_ln740_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln740_24 = zext i15 %shl_ln740_25"   --->   Operation 587 'zext' 'zext_ln740_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln740_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_23, i8 0"   --->   Operation 588 'bitconcatenate' 'shl_ln740_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln740_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_22, i4 0"   --->   Operation 589 'bitconcatenate' 'shl_ln740_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln740_27 = zext i14 %shl_ln740_27"   --->   Operation 590 'zext' 'zext_ln740_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_10 = sub i16 %shl_ln740_26, i16 %zext_ln740_27"   --->   Operation 591 'sub' 'sub_ln740_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln740_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_24, i7 0"   --->   Operation 592 'bitconcatenate' 'shl_ln740_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_11 = sub i16 %zext_ln740_24, i16 %shl_ln740_28"   --->   Operation 593 'sub' 'sub_ln740_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1717 = add i16 %add_ln712_1716, i16 %zext_ln740_19"   --->   Operation 594 'add' 'add_ln712_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 595 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_2 = sub i16 %add_ln712_1717, i16 %zext_ln740_24"   --->   Operation 595 'sub' 'sub_ln712_2' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1719 = add i16 %add_ln712_1718, i16 %shl_ln740_20"   --->   Operation 596 'add' 'add_ln712_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 597 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_3 = sub i16 %add_ln712_1719, i16 %zext_ln740_23"   --->   Operation 597 'sub' 'sub_ln712_3' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 598 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1720 = add i16 %sub_ln712_3, i16 %sub_ln740_10"   --->   Operation 598 'add' 'add_ln712_1720' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1722 = add i16 %add_ln712_1721, i16 %shl_ln740_17"   --->   Operation 599 'add' 'add_ln712_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1723 = add i16 %zext_ln740_24, i16 %shl_ln740_26"   --->   Operation 600 'add' 'add_ln712_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 601 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1724 = add i16 %add_ln712_1723, i16 %zext_ln740_23"   --->   Operation 601 'add' 'add_ln712_1724' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 602 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1725 = add i16 %add_ln712_1724, i16 %add_ln712_1722"   --->   Operation 602 'add' 'add_ln712_1725' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1726 = add i16 %sub_ln740_9, i16 %shl_ln740_17"   --->   Operation 603 'add' 'add_ln712_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 604 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1727 = add i16 %mul_ln740_3, i16 %sub_ln740_11"   --->   Operation 604 'add' 'add_ln712_1727' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 605 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1728 = add i16 %add_ln712_1727, i16 %add_ln712_1726"   --->   Operation 605 'add' 'add_ln712_1728' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln740_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_27, i8 0"   --->   Operation 606 'bitconcatenate' 'shl_ln740_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln740_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_1, i5 0"   --->   Operation 607 'bitconcatenate' 'shl_ln740_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln740_32 = zext i15 %shl_ln740_34"   --->   Operation 608 'zext' 'zext_ln740_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln740_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_28, i8 0"   --->   Operation 609 'bitconcatenate' 'shl_ln740_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln740_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_1, i6 0"   --->   Operation 610 'bitconcatenate' 'shl_ln740_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (1.30ns)   --->   "%sub_ln740_15 = sub i16 %zext_ln740_35, i16 %shl_ln740_37"   --->   Operation 611 'sub' 'sub_ln740_15' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln740_39 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_2, i5 0"   --->   Operation 612 'bitconcatenate' 'shl_ln740_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln740_36 = zext i15 %shl_ln740_39"   --->   Operation 613 'zext' 'zext_ln740_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%shl_ln740_40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_29, i5 0"   --->   Operation 614 'bitconcatenate' 'shl_ln740_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln740_37 = zext i15 %shl_ln740_40"   --->   Operation 615 'zext' 'zext_ln740_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln740_41 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_30, i8 0"   --->   Operation 616 'bitconcatenate' 'shl_ln740_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln740_42 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_29, i4 0"   --->   Operation 617 'bitconcatenate' 'shl_ln740_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln740_38 = zext i14 %shl_ln740_42"   --->   Operation 618 'zext' 'zext_ln740_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_16 = sub i16 %shl_ln740_41, i16 %zext_ln740_38"   --->   Operation 619 'sub' 'sub_ln740_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln740_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_31, i7 0"   --->   Operation 620 'bitconcatenate' 'shl_ln740_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_17 = sub i16 %zext_ln740_37, i16 %shl_ln740_43"   --->   Operation 621 'sub' 'sub_ln740_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1730 = add i16 %add_ln712_1729, i16 %zext_ln740_32"   --->   Operation 622 'add' 'add_ln712_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 623 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_4 = sub i16 %add_ln712_1730, i16 %zext_ln740_37"   --->   Operation 623 'sub' 'sub_ln712_4' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1732 = add i16 %add_ln712_1731, i16 %shl_ln740_35"   --->   Operation 624 'add' 'add_ln712_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 625 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_5 = sub i16 %add_ln712_1732, i16 %zext_ln740_36"   --->   Operation 625 'sub' 'sub_ln712_5' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 626 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1733 = add i16 %sub_ln712_5, i16 %sub_ln740_16"   --->   Operation 626 'add' 'add_ln712_1733' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1735 = add i16 %add_ln712_1734, i16 %shl_ln740_32"   --->   Operation 627 'add' 'add_ln712_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1736 = add i16 %zext_ln740_37, i16 %shl_ln740_41"   --->   Operation 628 'add' 'add_ln712_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 629 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1737 = add i16 %add_ln712_1736, i16 %zext_ln740_36"   --->   Operation 629 'add' 'add_ln712_1737' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 630 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1738 = add i16 %add_ln712_1737, i16 %add_ln712_1735"   --->   Operation 630 'add' 'add_ln712_1738' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1739 = add i16 %sub_ln740_15, i16 %shl_ln740_32"   --->   Operation 631 'add' 'add_ln712_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 632 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1740 = add i16 %mul_ln740_5, i16 %sub_ln740_17"   --->   Operation 632 'add' 'add_ln712_1740' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 633 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1741 = add i16 %add_ln712_1740, i16 %add_ln712_1739"   --->   Operation 633 'add' 'add_ln712_1741' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln740_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_34, i8 0"   --->   Operation 634 'bitconcatenate' 'shl_ln740_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln740_49 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_3_1, i5 0"   --->   Operation 635 'bitconcatenate' 'shl_ln740_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln740_43 = zext i15 %shl_ln740_49"   --->   Operation 636 'zext' 'zext_ln740_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln740_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_35, i8 0"   --->   Operation 637 'bitconcatenate' 'shl_ln740_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln740_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_3_1, i6 0"   --->   Operation 638 'bitconcatenate' 'shl_ln740_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.30ns)   --->   "%sub_ln740_21 = sub i16 %zext_ln740_44, i16 %shl_ln740_52"   --->   Operation 639 'sub' 'sub_ln740_21' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln740_54 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_3_2, i5 0"   --->   Operation 640 'bitconcatenate' 'shl_ln740_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln740_47 = zext i15 %shl_ln740_54"   --->   Operation 641 'zext' 'zext_ln740_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln740_55 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_36, i5 0"   --->   Operation 642 'bitconcatenate' 'shl_ln740_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln740_48 = zext i15 %shl_ln740_55"   --->   Operation 643 'zext' 'zext_ln740_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln740_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_37, i8 0"   --->   Operation 644 'bitconcatenate' 'shl_ln740_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%shl_ln740_57 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_36, i4 0"   --->   Operation 645 'bitconcatenate' 'shl_ln740_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln740_51 = zext i14 %shl_ln740_57"   --->   Operation 646 'zext' 'zext_ln740_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_22 = sub i16 %shl_ln740_56, i16 %zext_ln740_51"   --->   Operation 647 'sub' 'sub_ln740_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%shl_ln740_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_38, i7 0"   --->   Operation 648 'bitconcatenate' 'shl_ln740_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_23 = sub i16 %zext_ln740_48, i16 %shl_ln740_58"   --->   Operation 649 'sub' 'sub_ln740_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1743 = add i16 %add_ln712_1742, i16 %zext_ln740_43"   --->   Operation 650 'add' 'add_ln712_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 651 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_6 = sub i16 %add_ln712_1743, i16 %zext_ln740_48"   --->   Operation 651 'sub' 'sub_ln712_6' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1745 = add i16 %add_ln712_1744, i16 %shl_ln740_50"   --->   Operation 652 'add' 'add_ln712_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 653 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_7 = sub i16 %add_ln712_1745, i16 %zext_ln740_47"   --->   Operation 653 'sub' 'sub_ln712_7' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 654 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1746 = add i16 %sub_ln712_7, i16 %sub_ln740_22"   --->   Operation 654 'add' 'add_ln712_1746' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1748 = add i16 %add_ln712_1747, i16 %shl_ln740_47"   --->   Operation 655 'add' 'add_ln712_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1749 = add i16 %zext_ln740_48, i16 %shl_ln740_56"   --->   Operation 656 'add' 'add_ln712_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 657 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1750 = add i16 %add_ln712_1749, i16 %zext_ln740_47"   --->   Operation 657 'add' 'add_ln712_1750' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 658 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1751 = add i16 %add_ln712_1750, i16 %add_ln712_1748"   --->   Operation 658 'add' 'add_ln712_1751' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1752 = add i16 %sub_ln740_21, i16 %shl_ln740_47"   --->   Operation 659 'add' 'add_ln712_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 660 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1753 = add i16 %mul_ln740_7, i16 %sub_ln740_23"   --->   Operation 660 'add' 'add_ln712_1753' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 661 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1754 = add i16 %add_ln712_1753, i16 %add_ln712_1752"   --->   Operation 661 'add' 'add_ln712_1754' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln740_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_41, i8 0"   --->   Operation 662 'bitconcatenate' 'shl_ln740_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln740_64 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_4_1, i5 0"   --->   Operation 663 'bitconcatenate' 'shl_ln740_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln740_54 = zext i15 %shl_ln740_64"   --->   Operation 664 'zext' 'zext_ln740_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln740_65 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_42, i8 0"   --->   Operation 665 'bitconcatenate' 'shl_ln740_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%shl_ln740_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_4_1, i6 0"   --->   Operation 666 'bitconcatenate' 'shl_ln740_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (1.30ns)   --->   "%sub_ln740_27 = sub i16 %zext_ln740_55, i16 %shl_ln740_67"   --->   Operation 667 'sub' 'sub_ln740_27' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln740_69 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_4_2, i5 0"   --->   Operation 668 'bitconcatenate' 'shl_ln740_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln740_56 = zext i15 %shl_ln740_69"   --->   Operation 669 'zext' 'zext_ln740_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln740_70 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_43, i5 0"   --->   Operation 670 'bitconcatenate' 'shl_ln740_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln740_59 = zext i15 %shl_ln740_70"   --->   Operation 671 'zext' 'zext_ln740_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln740_71 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_44, i8 0"   --->   Operation 672 'bitconcatenate' 'shl_ln740_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln740_72 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_43, i4 0"   --->   Operation 673 'bitconcatenate' 'shl_ln740_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln740_60 = zext i14 %shl_ln740_72"   --->   Operation 674 'zext' 'zext_ln740_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_28 = sub i16 %shl_ln740_71, i16 %zext_ln740_60"   --->   Operation 675 'sub' 'sub_ln740_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln740_73 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_45, i7 0"   --->   Operation 676 'bitconcatenate' 'shl_ln740_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_29 = sub i16 %zext_ln740_59, i16 %shl_ln740_73"   --->   Operation 677 'sub' 'sub_ln740_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1756 = add i16 %add_ln712_1755, i16 %zext_ln740_54"   --->   Operation 678 'add' 'add_ln712_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 679 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_8 = sub i16 %add_ln712_1756, i16 %zext_ln740_59"   --->   Operation 679 'sub' 'sub_ln712_8' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1758 = add i16 %add_ln712_1757, i16 %shl_ln740_65"   --->   Operation 680 'add' 'add_ln712_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 681 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_9 = sub i16 %add_ln712_1758, i16 %zext_ln740_56"   --->   Operation 681 'sub' 'sub_ln712_9' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 682 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1759 = add i16 %sub_ln712_9, i16 %sub_ln740_28"   --->   Operation 682 'add' 'add_ln712_1759' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1761 = add i16 %add_ln712_1760, i16 %shl_ln740_62"   --->   Operation 683 'add' 'add_ln712_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1762 = add i16 %zext_ln740_59, i16 %shl_ln740_71"   --->   Operation 684 'add' 'add_ln712_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 685 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1763 = add i16 %add_ln712_1762, i16 %zext_ln740_56"   --->   Operation 685 'add' 'add_ln712_1763' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 686 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1764 = add i16 %add_ln712_1763, i16 %add_ln712_1761"   --->   Operation 686 'add' 'add_ln712_1764' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1765 = add i16 %sub_ln740_27, i16 %shl_ln740_62"   --->   Operation 687 'add' 'add_ln712_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 688 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1766 = add i16 %mul_ln740_9, i16 %sub_ln740_29"   --->   Operation 688 'add' 'add_ln712_1766' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 689 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1767 = add i16 %add_ln712_1766, i16 %add_ln712_1765"   --->   Operation 689 'add' 'add_ln712_1767' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%shl_ln740_77 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_48, i8 0"   --->   Operation 690 'bitconcatenate' 'shl_ln740_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln740_79 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_5_1, i5 0"   --->   Operation 691 'bitconcatenate' 'shl_ln740_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln740_67 = zext i15 %shl_ln740_79"   --->   Operation 692 'zext' 'zext_ln740_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%shl_ln740_80 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_49, i8 0"   --->   Operation 693 'bitconcatenate' 'shl_ln740_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln740_82 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_5_1, i6 0"   --->   Operation 694 'bitconcatenate' 'shl_ln740_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (1.30ns)   --->   "%sub_ln740_33 = sub i16 %zext_ln740_68, i16 %shl_ln740_82"   --->   Operation 695 'sub' 'sub_ln740_33' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln740_84 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_5_2, i5 0"   --->   Operation 696 'bitconcatenate' 'shl_ln740_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln740_71 = zext i15 %shl_ln740_84"   --->   Operation 697 'zext' 'zext_ln740_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln740_85 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_50, i5 0"   --->   Operation 698 'bitconcatenate' 'shl_ln740_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln740_72 = zext i15 %shl_ln740_85"   --->   Operation 699 'zext' 'zext_ln740_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln740_86 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_51, i8 0"   --->   Operation 700 'bitconcatenate' 'shl_ln740_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%shl_ln740_87 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_50, i4 0"   --->   Operation 701 'bitconcatenate' 'shl_ln740_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln740_75 = zext i14 %shl_ln740_87"   --->   Operation 702 'zext' 'zext_ln740_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_34 = sub i16 %shl_ln740_86, i16 %zext_ln740_75"   --->   Operation 703 'sub' 'sub_ln740_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln740_88 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_52, i7 0"   --->   Operation 704 'bitconcatenate' 'shl_ln740_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_35 = sub i16 %zext_ln740_72, i16 %shl_ln740_88"   --->   Operation 705 'sub' 'sub_ln740_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1769 = add i16 %add_ln712_1768, i16 %zext_ln740_67"   --->   Operation 706 'add' 'add_ln712_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 707 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_10 = sub i16 %add_ln712_1769, i16 %zext_ln740_72"   --->   Operation 707 'sub' 'sub_ln712_10' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1771 = add i16 %add_ln712_1770, i16 %shl_ln740_80"   --->   Operation 708 'add' 'add_ln712_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 709 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_11 = sub i16 %add_ln712_1771, i16 %zext_ln740_71"   --->   Operation 709 'sub' 'sub_ln712_11' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 710 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1772 = add i16 %sub_ln712_11, i16 %sub_ln740_34"   --->   Operation 710 'add' 'add_ln712_1772' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1774 = add i16 %add_ln712_1773, i16 %shl_ln740_77"   --->   Operation 711 'add' 'add_ln712_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1775 = add i16 %zext_ln740_72, i16 %shl_ln740_86"   --->   Operation 712 'add' 'add_ln712_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 713 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1776 = add i16 %add_ln712_1775, i16 %zext_ln740_71"   --->   Operation 713 'add' 'add_ln712_1776' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 714 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1777 = add i16 %add_ln712_1776, i16 %add_ln712_1774"   --->   Operation 714 'add' 'add_ln712_1777' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1778 = add i16 %sub_ln740_33, i16 %shl_ln740_77"   --->   Operation 715 'add' 'add_ln712_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 716 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1779 = add i16 %mul_ln740_11, i16 %sub_ln740_35"   --->   Operation 716 'add' 'add_ln712_1779' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 717 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1780 = add i16 %add_ln712_1779, i16 %add_ln712_1778"   --->   Operation 717 'add' 'add_ln712_1780' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln740_92 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_55, i8 0"   --->   Operation 718 'bitconcatenate' 'shl_ln740_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%shl_ln740_94 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_6_1, i5 0"   --->   Operation 719 'bitconcatenate' 'shl_ln740_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln740_80 = zext i15 %shl_ln740_94"   --->   Operation 720 'zext' 'zext_ln740_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%shl_ln740_95 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_56, i8 0"   --->   Operation 721 'bitconcatenate' 'shl_ln740_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln740_97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_6_1, i6 0"   --->   Operation 722 'bitconcatenate' 'shl_ln740_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (1.30ns)   --->   "%sub_ln740_39 = sub i16 %zext_ln740_83, i16 %shl_ln740_97"   --->   Operation 723 'sub' 'sub_ln740_39' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln740_99 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_6_2, i5 0"   --->   Operation 724 'bitconcatenate' 'shl_ln740_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln740_84 = zext i15 %shl_ln740_99"   --->   Operation 725 'zext' 'zext_ln740_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%shl_ln740_100 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_57, i5 0"   --->   Operation 726 'bitconcatenate' 'shl_ln740_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln740_85 = zext i15 %shl_ln740_100"   --->   Operation 727 'zext' 'zext_ln740_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln740_101 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_58, i8 0"   --->   Operation 728 'bitconcatenate' 'shl_ln740_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln740_102 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_57, i4 0"   --->   Operation 729 'bitconcatenate' 'shl_ln740_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln740_86 = zext i14 %shl_ln740_102"   --->   Operation 730 'zext' 'zext_ln740_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_40 = sub i16 %shl_ln740_101, i16 %zext_ln740_86"   --->   Operation 731 'sub' 'sub_ln740_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln740_103 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_59, i7 0"   --->   Operation 732 'bitconcatenate' 'shl_ln740_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_41 = sub i16 %zext_ln740_85, i16 %shl_ln740_103"   --->   Operation 733 'sub' 'sub_ln740_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1782 = add i16 %add_ln712_1781, i16 %zext_ln740_80"   --->   Operation 734 'add' 'add_ln712_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 735 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_12 = sub i16 %add_ln712_1782, i16 %zext_ln740_85"   --->   Operation 735 'sub' 'sub_ln712_12' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1784 = add i16 %add_ln712_1783, i16 %shl_ln740_95"   --->   Operation 736 'add' 'add_ln712_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 737 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_13 = sub i16 %add_ln712_1784, i16 %zext_ln740_84"   --->   Operation 737 'sub' 'sub_ln712_13' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 738 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1785 = add i16 %sub_ln712_13, i16 %sub_ln740_40"   --->   Operation 738 'add' 'add_ln712_1785' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1787 = add i16 %add_ln712_1786, i16 %shl_ln740_92"   --->   Operation 739 'add' 'add_ln712_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1788 = add i16 %zext_ln740_85, i16 %shl_ln740_101"   --->   Operation 740 'add' 'add_ln712_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 741 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1789 = add i16 %add_ln712_1788, i16 %zext_ln740_84"   --->   Operation 741 'add' 'add_ln712_1789' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 742 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1790 = add i16 %add_ln712_1789, i16 %add_ln712_1787"   --->   Operation 742 'add' 'add_ln712_1790' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1791 = add i16 %sub_ln740_39, i16 %shl_ln740_92"   --->   Operation 743 'add' 'add_ln712_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 744 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1792 = add i16 %mul_ln740_13, i16 %sub_ln740_41"   --->   Operation 744 'add' 'add_ln712_1792' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 745 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1793 = add i16 %add_ln712_1792, i16 %add_ln712_1791"   --->   Operation 745 'add' 'add_ln712_1793' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln740_107 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_62, i8 0"   --->   Operation 746 'bitconcatenate' 'shl_ln740_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln740_109 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_7_1, i5 0"   --->   Operation 747 'bitconcatenate' 'shl_ln740_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln740_89 = zext i15 %shl_ln740_109"   --->   Operation 748 'zext' 'zext_ln740_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln740_110 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_63, i8 0"   --->   Operation 749 'bitconcatenate' 'shl_ln740_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln740_112 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_7_1, i6 0"   --->   Operation 750 'bitconcatenate' 'shl_ln740_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (1.30ns)   --->   "%sub_ln740_45 = sub i16 %zext_ln740_90, i16 %shl_ln740_112"   --->   Operation 751 'sub' 'sub_ln740_45' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln740_114 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_7_2, i5 0"   --->   Operation 752 'bitconcatenate' 'shl_ln740_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln740_91 = zext i15 %shl_ln740_114"   --->   Operation 753 'zext' 'zext_ln740_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln740_115 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_64, i5 0"   --->   Operation 754 'bitconcatenate' 'shl_ln740_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln740_92 = zext i15 %shl_ln740_115"   --->   Operation 755 'zext' 'zext_ln740_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln740_116 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_65, i8 0"   --->   Operation 756 'bitconcatenate' 'shl_ln740_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%shl_ln740_117 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_64, i4 0"   --->   Operation 757 'bitconcatenate' 'shl_ln740_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln740_93 = zext i14 %shl_ln740_117"   --->   Operation 758 'zext' 'zext_ln740_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_46 = sub i16 %shl_ln740_116, i16 %zext_ln740_93"   --->   Operation 759 'sub' 'sub_ln740_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln740_118 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_66, i7 0"   --->   Operation 760 'bitconcatenate' 'shl_ln740_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_47 = sub i16 %zext_ln740_92, i16 %shl_ln740_118"   --->   Operation 761 'sub' 'sub_ln740_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1795 = add i16 %add_ln712_1794, i16 %zext_ln740_89"   --->   Operation 762 'add' 'add_ln712_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 763 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_14 = sub i16 %add_ln712_1795, i16 %zext_ln740_92"   --->   Operation 763 'sub' 'sub_ln712_14' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1797 = add i16 %add_ln712_1796, i16 %shl_ln740_110"   --->   Operation 764 'add' 'add_ln712_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 765 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_15 = sub i16 %add_ln712_1797, i16 %zext_ln740_91"   --->   Operation 765 'sub' 'sub_ln712_15' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 766 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1798 = add i16 %sub_ln712_15, i16 %sub_ln740_46"   --->   Operation 766 'add' 'add_ln712_1798' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1800 = add i16 %add_ln712_1799, i16 %shl_ln740_107"   --->   Operation 767 'add' 'add_ln712_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1801 = add i16 %zext_ln740_92, i16 %shl_ln740_116"   --->   Operation 768 'add' 'add_ln712_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 769 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1802 = add i16 %add_ln712_1801, i16 %zext_ln740_91"   --->   Operation 769 'add' 'add_ln712_1802' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 770 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1803 = add i16 %add_ln712_1802, i16 %add_ln712_1800"   --->   Operation 770 'add' 'add_ln712_1803' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1804 = add i16 %sub_ln740_45, i16 %shl_ln740_107"   --->   Operation 771 'add' 'add_ln712_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 772 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1805 = add i16 %mul_ln740_15, i16 %sub_ln740_47"   --->   Operation 772 'add' 'add_ln712_1805' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 773 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1806 = add i16 %add_ln712_1805, i16 %add_ln712_1804"   --->   Operation 773 'add' 'add_ln712_1806' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%shl_ln740_122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_69, i8 0"   --->   Operation 774 'bitconcatenate' 'shl_ln740_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln740_124 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_8_1, i5 0"   --->   Operation 775 'bitconcatenate' 'shl_ln740_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln740_96 = zext i15 %shl_ln740_124"   --->   Operation 776 'zext' 'zext_ln740_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln740_125 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_70, i8 0"   --->   Operation 777 'bitconcatenate' 'shl_ln740_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln740_127 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_8_1, i6 0"   --->   Operation 778 'bitconcatenate' 'shl_ln740_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (1.30ns)   --->   "%sub_ln740_51 = sub i16 %zext_ln740_97, i16 %shl_ln740_127"   --->   Operation 779 'sub' 'sub_ln740_51' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln740_129 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_8_2, i5 0"   --->   Operation 780 'bitconcatenate' 'shl_ln740_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln740_98 = zext i15 %shl_ln740_129"   --->   Operation 781 'zext' 'zext_ln740_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln740_130 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_71, i5 0"   --->   Operation 782 'bitconcatenate' 'shl_ln740_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln740_99 = zext i15 %shl_ln740_130"   --->   Operation 783 'zext' 'zext_ln740_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%shl_ln740_131 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_72, i8 0"   --->   Operation 784 'bitconcatenate' 'shl_ln740_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%shl_ln740_132 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_71, i4 0"   --->   Operation 785 'bitconcatenate' 'shl_ln740_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln740_100 = zext i14 %shl_ln740_132"   --->   Operation 786 'zext' 'zext_ln740_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_52 = sub i16 %shl_ln740_131, i16 %zext_ln740_100"   --->   Operation 787 'sub' 'sub_ln740_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln740_133 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_73, i7 0"   --->   Operation 788 'bitconcatenate' 'shl_ln740_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_53 = sub i16 %zext_ln740_99, i16 %shl_ln740_133"   --->   Operation 789 'sub' 'sub_ln740_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1808 = add i16 %add_ln712_1807, i16 %zext_ln740_96"   --->   Operation 790 'add' 'add_ln712_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 791 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_16 = sub i16 %add_ln712_1808, i16 %zext_ln740_99"   --->   Operation 791 'sub' 'sub_ln712_16' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1810 = add i16 %add_ln712_1809, i16 %shl_ln740_125"   --->   Operation 792 'add' 'add_ln712_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 793 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_17 = sub i16 %add_ln712_1810, i16 %zext_ln740_98"   --->   Operation 793 'sub' 'sub_ln712_17' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 794 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1811 = add i16 %sub_ln712_17, i16 %sub_ln740_52"   --->   Operation 794 'add' 'add_ln712_1811' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1813 = add i16 %add_ln712_1812, i16 %shl_ln740_122"   --->   Operation 795 'add' 'add_ln712_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1814 = add i16 %zext_ln740_99, i16 %shl_ln740_131"   --->   Operation 796 'add' 'add_ln712_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 797 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1815 = add i16 %add_ln712_1814, i16 %zext_ln740_98"   --->   Operation 797 'add' 'add_ln712_1815' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 798 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1816 = add i16 %add_ln712_1815, i16 %add_ln712_1813"   --->   Operation 798 'add' 'add_ln712_1816' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1817 = add i16 %sub_ln740_51, i16 %shl_ln740_122"   --->   Operation 799 'add' 'add_ln712_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 800 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1818 = add i16 %mul_ln740_17, i16 %sub_ln740_53"   --->   Operation 800 'add' 'add_ln712_1818' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 801 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1819 = add i16 %add_ln712_1818, i16 %add_ln712_1817"   --->   Operation 801 'add' 'add_ln712_1819' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%shl_ln740_138 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_77, i8 0"   --->   Operation 802 'bitconcatenate' 'shl_ln740_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln740_141 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_78, i5 0"   --->   Operation 803 'bitconcatenate' 'shl_ln740_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln740_104 = zext i15 %shl_ln740_141"   --->   Operation 804 'zext' 'zext_ln740_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln740_143 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_80, i8 0"   --->   Operation 805 'bitconcatenate' 'shl_ln740_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln740_144 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_79, i4 0"   --->   Operation 806 'bitconcatenate' 'shl_ln740_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln740_106 = zext i14 %shl_ln740_144"   --->   Operation 807 'zext' 'zext_ln740_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_57 = sub i16 %shl_ln740_143, i16 %zext_ln740_106"   --->   Operation 808 'sub' 'sub_ln740_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1823 = add i16 %add_ln712_1822, i16 %shl_ln740_138"   --->   Operation 809 'add' 'add_ln712_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 810 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_19 = sub i16 %add_ln712_1823, i16 %zext_ln740_104"   --->   Operation 810 'sub' 'sub_ln712_19' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 811 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1824 = add i16 %sub_ln712_19, i16 %sub_ln740_57"   --->   Operation 811 'add' 'add_ln712_1824' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln740_145 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_81, i8 0"   --->   Operation 812 'bitconcatenate' 'shl_ln740_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%shl_ln740_147 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_10_1, i4 0"   --->   Operation 813 'bitconcatenate' 'shl_ln740_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln740_108 = zext i14 %shl_ln740_147"   --->   Operation 814 'zext' 'zext_ln740_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln740_148 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_10_1, i6 0"   --->   Operation 815 'bitconcatenate' 'shl_ln740_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (1.30ns)   --->   "%sub_ln740_58 = sub i16 %zext_ln740_108, i16 %shl_ln740_148"   --->   Operation 816 'sub' 'sub_ln740_58' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%shl_ln740_149 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_10_2, i5 0"   --->   Operation 817 'bitconcatenate' 'shl_ln740_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln740_109 = zext i15 %shl_ln740_149"   --->   Operation 818 'zext' 'zext_ln740_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln740_150 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_83, i5 0"   --->   Operation 819 'bitconcatenate' 'shl_ln740_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln740_110 = zext i15 %shl_ln740_150"   --->   Operation 820 'zext' 'zext_ln740_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln740_151 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_84, i8 0"   --->   Operation 821 'bitconcatenate' 'shl_ln740_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln740_152 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_85, i7 0"   --->   Operation 822 'bitconcatenate' 'shl_ln740_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_59 = sub i16 %zext_ln740_110, i16 %shl_ln740_152"   --->   Operation 823 'sub' 'sub_ln740_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1826 = add i16 %add_ln712_1825, i16 %shl_ln740_145"   --->   Operation 824 'add' 'add_ln712_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1827 = add i16 %zext_ln740_110, i16 %shl_ln740_151"   --->   Operation 825 'add' 'add_ln712_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 826 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1828 = add i16 %add_ln712_1827, i16 %zext_ln740_109"   --->   Operation 826 'add' 'add_ln712_1828' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 827 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1829 = add i16 %add_ln712_1828, i16 %add_ln712_1826"   --->   Operation 827 'add' 'add_ln712_1829' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1830 = add i16 %sub_ln740_58, i16 %shl_ln740_145"   --->   Operation 828 'add' 'add_ln712_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 829 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1831 = add i16 %mul_ln740_19, i16 %sub_ln740_59"   --->   Operation 829 'add' 'add_ln712_1831' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 830 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1832 = add i16 %add_ln712_1831, i16 %add_ln712_1830"   --->   Operation 830 'add' 'add_ln712_1832' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln740_156 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_88, i8 0"   --->   Operation 831 'bitconcatenate' 'shl_ln740_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln740_158 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_11_1, i5 0"   --->   Operation 832 'bitconcatenate' 'shl_ln740_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln740_113 = zext i15 %shl_ln740_158"   --->   Operation 833 'zext' 'zext_ln740_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln740_159 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_89, i8 0"   --->   Operation 834 'bitconcatenate' 'shl_ln740_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln740_161 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_11_1, i6 0"   --->   Operation 835 'bitconcatenate' 'shl_ln740_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (1.30ns)   --->   "%sub_ln740_63 = sub i16 %zext_ln740_114, i16 %shl_ln740_161"   --->   Operation 836 'sub' 'sub_ln740_63' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln740_163 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_11_2, i5 0"   --->   Operation 837 'bitconcatenate' 'shl_ln740_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln740_115 = zext i15 %shl_ln740_163"   --->   Operation 838 'zext' 'zext_ln740_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%shl_ln740_164 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_90, i5 0"   --->   Operation 839 'bitconcatenate' 'shl_ln740_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln740_116 = zext i15 %shl_ln740_164"   --->   Operation 840 'zext' 'zext_ln740_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln740_165 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_91, i8 0"   --->   Operation 841 'bitconcatenate' 'shl_ln740_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%shl_ln740_166 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_90, i4 0"   --->   Operation 842 'bitconcatenate' 'shl_ln740_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln740_117 = zext i14 %shl_ln740_166"   --->   Operation 843 'zext' 'zext_ln740_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_64 = sub i16 %shl_ln740_165, i16 %zext_ln740_117"   --->   Operation 844 'sub' 'sub_ln740_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%shl_ln740_167 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_92, i7 0"   --->   Operation 845 'bitconcatenate' 'shl_ln740_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_65 = sub i16 %zext_ln740_116, i16 %shl_ln740_167"   --->   Operation 846 'sub' 'sub_ln740_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1834 = add i16 %add_ln712_1833, i16 %zext_ln740_113"   --->   Operation 847 'add' 'add_ln712_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 848 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_20 = sub i16 %add_ln712_1834, i16 %zext_ln740_116"   --->   Operation 848 'sub' 'sub_ln712_20' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1836 = add i16 %add_ln712_1835, i16 %shl_ln740_159"   --->   Operation 849 'add' 'add_ln712_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 850 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_21 = sub i16 %add_ln712_1836, i16 %zext_ln740_115"   --->   Operation 850 'sub' 'sub_ln712_21' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 851 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1837 = add i16 %sub_ln712_21, i16 %sub_ln740_64"   --->   Operation 851 'add' 'add_ln712_1837' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1839 = add i16 %add_ln712_1838, i16 %shl_ln740_156"   --->   Operation 852 'add' 'add_ln712_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1840 = add i16 %zext_ln740_116, i16 %shl_ln740_165"   --->   Operation 853 'add' 'add_ln712_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 854 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1841 = add i16 %add_ln712_1840, i16 %zext_ln740_115"   --->   Operation 854 'add' 'add_ln712_1841' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 855 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1842 = add i16 %add_ln712_1841, i16 %add_ln712_1839"   --->   Operation 855 'add' 'add_ln712_1842' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1843 = add i16 %sub_ln740_63, i16 %shl_ln740_156"   --->   Operation 856 'add' 'add_ln712_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 857 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1844 = add i16 %mul_ln740_21, i16 %sub_ln740_65"   --->   Operation 857 'add' 'add_ln712_1844' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 858 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1845 = add i16 %add_ln712_1844, i16 %add_ln712_1843"   --->   Operation 858 'add' 'add_ln712_1845' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%shl_ln740_171 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_95, i8 0"   --->   Operation 859 'bitconcatenate' 'shl_ln740_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln740_173 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_12_1, i5 0"   --->   Operation 860 'bitconcatenate' 'shl_ln740_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln740_120 = zext i15 %shl_ln740_173"   --->   Operation 861 'zext' 'zext_ln740_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%shl_ln740_174 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_96, i8 0"   --->   Operation 862 'bitconcatenate' 'shl_ln740_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln740_176 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_12_1, i6 0"   --->   Operation 863 'bitconcatenate' 'shl_ln740_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (1.30ns)   --->   "%sub_ln740_69 = sub i16 %zext_ln740_121, i16 %shl_ln740_176"   --->   Operation 864 'sub' 'sub_ln740_69' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%shl_ln740_178 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_12_2, i5 0"   --->   Operation 865 'bitconcatenate' 'shl_ln740_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln740_122 = zext i15 %shl_ln740_178"   --->   Operation 866 'zext' 'zext_ln740_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%shl_ln740_179 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_97, i5 0"   --->   Operation 867 'bitconcatenate' 'shl_ln740_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln740_123 = zext i15 %shl_ln740_179"   --->   Operation 868 'zext' 'zext_ln740_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%shl_ln740_180 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_98, i8 0"   --->   Operation 869 'bitconcatenate' 'shl_ln740_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%shl_ln740_181 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_97, i4 0"   --->   Operation 870 'bitconcatenate' 'shl_ln740_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln740_124 = zext i14 %shl_ln740_181"   --->   Operation 871 'zext' 'zext_ln740_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_70 = sub i16 %shl_ln740_180, i16 %zext_ln740_124"   --->   Operation 872 'sub' 'sub_ln740_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%shl_ln740_182 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_99, i7 0"   --->   Operation 873 'bitconcatenate' 'shl_ln740_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_71 = sub i16 %zext_ln740_123, i16 %shl_ln740_182"   --->   Operation 874 'sub' 'sub_ln740_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1847 = add i16 %add_ln712_1846, i16 %zext_ln740_120"   --->   Operation 875 'add' 'add_ln712_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 876 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_22 = sub i16 %add_ln712_1847, i16 %zext_ln740_123"   --->   Operation 876 'sub' 'sub_ln712_22' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1849 = add i16 %add_ln712_1848, i16 %shl_ln740_174"   --->   Operation 877 'add' 'add_ln712_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 878 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_23 = sub i16 %add_ln712_1849, i16 %zext_ln740_122"   --->   Operation 878 'sub' 'sub_ln712_23' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 879 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1850 = add i16 %sub_ln712_23, i16 %sub_ln740_70"   --->   Operation 879 'add' 'add_ln712_1850' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1852 = add i16 %add_ln712_1851, i16 %shl_ln740_171"   --->   Operation 880 'add' 'add_ln712_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1853 = add i16 %zext_ln740_123, i16 %shl_ln740_180"   --->   Operation 881 'add' 'add_ln712_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 882 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1854 = add i16 %add_ln712_1853, i16 %zext_ln740_122"   --->   Operation 882 'add' 'add_ln712_1854' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 883 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1855 = add i16 %add_ln712_1854, i16 %add_ln712_1852"   --->   Operation 883 'add' 'add_ln712_1855' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1856 = add i16 %sub_ln740_69, i16 %shl_ln740_171"   --->   Operation 884 'add' 'add_ln712_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 885 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1857 = add i16 %mul_ln740_23, i16 %sub_ln740_71"   --->   Operation 885 'add' 'add_ln712_1857' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 886 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1858 = add i16 %add_ln712_1857, i16 %add_ln712_1856"   --->   Operation 886 'add' 'add_ln712_1858' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln740_186 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_102, i8 0"   --->   Operation 887 'bitconcatenate' 'shl_ln740_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln740_188 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_14_1, i5 0"   --->   Operation 888 'bitconcatenate' 'shl_ln740_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln740_127 = zext i15 %shl_ln740_188"   --->   Operation 889 'zext' 'zext_ln740_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln740_189 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_103, i8 0"   --->   Operation 890 'bitconcatenate' 'shl_ln740_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln740_191 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_14_1, i6 0"   --->   Operation 891 'bitconcatenate' 'shl_ln740_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (1.30ns)   --->   "%sub_ln740_75 = sub i16 %zext_ln740_128, i16 %shl_ln740_191"   --->   Operation 892 'sub' 'sub_ln740_75' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%shl_ln740_193 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_14_2, i5 0"   --->   Operation 893 'bitconcatenate' 'shl_ln740_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln740_129 = zext i15 %shl_ln740_193"   --->   Operation 894 'zext' 'zext_ln740_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%shl_ln740_194 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_104, i5 0"   --->   Operation 895 'bitconcatenate' 'shl_ln740_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln740_130 = zext i15 %shl_ln740_194"   --->   Operation 896 'zext' 'zext_ln740_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln740_195 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_105, i8 0"   --->   Operation 897 'bitconcatenate' 'shl_ln740_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln740_196 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_104, i4 0"   --->   Operation 898 'bitconcatenate' 'shl_ln740_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln740_131 = zext i14 %shl_ln740_196"   --->   Operation 899 'zext' 'zext_ln740_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_76 = sub i16 %shl_ln740_195, i16 %zext_ln740_131"   --->   Operation 900 'sub' 'sub_ln740_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln740_197 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_106, i7 0"   --->   Operation 901 'bitconcatenate' 'shl_ln740_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_77 = sub i16 %zext_ln740_130, i16 %shl_ln740_197"   --->   Operation 902 'sub' 'sub_ln740_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1860 = add i16 %add_ln712_1859, i16 %zext_ln740_127"   --->   Operation 903 'add' 'add_ln712_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 904 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_24 = sub i16 %add_ln712_1860, i16 %zext_ln740_130"   --->   Operation 904 'sub' 'sub_ln712_24' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1862 = add i16 %add_ln712_1861, i16 %shl_ln740_189"   --->   Operation 905 'add' 'add_ln712_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 906 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_25 = sub i16 %add_ln712_1862, i16 %zext_ln740_129"   --->   Operation 906 'sub' 'sub_ln712_25' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 907 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1863 = add i16 %sub_ln712_25, i16 %sub_ln740_76"   --->   Operation 907 'add' 'add_ln712_1863' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1865 = add i16 %add_ln712_1864, i16 %shl_ln740_186"   --->   Operation 908 'add' 'add_ln712_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1866 = add i16 %zext_ln740_130, i16 %shl_ln740_195"   --->   Operation 909 'add' 'add_ln712_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 910 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1867 = add i16 %add_ln712_1866, i16 %zext_ln740_129"   --->   Operation 910 'add' 'add_ln712_1867' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 911 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1868 = add i16 %add_ln712_1867, i16 %add_ln712_1865"   --->   Operation 911 'add' 'add_ln712_1868' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1869 = add i16 %sub_ln740_75, i16 %shl_ln740_186"   --->   Operation 912 'add' 'add_ln712_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 913 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1870 = add i16 %mul_ln740_25, i16 %sub_ln740_77"   --->   Operation 913 'add' 'add_ln712_1870' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 914 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1871 = add i16 %add_ln712_1870, i16 %add_ln712_1869"   --->   Operation 914 'add' 'add_ln712_1871' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%shl_ln740_201 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_109, i8 0"   --->   Operation 915 'bitconcatenate' 'shl_ln740_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln740_203 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_15_1, i5 0"   --->   Operation 916 'bitconcatenate' 'shl_ln740_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln740_134 = zext i15 %shl_ln740_203"   --->   Operation 917 'zext' 'zext_ln740_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln740_204 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_110, i8 0"   --->   Operation 918 'bitconcatenate' 'shl_ln740_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%shl_ln740_206 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_15_1, i6 0"   --->   Operation 919 'bitconcatenate' 'shl_ln740_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (1.30ns)   --->   "%sub_ln740_81 = sub i16 %zext_ln740_135, i16 %shl_ln740_206"   --->   Operation 920 'sub' 'sub_ln740_81' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln740_208 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_15_2, i5 0"   --->   Operation 921 'bitconcatenate' 'shl_ln740_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln740_136 = zext i15 %shl_ln740_208"   --->   Operation 922 'zext' 'zext_ln740_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%shl_ln740_209 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_111, i5 0"   --->   Operation 923 'bitconcatenate' 'shl_ln740_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln740_137 = zext i15 %shl_ln740_209"   --->   Operation 924 'zext' 'zext_ln740_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%shl_ln740_210 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_112, i8 0"   --->   Operation 925 'bitconcatenate' 'shl_ln740_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%shl_ln740_211 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_111, i4 0"   --->   Operation 926 'bitconcatenate' 'shl_ln740_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln740_138 = zext i14 %shl_ln740_211"   --->   Operation 927 'zext' 'zext_ln740_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_82 = sub i16 %shl_ln740_210, i16 %zext_ln740_138"   --->   Operation 928 'sub' 'sub_ln740_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%shl_ln740_212 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_113, i7 0"   --->   Operation 929 'bitconcatenate' 'shl_ln740_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_83 = sub i16 %zext_ln740_137, i16 %shl_ln740_212"   --->   Operation 930 'sub' 'sub_ln740_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1873 = add i16 %add_ln712_1872, i16 %zext_ln740_134"   --->   Operation 931 'add' 'add_ln712_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 932 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_26 = sub i16 %add_ln712_1873, i16 %zext_ln740_137"   --->   Operation 932 'sub' 'sub_ln712_26' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1875 = add i16 %add_ln712_1874, i16 %shl_ln740_204"   --->   Operation 933 'add' 'add_ln712_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 934 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_27 = sub i16 %add_ln712_1875, i16 %zext_ln740_136"   --->   Operation 934 'sub' 'sub_ln712_27' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 935 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1876 = add i16 %sub_ln712_27, i16 %sub_ln740_82"   --->   Operation 935 'add' 'add_ln712_1876' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1878 = add i16 %add_ln712_1877, i16 %shl_ln740_201"   --->   Operation 936 'add' 'add_ln712_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1879 = add i16 %zext_ln740_137, i16 %shl_ln740_210"   --->   Operation 937 'add' 'add_ln712_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 938 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1880 = add i16 %add_ln712_1879, i16 %zext_ln740_136"   --->   Operation 938 'add' 'add_ln712_1880' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 939 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1881 = add i16 %add_ln712_1880, i16 %add_ln712_1878"   --->   Operation 939 'add' 'add_ln712_1881' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1882 = add i16 %sub_ln740_81, i16 %shl_ln740_201"   --->   Operation 940 'add' 'add_ln712_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 941 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1883 = add i16 %mul_ln740_27, i16 %sub_ln740_83"   --->   Operation 941 'add' 'add_ln712_1883' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 942 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1884 = add i16 %add_ln712_1883, i16 %add_ln712_1882"   --->   Operation 942 'add' 'add_ln712_1884' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln740_216 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_116, i8 0"   --->   Operation 943 'bitconcatenate' 'shl_ln740_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%shl_ln740_218 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_16_1, i5 0"   --->   Operation 944 'bitconcatenate' 'shl_ln740_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln740_141 = zext i15 %shl_ln740_218"   --->   Operation 945 'zext' 'zext_ln740_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%shl_ln740_219 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_117, i8 0"   --->   Operation 946 'bitconcatenate' 'shl_ln740_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%shl_ln740_221 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_16_1, i6 0"   --->   Operation 947 'bitconcatenate' 'shl_ln740_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (1.30ns)   --->   "%sub_ln740_87 = sub i16 %zext_ln740_142, i16 %shl_ln740_221"   --->   Operation 948 'sub' 'sub_ln740_87' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln740_223 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_16_2, i5 0"   --->   Operation 949 'bitconcatenate' 'shl_ln740_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln740_143 = zext i15 %shl_ln740_223"   --->   Operation 950 'zext' 'zext_ln740_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%shl_ln740_224 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_118, i5 0"   --->   Operation 951 'bitconcatenate' 'shl_ln740_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln740_144 = zext i15 %shl_ln740_224"   --->   Operation 952 'zext' 'zext_ln740_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%shl_ln740_225 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_119, i8 0"   --->   Operation 953 'bitconcatenate' 'shl_ln740_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%shl_ln740_226 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_118, i4 0"   --->   Operation 954 'bitconcatenate' 'shl_ln740_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln740_145 = zext i14 %shl_ln740_226"   --->   Operation 955 'zext' 'zext_ln740_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_88 = sub i16 %shl_ln740_225, i16 %zext_ln740_145"   --->   Operation 956 'sub' 'sub_ln740_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln740_227 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_120, i7 0"   --->   Operation 957 'bitconcatenate' 'shl_ln740_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_89 = sub i16 %zext_ln740_144, i16 %shl_ln740_227"   --->   Operation 958 'sub' 'sub_ln740_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1886 = add i16 %add_ln712_1885, i16 %zext_ln740_141"   --->   Operation 959 'add' 'add_ln712_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 960 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_28 = sub i16 %add_ln712_1886, i16 %zext_ln740_144"   --->   Operation 960 'sub' 'sub_ln712_28' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1888 = add i16 %add_ln712_1887, i16 %shl_ln740_219"   --->   Operation 961 'add' 'add_ln712_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 962 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_29 = sub i16 %add_ln712_1888, i16 %zext_ln740_143"   --->   Operation 962 'sub' 'sub_ln712_29' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 963 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1889 = add i16 %sub_ln712_29, i16 %sub_ln740_88"   --->   Operation 963 'add' 'add_ln712_1889' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1891 = add i16 %add_ln712_1890, i16 %shl_ln740_216"   --->   Operation 964 'add' 'add_ln712_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1892 = add i16 %zext_ln740_144, i16 %shl_ln740_225"   --->   Operation 965 'add' 'add_ln712_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 966 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1893 = add i16 %add_ln712_1892, i16 %zext_ln740_143"   --->   Operation 966 'add' 'add_ln712_1893' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 967 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1894 = add i16 %add_ln712_1893, i16 %add_ln712_1891"   --->   Operation 967 'add' 'add_ln712_1894' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1895 = add i16 %sub_ln740_87, i16 %shl_ln740_216"   --->   Operation 968 'add' 'add_ln712_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 969 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1896 = add i16 %mul_ln740_29, i16 %sub_ln740_89"   --->   Operation 969 'add' 'add_ln712_1896' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 970 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1897 = add i16 %add_ln712_1896, i16 %add_ln712_1895"   --->   Operation 970 'add' 'add_ln712_1897' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%shl_ln740_231 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_123, i8 0"   --->   Operation 971 'bitconcatenate' 'shl_ln740_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%shl_ln740_233 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_17_1, i5 0"   --->   Operation 972 'bitconcatenate' 'shl_ln740_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln740_148 = zext i15 %shl_ln740_233"   --->   Operation 973 'zext' 'zext_ln740_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln740_234 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_124, i8 0"   --->   Operation 974 'bitconcatenate' 'shl_ln740_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%shl_ln740_236 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_17_1, i6 0"   --->   Operation 975 'bitconcatenate' 'shl_ln740_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (1.30ns)   --->   "%sub_ln740_93 = sub i16 %zext_ln740_149, i16 %shl_ln740_236"   --->   Operation 976 'sub' 'sub_ln740_93' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%shl_ln740_238 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_17_2, i5 0"   --->   Operation 977 'bitconcatenate' 'shl_ln740_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln740_150 = zext i15 %shl_ln740_238"   --->   Operation 978 'zext' 'zext_ln740_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln740_239 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_125, i5 0"   --->   Operation 979 'bitconcatenate' 'shl_ln740_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln740_151 = zext i15 %shl_ln740_239"   --->   Operation 980 'zext' 'zext_ln740_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln740_240 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_126, i8 0"   --->   Operation 981 'bitconcatenate' 'shl_ln740_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln740_241 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_125, i4 0"   --->   Operation 982 'bitconcatenate' 'shl_ln740_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln740_152 = zext i14 %shl_ln740_241"   --->   Operation 983 'zext' 'zext_ln740_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_94 = sub i16 %shl_ln740_240, i16 %zext_ln740_152"   --->   Operation 984 'sub' 'sub_ln740_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%shl_ln740_242 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_127, i7 0"   --->   Operation 985 'bitconcatenate' 'shl_ln740_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_95 = sub i16 %zext_ln740_151, i16 %shl_ln740_242"   --->   Operation 986 'sub' 'sub_ln740_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1899 = add i16 %add_ln712_1898, i16 %zext_ln740_148"   --->   Operation 987 'add' 'add_ln712_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 988 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_30 = sub i16 %add_ln712_1899, i16 %zext_ln740_151"   --->   Operation 988 'sub' 'sub_ln712_30' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1901 = add i16 %add_ln712_1900, i16 %shl_ln740_234"   --->   Operation 989 'add' 'add_ln712_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 990 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_31 = sub i16 %add_ln712_1901, i16 %zext_ln740_150"   --->   Operation 990 'sub' 'sub_ln712_31' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 991 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1902 = add i16 %sub_ln712_31, i16 %sub_ln740_94"   --->   Operation 991 'add' 'add_ln712_1902' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1904 = add i16 %add_ln712_1903, i16 %shl_ln740_231"   --->   Operation 992 'add' 'add_ln712_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1905 = add i16 %zext_ln740_151, i16 %shl_ln740_240"   --->   Operation 993 'add' 'add_ln712_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 994 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1906 = add i16 %add_ln712_1905, i16 %zext_ln740_150"   --->   Operation 994 'add' 'add_ln712_1906' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 995 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1907 = add i16 %add_ln712_1906, i16 %add_ln712_1904"   --->   Operation 995 'add' 'add_ln712_1907' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1908 = add i16 %sub_ln740_93, i16 %shl_ln740_231"   --->   Operation 996 'add' 'add_ln712_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 997 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1909 = add i16 %mul_ln740_31, i16 %sub_ln740_95"   --->   Operation 997 'add' 'add_ln712_1909' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 998 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1910 = add i16 %add_ln712_1909, i16 %add_ln712_1908"   --->   Operation 998 'add' 'add_ln712_1910' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%shl_ln740_246 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_130, i8 0"   --->   Operation 999 'bitconcatenate' 'shl_ln740_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%shl_ln740_248 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_18_1, i5 0"   --->   Operation 1000 'bitconcatenate' 'shl_ln740_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln740_155 = zext i15 %shl_ln740_248"   --->   Operation 1001 'zext' 'zext_ln740_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%shl_ln740_249 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_131, i8 0"   --->   Operation 1002 'bitconcatenate' 'shl_ln740_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%shl_ln740_251 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_18_1, i6 0"   --->   Operation 1003 'bitconcatenate' 'shl_ln740_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (1.30ns)   --->   "%sub_ln740_99 = sub i16 %zext_ln740_156, i16 %shl_ln740_251"   --->   Operation 1004 'sub' 'sub_ln740_99' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%shl_ln740_253 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_18_2, i5 0"   --->   Operation 1005 'bitconcatenate' 'shl_ln740_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln740_157 = zext i15 %shl_ln740_253"   --->   Operation 1006 'zext' 'zext_ln740_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln740_254 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_132, i5 0"   --->   Operation 1007 'bitconcatenate' 'shl_ln740_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln740_158 = zext i15 %shl_ln740_254"   --->   Operation 1008 'zext' 'zext_ln740_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%shl_ln740_255 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_133, i8 0"   --->   Operation 1009 'bitconcatenate' 'shl_ln740_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%shl_ln740_256 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_132, i4 0"   --->   Operation 1010 'bitconcatenate' 'shl_ln740_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln740_159 = zext i14 %shl_ln740_256"   --->   Operation 1011 'zext' 'zext_ln740_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_100 = sub i16 %shl_ln740_255, i16 %zext_ln740_159"   --->   Operation 1012 'sub' 'sub_ln740_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln740_257 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_134, i7 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln740_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_101 = sub i16 %zext_ln740_158, i16 %shl_ln740_257"   --->   Operation 1014 'sub' 'sub_ln740_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1912 = add i16 %add_ln712_1911, i16 %zext_ln740_155"   --->   Operation 1015 'add' 'add_ln712_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1016 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_32 = sub i16 %add_ln712_1912, i16 %zext_ln740_158"   --->   Operation 1016 'sub' 'sub_ln712_32' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1914 = add i16 %add_ln712_1913, i16 %shl_ln740_249"   --->   Operation 1017 'add' 'add_ln712_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1018 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_33 = sub i16 %add_ln712_1914, i16 %zext_ln740_157"   --->   Operation 1018 'sub' 'sub_ln712_33' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1019 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1915 = add i16 %sub_ln712_33, i16 %sub_ln740_100"   --->   Operation 1019 'add' 'add_ln712_1915' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1917 = add i16 %add_ln712_1916, i16 %shl_ln740_246"   --->   Operation 1020 'add' 'add_ln712_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1918 = add i16 %zext_ln740_158, i16 %shl_ln740_255"   --->   Operation 1021 'add' 'add_ln712_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1022 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1919 = add i16 %add_ln712_1918, i16 %zext_ln740_157"   --->   Operation 1022 'add' 'add_ln712_1919' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1023 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1920 = add i16 %add_ln712_1919, i16 %add_ln712_1917"   --->   Operation 1023 'add' 'add_ln712_1920' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1921 = add i16 %sub_ln740_99, i16 %shl_ln740_246"   --->   Operation 1024 'add' 'add_ln712_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1025 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1922 = add i16 %mul_ln740_33, i16 %sub_ln740_101"   --->   Operation 1025 'add' 'add_ln712_1922' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1026 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1923 = add i16 %add_ln712_1922, i16 %add_ln712_1921"   --->   Operation 1026 'add' 'add_ln712_1923' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%shl_ln740_261 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_137, i8 0"   --->   Operation 1027 'bitconcatenate' 'shl_ln740_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%shl_ln740_263 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_19_1, i5 0"   --->   Operation 1028 'bitconcatenate' 'shl_ln740_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln740_162 = zext i15 %shl_ln740_263"   --->   Operation 1029 'zext' 'zext_ln740_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%shl_ln740_264 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_138, i8 0"   --->   Operation 1030 'bitconcatenate' 'shl_ln740_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln740_266 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_19_1, i6 0"   --->   Operation 1031 'bitconcatenate' 'shl_ln740_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (1.30ns)   --->   "%sub_ln740_105 = sub i16 %zext_ln740_163, i16 %shl_ln740_266"   --->   Operation 1032 'sub' 'sub_ln740_105' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%shl_ln740_268 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_19_2, i5 0"   --->   Operation 1033 'bitconcatenate' 'shl_ln740_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln740_164 = zext i15 %shl_ln740_268"   --->   Operation 1034 'zext' 'zext_ln740_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%shl_ln740_269 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_139, i5 0"   --->   Operation 1035 'bitconcatenate' 'shl_ln740_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln740_165 = zext i15 %shl_ln740_269"   --->   Operation 1036 'zext' 'zext_ln740_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln740_270 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_140, i8 0"   --->   Operation 1037 'bitconcatenate' 'shl_ln740_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%shl_ln740_271 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_139, i4 0"   --->   Operation 1038 'bitconcatenate' 'shl_ln740_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln740_166 = zext i14 %shl_ln740_271"   --->   Operation 1039 'zext' 'zext_ln740_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_106 = sub i16 %shl_ln740_270, i16 %zext_ln740_166"   --->   Operation 1040 'sub' 'sub_ln740_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%shl_ln740_272 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_141, i7 0"   --->   Operation 1041 'bitconcatenate' 'shl_ln740_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_107 = sub i16 %zext_ln740_165, i16 %shl_ln740_272"   --->   Operation 1042 'sub' 'sub_ln740_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1925 = add i16 %add_ln712_1924, i16 %zext_ln740_162"   --->   Operation 1043 'add' 'add_ln712_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1044 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_34 = sub i16 %add_ln712_1925, i16 %zext_ln740_165"   --->   Operation 1044 'sub' 'sub_ln712_34' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1927 = add i16 %add_ln712_1926, i16 %shl_ln740_264"   --->   Operation 1045 'add' 'add_ln712_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1046 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_35 = sub i16 %add_ln712_1927, i16 %zext_ln740_164"   --->   Operation 1046 'sub' 'sub_ln712_35' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1047 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1928 = add i16 %sub_ln712_35, i16 %sub_ln740_106"   --->   Operation 1047 'add' 'add_ln712_1928' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1930 = add i16 %add_ln712_1929, i16 %shl_ln740_261"   --->   Operation 1048 'add' 'add_ln712_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1931 = add i16 %zext_ln740_165, i16 %shl_ln740_270"   --->   Operation 1049 'add' 'add_ln712_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1050 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1932 = add i16 %add_ln712_1931, i16 %zext_ln740_164"   --->   Operation 1050 'add' 'add_ln712_1932' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1051 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1933 = add i16 %add_ln712_1932, i16 %add_ln712_1930"   --->   Operation 1051 'add' 'add_ln712_1933' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1934 = add i16 %sub_ln740_105, i16 %shl_ln740_261"   --->   Operation 1052 'add' 'add_ln712_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1053 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1935 = add i16 %mul_ln740_35, i16 %sub_ln740_107"   --->   Operation 1053 'add' 'add_ln712_1935' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1054 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1936 = add i16 %add_ln712_1935, i16 %add_ln712_1934"   --->   Operation 1054 'add' 'add_ln712_1936' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%shl_ln740_276 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_144, i8 0"   --->   Operation 1055 'bitconcatenate' 'shl_ln740_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln740_278 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_20_1, i5 0"   --->   Operation 1056 'bitconcatenate' 'shl_ln740_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln740_169 = zext i15 %shl_ln740_278"   --->   Operation 1057 'zext' 'zext_ln740_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln740_279 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_145, i8 0"   --->   Operation 1058 'bitconcatenate' 'shl_ln740_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%shl_ln740_281 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_20_1, i6 0"   --->   Operation 1059 'bitconcatenate' 'shl_ln740_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (1.30ns)   --->   "%sub_ln740_111 = sub i16 %zext_ln740_170, i16 %shl_ln740_281"   --->   Operation 1060 'sub' 'sub_ln740_111' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%shl_ln740_283 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_20_2, i5 0"   --->   Operation 1061 'bitconcatenate' 'shl_ln740_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln740_171 = zext i15 %shl_ln740_283"   --->   Operation 1062 'zext' 'zext_ln740_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln740_284 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_146, i5 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln740_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln740_172 = zext i15 %shl_ln740_284"   --->   Operation 1064 'zext' 'zext_ln740_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%shl_ln740_285 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_147, i8 0"   --->   Operation 1065 'bitconcatenate' 'shl_ln740_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%shl_ln740_286 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_146, i4 0"   --->   Operation 1066 'bitconcatenate' 'shl_ln740_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln740_173 = zext i14 %shl_ln740_286"   --->   Operation 1067 'zext' 'zext_ln740_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_112 = sub i16 %shl_ln740_285, i16 %zext_ln740_173"   --->   Operation 1068 'sub' 'sub_ln740_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%shl_ln740_287 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_148, i7 0"   --->   Operation 1069 'bitconcatenate' 'shl_ln740_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln740_113 = sub i16 %zext_ln740_172, i16 %shl_ln740_287"   --->   Operation 1070 'sub' 'sub_ln740_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1938 = add i16 %add_ln712_1937, i16 %zext_ln740_169"   --->   Operation 1071 'add' 'add_ln712_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1072 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_36 = sub i16 %add_ln712_1938, i16 %zext_ln740_172"   --->   Operation 1072 'sub' 'sub_ln712_36' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1940 = add i16 %add_ln712_1939, i16 %shl_ln740_279"   --->   Operation 1073 'add' 'add_ln712_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1074 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%sub_ln712_37 = sub i16 %add_ln712_1940, i16 %zext_ln740_171"   --->   Operation 1074 'sub' 'sub_ln712_37' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1075 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1941 = add i16 %sub_ln712_37, i16 %sub_ln740_112"   --->   Operation 1075 'add' 'add_ln712_1941' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1943 = add i16 %add_ln712_1942, i16 %shl_ln740_276"   --->   Operation 1076 'add' 'add_ln712_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1944 = add i16 %zext_ln740_172, i16 %shl_ln740_285"   --->   Operation 1077 'add' 'add_ln712_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1078 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1945 = add i16 %add_ln712_1944, i16 %zext_ln740_171"   --->   Operation 1078 'add' 'add_ln712_1945' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1079 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1946 = add i16 %add_ln712_1945, i16 %add_ln712_1943"   --->   Operation 1079 'add' 'add_ln712_1946' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1947 = add i16 %sub_ln740_111, i16 %shl_ln740_276"   --->   Operation 1080 'add' 'add_ln712_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1081 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1948 = add i16 %mul_ln740_37, i16 %sub_ln740_113"   --->   Operation 1081 'add' 'add_ln712_1948' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1082 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1949 = add i16 %add_ln712_1948, i16 %add_ln712_1947"   --->   Operation 1082 'add' 'add_ln712_1949' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_conv_2d_latency_cl_MD_ap_uint_MD_10_OD_MC_AC_a, i32 %rbegin" [src/nnet_utils/nnet_conv2d.h:54]   --->   Operation 1083 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i1216 <undef>, i16 %sub_ln712"   --->   Operation 1084 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i1216 %newret2, i16 %add_ln712_1707"   --->   Operation 1085 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i1216 %newret4, i16 %add_ln712_1712"   --->   Operation 1086 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i1216 %newret6, i16 %add_ln712_1715"   --->   Operation 1087 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i1216 %newret8, i16 %sub_ln712_2"   --->   Operation 1088 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i1216 %newret10, i16 %add_ln712_1720"   --->   Operation 1089 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i1216 %newret12, i16 %add_ln712_1725"   --->   Operation 1090 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i1216 %newret14, i16 %add_ln712_1728"   --->   Operation 1091 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i1216 %newret16, i16 %sub_ln712_4"   --->   Operation 1092 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i1216 %newret18, i16 %add_ln712_1733"   --->   Operation 1093 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i1216 %newret20, i16 %add_ln712_1738"   --->   Operation 1094 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i1216 %newret22, i16 %add_ln712_1741"   --->   Operation 1095 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i1216 %newret24, i16 %sub_ln712_6"   --->   Operation 1096 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i1216 %newret26, i16 %add_ln712_1746"   --->   Operation 1097 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i1216 %newret28, i16 %add_ln712_1751"   --->   Operation 1098 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i1216 %newret30, i16 %add_ln712_1754"   --->   Operation 1099 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i1216 %newret32, i16 %sub_ln712_8"   --->   Operation 1100 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i1216 %newret34, i16 %add_ln712_1759"   --->   Operation 1101 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i1216 %newret36, i16 %add_ln712_1764"   --->   Operation 1102 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i1216 %newret38, i16 %add_ln712_1767"   --->   Operation 1103 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i1216 %newret40, i16 %sub_ln712_10"   --->   Operation 1104 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i1216 %newret42, i16 %add_ln712_1772"   --->   Operation 1105 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i1216 %newret44, i16 %add_ln712_1777"   --->   Operation 1106 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i1216 %newret46, i16 %add_ln712_1780"   --->   Operation 1107 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i1216 %newret48, i16 %sub_ln712_12"   --->   Operation 1108 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%newret52 = insertvalue i1216 %newret50, i16 %add_ln712_1785"   --->   Operation 1109 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%newret54 = insertvalue i1216 %newret52, i16 %add_ln712_1790"   --->   Operation 1110 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%newret56 = insertvalue i1216 %newret54, i16 %add_ln712_1793"   --->   Operation 1111 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%newret58 = insertvalue i1216 %newret56, i16 %sub_ln712_14"   --->   Operation 1112 'insertvalue' 'newret58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%newret60 = insertvalue i1216 %newret58, i16 %add_ln712_1798"   --->   Operation 1113 'insertvalue' 'newret60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%newret62 = insertvalue i1216 %newret60, i16 %add_ln712_1803"   --->   Operation 1114 'insertvalue' 'newret62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%newret64 = insertvalue i1216 %newret62, i16 %add_ln712_1806"   --->   Operation 1115 'insertvalue' 'newret64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%newret66 = insertvalue i1216 %newret64, i16 %sub_ln712_16"   --->   Operation 1116 'insertvalue' 'newret66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1117 [1/1] (0.00ns)   --->   "%newret68 = insertvalue i1216 %newret66, i16 %add_ln712_1811"   --->   Operation 1117 'insertvalue' 'newret68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%newret70 = insertvalue i1216 %newret68, i16 %add_ln712_1816"   --->   Operation 1118 'insertvalue' 'newret70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%newret72 = insertvalue i1216 %newret70, i16 %add_ln712_1819"   --->   Operation 1119 'insertvalue' 'newret72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%newret74 = insertvalue i1216 %newret72, i16 %sub_ln712_18"   --->   Operation 1120 'insertvalue' 'newret74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%newret76 = insertvalue i1216 %newret74, i16 %add_ln712_1824"   --->   Operation 1121 'insertvalue' 'newret76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%newret78 = insertvalue i1216 %newret76, i16 %add_ln712_1829"   --->   Operation 1122 'insertvalue' 'newret78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%newret80 = insertvalue i1216 %newret78, i16 %add_ln712_1832"   --->   Operation 1123 'insertvalue' 'newret80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%newret82 = insertvalue i1216 %newret80, i16 %sub_ln712_20"   --->   Operation 1124 'insertvalue' 'newret82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%newret84 = insertvalue i1216 %newret82, i16 %add_ln712_1837"   --->   Operation 1125 'insertvalue' 'newret84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%newret86 = insertvalue i1216 %newret84, i16 %add_ln712_1842"   --->   Operation 1126 'insertvalue' 'newret86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%newret88 = insertvalue i1216 %newret86, i16 %add_ln712_1845"   --->   Operation 1127 'insertvalue' 'newret88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%newret90 = insertvalue i1216 %newret88, i16 %sub_ln712_22"   --->   Operation 1128 'insertvalue' 'newret90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%newret92 = insertvalue i1216 %newret90, i16 %add_ln712_1850"   --->   Operation 1129 'insertvalue' 'newret92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%newret94 = insertvalue i1216 %newret92, i16 %add_ln712_1855"   --->   Operation 1130 'insertvalue' 'newret94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%newret96 = insertvalue i1216 %newret94, i16 %add_ln712_1858"   --->   Operation 1131 'insertvalue' 'newret96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%newret98 = insertvalue i1216 %newret96, i16 %sub_ln712_24"   --->   Operation 1132 'insertvalue' 'newret98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%newret100 = insertvalue i1216 %newret98, i16 %add_ln712_1863"   --->   Operation 1133 'insertvalue' 'newret100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.00ns)   --->   "%newret102 = insertvalue i1216 %newret100, i16 %add_ln712_1868"   --->   Operation 1134 'insertvalue' 'newret102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%newret104 = insertvalue i1216 %newret102, i16 %add_ln712_1871"   --->   Operation 1135 'insertvalue' 'newret104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%newret106 = insertvalue i1216 %newret104, i16 %sub_ln712_26"   --->   Operation 1136 'insertvalue' 'newret106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%newret108 = insertvalue i1216 %newret106, i16 %add_ln712_1876"   --->   Operation 1137 'insertvalue' 'newret108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%newret110 = insertvalue i1216 %newret108, i16 %add_ln712_1881"   --->   Operation 1138 'insertvalue' 'newret110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%newret112 = insertvalue i1216 %newret110, i16 %add_ln712_1884"   --->   Operation 1139 'insertvalue' 'newret112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%newret114 = insertvalue i1216 %newret112, i16 %sub_ln712_28"   --->   Operation 1140 'insertvalue' 'newret114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%newret116 = insertvalue i1216 %newret114, i16 %add_ln712_1889"   --->   Operation 1141 'insertvalue' 'newret116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%newret118 = insertvalue i1216 %newret116, i16 %add_ln712_1894"   --->   Operation 1142 'insertvalue' 'newret118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.00ns)   --->   "%newret120 = insertvalue i1216 %newret118, i16 %add_ln712_1897"   --->   Operation 1143 'insertvalue' 'newret120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%newret122 = insertvalue i1216 %newret120, i16 %sub_ln712_30"   --->   Operation 1144 'insertvalue' 'newret122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%newret124 = insertvalue i1216 %newret122, i16 %add_ln712_1902"   --->   Operation 1145 'insertvalue' 'newret124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%newret126 = insertvalue i1216 %newret124, i16 %add_ln712_1907"   --->   Operation 1146 'insertvalue' 'newret126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%newret128 = insertvalue i1216 %newret126, i16 %add_ln712_1910"   --->   Operation 1147 'insertvalue' 'newret128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%newret130 = insertvalue i1216 %newret128, i16 %sub_ln712_32"   --->   Operation 1148 'insertvalue' 'newret130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%newret132 = insertvalue i1216 %newret130, i16 %add_ln712_1915"   --->   Operation 1149 'insertvalue' 'newret132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%newret134 = insertvalue i1216 %newret132, i16 %add_ln712_1920"   --->   Operation 1150 'insertvalue' 'newret134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%newret136 = insertvalue i1216 %newret134, i16 %add_ln712_1923"   --->   Operation 1151 'insertvalue' 'newret136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%newret138 = insertvalue i1216 %newret136, i16 %sub_ln712_34"   --->   Operation 1152 'insertvalue' 'newret138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%newret140 = insertvalue i1216 %newret138, i16 %add_ln712_1928"   --->   Operation 1153 'insertvalue' 'newret140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%newret = insertvalue i1216 %newret140, i16 %add_ln712_1933"   --->   Operation 1154 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%newret142 = insertvalue i1216 %newret, i16 %add_ln712_1936"   --->   Operation 1155 'insertvalue' 'newret142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%newret143 = insertvalue i1216 %newret142, i16 %sub_ln712_36"   --->   Operation 1156 'insertvalue' 'newret143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%newret144 = insertvalue i1216 %newret143, i16 %add_ln712_1941"   --->   Operation 1157 'insertvalue' 'newret144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%newret145 = insertvalue i1216 %newret144, i16 %add_ln712_1946"   --->   Operation 1158 'insertvalue' 'newret145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%newret146 = insertvalue i1216 %newret145, i16 %add_ln712_1949"   --->   Operation 1159 'insertvalue' 'newret146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i1216 %newret146"   --->   Operation 1160 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 4.22ns
The critical path consists of the following:
	wire read operation ('data.V', src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) on port 'p_read' (src/nnet_utils/nnet_conv2d_latency.h:35->src/nnet_utils/nnet_conv2d.h:50) [5]  (0 ns)
	'mul' operation ('mul_ln740') [64]  (2.91 ns)
	'add' operation ('add_ln712_1708') [90]  (1.31 ns)

 <State 2>: 4.08ns
The critical path consists of the following:
	'add' operation ('add_ln712_1706') [87]  (0 ns)
	'sub' operation ('sub_ln712_1') [88]  (2.04 ns)
	'add' operation ('add_ln712_1707') [89]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
