#Start recording tcl command: 9/25/2025 22:39:11
#Project Location: D:/CI/RTL_FPGA/SD4/matrix_inv; Project name: inv_matriz
prj_project open "D:/CI/RTL_FPGA/SD4/matrix_inv/inv_matriz.ldf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/inv_matriz.v"
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/LU_decomposition.v"
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/forward.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/inv_matriz_tf.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src enable "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/forward.v"
prj_src enable "D:/CI/RTL_FPGA/SD4/matrix_inv/inv_matriz.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src enable "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/LU_decomposition.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src enable "D:/CI/RTL_FPGA/SD4/matrix_inv/inv_matriz_tf.v"
prj_src add "D:/CI/RTL_FPGA/SD4/matrix_inv/sim/sim.spf"
prj_src add "D:/CI/RTL_FPGA/SD4/matrix_inv/sim/sim.spf"
prj_src add "D:/CI/RTL_FPGA/SD4/matrix_inv/sim/sim.spf"
prj_src enable "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/BackwardSub4x4_tb.v"
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/inv_matriz.v"
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/forward.v"
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/LU_decomposition.v"
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/inv_matriz_tf.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/CI/RTL_FPGA/SD4/matrix_inv/backward.v"
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/backward.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src exclude "D:/CI/RTL_FPGA/SD4/matrix_inv/impl1/source/BackwardSub4x4_tb.v"
source "D:/CI/RTL_FPGA/SD4/matrix_inv/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "backward_tf.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/CI/RTL_FPGA/SD4/matrix_inv/sim_backward/sim_backward.spf"
prj_src add "D:/CI/RTL_FPGA/SD4/matrix_inv/sim_backward/sim_backward.spf"
prj_src add "D:/CI/RTL_FPGA/SD4/matrix_inv/sim_backward/sim_backward.spf"
#Stop recording: 9/26/2025 17:21:39
