// Seed: 1348861990
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  supply0 id_10, id_11, id_12, id_13, id_14, id_15;
  module_0(
      id_8, id_12, id_12
  );
  wire id_16;
  id_17(
      .id_0(),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_15),
      .id_5(id_2),
      .id_6(id_15),
      .id_7(1),
      .id_8(id_10),
      .id_9(1),
      .id_10(id_1),
      .id_11(1'b0),
      .id_12(id_1),
      .id_13(id_11),
      .id_14(id_3),
      .id_15(1'd0 + 1),
      .id_16(id_14 == id_6),
      .id_17(1),
      .id_18(id_6),
      .id_19(id_8),
      .id_20(1),
      .id_21(1'b0)
  );
endmodule
