

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2'
================================================================
* Date:           Mon Aug 12 18:53:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_56_1_VITIS_LOOP_67_2  |   131072|   131072|         3|          2|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 6 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%yy = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 7 'alloca' 'yy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln56 = store i9 0, i9 %yy" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 10 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln67 = store i9 0, i9 %x_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 11 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 13 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.10ns)   --->   "%icmp_ln56 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 15 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.10ns)   --->   "%add_ln56 = add i17 %indvar_flatten_load, i17 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 16 'add' 'add_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc30, void %for.inc56.preheader.exitStub" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 17 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_load = load i9 %x_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 18 'load' 'x_1_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%yy_load = load i9 %yy" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 19 'load' 'yy_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%icmp_ln67 = icmp_eq  i9 %x_1_load, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 20 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%or_ln56 = or i1 %icmp_ln67, i1 %first_iter_0" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 21 'or' 'or_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%select_ln56 = select i1 %icmp_ln67, i9 0, i9 %x_1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 22 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln56_1 = add i9 %yy_load, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 23 'add' 'add_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%select_ln56_1 = select i1 %icmp_ln67, i9 %add_ln56_1, i9 %yy_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 24 'select' 'select_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %or_ln56, void %for.inc.split, void %for.first.iter.for.inc" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 25 'br' 'br_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_1_VITIS_LOOP_67_2_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %select_ln56_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 28 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:57]   --->   Operation 29 'getelementptr' 'u1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:58]   --->   Operation 30 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:59]   --->   Operation 31 'getelementptr' 'u2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:60]   --->   Operation 32 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:61]   --->   Operation 33 'getelementptr' 'w_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:62]   --->   Operation 34 'getelementptr' 'x_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%w_addr_8 = getelementptr i32 %w_s, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:63]   --->   Operation 35 'getelementptr' 'w_addr_8' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i32 %x_s, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:64]   --->   Operation 36 'getelementptr' 'x_addr_9' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:65]   --->   Operation 37 'getelementptr' 'y_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:66]   --->   Operation 38 'getelementptr' 'z_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 0.1, i8 %u1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 0.1, i8 %v1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:58]   --->   Operation 40 'store' 'store_ln58' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 0.1, i8 %u2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:59]   --->   Operation 41 'store' 'store_ln59' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 0.1, i8 %v2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:60]   --->   Operation 42 'store' 'store_ln60' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 0.1, i8 %w_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:61]   --->   Operation 43 'store' 'store_ln61' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln62 = store i32 0.1, i8 %x_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:62]   --->   Operation 44 'store' 'store_ln62' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 0.1, i8 %w_addr_8" [benchmarks/jianyicheng/gemver/src/gemver.cpp:63]   --->   Operation 45 'store' 'store_ln63' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 0.1, i8 %x_addr_9" [benchmarks/jianyicheng/gemver/src/gemver.cpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 0.1, i8 %y_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:65]   --->   Operation 47 'store' 'store_ln65' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln66 = store i32 0.1, i8 %z_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:66]   --->   Operation 48 'store' 'store_ln66' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.split" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 49 'br' 'br_ln67' <Predicate = (!icmp_ln56 & or_ln56)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = trunc i9 %select_ln56_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 50 'trunc' 'empty' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i9 %select_ln56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 52 'zext' 'zext_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.07ns)   --->   "%add_ln68 = add i16 %zext_ln67, i16 %tmp_s" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 53 'add' 'add_ln68' <Predicate = (!icmp_ln56)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln67 = add i9 %select_ln56, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 54 'add' 'add_ln67' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln56 = store i17 %add_ln56, i17 %indvar_flatten" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 55 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln56 = store i9 %select_ln56_1, i9 %yy" [benchmarks/jianyicheng/gemver/src/gemver.cpp:56]   --->   Operation 56 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln67 = store i9 %add_ln67, i9 %x_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 57 'store' 'store_ln67' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 58 'br' 'br_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/gemver/src/gemver.cpp:67]   --->   Operation 59 'specpipeline' 'specpipeline_ln67' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i16 %add_ln68" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 60 'zext' 'zext_ln68' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln68" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln68 = store i32 0.2, i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:68]   --->   Operation 62 'store' 'store_ln68' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A_s, i64 0, i64 %zext_ln68" [benchmarks/jianyicheng/gemver/src/gemver.cpp:69]   --->   Operation 63 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 0.2, i16 %A_addr_7" [benchmarks/jianyicheng/gemver/src/gemver.cpp:69]   --->   Operation 64 'store' 'store_ln69' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [16]  (1.588 ns)

 <State 2>: 2.801ns
The critical path consists of the following:
	'load' operation 9 bit ('x_1_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:67) on local variable 'x', benchmarks/jianyicheng/gemver/src/gemver.cpp:67 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln67', benchmarks/jianyicheng/gemver/src/gemver.cpp:67) [31]  (1.823 ns)
	'or' operation 1 bit ('or_ln56', benchmarks/jianyicheng/gemver/src/gemver.cpp:56) [32]  (0.978 ns)

 <State 3>: 3.411ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln67', benchmarks/jianyicheng/gemver/src/gemver.cpp:67) [71]  (1.823 ns)
	'store' operation 0 bit ('store_ln67', benchmarks/jianyicheng/gemver/src/gemver.cpp:67) of variable 'add_ln67', benchmarks/jianyicheng/gemver/src/gemver.cpp:67 on local variable 'x', benchmarks/jianyicheng/gemver/src/gemver.cpp:67 [74]  (1.588 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('A_addr', benchmarks/jianyicheng/gemver/src/gemver.cpp:68) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln68', benchmarks/jianyicheng/gemver/src/gemver.cpp:68) of constant 0.2 on array 'A' [68]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
